-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Thu Oct 12 10:13:40 2023
-- Host        : Kamal-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/workspace/scharr/scharr.gen/sources_1/bd/scharr_design/ip/scharr_design_scharr_accel_0_0/scharr_design_scharr_accel_0_0_sim_netlist.vhdl
-- Design      : scharr_design_scharr_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_Block_entry2_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_sync_channel_write_dst_1_rows_channel : out STD_LOGIC;
    ap_sync_channel_write_p_dst_rows_channel : out STD_LOGIC;
    ap_sync_channel_write_p_dstgx_cols_channel : out STD_LOGIC;
    ap_sync_channel_write_in_mat_cols_c15_channel : out STD_LOGIC;
    ap_sync_channel_write_in_mat_rows_c14_channel : out STD_LOGIC;
    ap_sync_channel_write_p_dstgx_rows_channel : out STD_LOGIC;
    ap_sync_channel_write_dst_1_cols_channel : out STD_LOGIC;
    ap_sync_channel_write_p_dst_cols_channel : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_return_6_preg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    dst_1_rows_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_rows_channel : in STD_LOGIC;
    p_dst_rows_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel : in STD_LOGIC;
    p_dstgx_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c15_channel : in STD_LOGIC;
    in_mat_cols_c15_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c14_channel : in STD_LOGIC;
    in_mat_rows_c14_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg : in STD_LOGIC;
    p_dstgx_rows_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    dst_1_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    p_dst_cols_channel_full_n : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    alpha_c_full_n : in STD_LOGIC;
    shift_c_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_Block_entry2_proc : entity is "scharr_accel_Block_entry2_proc";
end scharr_design_scharr_accel_0_0_scharr_accel_Block_entry2_proc;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_Block_entry2_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_9 : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_6_preg : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal ap_return_7_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_return_7_preg[0]_i_1_n_9\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(0),
      I4 => ap_return_4_preg(0),
      O => D(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(0),
      I4 => ap_return_7_preg(0),
      O => \in\(0)
    );
\SRL_SIG_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(10),
      I4 => ap_return_0_preg(10),
      O => D(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(10),
      I4 => ap_return_7_preg(10),
      O => \in\(10)
    );
\SRL_SIG_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(11),
      I4 => ap_return_0_preg(11),
      O => D(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(11),
      I4 => ap_return_7_preg(11),
      O => \in\(11)
    );
\SRL_SIG_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(12),
      I4 => ap_return_0_preg(12),
      O => D(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(12),
      I4 => ap_return_7_preg(12),
      O => \in\(12)
    );
\SRL_SIG_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(13),
      I4 => ap_return_0_preg(13),
      O => D(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(13),
      I4 => ap_return_7_preg(13),
      O => \in\(13)
    );
\SRL_SIG_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(14),
      I4 => ap_return_0_preg(14),
      O => D(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(14),
      I4 => ap_return_7_preg(14),
      O => \in\(14)
    );
\SRL_SIG_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(15),
      I4 => ap_return_0_preg(15),
      O => D(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(15),
      I4 => ap_return_7_preg(15),
      O => \in\(15)
    );
\SRL_SIG_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(1),
      I4 => ap_return_4_preg(1),
      O => D(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(1),
      I4 => ap_return_7_preg(1),
      O => \in\(1)
    );
\SRL_SIG_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(2),
      I4 => ap_return_4_preg(2),
      O => D(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(2),
      I4 => ap_return_7_preg(2),
      O => \in\(2)
    );
\SRL_SIG_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(3),
      I4 => ap_return_4_preg(3),
      O => D(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(3),
      I4 => ap_return_7_preg(3),
      O => \in\(3)
    );
\SRL_SIG_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(4),
      I4 => ap_return_4_preg(4),
      O => D(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(4),
      I4 => ap_return_7_preg(4),
      O => \in\(4)
    );
\SRL_SIG_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(5),
      I4 => ap_return_4_preg(5),
      O => D(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(5),
      I4 => ap_return_7_preg(5),
      O => \in\(5)
    );
\SRL_SIG_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(6),
      I4 => ap_return_4_preg(6),
      O => D(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(6),
      I4 => ap_return_7_preg(6),
      O => \in\(6)
    );
\SRL_SIG_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(7),
      I4 => ap_return_4_preg(7),
      O => D(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(7),
      I4 => ap_return_7_preg(7),
      O => \in\(7)
    );
\SRL_SIG_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(8),
      I4 => ap_return_0_preg(8),
      O => D(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(8),
      I4 => ap_return_7_preg(8),
      O => \in\(8)
    );
\SRL_SIG_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(9),
      I4 => ap_return_0_preg(9),
      O => D(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(9),
      I4 => ap_return_7_preg(9),
      O => \in\(9)
    );
\SRL_SIG_reg[5][16]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(16),
      I4 => ap_return_6_preg(16),
      O => D(16)
    );
\SRL_SIG_reg[5][16]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(16),
      I4 => ap_return_7_preg(16),
      O => \in\(16)
    );
\SRL_SIG_reg[5][17]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(17),
      I4 => ap_return_6_preg(17),
      O => D(17)
    );
\SRL_SIG_reg[5][17]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(17),
      I4 => ap_return_7_preg(17),
      O => \in\(17)
    );
\SRL_SIG_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(18),
      I4 => ap_return_6_preg(18),
      O => D(18)
    );
\SRL_SIG_reg[5][18]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(18),
      I4 => ap_return_7_preg(18),
      O => \in\(18)
    );
\SRL_SIG_reg[5][19]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(19),
      I4 => ap_return_6_preg(19),
      O => D(19)
    );
\SRL_SIG_reg[5][19]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(19),
      I4 => ap_return_7_preg(19),
      O => \in\(19)
    );
\SRL_SIG_reg[5][20]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(20),
      I4 => ap_return_6_preg(20),
      O => D(20)
    );
\SRL_SIG_reg[5][20]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(20),
      I4 => ap_return_7_preg(20),
      O => \in\(20)
    );
\SRL_SIG_reg[5][21]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(21),
      I4 => ap_return_6_preg(21),
      O => D(21)
    );
\SRL_SIG_reg[5][21]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(21),
      I4 => ap_return_7_preg(21),
      O => \in\(21)
    );
\SRL_SIG_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(22),
      I4 => ap_return_6_preg(22),
      O => D(22)
    );
\SRL_SIG_reg[5][22]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(22),
      I4 => ap_return_7_preg(22),
      O => \in\(22)
    );
\SRL_SIG_reg[5][23]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(23),
      I4 => ap_return_6_preg(23),
      O => D(23)
    );
\SRL_SIG_reg[5][23]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(23),
      I4 => ap_return_7_preg(23),
      O => \in\(23)
    );
\SRL_SIG_reg[5][24]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(24),
      I4 => ap_return_6_preg(24),
      O => D(24)
    );
\SRL_SIG_reg[5][24]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(24),
      I4 => ap_return_7_preg(24),
      O => \in\(24)
    );
\SRL_SIG_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(25),
      I4 => ap_return_6_preg(25),
      O => D(25)
    );
\SRL_SIG_reg[5][25]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(25),
      I4 => ap_return_7_preg(25),
      O => \in\(25)
    );
\SRL_SIG_reg[5][26]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(26),
      I4 => ap_return_6_preg(26),
      O => D(26)
    );
\SRL_SIG_reg[5][26]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(26),
      I4 => ap_return_7_preg(26),
      O => \in\(26)
    );
\SRL_SIG_reg[5][27]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(27),
      I4 => ap_return_6_preg(27),
      O => D(27)
    );
\SRL_SIG_reg[5][27]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(27),
      I4 => ap_return_7_preg(27),
      O => \in\(27)
    );
\SRL_SIG_reg[5][28]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(28),
      I4 => ap_return_6_preg(28),
      O => D(28)
    );
\SRL_SIG_reg[5][28]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(28),
      I4 => ap_return_7_preg(28),
      O => \in\(28)
    );
\SRL_SIG_reg[5][29]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(29),
      I4 => ap_return_6_preg(29),
      O => D(29)
    );
\SRL_SIG_reg[5][29]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(29),
      I4 => ap_return_7_preg(29),
      O => \in\(29)
    );
\SRL_SIG_reg[5][30]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(30),
      I4 => ap_return_6_preg(30),
      O => D(30)
    );
\SRL_SIG_reg[5][30]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(30),
      I4 => ap_return_7_preg(30),
      O => \in\(30)
    );
\SRL_SIG_reg[5][31]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => \ap_return_6_preg_reg[31]_0\(31),
      I4 => ap_return_6_preg(31),
      O => D(31)
    );
\SRL_SIG_reg[5][31]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => Q(31),
      I4 => ap_return_7_preg(31),
      O => \in\(31)
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I2 => ap_start,
      I3 => ap_done_reg_reg_0,
      O => ap_done_reg_i_1_n_9
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_9,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(10),
      Q => ap_return_0_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(11),
      Q => ap_return_0_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(12),
      Q => ap_return_0_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(13),
      Q => ap_return_0_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(14),
      Q => ap_return_0_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(15),
      Q => ap_return_0_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(8),
      Q => ap_return_0_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(9),
      Q => ap_return_0_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(0),
      Q => ap_return_4_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(1),
      Q => ap_return_4_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(2),
      Q => ap_return_4_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(3),
      Q => ap_return_4_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(4),
      Q => ap_return_4_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(5),
      Q => ap_return_4_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(6),
      Q => ap_return_4_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(7),
      Q => ap_return_4_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(16),
      Q => ap_return_6_preg(16),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(17),
      Q => ap_return_6_preg(17),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(18),
      Q => ap_return_6_preg(18),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(19),
      Q => ap_return_6_preg(19),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(20),
      Q => ap_return_6_preg(20),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(21),
      Q => ap_return_6_preg(21),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(22),
      Q => ap_return_6_preg(22),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(23),
      Q => ap_return_6_preg(23),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(24),
      Q => ap_return_6_preg(24),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(25),
      Q => ap_return_6_preg(25),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(26),
      Q => ap_return_6_preg(26),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(27),
      Q => ap_return_6_preg(27),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(28),
      Q => ap_return_6_preg(28),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(29),
      Q => ap_return_6_preg(29),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(30),
      Q => ap_return_6_preg(30),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => \ap_return_6_preg_reg[31]_0\(31),
      Q => ap_return_6_preg(31),
      R => ap_rst_n_inv
    );
\ap_return_7_preg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      O => \ap_return_7_preg[0]_i_1_n_9\
    );
\ap_return_7_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(0),
      Q => ap_return_7_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(10),
      Q => ap_return_7_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(11),
      Q => ap_return_7_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(12),
      Q => ap_return_7_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(13),
      Q => ap_return_7_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(14),
      Q => ap_return_7_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(15),
      Q => ap_return_7_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(16),
      Q => ap_return_7_preg(16),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(17),
      Q => ap_return_7_preg(17),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(18),
      Q => ap_return_7_preg(18),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(19),
      Q => ap_return_7_preg(19),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(1),
      Q => ap_return_7_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(20),
      Q => ap_return_7_preg(20),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(21),
      Q => ap_return_7_preg(21),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(22),
      Q => ap_return_7_preg(22),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(23),
      Q => ap_return_7_preg(23),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(24),
      Q => ap_return_7_preg(24),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(25),
      Q => ap_return_7_preg(25),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(26),
      Q => ap_return_7_preg(26),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(27),
      Q => ap_return_7_preg(27),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(28),
      Q => ap_return_7_preg(28),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(29),
      Q => ap_return_7_preg(29),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(2),
      Q => ap_return_7_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(30),
      Q => ap_return_7_preg(30),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(31),
      Q => ap_return_7_preg(31),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(3),
      Q => ap_return_7_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(4),
      Q => ap_return_7_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(5),
      Q => ap_return_7_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(6),
      Q => ap_return_7_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(7),
      Q => ap_return_7_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(8),
      Q => ap_return_7_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_7_preg[0]_i_1_n_9\,
      D => Q(9),
      Q => ap_return_7_preg(9),
      R => ap_rst_n_inv
    );
ap_sync_reg_channel_write_dst_1_cols_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => dst_1_cols_channel_full_n,
      O => ap_sync_channel_write_dst_1_cols_channel
    );
ap_sync_reg_channel_write_dst_1_rows_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => dst_1_rows_channel_full_n,
      O => ap_sync_channel_write_dst_1_rows_channel
    );
ap_sync_reg_channel_write_in_mat_cols_c15_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => in_mat_cols_c15_channel_full_n,
      O => ap_sync_channel_write_in_mat_cols_c15_channel
    );
ap_sync_reg_channel_write_in_mat_rows_c14_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => in_mat_rows_c14_channel_full_n,
      O => ap_sync_channel_write_in_mat_rows_c14_channel
    );
ap_sync_reg_channel_write_p_dst_cols_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => p_dst_cols_channel_full_n,
      O => ap_sync_channel_write_p_dst_cols_channel
    );
ap_sync_reg_channel_write_p_dst_rows_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dst_rows_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => p_dst_rows_channel_full_n,
      O => ap_sync_channel_write_p_dst_rows_channel
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => p_dstgx_cols_channel_full_n,
      O => ap_sync_channel_write_p_dstgx_cols_channel
    );
ap_sync_reg_channel_write_p_dstgx_rows_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => p_dstgx_rows_channel_full_n,
      O => ap_sync_channel_write_p_dstgx_rows_channel
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4C4F400F400F400"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => int_ap_start_reg,
      I4 => alpha_c_full_n,
      I5 => shift_c_full_n,
      O => ap_sync_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_control_s_axi is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \int_shift_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_cols_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_rows_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_alpha_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    \int_isr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    p_dstgx_rows_channel_empty_n : in STD_LOGIC;
    p_dstgx_cols_channel_empty_n : in STD_LOGIC;
    alpha_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    alpha_c_full_n : in STD_LOGIC;
    shift_c_full_n : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_control_s_axi : entity is "scharr_accel_control_s_axi";
end scharr_design_scharr_accel_0_0_scharr_accel_control_s_axi;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_9 : STD_LOGIC;
  signal auto_restart_status_reg_n_9 : STD_LOGIC;
  signal int_alpha0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_alpha[31]_i_1_n_9\ : STD_LOGIC;
  signal \int_alpha[31]_i_3_n_9\ : STD_LOGIC;
  signal \^int_alpha_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_9 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_9 : STD_LOGIC;
  signal int_auto_restart_i_1_n_9 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_9\ : STD_LOGIC;
  signal \^int_cols_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_gie_i_1_n_9 : STD_LOGIC;
  signal int_gie_reg_n_9 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_9\ : STD_LOGIC;
  signal \int_ier_reg_n_9_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[1]\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_9\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_9\ : STD_LOGIC;
  signal \^int_rows_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_shift0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_shift[31]_i_1_n_9\ : STD_LOGIC;
  signal \^int_shift_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_9 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_9 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \^push\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_9\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \rdata_reg[1]_i_2_n_9\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_9_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_alpha[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_alpha[10]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_alpha[11]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_alpha[12]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_alpha[13]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_alpha[14]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_alpha[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_alpha[16]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_alpha[17]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_alpha[18]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_alpha[19]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_alpha[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_alpha[20]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_alpha[21]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_alpha[22]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_alpha[23]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_alpha[24]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_alpha[25]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_alpha[26]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_alpha[27]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_alpha[28]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_alpha[29]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_alpha[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_alpha[30]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_alpha[31]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_alpha[31]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_alpha[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_alpha[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_alpha[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_alpha[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_alpha[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_alpha[8]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_alpha[9]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_rows[31]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_shift[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_shift[10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_shift[11]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_shift[12]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_shift[13]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_shift[14]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_shift[15]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_shift[16]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_shift[17]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_shift[18]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_shift[19]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_shift[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_shift[20]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_shift[21]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_shift[22]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_shift[23]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_shift[24]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_shift[25]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_shift[26]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_shift[27]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_shift[28]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_shift[29]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_shift[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_shift[30]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_shift[31]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_shift[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_shift[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_shift[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_shift[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_shift[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_shift[8]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_shift[9]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair109";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  SS(0) <= \^ss\(0);
  ap_start <= \^ap_start\;
  \int_alpha_reg[31]_0\(31 downto 0) <= \^int_alpha_reg[31]_0\(31 downto 0);
  \int_cols_reg[31]_0\(31 downto 0) <= \^int_cols_reg[31]_0\(31 downto 0);
  \int_rows_reg[31]_0\(31 downto 0) <= \^int_rows_reg[31]_0\(31 downto 0);
  \int_shift_reg[31]_0\(31 downto 0) <= \^int_shift_reg[31]_0\(31 downto 0);
  interrupt <= \^interrupt\;
  push <= \^push\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_9\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_9\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_9\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_9\,
      Q => \^s_axi_control_rvalid\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => s_axi_control_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_control_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_9\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_9\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_9\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_9\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_9\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_9\,
      Q => \^s_axi_control_bvalid\,
      R => \^ss\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => int_ap_idle_reg_0,
      I2 => alpha_c_full_n,
      I3 => shift_c_full_n,
      O => \^push\
    );
ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300030003000F400"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_rst_n,
      I4 => int_ap_idle_reg_0,
      I5 => \^push\,
      O => ap_done_reg_reg_0
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I2 => ap_done_reg,
      O => int_ap_start_reg_0
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B003B003B000000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_rst_n,
      I4 => int_ap_idle_reg_0,
      I5 => \^push\,
      O => ap_done_reg_reg
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_9,
      O => auto_restart_status_i_1_n_9
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_9,
      Q => auto_restart_status_reg_n_9,
      R => \^ss\(0)
    );
\int_alpha[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(0),
      O => int_alpha0(0)
    );
\int_alpha[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(10),
      O => int_alpha0(10)
    );
\int_alpha[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(11),
      O => int_alpha0(11)
    );
\int_alpha[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(12),
      O => int_alpha0(12)
    );
\int_alpha[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(13),
      O => int_alpha0(13)
    );
\int_alpha[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(14),
      O => int_alpha0(14)
    );
\int_alpha[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(15),
      O => int_alpha0(15)
    );
\int_alpha[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(16),
      O => int_alpha0(16)
    );
\int_alpha[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(17),
      O => int_alpha0(17)
    );
\int_alpha[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(18),
      O => int_alpha0(18)
    );
\int_alpha[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(19),
      O => int_alpha0(19)
    );
\int_alpha[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(1),
      O => int_alpha0(1)
    );
\int_alpha[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(20),
      O => int_alpha0(20)
    );
\int_alpha[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(21),
      O => int_alpha0(21)
    );
\int_alpha[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(22),
      O => int_alpha0(22)
    );
\int_alpha[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_alpha_reg[31]_0\(23),
      O => int_alpha0(23)
    );
\int_alpha[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(24),
      O => int_alpha0(24)
    );
\int_alpha[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(25),
      O => int_alpha0(25)
    );
\int_alpha[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(26),
      O => int_alpha0(26)
    );
\int_alpha[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(27),
      O => int_alpha0(27)
    );
\int_alpha[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(28),
      O => int_alpha0(28)
    );
\int_alpha[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(29),
      O => int_alpha0(29)
    );
\int_alpha[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(2),
      O => int_alpha0(2)
    );
\int_alpha[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(30),
      O => int_alpha0(30)
    );
\int_alpha[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[2]\,
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \int_alpha[31]_i_3_n_9\,
      O => \int_alpha[31]_i_1_n_9\
    );
\int_alpha[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_alpha_reg[31]_0\(31),
      O => int_alpha0(31)
    );
\int_alpha[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_9_[5]\,
      I1 => \waddr_reg_n_9_[0]\,
      I2 => \waddr_reg_n_9_[1]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      O => \int_alpha[31]_i_3_n_9\
    );
\int_alpha[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(3),
      O => int_alpha0(3)
    );
\int_alpha[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(4),
      O => int_alpha0(4)
    );
\int_alpha[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(5),
      O => int_alpha0(5)
    );
\int_alpha[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(6),
      O => int_alpha0(6)
    );
\int_alpha[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_alpha_reg[31]_0\(7),
      O => int_alpha0(7)
    );
\int_alpha[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(8),
      O => int_alpha0(8)
    );
\int_alpha[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_alpha_reg[31]_0\(9),
      O => int_alpha0(9)
    );
\int_alpha_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(0),
      Q => \^int_alpha_reg[31]_0\(0),
      R => \^ss\(0)
    );
\int_alpha_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(10),
      Q => \^int_alpha_reg[31]_0\(10),
      R => \^ss\(0)
    );
\int_alpha_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(11),
      Q => \^int_alpha_reg[31]_0\(11),
      R => \^ss\(0)
    );
\int_alpha_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(12),
      Q => \^int_alpha_reg[31]_0\(12),
      R => \^ss\(0)
    );
\int_alpha_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(13),
      Q => \^int_alpha_reg[31]_0\(13),
      R => \^ss\(0)
    );
\int_alpha_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(14),
      Q => \^int_alpha_reg[31]_0\(14),
      R => \^ss\(0)
    );
\int_alpha_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(15),
      Q => \^int_alpha_reg[31]_0\(15),
      R => \^ss\(0)
    );
\int_alpha_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(16),
      Q => \^int_alpha_reg[31]_0\(16),
      R => \^ss\(0)
    );
\int_alpha_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(17),
      Q => \^int_alpha_reg[31]_0\(17),
      R => \^ss\(0)
    );
\int_alpha_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(18),
      Q => \^int_alpha_reg[31]_0\(18),
      R => \^ss\(0)
    );
\int_alpha_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(19),
      Q => \^int_alpha_reg[31]_0\(19),
      R => \^ss\(0)
    );
\int_alpha_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(1),
      Q => \^int_alpha_reg[31]_0\(1),
      R => \^ss\(0)
    );
\int_alpha_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(20),
      Q => \^int_alpha_reg[31]_0\(20),
      R => \^ss\(0)
    );
\int_alpha_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(21),
      Q => \^int_alpha_reg[31]_0\(21),
      R => \^ss\(0)
    );
\int_alpha_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(22),
      Q => \^int_alpha_reg[31]_0\(22),
      R => \^ss\(0)
    );
\int_alpha_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(23),
      Q => \^int_alpha_reg[31]_0\(23),
      R => \^ss\(0)
    );
\int_alpha_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(24),
      Q => \^int_alpha_reg[31]_0\(24),
      R => \^ss\(0)
    );
\int_alpha_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(25),
      Q => \^int_alpha_reg[31]_0\(25),
      R => \^ss\(0)
    );
\int_alpha_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(26),
      Q => \^int_alpha_reg[31]_0\(26),
      R => \^ss\(0)
    );
\int_alpha_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(27),
      Q => \^int_alpha_reg[31]_0\(27),
      R => \^ss\(0)
    );
\int_alpha_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(28),
      Q => \^int_alpha_reg[31]_0\(28),
      R => \^ss\(0)
    );
\int_alpha_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(29),
      Q => \^int_alpha_reg[31]_0\(29),
      R => \^ss\(0)
    );
\int_alpha_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(2),
      Q => \^int_alpha_reg[31]_0\(2),
      R => \^ss\(0)
    );
\int_alpha_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(30),
      Q => \^int_alpha_reg[31]_0\(30),
      R => \^ss\(0)
    );
\int_alpha_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(31),
      Q => \^int_alpha_reg[31]_0\(31),
      R => \^ss\(0)
    );
\int_alpha_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(3),
      Q => \^int_alpha_reg[31]_0\(3),
      R => \^ss\(0)
    );
\int_alpha_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(4),
      Q => \^int_alpha_reg[31]_0\(4),
      R => \^ss\(0)
    );
\int_alpha_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(5),
      Q => \^int_alpha_reg[31]_0\(5),
      R => \^ss\(0)
    );
\int_alpha_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(6),
      Q => \^int_alpha_reg[31]_0\(6),
      R => \^ss\(0)
    );
\int_alpha_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(7),
      Q => \^int_alpha_reg[31]_0\(7),
      R => \^ss\(0)
    );
\int_alpha_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(8),
      Q => \^int_alpha_reg[31]_0\(8),
      R => \^ss\(0)
    );
\int_alpha_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(9),
      Q => \^int_alpha_reg[31]_0\(9),
      R => \^ss\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0005"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I2 => dst_1_cols_channel_empty_n,
      I3 => p_dst_cols_channel_empty_n,
      I4 => int_ap_idle_reg_0,
      I5 => int_ap_idle_reg_1,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_4_in(2),
      R => \^ss\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F700FF0000"
    )
        port map (
      I0 => ar_hs,
      I1 => \rdata[1]_i_3_n_9\,
      I2 => int_task_ap_done_i_3_n_9,
      I3 => p_4_in(7),
      I4 => ap_sync_ready,
      I5 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_9
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_9,
      Q => \int_ap_ready__0\,
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_9
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_9_[3]\,
      I3 => \waddr_reg_n_9_[2]\,
      I4 => \int_ier[1]_i_2_n_9\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_9,
      Q => \^ap_start\,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \int_ier[1]_i_2_n_9\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => p_4_in(7),
      O => int_auto_restart_i_1_n_9
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_9,
      Q => p_4_in(7),
      R => \^ss\(0)
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[4]\,
      I4 => \int_rows[31]_i_3_n_9\,
      O => \int_cols[31]_i_1_n_9\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(0),
      Q => \^int_cols_reg[31]_0\(0),
      R => \^ss\(0)
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(10),
      Q => \^int_cols_reg[31]_0\(10),
      R => \^ss\(0)
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(11),
      Q => \^int_cols_reg[31]_0\(11),
      R => \^ss\(0)
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(12),
      Q => \^int_cols_reg[31]_0\(12),
      R => \^ss\(0)
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(13),
      Q => \^int_cols_reg[31]_0\(13),
      R => \^ss\(0)
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(14),
      Q => \^int_cols_reg[31]_0\(14),
      R => \^ss\(0)
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(15),
      Q => \^int_cols_reg[31]_0\(15),
      R => \^ss\(0)
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(16),
      Q => \^int_cols_reg[31]_0\(16),
      R => \^ss\(0)
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(17),
      Q => \^int_cols_reg[31]_0\(17),
      R => \^ss\(0)
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(18),
      Q => \^int_cols_reg[31]_0\(18),
      R => \^ss\(0)
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(19),
      Q => \^int_cols_reg[31]_0\(19),
      R => \^ss\(0)
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(1),
      Q => \^int_cols_reg[31]_0\(1),
      R => \^ss\(0)
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(20),
      Q => \^int_cols_reg[31]_0\(20),
      R => \^ss\(0)
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(21),
      Q => \^int_cols_reg[31]_0\(21),
      R => \^ss\(0)
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(22),
      Q => \^int_cols_reg[31]_0\(22),
      R => \^ss\(0)
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(23),
      Q => \^int_cols_reg[31]_0\(23),
      R => \^ss\(0)
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(24),
      Q => \^int_cols_reg[31]_0\(24),
      R => \^ss\(0)
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(25),
      Q => \^int_cols_reg[31]_0\(25),
      R => \^ss\(0)
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(26),
      Q => \^int_cols_reg[31]_0\(26),
      R => \^ss\(0)
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(27),
      Q => \^int_cols_reg[31]_0\(27),
      R => \^ss\(0)
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(28),
      Q => \^int_cols_reg[31]_0\(28),
      R => \^ss\(0)
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(29),
      Q => \^int_cols_reg[31]_0\(29),
      R => \^ss\(0)
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(2),
      Q => \^int_cols_reg[31]_0\(2),
      R => \^ss\(0)
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(30),
      Q => \^int_cols_reg[31]_0\(30),
      R => \^ss\(0)
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(31),
      Q => \^int_cols_reg[31]_0\(31),
      R => \^ss\(0)
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(3),
      Q => \^int_cols_reg[31]_0\(3),
      R => \^ss\(0)
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(4),
      Q => \^int_cols_reg[31]_0\(4),
      R => \^ss\(0)
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(5),
      Q => \^int_cols_reg[31]_0\(5),
      R => \^ss\(0)
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(6),
      Q => \^int_cols_reg[31]_0\(6),
      R => \^ss\(0)
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(7),
      Q => \^int_cols_reg[31]_0\(7),
      R => \^ss\(0)
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(8),
      Q => \^int_cols_reg[31]_0\(8),
      R => \^ss\(0)
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(9),
      Q => \^int_cols_reg[31]_0\(9),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_9_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_9_[2]\,
      I4 => \int_ier[1]_i_2_n_9\,
      I5 => int_gie_reg_n_9,
      O => int_gie_i_1_n_9
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_9,
      Q => int_gie_reg_n_9,
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_ier[1]_i_2_n_9\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => \int_ier_reg_n_9_[0]\,
      O => \int_ier[0]_i_1_n_9\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \int_ier[1]_i_2_n_9\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_9\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_9_[1]\,
      I4 => \waddr_reg_n_9_[0]\,
      I5 => \waddr_reg_n_9_[5]\,
      O => \int_ier[1]_i_2_n_9\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_9\,
      Q => \int_ier_reg_n_9_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_9\,
      Q => p_0_in,
      R => \^ss\(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_9,
      I1 => \int_isr_reg_n_9_[1]\,
      I2 => \int_isr_reg_n_9_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F778F88"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_isr_reg[0]_0\,
      I3 => \int_ier_reg_n_9_[0]\,
      I4 => \int_isr_reg_n_9_[0]\,
      O => \int_isr[0]_i_1_n_9\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \int_ier[1]_i_2_n_9\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => ap_sync_ready,
      I3 => p_0_in,
      I4 => \int_isr_reg_n_9_[1]\,
      O => \int_isr[1]_i_1_n_9\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[0]\,
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[1]\,
      R => \^ss\(0)
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[4]\,
      I4 => \int_rows[31]_i_3_n_9\,
      O => \int_rows[31]_i_1_n_9\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \waddr_reg_n_9_[1]\,
      I3 => \waddr_reg_n_9_[0]\,
      O => \int_rows[31]_i_3_n_9\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(0),
      Q => \^int_rows_reg[31]_0\(0),
      R => \^ss\(0)
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(10),
      Q => \^int_rows_reg[31]_0\(10),
      R => \^ss\(0)
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(11),
      Q => \^int_rows_reg[31]_0\(11),
      R => \^ss\(0)
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(12),
      Q => \^int_rows_reg[31]_0\(12),
      R => \^ss\(0)
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(13),
      Q => \^int_rows_reg[31]_0\(13),
      R => \^ss\(0)
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(14),
      Q => \^int_rows_reg[31]_0\(14),
      R => \^ss\(0)
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(15),
      Q => \^int_rows_reg[31]_0\(15),
      R => \^ss\(0)
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(16),
      Q => \^int_rows_reg[31]_0\(16),
      R => \^ss\(0)
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(17),
      Q => \^int_rows_reg[31]_0\(17),
      R => \^ss\(0)
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(18),
      Q => \^int_rows_reg[31]_0\(18),
      R => \^ss\(0)
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(19),
      Q => \^int_rows_reg[31]_0\(19),
      R => \^ss\(0)
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(1),
      Q => \^int_rows_reg[31]_0\(1),
      R => \^ss\(0)
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(20),
      Q => \^int_rows_reg[31]_0\(20),
      R => \^ss\(0)
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(21),
      Q => \^int_rows_reg[31]_0\(21),
      R => \^ss\(0)
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(22),
      Q => \^int_rows_reg[31]_0\(22),
      R => \^ss\(0)
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(23),
      Q => \^int_rows_reg[31]_0\(23),
      R => \^ss\(0)
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(24),
      Q => \^int_rows_reg[31]_0\(24),
      R => \^ss\(0)
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(25),
      Q => \^int_rows_reg[31]_0\(25),
      R => \^ss\(0)
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(26),
      Q => \^int_rows_reg[31]_0\(26),
      R => \^ss\(0)
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(27),
      Q => \^int_rows_reg[31]_0\(27),
      R => \^ss\(0)
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(28),
      Q => \^int_rows_reg[31]_0\(28),
      R => \^ss\(0)
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(29),
      Q => \^int_rows_reg[31]_0\(29),
      R => \^ss\(0)
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(2),
      Q => \^int_rows_reg[31]_0\(2),
      R => \^ss\(0)
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(30),
      Q => \^int_rows_reg[31]_0\(30),
      R => \^ss\(0)
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(31),
      Q => \^int_rows_reg[31]_0\(31),
      R => \^ss\(0)
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(3),
      Q => \^int_rows_reg[31]_0\(3),
      R => \^ss\(0)
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(4),
      Q => \^int_rows_reg[31]_0\(4),
      R => \^ss\(0)
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(5),
      Q => \^int_rows_reg[31]_0\(5),
      R => \^ss\(0)
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(6),
      Q => \^int_rows_reg[31]_0\(6),
      R => \^ss\(0)
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(7),
      Q => \^int_rows_reg[31]_0\(7),
      R => \^ss\(0)
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(8),
      Q => \^int_rows_reg[31]_0\(8),
      R => \^ss\(0)
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(9),
      Q => \^int_rows_reg[31]_0\(9),
      R => \^ss\(0)
    );
\int_shift[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(0),
      O => int_shift0(0)
    );
\int_shift[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(10),
      O => int_shift0(10)
    );
\int_shift[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(11),
      O => int_shift0(11)
    );
\int_shift[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(12),
      O => int_shift0(12)
    );
\int_shift[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(13),
      O => int_shift0(13)
    );
\int_shift[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(14),
      O => int_shift0(14)
    );
\int_shift[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(15),
      O => int_shift0(15)
    );
\int_shift[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(16),
      O => int_shift0(16)
    );
\int_shift[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(17),
      O => int_shift0(17)
    );
\int_shift[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(18),
      O => int_shift0(18)
    );
\int_shift[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(19),
      O => int_shift0(19)
    );
\int_shift[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(1),
      O => int_shift0(1)
    );
\int_shift[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(20),
      O => int_shift0(20)
    );
\int_shift[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(21),
      O => int_shift0(21)
    );
\int_shift[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(22),
      O => int_shift0(22)
    );
\int_shift[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_shift_reg[31]_0\(23),
      O => int_shift0(23)
    );
\int_shift[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(24),
      O => int_shift0(24)
    );
\int_shift[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(25),
      O => int_shift0(25)
    );
\int_shift[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(26),
      O => int_shift0(26)
    );
\int_shift[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(27),
      O => int_shift0(27)
    );
\int_shift[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(28),
      O => int_shift0(28)
    );
\int_shift[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(29),
      O => int_shift0(29)
    );
\int_shift[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(2),
      O => int_shift0(2)
    );
\int_shift[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(30),
      O => int_shift0(30)
    );
\int_shift[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[2]\,
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \int_alpha[31]_i_3_n_9\,
      O => \int_shift[31]_i_1_n_9\
    );
\int_shift[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_shift_reg[31]_0\(31),
      O => int_shift0(31)
    );
\int_shift[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(3),
      O => int_shift0(3)
    );
\int_shift[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(4),
      O => int_shift0(4)
    );
\int_shift[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(5),
      O => int_shift0(5)
    );
\int_shift[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(6),
      O => int_shift0(6)
    );
\int_shift[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_shift_reg[31]_0\(7),
      O => int_shift0(7)
    );
\int_shift[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(8),
      O => int_shift0(8)
    );
\int_shift[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_shift_reg[31]_0\(9),
      O => int_shift0(9)
    );
\int_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(0),
      Q => \^int_shift_reg[31]_0\(0),
      R => \^ss\(0)
    );
\int_shift_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(10),
      Q => \^int_shift_reg[31]_0\(10),
      R => \^ss\(0)
    );
\int_shift_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(11),
      Q => \^int_shift_reg[31]_0\(11),
      R => \^ss\(0)
    );
\int_shift_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(12),
      Q => \^int_shift_reg[31]_0\(12),
      R => \^ss\(0)
    );
\int_shift_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(13),
      Q => \^int_shift_reg[31]_0\(13),
      R => \^ss\(0)
    );
\int_shift_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(14),
      Q => \^int_shift_reg[31]_0\(14),
      R => \^ss\(0)
    );
\int_shift_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(15),
      Q => \^int_shift_reg[31]_0\(15),
      R => \^ss\(0)
    );
\int_shift_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(16),
      Q => \^int_shift_reg[31]_0\(16),
      R => \^ss\(0)
    );
\int_shift_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(17),
      Q => \^int_shift_reg[31]_0\(17),
      R => \^ss\(0)
    );
\int_shift_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(18),
      Q => \^int_shift_reg[31]_0\(18),
      R => \^ss\(0)
    );
\int_shift_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(19),
      Q => \^int_shift_reg[31]_0\(19),
      R => \^ss\(0)
    );
\int_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(1),
      Q => \^int_shift_reg[31]_0\(1),
      R => \^ss\(0)
    );
\int_shift_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(20),
      Q => \^int_shift_reg[31]_0\(20),
      R => \^ss\(0)
    );
\int_shift_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(21),
      Q => \^int_shift_reg[31]_0\(21),
      R => \^ss\(0)
    );
\int_shift_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(22),
      Q => \^int_shift_reg[31]_0\(22),
      R => \^ss\(0)
    );
\int_shift_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(23),
      Q => \^int_shift_reg[31]_0\(23),
      R => \^ss\(0)
    );
\int_shift_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(24),
      Q => \^int_shift_reg[31]_0\(24),
      R => \^ss\(0)
    );
\int_shift_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(25),
      Q => \^int_shift_reg[31]_0\(25),
      R => \^ss\(0)
    );
\int_shift_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(26),
      Q => \^int_shift_reg[31]_0\(26),
      R => \^ss\(0)
    );
\int_shift_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(27),
      Q => \^int_shift_reg[31]_0\(27),
      R => \^ss\(0)
    );
\int_shift_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(28),
      Q => \^int_shift_reg[31]_0\(28),
      R => \^ss\(0)
    );
\int_shift_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(29),
      Q => \^int_shift_reg[31]_0\(29),
      R => \^ss\(0)
    );
\int_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(2),
      Q => \^int_shift_reg[31]_0\(2),
      R => \^ss\(0)
    );
\int_shift_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(30),
      Q => \^int_shift_reg[31]_0\(30),
      R => \^ss\(0)
    );
\int_shift_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(31),
      Q => \^int_shift_reg[31]_0\(31),
      R => \^ss\(0)
    );
\int_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(3),
      Q => \^int_shift_reg[31]_0\(3),
      R => \^ss\(0)
    );
\int_shift_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(4),
      Q => \^int_shift_reg[31]_0\(4),
      R => \^ss\(0)
    );
\int_shift_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(5),
      Q => \^int_shift_reg[31]_0\(5),
      R => \^ss\(0)
    );
\int_shift_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(6),
      Q => \^int_shift_reg[31]_0\(6),
      R => \^ss\(0)
    );
\int_shift_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(7),
      Q => \^int_shift_reg[31]_0\(7),
      R => \^ss\(0)
    );
\int_shift_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(8),
      Q => \^int_shift_reg[31]_0\(8),
      R => \^ss\(0)
    );
\int_shift_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(9),
      Q => \^int_shift_reg[31]_0\(9),
      R => \^ss\(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => task_ap_done,
      I1 => ar_hs,
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => int_task_ap_done_i_3_n_9,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_9
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3505"
    )
        port map (
      I0 => \int_isr_reg[0]_0\,
      I1 => p_4_in(2),
      I2 => auto_restart_status_reg_n_9,
      I3 => ap_idle,
      O => task_ap_done
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(2),
      O => int_task_ap_done_i_3_n_9
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_9,
      Q => \int_task_ap_done__0\,
      R => \^ss\(0)
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^push\,
      I1 => p_dstgx_rows_channel_empty_n,
      I2 => p_dstgx_cols_channel_empty_n,
      I3 => alpha_c_empty_n,
      I4 => Q(0),
      O => E(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_9\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[0]_i_3_n_9\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      O => rdata(0)
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => int_gie_reg_n_9,
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_isr_reg_n_9_[0]\,
      O => \rdata[0]_i_3_n_9\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_alpha_reg[31]_0\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_rows_reg[31]_0\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^ap_start\,
      O => \rdata[0]_i_4_n_9\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_cols_reg[31]_0\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \int_ier_reg_n_9_[0]\,
      O => \rdata[0]_i_5_n_9\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(10),
      I1 => \^int_cols_reg[31]_0\(10),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(10),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(10),
      O => \rdata[10]_i_1_n_9\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(11),
      I1 => \^int_cols_reg[31]_0\(11),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(11),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(11),
      O => \rdata[11]_i_1_n_9\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(12),
      I1 => \^int_cols_reg[31]_0\(12),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(12),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(12),
      O => \rdata[12]_i_1_n_9\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(13),
      I1 => \^int_cols_reg[31]_0\(13),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(13),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(13),
      O => \rdata[13]_i_1_n_9\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(14),
      I1 => \^int_cols_reg[31]_0\(14),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(14),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(14),
      O => \rdata[14]_i_1_n_9\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(15),
      I1 => \^int_cols_reg[31]_0\(15),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(15),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(15),
      O => \rdata[15]_i_1_n_9\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(16),
      I1 => \^int_cols_reg[31]_0\(16),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(16),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(16),
      O => \rdata[16]_i_1_n_9\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(17),
      I1 => \^int_cols_reg[31]_0\(17),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(17),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(17),
      O => \rdata[17]_i_1_n_9\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(18),
      I1 => \^int_cols_reg[31]_0\(18),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(18),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(18),
      O => \rdata[18]_i_1_n_9\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(19),
      I1 => \^int_cols_reg[31]_0\(19),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(19),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(19),
      O => \rdata[19]_i_1_n_9\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => \rdata_reg[1]_i_2_n_9\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \int_isr_reg_n_9_[1]\,
      I3 => s_axi_control_ARADDR(3),
      I4 => \rdata[1]_i_3_n_9\,
      I5 => \rdata[1]_i_4_n_9\,
      O => rdata(1)
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_3_n_9\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      O => \rdata[1]_i_4_n_9\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_alpha_reg[31]_0\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_rows_reg[31]_0\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => \int_task_ap_done__0\,
      O => \rdata[1]_i_5_n_9\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^int_cols_reg[31]_0\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_0_in,
      O => \rdata[1]_i_6_n_9\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(20),
      I1 => \^int_cols_reg[31]_0\(20),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(20),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(20),
      O => \rdata[20]_i_1_n_9\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(21),
      I1 => \^int_cols_reg[31]_0\(21),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(21),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(21),
      O => \rdata[21]_i_1_n_9\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(22),
      I1 => \^int_cols_reg[31]_0\(22),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(22),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(22),
      O => \rdata[22]_i_1_n_9\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(23),
      I1 => \^int_cols_reg[31]_0\(23),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(23),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(23),
      O => \rdata[23]_i_1_n_9\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(24),
      I1 => \^int_cols_reg[31]_0\(24),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(24),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(24),
      O => \rdata[24]_i_1_n_9\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(25),
      I1 => \^int_cols_reg[31]_0\(25),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(25),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(25),
      O => \rdata[25]_i_1_n_9\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(26),
      I1 => \^int_cols_reg[31]_0\(26),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(26),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(26),
      O => \rdata[26]_i_1_n_9\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(27),
      I1 => \^int_cols_reg[31]_0\(27),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(27),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(27),
      O => \rdata[27]_i_1_n_9\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(28),
      I1 => \^int_cols_reg[31]_0\(28),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(28),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(28),
      O => \rdata[28]_i_1_n_9\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(29),
      I1 => \^int_cols_reg[31]_0\(29),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(29),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(29),
      O => \rdata[29]_i_1_n_9\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(2),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^int_cols_reg[31]_0\(2),
      I4 => \rdata[9]_i_2_n_9\,
      I5 => \rdata[2]_i_2_n_9\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => p_4_in(2),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_rows_reg[31]_0\(2),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^int_alpha_reg[31]_0\(2),
      I5 => int_task_ap_done_i_3_n_9,
      O => \rdata[2]_i_2_n_9\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(30),
      I1 => \^int_cols_reg[31]_0\(30),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(30),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(30),
      O => \rdata[30]_i_1_n_9\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF900000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => ar_hs,
      O => \rdata[31]_i_1_n_9\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(31),
      I1 => \^int_cols_reg[31]_0\(31),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(31),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(31),
      O => \rdata[31]_i_3_n_9\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^int_cols_reg[31]_0\(3),
      I4 => \rdata[9]_i_2_n_9\,
      I5 => \rdata[3]_i_2_n_9\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \int_ap_ready__0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_rows_reg[31]_0\(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^int_alpha_reg[31]_0\(3),
      I5 => int_task_ap_done_i_3_n_9,
      O => \rdata[3]_i_2_n_9\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(4),
      I1 => \^int_cols_reg[31]_0\(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(4),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(4),
      O => \rdata[4]_i_1_n_9\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(5),
      I1 => \^int_cols_reg[31]_0\(5),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(5),
      O => \rdata[5]_i_1_n_9\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(6),
      I1 => \^int_cols_reg[31]_0\(6),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(6),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(6),
      O => \rdata[6]_i_1_n_9\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(7),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^int_cols_reg[31]_0\(7),
      I4 => \rdata[9]_i_2_n_9\,
      I5 => \rdata[7]_i_2_n_9\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => p_4_in(7),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_rows_reg[31]_0\(7),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^int_alpha_reg[31]_0\(7),
      I5 => int_task_ap_done_i_3_n_9,
      O => \rdata[7]_i_2_n_9\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_shift_reg[31]_0\(8),
      I1 => \^int_cols_reg[31]_0\(8),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_alpha_reg[31]_0\(8),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(8),
      O => \rdata[8]_i_1_n_9\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F440000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => \^int_shift_reg[31]_0\(9),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^int_cols_reg[31]_0\(9),
      I4 => \rdata[9]_i_2_n_9\,
      I5 => \rdata[9]_i_3_n_9\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[9]_i_2_n_9\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^interrupt\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_rows_reg[31]_0\(9),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^int_alpha_reg[31]_0\(9),
      I5 => int_task_ap_done_i_3_n_9,
      O => \rdata[9]_i_3_n_9\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_9\,
      I1 => \rdata[0]_i_5_n_9\,
      O => \rdata_reg[0]_i_2_n_9\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_9\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_9\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_9\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_9\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_9\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_9\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_9\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_9\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_9\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_9\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_5_n_9\,
      I1 => \rdata[1]_i_6_n_9\,
      O => \rdata_reg[1]_i_2_n_9\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_9\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_9\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_9\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_9\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_9\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_9\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_9\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_9\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_9\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_9\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_9\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_9\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_9\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_9\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_9\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_9\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_9_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_9_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_9_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_9_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_9_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_9_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \buf_reg_201_reg[9]\ : in STD_LOGIC;
    \buf_reg_201_reg[9]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S_ShiftReg : entity is "scharr_accel_fifo_w16_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S_ShiftReg;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\buf_reg_201[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\buf_reg_201[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\buf_reg_201[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\buf_reg_201[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\buf_reg_201[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\buf_reg_201[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\buf_reg_201[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\buf_reg_201[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\buf_reg_201[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
\buf_reg_201[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \buf_reg_201_reg[9]\,
      I2 => \buf_reg_201_reg[9]_0\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S_ShiftReg is
  port (
    d1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmp_i_i603_i_reg_614_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    cmp_i_i603_i_reg_614 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_1 : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S_ShiftReg : entity is "scharr_accel_fifo_w24_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(0),
      O => \cmp_i_i603_i_reg_614_reg[0]\(0)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(8),
      O => \cmp_i_i603_i_reg_614_reg[0]\(8)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(7),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][23]_0\(7)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(7),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(7),
      O => d1(7)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][23]_0\(6)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(6),
      O => d1(6)
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][23]_0\(5)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(5),
      O => d1(5)
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][23]_0\(4)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(4),
      O => d1(4)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(3),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][23]_0\(3)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(3),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(3),
      O => d1(3)
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][23]_0\(2)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(2),
      O => d1(2)
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(1),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][23]_0\(1)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(1),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(1),
      O => d1(1)
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(0),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][23]_0\(0)
    );
ram_reg_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(0),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(0),
      O => d1(0)
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(8),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][23]_0\(8)
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(8),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(8),
      O => d1(8)
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(7),
      O => \cmp_i_i603_i_reg_614_reg[0]\(7)
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(6),
      O => \cmp_i_i603_i_reg_614_reg[0]\(6)
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(5),
      O => \cmp_i_i603_i_reg_614_reg[0]\(5)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(4),
      O => \cmp_i_i603_i_reg_614_reg[0]\(4)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(3),
      O => \cmp_i_i603_i_reg_614_reg[0]\(3)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(2),
      O => \cmp_i_i603_i_reg_614_reg[0]\(2)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(1),
      O => \cmp_i_i603_i_reg_614_reg[0]\(1)
    );
ram_reg_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(16),
      O => d1(16)
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(16),
      O => \cmp_i_i603_i_reg_614_reg[0]\(16)
    );
\ram_reg_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(16),
      O => \SRL_SIG_reg[1][23]_0\(16)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(15),
      O => d1(15)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(15),
      O => \cmp_i_i603_i_reg_614_reg[0]\(15)
    );
\ram_reg_1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(15),
      O => \SRL_SIG_reg[1][23]_0\(15)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(14),
      O => d1(14)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(14),
      O => \cmp_i_i603_i_reg_614_reg[0]\(14)
    );
\ram_reg_1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(14),
      O => \SRL_SIG_reg[1][23]_0\(14)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(13),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(13),
      O => d1(13)
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(13),
      O => \cmp_i_i603_i_reg_614_reg[0]\(13)
    );
\ram_reg_1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(13),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(13),
      O => \SRL_SIG_reg[1][23]_0\(13)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(12),
      O => d1(12)
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(12),
      O => \cmp_i_i603_i_reg_614_reg[0]\(12)
    );
\ram_reg_1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(12),
      O => \SRL_SIG_reg[1][23]_0\(12)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(11),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(11),
      O => d1(11)
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(11),
      O => \cmp_i_i603_i_reg_614_reg[0]\(11)
    );
\ram_reg_1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(11),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(11),
      O => \SRL_SIG_reg[1][23]_0\(11)
    );
ram_reg_1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(10),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(10),
      O => d1(10)
    );
\ram_reg_1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(10),
      O => \cmp_i_i603_i_reg_614_reg[0]\(10)
    );
\ram_reg_1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(10),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][23]_0\(10)
    );
ram_reg_1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(9),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(9),
      O => d1(9)
    );
\ram_reg_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(9),
      O => \cmp_i_i603_i_reg_614_reg[0]\(9)
    );
\ram_reg_1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(9),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][23]_0\(9)
    );
ram_reg_1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(17),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(17),
      O => d1(17)
    );
\ram_reg_1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(17),
      O => \cmp_i_i603_i_reg_614_reg[0]\(17)
    );
\ram_reg_1_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(17),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(17),
      O => \SRL_SIG_reg[1][23]_0\(17)
    );
ram_reg_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(23),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(23),
      O => d1(23)
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(23),
      O => \cmp_i_i603_i_reg_614_reg[0]\(23)
    );
\ram_reg_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(23),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(23),
      O => \SRL_SIG_reg[1][23]_0\(23)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(22),
      O => d1(22)
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(22),
      O => \cmp_i_i603_i_reg_614_reg[0]\(22)
    );
\ram_reg_2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(22),
      O => \SRL_SIG_reg[1][23]_0\(22)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(21),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(21),
      O => d1(21)
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(21),
      O => \cmp_i_i603_i_reg_614_reg[0]\(21)
    );
\ram_reg_2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(21),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(21),
      O => \SRL_SIG_reg[1][23]_0\(21)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(20),
      O => d1(20)
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(20),
      O => \cmp_i_i603_i_reg_614_reg[0]\(20)
    );
\ram_reg_2_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(20),
      O => \SRL_SIG_reg[1][23]_0\(20)
    );
ram_reg_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(19),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(19),
      O => d1(19)
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(19),
      O => \cmp_i_i603_i_reg_614_reg[0]\(19)
    );
\ram_reg_2_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(19),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(19),
      O => \SRL_SIG_reg[1][23]_0\(19)
    );
ram_reg_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(18),
      O => d1(18)
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => ram_reg_2_0,
      I4 => ram_reg_0,
      I5 => \SRL_SIG_reg[0]_0\(18),
      O => \cmp_i_i603_i_reg_614_reg[0]\(18)
    );
\ram_reg_2_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => ram_reg_2_0,
      I3 => ram_reg_0,
      I4 => \SRL_SIG_reg[0]_0\(18),
      O => \SRL_SIG_reg[1][23]_0\(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \img_height_reg_68_reg[15]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg : entity is "scharr_accel_fifo_w32_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\img_height_reg_68[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
\img_height_reg_68[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][15]_0\(10)
    );
\img_height_reg_68[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][15]_0\(11)
    );
\img_height_reg_68[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][15]_0\(12)
    );
\img_height_reg_68[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][15]_0\(13)
    );
\img_height_reg_68[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][15]_0\(14)
    );
\img_height_reg_68[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][15]_0\(15)
    );
\img_height_reg_68[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
\img_height_reg_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
\img_height_reg_68[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
\img_height_reg_68[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][15]_0\(4)
    );
\img_height_reg_68[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][15]_0\(5)
    );
\img_height_reg_68[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][15]_0\(6)
    );
\img_height_reg_68[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][15]_0\(7)
    );
\img_height_reg_68[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][15]_0\(8)
    );
\img_height_reg_68[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => mOutPtr(0),
      I2 => \img_height_reg_68_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_13 is
  port (
    push : out STD_LOGIC;
    sel : out STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_76_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c14_channel : in STD_LOGIC;
    in_mat_rows_c14_channel_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln79_fu_141_p2_carry__0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_13 : entity is "scharr_accel_fifo_w32_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_13;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_13 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_76[0]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair194";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  push <= \^push\;
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \^d\(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \^d\(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \^d\(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(12),
      O => \^d\(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(13),
      O => \^d\(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(14),
      O => \^d\(14)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(15),
      O => \^d\(15)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \^d\(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \^d\(2)
    );
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      I1 => in_mat_rows_c14_channel_full_n,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^push\
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \^d\(3)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \^d\(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \^d\(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \^d\(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \^d\(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \^d\(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \^d\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => Q(0),
      I3 => CO(0),
      I4 => empty_n_reg_1,
      I5 => \^push\,
      O => \mOutPtr_reg[0]\
    );
\i_fu_76[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      O => sel
    );
\icmp_ln79_fu_141_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFBFF0CFB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(14),
      I4 => \SRL_SIG_reg[1]_1\(15),
      I5 => \SRL_SIG_reg[0]_0\(15),
      O => \SRL_SIG_reg[1][14]_0\(3)
    );
\icmp_ln79_fu_141_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFBFF0CFB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(12),
      I4 => \SRL_SIG_reg[1]_1\(13),
      I5 => \SRL_SIG_reg[0]_0\(13),
      O => \SRL_SIG_reg[1][14]_0\(2)
    );
\icmp_ln79_fu_141_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \out\(11),
      I1 => \^d\(11),
      I2 => \SRL_SIG_reg[0]_0\(10),
      I3 => \icmp_ln79_fu_141_p2_carry__0\,
      I4 => \SRL_SIG_reg[1]_1\(10),
      I5 => \out\(10),
      O => \SRL_SIG_reg[1][14]_0\(1)
    );
\icmp_ln79_fu_141_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \out\(9),
      I1 => \^d\(9),
      I2 => \SRL_SIG_reg[0]_0\(8),
      I3 => \icmp_ln79_fu_141_p2_carry__0\,
      I4 => \SRL_SIG_reg[1]_1\(8),
      I5 => \out\(8),
      O => \SRL_SIG_reg[1][14]_0\(0)
    );
\icmp_ln79_fu_141_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => \SRL_SIG_reg[0]_0\(14),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
\icmp_ln79_fu_141_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \SRL_SIG_reg[1]_1\(13),
      I2 => \SRL_SIG_reg[0]_0\(12),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
\icmp_ln79_fu_141_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \icmp_ln79_fu_141_p2_carry__0\,
      I2 => \SRL_SIG_reg[0]_0\(11),
      I3 => \out\(11),
      I4 => \^d\(10),
      I5 => \out\(10),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
\icmp_ln79_fu_141_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \icmp_ln79_fu_141_p2_carry__0\,
      I2 => \SRL_SIG_reg[0]_0\(9),
      I3 => \out\(9),
      I4 => \^d\(8),
      I5 => \out\(8),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
\icmp_ln79_fu_141_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(23),
      I5 => \SRL_SIG_reg[1]_1\(22),
      O => \SRL_SIG_reg[0][23]_0\(3)
    );
\icmp_ln79_fu_141_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(21),
      I5 => \SRL_SIG_reg[1]_1\(20),
      O => \SRL_SIG_reg[0][23]_0\(2)
    );
\icmp_ln79_fu_141_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(19),
      I5 => \SRL_SIG_reg[1]_1\(18),
      O => \SRL_SIG_reg[0][23]_0\(1)
    );
\icmp_ln79_fu_141_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(17),
      I5 => \SRL_SIG_reg[1]_1\(16),
      O => \SRL_SIG_reg[0][23]_0\(0)
    );
\icmp_ln79_fu_141_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[1]_1\(23),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \SRL_SIG_reg[0]_0\(23),
      O => \SRL_SIG_reg[1][22]_0\(3)
    );
\icmp_ln79_fu_141_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[1]_1\(21),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \SRL_SIG_reg[0]_0\(21),
      O => \SRL_SIG_reg[1][22]_0\(2)
    );
\icmp_ln79_fu_141_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[1]_1\(19),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \SRL_SIG_reg[0]_0\(19),
      O => \SRL_SIG_reg[1][22]_0\(1)
    );
\icmp_ln79_fu_141_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[1]_1\(17),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \SRL_SIG_reg[0]_0\(17),
      O => \SRL_SIG_reg[1][22]_0\(0)
    );
\icmp_ln79_fu_141_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5033505050005050"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => \SRL_SIG_reg[1]_1\(31),
      I2 => \SRL_SIG_reg[0]_0\(30),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(30),
      O => \SRL_SIG_reg[0][31]_1\(3)
    );
\icmp_ln79_fu_141_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(29),
      I5 => \SRL_SIG_reg[1]_1\(28),
      O => \SRL_SIG_reg[0][31]_1\(2)
    );
\icmp_ln79_fu_141_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(27),
      I5 => \SRL_SIG_reg[1]_1\(26),
      O => \SRL_SIG_reg[0][31]_1\(1)
    );
\icmp_ln79_fu_141_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(25),
      I5 => \SRL_SIG_reg[1]_1\(24),
      O => \SRL_SIG_reg[0][31]_1\(0)
    );
\icmp_ln79_fu_141_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => \SRL_SIG_reg[1]_1\(31),
      I2 => \SRL_SIG_reg[0]_0\(30),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(30),
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\icmp_ln79_fu_141_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[1]_1\(29),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(28),
      I5 => \SRL_SIG_reg[0]_0\(29),
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\icmp_ln79_fu_141_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[1]_1\(27),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(26),
      I5 => \SRL_SIG_reg[0]_0\(27),
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\icmp_ln79_fu_141_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[1]_1\(25),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(24),
      I5 => \SRL_SIG_reg[0]_0\(25),
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
icmp_ln79_fu_141_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \out\(7),
      I1 => \^d\(7),
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => \icmp_ln79_fu_141_p2_carry__0\,
      I4 => \SRL_SIG_reg[1]_1\(6),
      I5 => \out\(6),
      O => \i_fu_76_reg[7]\(3)
    );
icmp_ln79_fu_141_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \out\(5),
      I1 => \^d\(5),
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => \icmp_ln79_fu_141_p2_carry__0\,
      I4 => \SRL_SIG_reg[1]_1\(4),
      I5 => \out\(4),
      O => \i_fu_76_reg[7]\(2)
    );
icmp_ln79_fu_141_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \out\(3),
      I1 => \^d\(3),
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => \icmp_ln79_fu_141_p2_carry__0\,
      I4 => \SRL_SIG_reg[1]_1\(2),
      I5 => \out\(2),
      O => \i_fu_76_reg[7]\(1)
    );
icmp_ln79_fu_141_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \out\(1),
      I1 => \^d\(1),
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => \icmp_ln79_fu_141_p2_carry__0\,
      I4 => \SRL_SIG_reg[1]_1\(0),
      I5 => \out\(0),
      O => \i_fu_76_reg[7]\(0)
    );
icmp_ln79_fu_141_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \icmp_ln79_fu_141_p2_carry__0\,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => \out\(7),
      I4 => \^d\(6),
      I5 => \out\(6),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
icmp_ln79_fu_141_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \icmp_ln79_fu_141_p2_carry__0\,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => \out\(5),
      I4 => \^d\(4),
      I5 => \out\(4),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
icmp_ln79_fu_141_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \icmp_ln79_fu_141_p2_carry__0\,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => \out\(3),
      I4 => \^d\(2),
      I5 => \out\(2),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
icmp_ln79_fu_141_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \icmp_ln79_fu_141_p2_carry__0\,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => \out\(1),
      I4 => \^d\(0),
      I5 => \out\(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^push\,
      I4 => mOutPtr(0),
      O => empty_n_reg_0
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^push\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => empty_n_reg_1,
      I5 => mOutPtr(1),
      O => \mOutPtr_reg[0]_0\
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F00000F8F0F8F0"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => in_mat_cols_c15_channel_empty_n,
      I2 => start_once_reg,
      I3 => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
      I4 => CO(0),
      I5 => Q(0),
      O => empty_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_14 is
  port (
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \img_width_reg_73_reg[15]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_14 : entity is "scharr_accel_fifo_w32_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_14;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\img_width_reg_73[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
\img_width_reg_73[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][15]_0\(10)
    );
\img_width_reg_73[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][15]_0\(11)
    );
\img_width_reg_73[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][15]_0\(12)
    );
\img_width_reg_73[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][15]_0\(13)
    );
\img_width_reg_73[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][15]_0\(14)
    );
\img_width_reg_73[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][15]_0\(15)
    );
\img_width_reg_73[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
\img_width_reg_73[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
\img_width_reg_73[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
\img_width_reg_73[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][15]_0\(4)
    );
\img_width_reg_73[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][15]_0\(5)
    );
\img_width_reg_73[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][15]_0\(6)
    );
\img_width_reg_73[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][15]_0\(7)
    );
\img_width_reg_73[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][15]_0\(8)
    );
\img_width_reg_73[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => mOutPtr(0),
      I2 => \img_width_reg_73_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_15 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_channel_write_in_mat_cols_c15_channel : in STD_LOGIC;
    in_mat_cols_c15_channel_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln81_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln81_fu_107_p2_carry : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_i_7_1\ : in STD_LOGIC;
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_15 : entity is "scharr_accel_fifo_w32_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_15;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_15 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \icmp_ln81_fu_107_p2_carry__0_i_10_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_i_9_n_9\ : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_i_12_n_9 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_i_13_n_9 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_i_14_n_9 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_i_9_n_9 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
begin
  push <= \^push\;
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(15),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      I1 => in_mat_cols_c15_channel_full_n,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^push\
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][31]_2\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\icmp_ln81_fu_107_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFBFF0CFB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(14),
      I4 => \SRL_SIG_reg[1]_1\(15),
      I5 => \SRL_SIG_reg[0]_0\(15),
      O => DI(1)
    );
\icmp_ln81_fu_107_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E21D1D1D1D"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(9),
      O => \icmp_ln81_fu_107_p2_carry__0_i_10_n_9\
    );
\icmp_ln81_fu_107_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFBFF0CFB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(12),
      I4 => \SRL_SIG_reg[1]_1\(13),
      I5 => \SRL_SIG_reg[0]_0\(13),
      O => DI(0)
    );
\icmp_ln81_fu_107_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => \SRL_SIG_reg[0]_0\(14),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \SRL_SIG_reg[1]_1\(13),
      I2 => \SRL_SIG_reg[0]_0\(12),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A2080808A2A2A2"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0_i_9_n_9\,
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(10),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I5 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A2080808A2A2A2"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0_i_10_n_9\,
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(8),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I5 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
\icmp_ln81_fu_107_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E21D1D1D1D"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(11),
      O => \icmp_ln81_fu_107_p2_carry__0_i_9_n_9\
    );
\icmp_ln81_fu_107_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(23),
      I5 => \SRL_SIG_reg[1]_1\(22),
      O => \SRL_SIG_reg[0][23]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(21),
      I5 => \SRL_SIG_reg[1]_1\(20),
      O => \SRL_SIG_reg[0][23]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(19),
      I5 => \SRL_SIG_reg[1]_1\(18),
      O => \SRL_SIG_reg[0][23]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(17),
      I5 => \SRL_SIG_reg[1]_1\(16),
      O => \SRL_SIG_reg[0][23]_0\(0)
    );
\icmp_ln81_fu_107_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[1]_1\(23),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \SRL_SIG_reg[0]_0\(23),
      O => \SRL_SIG_reg[1][22]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[1]_1\(21),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \SRL_SIG_reg[0]_0\(21),
      O => \SRL_SIG_reg[1][22]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[1]_1\(19),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \SRL_SIG_reg[0]_0\(19),
      O => \SRL_SIG_reg[1][22]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[1]_1\(17),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \SRL_SIG_reg[0]_0\(17),
      O => \SRL_SIG_reg[1][22]_0\(0)
    );
\icmp_ln81_fu_107_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5033505050005050"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => \SRL_SIG_reg[1]_1\(31),
      I2 => \SRL_SIG_reg[0]_0\(30),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(30),
      O => \SRL_SIG_reg[0][31]_1\(3)
    );
\icmp_ln81_fu_107_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(29),
      I5 => \SRL_SIG_reg[1]_1\(28),
      O => \SRL_SIG_reg[0][31]_1\(2)
    );
\icmp_ln81_fu_107_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(27),
      I5 => \SRL_SIG_reg[1]_1\(26),
      O => \SRL_SIG_reg[0][31]_1\(1)
    );
\icmp_ln81_fu_107_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEE0EE"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[1]_1\(25),
      I5 => \SRL_SIG_reg[1]_1\(24),
      O => \SRL_SIG_reg[0][31]_1\(0)
    );
\icmp_ln81_fu_107_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => \SRL_SIG_reg[1]_1\(31),
      I2 => \SRL_SIG_reg[0]_0\(30),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[1]_1\(30),
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[1]_1\(29),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(28),
      I5 => \SRL_SIG_reg[0]_0\(29),
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[1]_1\(27),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(26),
      I5 => \SRL_SIG_reg[0]_0\(27),
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FF1F"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[1]_1\(25),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => \SRL_SIG_reg[0]_0\(24),
      I5 => \SRL_SIG_reg[0]_0\(25),
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
icmp_ln81_fu_107_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E21D1D1D1D"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(5),
      O => icmp_ln81_fu_107_p2_carry_i_12_n_9
    );
icmp_ln81_fu_107_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E21D1D1D1D"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(3),
      O => icmp_ln81_fu_107_p2_carry_i_13_n_9
    );
icmp_ln81_fu_107_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D1D1DE2E2E2E2"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(1),
      O => icmp_ln81_fu_107_p2_carry_i_14_n_9
    );
icmp_ln81_fu_107_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A2080808A2A2A2"
    )
        port map (
      I0 => icmp_ln81_fu_107_p2_carry_i_9_n_9,
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(6),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I5 => \SRL_SIG_reg[0]_0\(6),
      O => S(3)
    );
icmp_ln81_fu_107_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A2080808A2A2A2"
    )
        port map (
      I0 => icmp_ln81_fu_107_p2_carry_i_12_n_9,
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(4),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I5 => \SRL_SIG_reg[0]_0\(4),
      O => S(2)
    );
icmp_ln81_fu_107_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A2080808A2A2A2"
    )
        port map (
      I0 => icmp_ln81_fu_107_p2_carry_i_13_n_9,
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(2),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I5 => \SRL_SIG_reg[0]_0\(2),
      O => S(1)
    );
icmp_ln81_fu_107_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0451040404515151"
    )
        port map (
      I0 => icmp_ln81_fu_107_p2_carry_i_14_n_9,
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(0),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I5 => \SRL_SIG_reg[0]_0\(0),
      O => S(0)
    );
icmp_ln81_fu_107_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E21D1D1D1D"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \icmp_ln81_fu_107_p2_carry__0_i_7_1\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(7),
      O => icmp_ln81_fu_107_p2_carry_i_9_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg is
  port (
    push_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \trunc_ln119_reg_424_reg[15]\ : in STD_LOGIC;
    \trunc_ln119_reg_424_reg[15]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg : entity is "scharr_accel_fifo_w32_d4_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^push_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4\ : label is "soft_lutpair203";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
  push_0 <= \^push_0\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => \trunc_ln119_reg_424_reg[15]\,
      I1 => \trunc_ln119_reg_424_reg[15]_0\,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^push_0\
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => D(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg_11 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_p_dstgx_cols_channel : in STD_LOGIC;
    \empty_reg_439_reg[15]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg_11 : entity is "scharr_accel_fifo_w32_d4_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg_11;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg_11 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__0\ : label is "soft_lutpair201";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
  push <= \^push\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      I1 => \empty_reg_439_reg[15]\,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^push\
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_p_dst_rows_channel : in STD_LOGIC;
    \height_reg_165_reg[0]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg : entity is "scharr_accel_fifo_w32_d5_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4__0\ : label is "soft_lutpair198";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dst_rows_channel,
      I1 => \height_reg_165_reg[0]\,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^sel\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_12 is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    p_dst_cols_channel_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_12 : entity is "scharr_accel_fifo_w32_d5_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_12;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_12 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4__1\ : label is "soft_lutpair195";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I1 => p_dst_cols_channel_full_n,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^sel\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_21 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    push : in STD_LOGIC;
    \alpha_read_reg_374_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_21 : entity is "scharr_accel_fifo_w32_d5_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_21;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_21 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \alpha_read_reg_374_reg[31]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_shift_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rev_fu_108_p2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg : entity is "scharr_accel_fifo_w32_d6_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
begin
  \out\(30 downto 0) <= \^out\(30 downto 0);
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => S(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(9)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(12)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(13)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(14)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(15)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(16)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(17)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(18)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(19)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(20)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(21)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(22)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \^out\(23)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \^out\(24)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \^out\(25)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \^out\(26)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \^out\(27)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \^out\(28)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \^out\(29)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \^out\(30)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(8)
    );
\rev_reg_170[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(30),
      O => rev_fu_108_p2
    );
\sub_i377_i_fu_114_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \int_shift_reg[7]\(3)
    );
\sub_i377_i_fu_114_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \int_shift_reg[7]\(2)
    );
\sub_i377_i_fu_114_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \int_shift_reg[7]\(1)
    );
\sub_i377_i_fu_114_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \int_shift_reg[7]\(0)
    );
\sub_i377_i_fu_114_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \int_shift_reg[11]\(3)
    );
\sub_i377_i_fu_114_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \int_shift_reg[11]\(2)
    );
\sub_i377_i_fu_114_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \int_shift_reg[11]\(1)
    );
\sub_i377_i_fu_114_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \int_shift_reg[11]\(0)
    );
\sub_i377_i_fu_114_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      O => \int_shift_reg[15]\(3)
    );
\sub_i377_i_fu_114_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(13),
      O => \int_shift_reg[15]\(2)
    );
\sub_i377_i_fu_114_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(12),
      O => \int_shift_reg[15]\(1)
    );
\sub_i377_i_fu_114_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \int_shift_reg[15]\(0)
    );
\sub_i377_i_fu_114_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(18),
      O => \int_shift_reg[19]\(3)
    );
\sub_i377_i_fu_114_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(17),
      O => \int_shift_reg[19]\(2)
    );
\sub_i377_i_fu_114_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(16),
      O => \int_shift_reg[19]\(1)
    );
\sub_i377_i_fu_114_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(15),
      O => \int_shift_reg[19]\(0)
    );
\sub_i377_i_fu_114_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(22),
      O => \int_shift_reg[23]\(3)
    );
\sub_i377_i_fu_114_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(21),
      O => \int_shift_reg[23]\(2)
    );
\sub_i377_i_fu_114_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(20),
      O => \int_shift_reg[23]\(1)
    );
\sub_i377_i_fu_114_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(19),
      O => \int_shift_reg[23]\(0)
    );
\sub_i377_i_fu_114_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(26),
      O => \int_shift_reg[27]\(3)
    );
\sub_i377_i_fu_114_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(25),
      O => \int_shift_reg[27]\(2)
    );
\sub_i377_i_fu_114_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(24),
      O => \int_shift_reg[27]\(1)
    );
\sub_i377_i_fu_114_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(23),
      O => \int_shift_reg[27]\(0)
    );
\sub_i377_i_fu_114_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(30),
      O => \int_shift_reg[31]\(3)
    );
\sub_i377_i_fu_114_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(29),
      O => \int_shift_reg[31]\(2)
    );
\sub_i377_i_fu_114_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(28),
      O => \int_shift_reg[31]\(1)
    );
\sub_i377_i_fu_114_p2_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(27),
      O => \int_shift_reg[31]\(0)
    );
sub_i377_i_fu_114_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => S(3)
    );
sub_i377_i_fu_114_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => S(2)
    );
sub_i377_i_fu_114_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => S(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_16 is
  port (
    sel : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_1_rows_channel_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    \icmp_ln104_fu_131_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln104_fu_131_p2_carry__2_i_1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_16 : entity is "scharr_accel_fifo_w32_d6_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_16;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_16 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dst_1_rows_channel_dout : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
begin
  \out\(11 downto 0) <= \^out\(11 downto 0);
  sel <= \^sel\;
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA08"
    )
        port map (
      I0 => dst_1_rows_channel_full_n,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_dst_1_rows_channel,
      O => \^sel\
    );
\SRL_SIG_reg[5][0]_srl6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(12),
      Q => dst_1_rows_channel_dout(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(13),
      Q => dst_1_rows_channel_dout(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(14),
      Q => dst_1_rows_channel_dout(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(15),
      Q => dst_1_rows_channel_dout(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(16),
      Q => dst_1_rows_channel_dout(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(17),
      Q => dst_1_rows_channel_dout(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(18),
      Q => dst_1_rows_channel_dout(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(19),
      Q => dst_1_rows_channel_dout(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(20),
      Q => dst_1_rows_channel_dout(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(21),
      Q => dst_1_rows_channel_dout(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(22),
      Q => dst_1_rows_channel_dout(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(23),
      Q => dst_1_rows_channel_dout(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(24),
      Q => dst_1_rows_channel_dout(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(25),
      Q => dst_1_rows_channel_dout(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(26),
      Q => dst_1_rows_channel_dout(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(27),
      Q => dst_1_rows_channel_dout(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(28),
      Q => dst_1_rows_channel_dout(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(29),
      Q => dst_1_rows_channel_dout(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(30),
      Q => dst_1_rows_channel_dout(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(31),
      Q => dst_1_rows_channel_dout(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \icmp_ln104_fu_131_p2_carry__2_i_1_0\(9),
      Q => \^out\(9)
    );
\icmp_ln104_fu_131_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(15),
      I1 => dst_1_rows_channel_dout(14),
      O => ap_clk_2(3)
    );
\icmp_ln104_fu_131_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(13),
      I1 => dst_1_rows_channel_dout(12),
      O => ap_clk_2(2)
    );
\icmp_ln104_fu_131_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(11),
      I1 => \icmp_ln104_fu_131_p2_carry__0\(11),
      I2 => \^out\(10),
      I3 => \icmp_ln104_fu_131_p2_carry__0\(10),
      O => ap_clk_2(1)
    );
\icmp_ln104_fu_131_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(9),
      I1 => \icmp_ln104_fu_131_p2_carry__0\(9),
      I2 => \^out\(8),
      I3 => \icmp_ln104_fu_131_p2_carry__0\(8),
      O => ap_clk_2(0)
    );
\icmp_ln104_fu_131_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(14),
      I1 => dst_1_rows_channel_dout(15),
      O => ap_clk_3(1)
    );
\icmp_ln104_fu_131_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(12),
      I1 => dst_1_rows_channel_dout(13),
      O => ap_clk_3(0)
    );
\icmp_ln104_fu_131_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(23),
      I1 => dst_1_rows_channel_dout(22),
      O => ap_clk_4(3)
    );
\icmp_ln104_fu_131_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(21),
      I1 => dst_1_rows_channel_dout(20),
      O => ap_clk_4(2)
    );
\icmp_ln104_fu_131_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(19),
      I1 => dst_1_rows_channel_dout(18),
      O => ap_clk_4(1)
    );
\icmp_ln104_fu_131_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(17),
      I1 => dst_1_rows_channel_dout(16),
      O => ap_clk_4(0)
    );
\icmp_ln104_fu_131_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(22),
      I1 => dst_1_rows_channel_dout(23),
      O => ap_clk_5(3)
    );
\icmp_ln104_fu_131_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(20),
      I1 => dst_1_rows_channel_dout(21),
      O => ap_clk_5(2)
    );
\icmp_ln104_fu_131_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(18),
      I1 => dst_1_rows_channel_dout(19),
      O => ap_clk_5(1)
    );
\icmp_ln104_fu_131_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(16),
      I1 => dst_1_rows_channel_dout(17),
      O => ap_clk_5(0)
    );
\icmp_ln104_fu_131_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dst_1_rows_channel_dout(30),
      I1 => dst_1_rows_channel_dout(31),
      O => ap_clk_6(3)
    );
\icmp_ln104_fu_131_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(29),
      I1 => dst_1_rows_channel_dout(28),
      O => ap_clk_6(2)
    );
\icmp_ln104_fu_131_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(27),
      I1 => dst_1_rows_channel_dout(26),
      O => ap_clk_6(1)
    );
\icmp_ln104_fu_131_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(25),
      I1 => dst_1_rows_channel_dout(24),
      O => ap_clk_6(0)
    );
\icmp_ln104_fu_131_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(30),
      I1 => dst_1_rows_channel_dout(31),
      O => ap_clk_7(3)
    );
\icmp_ln104_fu_131_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(28),
      I1 => dst_1_rows_channel_dout(29),
      O => ap_clk_7(2)
    );
\icmp_ln104_fu_131_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(26),
      I1 => dst_1_rows_channel_dout(27),
      O => ap_clk_7(1)
    );
\icmp_ln104_fu_131_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(24),
      I1 => dst_1_rows_channel_dout(25),
      O => ap_clk_7(0)
    );
icmp_ln104_fu_131_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(7),
      I1 => \icmp_ln104_fu_131_p2_carry__0\(7),
      I2 => \^out\(6),
      I3 => \icmp_ln104_fu_131_p2_carry__0\(6),
      O => DI(3)
    );
icmp_ln104_fu_131_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(5),
      I1 => \icmp_ln104_fu_131_p2_carry__0\(5),
      I2 => \^out\(4),
      I3 => \icmp_ln104_fu_131_p2_carry__0\(4),
      O => DI(2)
    );
icmp_ln104_fu_131_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(3),
      I1 => \icmp_ln104_fu_131_p2_carry__0\(3),
      I2 => \^out\(2),
      I3 => \icmp_ln104_fu_131_p2_carry__0\(2),
      O => DI(1)
    );
icmp_ln104_fu_131_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(1),
      I1 => \icmp_ln104_fu_131_p2_carry__0\(1),
      I2 => \^out\(0),
      I3 => \icmp_ln104_fu_131_p2_carry__0\(0),
      O => DI(0)
    );
\sub13_fu_112_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => ap_clk_0(3)
    );
\sub13_fu_112_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => ap_clk_0(2)
    );
\sub13_fu_112_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => ap_clk_0(1)
    );
\sub13_fu_112_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => ap_clk_0(0)
    );
\sub13_fu_112_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => ap_clk_1(2)
    );
\sub13_fu_112_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => ap_clk_1(1)
    );
\sub13_fu_112_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => ap_clk_1(0)
    );
sub13_fu_112_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => S(3)
    );
sub13_fu_112_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => S(2)
    );
sub13_fu_112_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => S(1)
    );
sub13_fu_112_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => S(0)
    );
\sub13_reg_169[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_18 is
  port (
    sel : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_18 : entity is "scharr_accel_fifo_w32_d6_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_18;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_18 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dst_1_cols_channel_dout : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \^out\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
begin
  \out\(30 downto 0) <= \^out\(30 downto 0);
  sel <= \^sel\;
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I1 => empty_n_reg,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^sel\
    );
\SRL_SIG_reg[5][0]_srl6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \^out\(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \^out\(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \^out\(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \^out\(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \^out\(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \^out\(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \^out\(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(31),
      Q => dst_1_cols_channel_dout(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\icmp_ln106_fu_149_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(15),
      I1 => \^out\(14),
      O => DI(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(13),
      I1 => \^out\(12),
      O => DI(0)
    );
\icmp_ln106_fu_149_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(15),
      O => ap_clk_3(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(12),
      I1 => \^out\(13),
      O => ap_clk_3(0)
    );
\icmp_ln106_fu_149_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(23),
      I1 => \^out\(22),
      O => ap_clk_5(3)
    );
\icmp_ln106_fu_149_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(21),
      I1 => \^out\(20),
      O => ap_clk_5(2)
    );
\icmp_ln106_fu_149_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(19),
      I1 => \^out\(18),
      O => ap_clk_5(1)
    );
\icmp_ln106_fu_149_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(17),
      I1 => \^out\(16),
      O => ap_clk_5(0)
    );
\icmp_ln106_fu_149_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(22),
      I1 => \^out\(23),
      O => ap_clk_6(3)
    );
\icmp_ln106_fu_149_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(20),
      I1 => \^out\(21),
      O => ap_clk_6(2)
    );
\icmp_ln106_fu_149_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(18),
      I1 => \^out\(19),
      O => ap_clk_6(1)
    );
\icmp_ln106_fu_149_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(16),
      I1 => \^out\(17),
      O => ap_clk_6(0)
    );
\icmp_ln106_fu_149_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(30),
      I1 => dst_1_cols_channel_dout(31),
      O => ap_clk_9(3)
    );
\icmp_ln106_fu_149_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(29),
      I1 => \^out\(28),
      O => ap_clk_9(2)
    );
\icmp_ln106_fu_149_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(27),
      I1 => \^out\(26),
      O => ap_clk_9(1)
    );
\icmp_ln106_fu_149_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(25),
      I1 => \^out\(24),
      O => ap_clk_9(0)
    );
\icmp_ln106_fu_149_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(30),
      I1 => dst_1_cols_channel_dout(31),
      O => ap_clk_10(3)
    );
\icmp_ln106_fu_149_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(28),
      I1 => \^out\(29),
      O => ap_clk_10(2)
    );
\icmp_ln106_fu_149_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(26),
      I1 => \^out\(27),
      O => ap_clk_10(1)
    );
\icmp_ln106_fu_149_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(24),
      I1 => \^out\(25),
      O => ap_clk_10(0)
    );
\sub_fu_106_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => ap_clk_0(3)
    );
\sub_fu_106_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => ap_clk_0(2)
    );
\sub_fu_106_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => ap_clk_0(1)
    );
\sub_fu_106_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => ap_clk_0(0)
    );
\sub_fu_106_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(12),
      O => ap_clk_1(3)
    );
\sub_fu_106_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => ap_clk_1(2)
    );
\sub_fu_106_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => ap_clk_1(1)
    );
\sub_fu_106_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => ap_clk_1(0)
    );
\sub_fu_106_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(16),
      O => ap_clk_2(3)
    );
\sub_fu_106_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(15),
      O => ap_clk_2(2)
    );
\sub_fu_106_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      O => ap_clk_2(1)
    );
\sub_fu_106_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(13),
      O => ap_clk_2(0)
    );
\sub_fu_106_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(20),
      O => ap_clk_4(3)
    );
\sub_fu_106_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(19),
      O => ap_clk_4(2)
    );
\sub_fu_106_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(18),
      O => ap_clk_4(1)
    );
\sub_fu_106_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(17),
      O => ap_clk_4(0)
    );
\sub_fu_106_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(24),
      O => ap_clk_7(3)
    );
\sub_fu_106_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(23),
      O => ap_clk_7(2)
    );
\sub_fu_106_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(22),
      O => ap_clk_7(1)
    );
\sub_fu_106_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(21),
      O => ap_clk_7(0)
    );
\sub_fu_106_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(28),
      O => ap_clk_8(3)
    );
\sub_fu_106_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(27),
      O => ap_clk_8(2)
    );
\sub_fu_106_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(26),
      O => ap_clk_8(1)
    );
\sub_fu_106_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(25),
      O => ap_clk_8(0)
    );
\sub_fu_106_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(31),
      O => ap_clk_11(2)
    );
\sub_fu_106_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(30),
      O => ap_clk_11(1)
    );
\sub_fu_106_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(29),
      O => ap_clk_11(0)
    );
sub_fu_106_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => S(3)
    );
sub_fu_106_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => S(2)
    );
sub_fu_106_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => S(1)
    );
sub_fu_106_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => S(0)
    );
\sub_reg_164[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg is
  port (
    full_n_reg : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    mul_ln78_reg_194_reg : in STD_LOGIC;
    mul_ln78_reg_194_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg : entity is "scharr_accel_fifo_w8_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg_n_9_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg_n_9_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg_n_9_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg_n_9_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg_n_9_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg_n_9_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg_n_9_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg_n_9_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg_n_9_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][0]\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][1]\,
      Q => \SRL_SIG_reg_n_9_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][2]\,
      Q => \SRL_SIG_reg_n_9_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][3]\,
      Q => \SRL_SIG_reg_n_9_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][4]\,
      Q => \SRL_SIG_reg_n_9_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][5]\,
      Q => \SRL_SIG_reg_n_9_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][6]\,
      Q => \SRL_SIG_reg_n_9_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][7]\,
      Q => \SRL_SIG_reg_n_9_[1][7]\,
      R => '0'
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]\,
      I1 => p_dstgx_data_full_n,
      O => full_n_reg
    );
mul_ln78_reg_194_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][7]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][7]\,
      O => B(7)
    );
mul_ln78_reg_194_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][6]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][6]\,
      O => B(6)
    );
mul_ln78_reg_194_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][5]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][5]\,
      O => B(5)
    );
mul_ln78_reg_194_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][4]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][4]\,
      O => B(4)
    );
mul_ln78_reg_194_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][3]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][3]\,
      O => B(3)
    );
mul_ln78_reg_194_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][2]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][2]\,
      O => B(2)
    );
mul_ln78_reg_194_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][1]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][1]\,
      O => B(1)
    );
mul_ln78_reg_194_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][0]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_10 is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_10 : entity is "scharr_accel_fifo_w8_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_10;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_10 is
  signal \SRL_SIG_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(0),
      Q => \SRL_SIG_reg[1]\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(1),
      Q => \SRL_SIG_reg[1]\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(2),
      Q => \SRL_SIG_reg[1]\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(3),
      Q => \SRL_SIG_reg[1]\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(4),
      Q => \SRL_SIG_reg[1]\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(5),
      Q => \SRL_SIG_reg[1]\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(6),
      Q => \SRL_SIG_reg[1]\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(7),
      Q => \SRL_SIG_reg[1]\(7),
      R => '0'
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(7),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(7),
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(6),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(6),
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(5),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(5),
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(4),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(4),
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(3),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(3),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(2),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(1),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(0),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]\(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_B_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln104_reg_211 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_17 : entity is "scharr_accel_fifo_w8_d2_S_ShiftReg";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_17;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_17 is
  signal \SRL_SIG[0][7]_i_1_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][7]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][0]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => D(0)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][1]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][1]\,
      O => D(1)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][2]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][2]\,
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][3]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][3]\,
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][4]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][4]\,
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][5]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][5]\,
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][6]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][6]\,
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][7]\,
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][7]\,
      O => D(7)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008000000000"
    )
        port map (
      I0 => icmp_ln104_reg_211,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => dst_1_data_full_n,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => p_dst_data_empty_n,
      I5 => Q(0),
      O => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_9_[0][0]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_9_[0][1]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_9_[0][2]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_9_[0][3]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_9_[0][4]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_9_[0][5]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_9_[0][6]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_9_[0][7]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][0]\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][1]\,
      Q => \SRL_SIG_reg_n_9_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][2]\,
      Q => \SRL_SIG_reg_n_9_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][3]\,
      Q => \SRL_SIG_reg_n_9_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][4]\,
      Q => \SRL_SIG_reg_n_9_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][5]\,
      Q => \SRL_SIG_reg_n_9_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][6]\,
      Q => \SRL_SIG_reg_n_9_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][7]\,
      Q => \SRL_SIG_reg_n_9_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sub_reg_164_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_72_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_72_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_fu_72_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln111_fu_161_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init : entity is "scharr_accel_flow_control_loop_pipe_sequential_init";
end scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_9\ : STD_LOGIC;
  signal \^ap_done_reg1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_9\ : STD_LOGIC;
  signal \j_fu_72[11]_i_5_n_9\ : STD_LOGIC;
  signal \j_fu_72[11]_i_6_n_9\ : STD_LOGIC;
  signal \j_fu_72[11]_i_7_n_9\ : STD_LOGIC;
  signal \j_fu_72[4]_i_3_n_9\ : STD_LOGIC;
  signal \j_fu_72[4]_i_4_n_9\ : STD_LOGIC;
  signal \j_fu_72[4]_i_5_n_9\ : STD_LOGIC;
  signal \j_fu_72[4]_i_6_n_9\ : STD_LOGIC;
  signal \j_fu_72[8]_i_2_n_9\ : STD_LOGIC;
  signal \j_fu_72[8]_i_3_n_9\ : STD_LOGIC;
  signal \j_fu_72[8]_i_4_n_9\ : STD_LOGIC;
  signal \j_fu_72[8]_i_5_n_9\ : STD_LOGIC;
  signal \j_fu_72_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_10 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_11 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_12 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_13 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_14 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_15 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_5 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_6 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_7 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_8 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of icmp_ln111_fu_161_p2_carry_i_9 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \j_fu_72[11]_i_1\ : label is "soft_lutpair213";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[8]_i_1\ : label is 35;
begin
  ap_done_reg1 <= \^ap_done_reg1\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => clear,
      I1 => \^ap_done_reg1\,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => Q(0),
      I2 => \^ap_done_reg1\,
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_done_reg1\,
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_9\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3BBBFBB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => CO(0),
      O => \ap_loop_init_int_i_1__5_n_9\
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_done_cache_reg_1,
      I2 => Q(1),
      I3 => dst_1_data_empty_n,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln106_fu_149_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \out\(11),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_72_reg[11]_0\(11),
      I4 => \out\(10),
      I5 => \j_fu_72_reg[11]_0\(10),
      O => DI(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \out\(9),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_72_reg[11]_0\(9),
      I4 => \out\(8),
      I5 => \j_fu_72_reg[11]_0\(8),
      O => DI(0)
    );
\icmp_ln106_fu_149_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(11),
      I1 => \out\(11),
      I2 => \j_fu_72_reg[11]_0\(10),
      I3 => ap_loop_init_int,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(10),
      O => S(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(9),
      I1 => \out\(9),
      I2 => \j_fu_72_reg[11]_0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(8),
      O => S(0)
    );
icmp_ln106_fu_149_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \out\(7),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_72_reg[11]_0\(7),
      I4 => \out\(6),
      I5 => \j_fu_72_reg[11]_0\(6),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(3)
    );
icmp_ln106_fu_149_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \out\(5),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_72_reg[11]_0\(5),
      I4 => \out\(4),
      I5 => \j_fu_72_reg[11]_0\(4),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(2)
    );
icmp_ln106_fu_149_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \out\(3),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_72_reg[11]_0\(3),
      I4 => \out\(2),
      I5 => \j_fu_72_reg[11]_0\(2),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1)
    );
icmp_ln106_fu_149_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \out\(1),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_72_reg[11]_0\(1),
      I4 => \out\(0),
      I5 => \j_fu_72_reg[11]_0\(0),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0)
    );
icmp_ln106_fu_149_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(7),
      I1 => \out\(7),
      I2 => \j_fu_72_reg[11]_0\(6),
      I3 => ap_loop_init_int,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(6),
      O => \j_fu_72_reg[7]\(3)
    );
icmp_ln106_fu_149_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(5),
      I1 => \out\(5),
      I2 => \j_fu_72_reg[11]_0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(4),
      O => \j_fu_72_reg[7]\(2)
    );
icmp_ln106_fu_149_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(3),
      I1 => \out\(3),
      I2 => \j_fu_72_reg[11]_0\(2),
      I3 => ap_loop_init_int,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(2),
      O => \j_fu_72_reg[7]\(1)
    );
icmp_ln106_fu_149_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(1),
      I1 => \out\(1),
      I2 => \j_fu_72_reg[11]_0\(0),
      I3 => ap_loop_init_int,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(0),
      O => \j_fu_72_reg[7]\(0)
    );
icmp_ln111_fu_161_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2_carry(9),
      I1 => p_0_in(9),
      I2 => icmp_ln111_fu_161_p2_carry(11),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => icmp_ln111_fu_161_p2_carry(10),
      O => \sub_reg_164_reg[9]\(3)
    );
icmp_ln111_fu_161_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(7)
    );
icmp_ln111_fu_161_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(3)
    );
icmp_ln111_fu_161_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(5)
    );
icmp_ln111_fu_161_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(4)
    );
icmp_ln111_fu_161_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(1)
    );
icmp_ln111_fu_161_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(2)
    );
icmp_ln111_fu_161_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2_carry(6),
      I1 => p_0_in(6),
      I2 => icmp_ln111_fu_161_p2_carry(8),
      I3 => p_0_in(8),
      I4 => p_0_in(7),
      I5 => icmp_ln111_fu_161_p2_carry(7),
      O => \sub_reg_164_reg[9]\(2)
    );
icmp_ln111_fu_161_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2_carry(3),
      I1 => p_0_in(3),
      I2 => icmp_ln111_fu_161_p2_carry(5),
      I3 => p_0_in(5),
      I4 => p_0_in(4),
      I5 => icmp_ln111_fu_161_p2_carry(4),
      O => \sub_reg_164_reg[9]\(1)
    );
icmp_ln111_fu_161_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => icmp_ln111_fu_161_p2_carry(0),
      I2 => icmp_ln111_fu_161_p2_carry(1),
      I3 => p_0_in(1),
      I4 => icmp_ln111_fu_161_p2_carry(2),
      I5 => p_0_in(2),
      O => \sub_reg_164_reg[9]\(0)
    );
icmp_ln111_fu_161_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(9)
    );
icmp_ln111_fu_161_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(11)
    );
icmp_ln111_fu_161_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(10)
    );
icmp_ln111_fu_161_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(6)
    );
icmp_ln111_fu_161_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(8)
    );
\j_fu_72[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_72_reg[11]_0\(0),
      O => \j_fu_72_reg[11]\(0)
    );
\j_fu_72[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^ap_done_reg1\,
      O => SR(0)
    );
\j_fu_72[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5550000"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_done_cache_reg_1,
      I2 => Q(1),
      I3 => dst_1_data_empty_n,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => CO(0),
      O => \^ap_done_reg1\
    );
\j_fu_72[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[11]_i_5_n_9\
    );
\j_fu_72[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[11]_i_6_n_9\
    );
\j_fu_72[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[11]_i_7_n_9\
    );
\j_fu_72[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => p_0_in(0)
    );
\j_fu_72[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[4]_i_3_n_9\
    );
\j_fu_72[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[4]_i_4_n_9\
    );
\j_fu_72[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[4]_i_5_n_9\
    );
\j_fu_72[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[4]_i_6_n_9\
    );
\j_fu_72[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[8]_i_2_n_9\
    );
\j_fu_72[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[8]_i_3_n_9\
    );
\j_fu_72[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[8]_i_4_n_9\
    );
\j_fu_72[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_72_reg[11]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \j_fu_72[8]_i_5_n_9\
    );
\j_fu_72_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_72_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_fu_72_reg[11]_i_3_n_11\,
      CO(0) => \j_fu_72_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \j_fu_72_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2) => \j_fu_72[11]_i_5_n_9\,
      S(1) => \j_fu_72[11]_i_6_n_9\,
      S(0) => \j_fu_72[11]_i_7_n_9\
    );
\j_fu_72_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_fu_72_reg[4]_i_1_n_9\,
      CO(2) => \j_fu_72_reg[4]_i_1_n_10\,
      CO(1) => \j_fu_72_reg[4]_i_1_n_11\,
      CO(0) => \j_fu_72_reg[4]_i_1_n_12\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_fu_72_reg[11]\(4 downto 1),
      S(3) => \j_fu_72[4]_i_3_n_9\,
      S(2) => \j_fu_72[4]_i_4_n_9\,
      S(1) => \j_fu_72[4]_i_5_n_9\,
      S(0) => \j_fu_72[4]_i_6_n_9\
    );
\j_fu_72_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_72_reg[4]_i_1_n_9\,
      CO(3) => \j_fu_72_reg[8]_i_1_n_9\,
      CO(2) => \j_fu_72_reg[8]_i_1_n_10\,
      CO(1) => \j_fu_72_reg[8]_i_1_n_11\,
      CO(0) => \j_fu_72_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_fu_72_reg[11]\(8 downto 5),
      S(3) => \j_fu_72[8]_i_2_n_9\,
      S(2) => \j_fu_72[8]_i_3_n_9\,
      S(1) => \j_fu_72[8]_i_4_n_9\,
      S(0) => \j_fu_72[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_19 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \width_reg_160_reg[13]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \width_reg_160_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \col_fu_58_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_c_empty_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    \col_fu_58_reg[0]\ : in STD_LOGIC;
    \icmp_ln81_fu_111_p2_carry__0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \col_fu_58_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_19 : entity is "scharr_accel_flow_control_loop_pipe_sequential_init";
end scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_19;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_19 is
  signal \ap_CS_fsm[2]_i_2__0_n_9\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_fu_58_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_58_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_58_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \col_fu_58[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \col_fu_58[12]_i_1\ : label is "soft_lutpair179";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_58_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_58_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_58_reg[8]_i_1\ : label is 35;
begin
  empty_n_reg <= \^empty_n_reg\;
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000FF0000"
    )
        port map (
      I0 => shift_c_empty_n,
      I1 => p_dst_cols_channel_empty_n,
      I2 => p_dst_rows_channel_empty_n,
      I3 => Q(1),
      I4 => \ap_CS_fsm[2]_i_2__0_n_9\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_9\,
      I1 => Q(1),
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0(0),
      I3 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => \^empty_n_reg\,
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm[2]_i_2__0_n_9\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_9\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0008888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => CO(0),
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => \^empty_n_reg\,
      O => ap_rst_n_0
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0BB0000"
    )
        port map (
      I0 => p_dst_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => dst_1_data_full_n,
      I3 => \col_fu_58_reg[0]\,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => CO(0),
      O => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^empty_n_reg\,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => \ap_loop_init_int_i_1__4_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\buf_reg_201[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => p_dst_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => dst_1_data_full_n,
      I3 => \col_fu_58_reg[0]\,
      O => \^empty_n_reg\
    );
\col_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_58_reg[12]_0\(0),
      O => \col_fu_58_reg[12]\(0)
    );
\col_fu_58[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => CO(0),
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => \^empty_n_reg\,
      O => SR(0)
    );
\col_fu_58[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => CO(0),
      I1 => p_dst_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => dst_1_data_full_n,
      I4 => \col_fu_58_reg[0]\,
      I5 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => E(0)
    );
\col_fu_58[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(12)
    );
\col_fu_58[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(11)
    );
\col_fu_58[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(10)
    );
\col_fu_58[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(9)
    );
\col_fu_58[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(0)
    );
\col_fu_58[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(4)
    );
\col_fu_58[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(3)
    );
\col_fu_58[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(2)
    );
\col_fu_58[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(1)
    );
\col_fu_58[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(8)
    );
\col_fu_58[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(7)
    );
\col_fu_58[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(6)
    );
\col_fu_58[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => ap_sig_allocacmp_col_5(5)
    );
\col_fu_58_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_58_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_58_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_58_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_58_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_58_reg[12]\(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_col_5(12 downto 9)
    );
\col_fu_58_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_58_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_58_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_58_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_58_reg[4]_i_1_n_12\,
      CYINIT => ap_sig_allocacmp_col_5(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_58_reg[12]\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_col_5(4 downto 1)
    );
\col_fu_58_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_58_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_58_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_58_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_58_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_58_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_58_reg[12]\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_col_5(8 downto 5)
    );
grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8C8C8C"
    )
        port map (
      I0 => CO(0),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => \^empty_n_reg\,
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0(0),
      I4 => Q(1),
      O => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg
    );
\icmp_ln81_fu_111_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBAAAA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(13),
      I1 => \col_fu_58_reg[12]_0\(12),
      I2 => ap_loop_init_int,
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => \icmp_ln81_fu_111_p2_carry__0\(12),
      O => \width_reg_160_reg[13]\(2)
    );
\icmp_ln81_fu_111_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(11),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_58_reg[12]_0\(11),
      I4 => \icmp_ln81_fu_111_p2_carry__0\(10),
      I5 => \col_fu_58_reg[12]_0\(10),
      O => \width_reg_160_reg[13]\(1)
    );
\icmp_ln81_fu_111_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(9),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_58_reg[12]_0\(9),
      I4 => \icmp_ln81_fu_111_p2_carry__0\(8),
      I5 => \col_fu_58_reg[12]_0\(8),
      O => \width_reg_160_reg[13]\(0)
    );
\icmp_ln81_fu_111_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04445111"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(13),
      I1 => \col_fu_58_reg[12]_0\(12),
      I2 => ap_loop_init_int,
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => \icmp_ln81_fu_111_p2_carry__0\(12),
      O => \width_reg_160_reg[13]_0\(2)
    );
\icmp_ln81_fu_111_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(11),
      I1 => \icmp_ln81_fu_111_p2_carry__0\(11),
      I2 => \col_fu_58_reg[12]_0\(10),
      I3 => ap_loop_init_int,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(10),
      O => \width_reg_160_reg[13]_0\(1)
    );
\icmp_ln81_fu_111_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(9),
      I1 => \icmp_ln81_fu_111_p2_carry__0\(9),
      I2 => \col_fu_58_reg[12]_0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(8),
      O => \width_reg_160_reg[13]_0\(0)
    );
icmp_ln81_fu_111_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(7),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_58_reg[12]_0\(7),
      I4 => \icmp_ln81_fu_111_p2_carry__0\(6),
      I5 => \col_fu_58_reg[12]_0\(6),
      O => DI(3)
    );
icmp_ln81_fu_111_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(5),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_58_reg[12]_0\(5),
      I4 => \icmp_ln81_fu_111_p2_carry__0\(4),
      I5 => \col_fu_58_reg[12]_0\(4),
      O => DI(2)
    );
icmp_ln81_fu_111_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(3),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_58_reg[12]_0\(3),
      I4 => \icmp_ln81_fu_111_p2_carry__0\(2),
      I5 => \col_fu_58_reg[12]_0\(2),
      O => DI(1)
    );
icmp_ln81_fu_111_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(1),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_58_reg[12]_0\(1),
      I4 => \icmp_ln81_fu_111_p2_carry__0\(0),
      I5 => \col_fu_58_reg[12]_0\(0),
      O => DI(0)
    );
icmp_ln81_fu_111_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(7),
      I1 => \icmp_ln81_fu_111_p2_carry__0\(7),
      I2 => \col_fu_58_reg[12]_0\(6),
      I3 => ap_loop_init_int,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(6),
      O => S(3)
    );
icmp_ln81_fu_111_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(5),
      I1 => \icmp_ln81_fu_111_p2_carry__0\(5),
      I2 => \col_fu_58_reg[12]_0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(4),
      O => S(2)
    );
icmp_ln81_fu_111_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(3),
      I1 => \icmp_ln81_fu_111_p2_carry__0\(3),
      I2 => \col_fu_58_reg[12]_0\(2),
      I3 => ap_loop_init_int,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(2),
      O => S(1)
    );
icmp_ln81_fu_111_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(1),
      I1 => \icmp_ln81_fu_111_p2_carry__0\(1),
      I2 => \col_fu_58_reg[12]_0\(0),
      I3 => ap_loop_init_int,
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_20 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0 : out STD_LOGIC;
    \j_2_fu_60_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_2_fu_60_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_2_fu_60_reg[0]\ : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_20 : entity is "scharr_accel_flow_control_loop_pipe_sequential_init";
end scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_20;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_20 is
  signal \ap_CS_fsm[2]_i_2__1_n_9\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_9\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_9\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_2_fu_60_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \j_2_fu_60_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of icmp_ln81_fu_107_p2_carry_i_10 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \j_2_fu_60[11]_i_1\ : label is "soft_lutpair93";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_2_fu_60_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_60_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_60_reg[8]_i_1\ : label is 35;
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => push_0,
      I1 => Q(1),
      I2 => \ap_CS_fsm[2]_i_2__1_n_9\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_9\,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg[2]\(0),
      I3 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DF0000008A0000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1,
      I1 => in_mat_data_full_n,
      I2 => \j_2_fu_60_reg[0]\,
      I3 => CO(0),
      I4 => Q(2),
      I5 => ap_done_cache,
      O => \ap_CS_fsm[2]_i_2__1_n_9\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFF0B00"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => \j_2_fu_60_reg[0]\,
      I2 => CO(0),
      I3 => ap_loop_init_int_reg_1,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_9\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3BBBFBBB"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_rst_n,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_loop_init_int_reg_1,
      I4 => CO(0),
      O => \ap_loop_init_int_i_1__2_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_9\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\icmp_ln81_fu_107_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0\(11),
      I1 => ap_loop_init_int_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_2_fu_60_reg[11]_0\(11),
      I4 => \icmp_ln81_fu_107_p2_carry__0\(10),
      I5 => \j_2_fu_60_reg[11]_0\(10),
      O => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(1)
    );
\icmp_ln81_fu_107_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0\(9),
      I1 => ap_loop_init_int_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_2_fu_60_reg[11]_0\(9),
      I4 => \icmp_ln81_fu_107_p2_carry__0\(8),
      I5 => \j_2_fu_60_reg[11]_0\(8),
      O => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0)
    );
icmp_ln81_fu_107_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0\(7),
      I1 => ap_loop_init_int_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_2_fu_60_reg[11]_0\(7),
      I4 => \icmp_ln81_fu_107_p2_carry__0\(6),
      I5 => \j_2_fu_60_reg[11]_0\(6),
      O => DI(3)
    );
icmp_ln81_fu_107_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int_reg_1,
      I1 => \^ap_loop_init_int_reg_0\,
      O => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0
    );
icmp_ln81_fu_107_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0\(5),
      I1 => ap_loop_init_int_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_2_fu_60_reg[11]_0\(5),
      I4 => \icmp_ln81_fu_107_p2_carry__0\(4),
      I5 => \j_2_fu_60_reg[11]_0\(4),
      O => DI(2)
    );
icmp_ln81_fu_107_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0\(3),
      I1 => ap_loop_init_int_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_2_fu_60_reg[11]_0\(3),
      I4 => \icmp_ln81_fu_107_p2_carry__0\(2),
      I5 => \j_2_fu_60_reg[11]_0\(2),
      O => DI(1)
    );
icmp_ln81_fu_107_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA8080FFFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_107_p2_carry__0\(0),
      I1 => ap_loop_init_int_reg_1,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \j_2_fu_60_reg[11]_0\(0),
      I4 => \icmp_ln81_fu_107_p2_carry__0\(1),
      I5 => \j_2_fu_60_reg[11]_0\(1),
      O => DI(0)
    );
\j_2_fu_60[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_2_fu_60_reg[11]_0\(0),
      O => \j_2_fu_60_reg[11]\(0)
    );
\j_2_fu_60[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22020000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => CO(0),
      I2 => \j_2_fu_60_reg[0]\,
      I3 => in_mat_data_full_n,
      I4 => ap_loop_init_int_reg_1,
      O => SR(0)
    );
\j_2_fu_60[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(11),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(11)
    );
\j_2_fu_60[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(10),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(10)
    );
\j_2_fu_60[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(9),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(9)
    );
\j_2_fu_60[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(0)
    );
\j_2_fu_60[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(4),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(4)
    );
\j_2_fu_60[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(3),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(3)
    );
\j_2_fu_60[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(2),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(2)
    );
\j_2_fu_60[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(1)
    );
\j_2_fu_60[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(8),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(8)
    );
\j_2_fu_60[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(7),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(7)
    );
\j_2_fu_60[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(6),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(6)
    );
\j_2_fu_60[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_2_fu_60_reg[11]_0\(5),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_loop_init_int_reg_1,
      O => p_0_in(5)
    );
\j_2_fu_60_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_2_fu_60_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_2_fu_60_reg[11]_i_3_n_11\,
      CO(0) => \j_2_fu_60_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \j_2_fu_60_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => p_0_in(11 downto 9)
    );
\j_2_fu_60_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_2_fu_60_reg[4]_i_1_n_9\,
      CO(2) => \j_2_fu_60_reg[4]_i_1_n_10\,
      CO(1) => \j_2_fu_60_reg[4]_i_1_n_11\,
      CO(0) => \j_2_fu_60_reg[4]_i_1_n_12\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_2_fu_60_reg[11]\(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_2_fu_60_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_2_fu_60_reg[4]_i_1_n_9\,
      CO(3) => \j_2_fu_60_reg[8]_i_1_n_9\,
      CO(2) => \j_2_fu_60_reg[8]_i_1_n_10\,
      CO(1) => \j_2_fu_60_reg[8]_i_1_n_11\,
      CO(0) => \j_2_fu_60_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_2_fu_60_reg[11]\(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_22 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter3_reg_reg__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_load : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_reg_439_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \j_fu_52_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln64_fu_109_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_22 : entity is "scharr_accel_flow_control_loop_pipe_sequential_init";
end scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_22 is
  signal \ap_CS_fsm[9]_i_2_n_9\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_9\ : STD_LOGIC;
  signal \icmp_ln64_fu_109_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \j_fu_52[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \j_fu_52[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \j_fu_52[15]_i_2\ : label is "soft_lutpair47";
begin
\add_ln64_fu_115_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(8)
    );
\add_ln64_fu_115_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(7)
    );
\add_ln64_fu_115_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(6)
    );
\add_ln64_fu_115_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(5)
    );
\add_ln64_fu_115_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(12)
    );
\add_ln64_fu_115_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(11)
    );
\add_ln64_fu_115_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(10)
    );
\add_ln64_fu_115_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(9)
    );
\add_ln64_fu_115_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(15)
    );
\add_ln64_fu_115_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(14)
    );
\add_ln64_fu_115_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(13)
    );
add_ln64_fu_115_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(0)
    );
add_ln64_fu_115_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(4)
    );
add_ln64_fu_115_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(3)
    );
add_ln64_fu_115_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(2)
    );
add_ln64_fu_115_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(1)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[9]_i_2_n_9\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => \ap_loop_exit_ready_pp0_iter3_reg_reg__0\(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => sel,
      I1 => \ap_CS_fsm[9]_i_2_n_9\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => \ap_loop_exit_ready_pp0_iter3_reg_reg__0\(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => p_dstgx_data_empty_n,
      I1 => p_dstgy_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => p_dst_data_full_n,
      I4 => ap_enable_reg_pp0_iter4,
      O => \ap_CS_fsm[9]_i_2_n_9\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I1 => \ap_CS_fsm[9]_i_2_n_9\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_9\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I3 => \ap_CS_fsm[9]_i_2_n_9\,
      I4 => CO(0),
      O => ap_rst_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[9]_i_2_n_9\,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm[9]_i_2_n_9\,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => \ap_loop_init_int_i_1__3_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I1 => \ap_CS_fsm[9]_i_2_n_9\,
      I2 => CO(0),
      I3 => Q(1),
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(0),
      O => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg
    );
\icmp_ln64_fu_109_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln64_fu_109_p2_carry__0\(15),
      I1 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_52_reg[15]\(15),
      O => \empty_reg_439_reg[15]\(1)
    );
\icmp_ln64_fu_109_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln64_fu_109_p2_carry__0_i_3_n_9\,
      I1 => \j_fu_52_reg[15]\(12),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(12),
      O => \empty_reg_439_reg[15]\(0)
    );
\icmp_ln64_fu_109_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(14),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(14),
      I2 => \j_fu_52_reg[15]\(13),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(13),
      O => \icmp_ln64_fu_109_p2_carry__0_i_3_n_9\
    );
icmp_ln64_fu_109_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln64_fu_109_p2_carry_i_5_n_9,
      I1 => \j_fu_52_reg[15]\(9),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(9),
      O => S(3)
    );
icmp_ln64_fu_109_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln64_fu_109_p2_carry_i_6_n_9,
      I1 => \j_fu_52_reg[15]\(6),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(6),
      O => S(2)
    );
icmp_ln64_fu_109_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln64_fu_109_p2_carry_i_7_n_9,
      I1 => \j_fu_52_reg[15]\(3),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(3),
      O => S(1)
    );
icmp_ln64_fu_109_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I3 => \icmp_ln64_fu_109_p2_carry__0\(0),
      I4 => icmp_ln64_fu_109_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln64_fu_109_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(11),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(11),
      I2 => \j_fu_52_reg[15]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(10),
      O => icmp_ln64_fu_109_p2_carry_i_5_n_9
    );
icmp_ln64_fu_109_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(8),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(8),
      I2 => \j_fu_52_reg[15]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(7),
      O => icmp_ln64_fu_109_p2_carry_i_6_n_9
    );
icmp_ln64_fu_109_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(5),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(5),
      I2 => \j_fu_52_reg[15]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(4),
      O => icmp_ln64_fu_109_p2_carry_i_7_n_9
    );
icmp_ln64_fu_109_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_52_reg[15]\(2),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(2),
      I2 => \j_fu_52_reg[15]\(1),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(1),
      O => icmp_ln64_fu_109_p2_carry_i_8_n_9
    );
\j_fu_52[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_52_reg[15]\(0),
      O => D(0)
    );
\j_fu_52[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I2 => \ap_CS_fsm[9]_i_2_n_9\,
      I3 => CO(0),
      O => SR(0)
    );
\j_fu_52[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2_n_9\,
      I1 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I2 => CO(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_27 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ref_tmp1_reg_775_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ref_tmp_reg_770_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_76_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln466_fu_188_p2 : out STD_LOGIC;
    i_fu_760 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready : out STD_LOGIC;
    i_4_fu_194_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_1_fu_679_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \trunc_ln469_reg_743_reg[7]\ : in STD_LOGIC;
    \trunc_ln469_reg_743_reg[7]_0\ : in STD_LOGIC;
    ref_tmp1_reg_775 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_fu_68_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ref_tmp_reg_770 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_fu_72_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    q_fu_80 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_27 : entity is "scharr_accel_flow_control_loop_pipe_sequential_init";
end scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_27;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_27 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_fu_72[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_76[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \i_fu_76[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i_fu_76[1]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q_fu_80[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \trunc_ln469_reg_743[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \trunc_ln469_reg_743[7]_i_3\ : label is "soft_lutpair25";
begin
  ap_done_cache <= \^ap_done_cache\;
\GradientValuesX_fu_72[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(0),
      O => \ref_tmp_reg_770_reg[7]\(0)
    );
\GradientValuesX_fu_72[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(1),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(1),
      O => \ref_tmp_reg_770_reg[7]\(1)
    );
\GradientValuesX_fu_72[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(2),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(2),
      O => \ref_tmp_reg_770_reg[7]\(2)
    );
\GradientValuesX_fu_72[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(3),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(3),
      O => \ref_tmp_reg_770_reg[7]\(3)
    );
\GradientValuesX_fu_72[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(4),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(4),
      O => \ref_tmp_reg_770_reg[7]\(4)
    );
\GradientValuesX_fu_72[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(5),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(5),
      O => \ref_tmp_reg_770_reg[7]\(5)
    );
\GradientValuesX_fu_72[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(6),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(6),
      O => \ref_tmp_reg_770_reg[7]\(6)
    );
\GradientValuesX_fu_72[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I2 => ap_loop_init_int,
      O => E(0)
    );
\GradientValuesX_fu_72[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(7),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesX_fu_72_reg[7]\(7),
      O => \ref_tmp_reg_770_reg[7]\(7)
    );
\GradientValuesY_fu_68[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(0),
      O => \ref_tmp1_reg_775_reg[7]\(0)
    );
\GradientValuesY_fu_68[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(1),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(1),
      O => \ref_tmp1_reg_775_reg[7]\(1)
    );
\GradientValuesY_fu_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(2),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(2),
      O => \ref_tmp1_reg_775_reg[7]\(2)
    );
\GradientValuesY_fu_68[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(3),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(3),
      O => \ref_tmp1_reg_775_reg[7]\(3)
    );
\GradientValuesY_fu_68[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(4),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(4),
      O => \ref_tmp1_reg_775_reg[7]\(4)
    );
\GradientValuesY_fu_68[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(5),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(5),
      O => \ref_tmp1_reg_775_reg[7]\(5)
    );
\GradientValuesY_fu_68[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(6),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(6),
      O => \ref_tmp1_reg_775_reg[7]\(6)
    );
\GradientValuesY_fu_68[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(7),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => \GradientValuesY_fu_68_reg[7]\(7),
      O => \ref_tmp1_reg_775_reg[7]\(7)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0B00"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I1 => \^ap_done_cache\,
      I2 => \ap_CS_fsm_reg[7]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20FFFFAA20AA20"
    )
        port map (
      I0 => Q(1),
      I1 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I2 => \^ap_done_cache\,
      I3 => \ap_CS_fsm_reg[7]\,
      I4 => \ap_CS_fsm_reg[8]\,
      I5 => Q(2),
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I2 => \trunc_ln469_reg_743_reg[7]_0\,
      I3 => \trunc_ln469_reg_743_reg[7]\,
      O => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg[7]\,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_9
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_9,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAABFAA"
    )
        port map (
      I0 => Q(0),
      I1 => \trunc_ln469_reg_743_reg[7]\,
      I2 => \trunc_ln469_reg_743_reg[7]_0\,
      I3 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[6]\
    );
\i_fu_76[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \trunc_ln469_reg_743_reg[7]\,
      O => i_4_fu_194_p2(0)
    );
\i_fu_76[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F070"
    )
        port map (
      I0 => \trunc_ln469_reg_743_reg[7]\,
      I1 => \trunc_ln469_reg_743_reg[7]_0\,
      I2 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I3 => ap_loop_init_int,
      O => i_fu_760
    );
\i_fu_76[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \trunc_ln469_reg_743_reg[7]\,
      I2 => \trunc_ln469_reg_743_reg[7]_0\,
      O => i_4_fu_194_p2(1)
    );
\icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \trunc_ln469_reg_743_reg[7]_0\,
      I3 => \trunc_ln469_reg_743_reg[7]\,
      O => icmp_ln466_fu_188_p2
    );
\q_fu_80[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => q_fu_80(0),
      O => p_0_in(0)
    );
\q_fu_80[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => q_fu_80(1),
      I1 => ap_loop_init_int,
      I2 => q_fu_80(0),
      O => q_1_fu_679_p2(0)
    );
\trunc_ln469_reg_743[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \trunc_ln469_reg_743_reg[7]\,
      I1 => \trunc_ln469_reg_743_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      O => \i_fu_76_reg[0]\(0)
    );
\trunc_ln469_reg_743[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      O => ap_loop_init_int_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\ : out STD_LOGIC;
    \cmp_i_i603_i_reg_614_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesX_reg_750_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_756_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \col_fu_104_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_104_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_104_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready : out STD_LOGIC;
    \col_fu_104_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter9_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \src_buf1_fu_108_reg[0]\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    \src_buf1_fu_108_reg[0]_0\ : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln272_reg_682 : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    GradientValuesX_reg_750 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \P0_fu_120_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    GradientValuesY_reg_756 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \P1_fu_124_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_1_reg_674_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln272_reg_682_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_28 : entity is "scharr_accel_flow_control_loop_pipe_sequential_init";
end scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_28;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_28 is
  signal \P1_fu_124[7]_i_3_n_9\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^cmp_i_i603_i_reg_614_reg[0]\ : STD_LOGIC;
  signal \col_fu_104[12]_i_4_n_9\ : STD_LOGIC;
  signal \^col_fu_104_reg[12]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \col_fu_104_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_104_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_104_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\ : STD_LOGIC;
  signal \NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \P0_fu_120[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \P0_fu_120[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \P0_fu_120[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \P0_fu_120[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \P1_fu_124[7]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \col_1_reg_674[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \col_1_reg_674[12]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \col_fu_104[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \col_fu_104[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \col_fu_104[12]_i_2\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_104_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_104_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_104_reg[8]_i_1\ : label is 35;
begin
  \cmp_i_i603_i_reg_614_reg[0]\ <= \^cmp_i_i603_i_reg_614_reg[0]\;
  \col_fu_104_reg[12]\(1 downto 0) <= \^col_fu_104_reg[12]\(1 downto 0);
  \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\ <= \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\;
\P0_fu_120[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(0),
      O => \GradientValuesX_reg_750_reg[7]\(0)
    );
\P0_fu_120[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(1),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(1),
      O => \GradientValuesX_reg_750_reg[7]\(1)
    );
\P0_fu_120[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(2),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(2),
      O => \GradientValuesX_reg_750_reg[7]\(2)
    );
\P0_fu_120[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(3),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(3),
      O => \GradientValuesX_reg_750_reg[7]\(3)
    );
\P0_fu_120[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(4),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(4),
      O => \GradientValuesX_reg_750_reg[7]\(4)
    );
\P0_fu_120[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(5),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(5),
      O => \GradientValuesX_reg_750_reg[7]\(5)
    );
\P0_fu_120[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(6),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(6),
      O => \GradientValuesX_reg_750_reg[7]\(6)
    );
\P0_fu_120[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(7),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P0_fu_120_reg[7]\(7),
      O => \GradientValuesX_reg_750_reg[7]\(7)
    );
\P1_fu_124[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(0),
      O => \GradientValuesY_reg_756_reg[7]\(0)
    );
\P1_fu_124[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(1),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(1),
      O => \GradientValuesY_reg_756_reg[7]\(1)
    );
\P1_fu_124[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(2),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(2),
      O => \GradientValuesY_reg_756_reg[7]\(2)
    );
\P1_fu_124[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(3),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(3),
      O => \GradientValuesY_reg_756_reg[7]\(3)
    );
\P1_fu_124[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(4),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(4),
      O => \GradientValuesY_reg_756_reg[7]\(4)
    );
\P1_fu_124[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(5),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(5),
      O => \GradientValuesY_reg_756_reg[7]\(5)
    );
\P1_fu_124[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(6),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(6),
      O => \GradientValuesY_reg_756_reg[7]\(6)
    );
\P1_fu_124[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000FF00"
    )
        port map (
      I0 => \src_buf1_fu_108_reg[0]\,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      I3 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I4 => \P1_fu_124[7]_i_3_n_9\,
      I5 => \src_buf1_fu_108_reg[0]_0\,
      O => E(0)
    );
\P1_fu_124[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(7),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \P1_fu_124_reg[7]\(7),
      O => \GradientValuesY_reg_756_reg[7]\(7)
    );
\P1_fu_124[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => \P1_fu_124[7]_i_3_n_9\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0B0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => ap_loop_exit_ready_pp0_iter9_reg,
      I2 => ap_done_cache,
      I3 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I4 => Q(1),
      I5 => \ap_CS_fsm_reg[5]_0\,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400440044004400"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\,
      I3 => Q(1),
      I4 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter9_reg,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I1 => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\,
      I2 => ap_loop_exit_ready_pp0_iter9_reg,
      I3 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_9\,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => CO(0),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I2 => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\,
      O => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDDDDD5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I4 => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\,
      I5 => ap_loop_exit_ready_pp0_iter9_reg,
      O => \ap_loop_init_int_i_1__1_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_1_reg_674[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => \^col_fu_104_reg[12]\(0)
    );
\col_1_reg_674[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1
    );
\col_1_reg_674[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => \^col_fu_104_reg[12]\(1)
    );
\col_fu_104[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_1_reg_674_reg[12]\(0),
      O => \col_fu_104_reg[12]_0\(0)
    );
\col_fu_104[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\,
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => CO(0),
      I4 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => SR(0)
    );
\col_fu_104[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => CO(0),
      I1 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\,
      O => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(0)
    );
\col_fu_104[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => \col_fu_104[12]_i_4_n_9\
    );
\col_fu_104[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(11),
      O => ap_sig_allocacmp_col_1(11)
    );
\col_fu_104[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(10),
      O => ap_sig_allocacmp_col_1(10)
    );
\col_fu_104[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(9),
      O => ap_sig_allocacmp_col_1(9)
    );
\col_fu_104[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(4),
      O => ap_sig_allocacmp_col_1(4)
    );
\col_fu_104[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(3),
      O => ap_sig_allocacmp_col_1(3)
    );
\col_fu_104[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(2),
      O => ap_sig_allocacmp_col_1(2)
    );
\col_fu_104[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(1),
      O => ap_sig_allocacmp_col_1(1)
    );
\col_fu_104[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(8),
      O => ap_sig_allocacmp_col_1(8)
    );
\col_fu_104[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(7),
      O => ap_sig_allocacmp_col_1(7)
    );
\col_fu_104[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(6),
      O => ap_sig_allocacmp_col_1(6)
    );
\col_fu_104[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(5),
      O => ap_sig_allocacmp_col_1(5)
    );
\col_fu_104_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_104_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_104_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_104_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_104_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_104_reg[12]_0\(12 downto 9),
      S(3) => \col_fu_104[12]_i_4_n_9\,
      S(2 downto 0) => ap_sig_allocacmp_col_1(11 downto 9)
    );
\col_fu_104_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_104_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_104_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_104_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_104_reg[4]_i_1_n_12\,
      CYINIT => \^col_fu_104_reg[12]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_104_reg[12]_0\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_col_1(4 downto 1)
    );
\col_fu_104_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_104_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_104_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_104_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_104_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_104_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_104_reg[12]_0\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_col_1(8 downto 5)
    );
grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC4CFFFFCC4CCC4C"
    )
        port map (
      I0 => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\,
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I2 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I3 => CO(0),
      I4 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2(0),
      I5 => Q(0),
      O => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0
    );
\icmp_ln272_fu_426_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln272_reg_682_reg[0]\(12),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_1_reg_674_reg[12]\(12),
      I4 => \icmp_ln272_reg_682_reg[0]\(13),
      O => DI(2)
    );
\icmp_ln272_fu_426_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(10),
      I1 => \icmp_ln272_reg_682_reg[0]\(10),
      I2 => \col_1_reg_674_reg[12]\(11),
      I3 => \icmp_ln272_reg_682_reg[0]\(11),
      I4 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(1)
    );
\icmp_ln272_fu_426_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(8),
      I1 => \icmp_ln272_reg_682_reg[0]\(8),
      I2 => \col_1_reg_674_reg[12]\(9),
      I3 => \icmp_ln272_reg_682_reg[0]\(9),
      I4 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(0)
    );
\icmp_ln272_fu_426_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000708F"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_1_reg_674_reg[12]\(12),
      I3 => \icmp_ln272_reg_682_reg[0]\(12),
      I4 => \icmp_ln272_reg_682_reg[0]\(13),
      O => S(2)
    );
\icmp_ln272_fu_426_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(10),
      I1 => \col_1_reg_674_reg[12]\(11),
      I2 => \icmp_ln272_reg_682_reg[0]\(10),
      I3 => \icmp_ln272_reg_682_reg[0]\(11),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => S(1)
    );
\icmp_ln272_fu_426_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(8),
      I1 => \col_1_reg_674_reg[12]\(9),
      I2 => \icmp_ln272_reg_682_reg[0]\(8),
      I3 => \icmp_ln272_reg_682_reg[0]\(9),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => S(0)
    );
icmp_ln272_fu_426_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(6),
      I1 => \icmp_ln272_reg_682_reg[0]\(6),
      I2 => \col_1_reg_674_reg[12]\(7),
      I3 => \icmp_ln272_reg_682_reg[0]\(7),
      I4 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_104_reg[6]_0\(3)
    );
icmp_ln272_fu_426_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(4),
      I1 => \icmp_ln272_reg_682_reg[0]\(4),
      I2 => \col_1_reg_674_reg[12]\(5),
      I3 => \icmp_ln272_reg_682_reg[0]\(5),
      I4 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_104_reg[6]_0\(2)
    );
icmp_ln272_fu_426_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(2),
      I1 => \icmp_ln272_reg_682_reg[0]\(2),
      I2 => \col_1_reg_674_reg[12]\(3),
      I3 => \icmp_ln272_reg_682_reg[0]\(3),
      I4 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_104_reg[6]_0\(1)
    );
icmp_ln272_fu_426_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(0),
      I1 => \icmp_ln272_reg_682_reg[0]\(0),
      I2 => \col_1_reg_674_reg[12]\(1),
      I3 => \icmp_ln272_reg_682_reg[0]\(1),
      I4 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_104_reg[6]_0\(0)
    );
icmp_ln272_fu_426_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(6),
      I1 => \col_1_reg_674_reg[12]\(7),
      I2 => \icmp_ln272_reg_682_reg[0]\(6),
      I3 => \icmp_ln272_reg_682_reg[0]\(7),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => \col_fu_104_reg[6]\(3)
    );
icmp_ln272_fu_426_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(4),
      I1 => \col_1_reg_674_reg[12]\(5),
      I2 => \icmp_ln272_reg_682_reg[0]\(4),
      I3 => \icmp_ln272_reg_682_reg[0]\(5),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => \col_fu_104_reg[6]\(2)
    );
icmp_ln272_fu_426_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_1_reg_674_reg[12]\(2),
      I1 => \col_1_reg_674_reg[12]\(3),
      I2 => \icmp_ln272_reg_682_reg[0]\(2),
      I3 => \icmp_ln272_reg_682_reg[0]\(3),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      O => \col_fu_104_reg[6]\(1)
    );
icmp_ln272_fu_426_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888122214441111"
    )
        port map (
      I0 => \icmp_ln272_reg_682_reg[0]\(1),
      I1 => \icmp_ln272_reg_682_reg[0]\(0),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \col_1_reg_674_reg[12]\(0),
      I5 => \col_1_reg_674_reg[12]\(1),
      O => \col_fu_104_reg[6]\(0)
    );
ram_reg_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln272_reg_682,
      I3 => in_mat_data_empty_n,
      O => \^cmp_i_i603_i_reg_614_reg[0]\
    );
ram_reg_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \src_buf1_fu_108_reg[0]\,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      I3 => \src_buf1_fu_108_reg[0]_0\,
      O => \^icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\
    );
\src_buf3_fu_136[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444555500000000"
    )
        port map (
      I0 => \P1_fu_124[7]_i_3_n_9\,
      I1 => \src_buf1_fu_108_reg[0]\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => \src_buf1_fu_108_reg[0]_0\,
      I5 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_33 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we1 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \col_fu_50_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_fu_50_reg[0]\ : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \col_fu_50_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln386_fu_114_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_33 : entity is "scharr_accel_flow_control_loop_pipe_sequential_init";
end scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_33;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_33 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_9 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_3 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \col_fu_50_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \col_fu_50[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \col_fu_50[12]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \col_fu_50[12]_i_2\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \zext_ln392_reg_146[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \zext_ln392_reg_146[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \zext_ln392_reg_146[11]_i_2\ : label is "soft_lutpair4";
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAAABBBBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => CO(0),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => Q(1),
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000B00FF000000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => \col_fu_50_reg[0]\,
      I2 => CO(0),
      I3 => Q(1),
      I4 => ap_done_cache,
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF5100"
    )
        port map (
      I0 => CO(0),
      I1 => \col_fu_50_reg[0]\,
      I2 => in_mat_data_empty_n,
      I3 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => ap_done_cache,
      O => ap_done_cache_i_1_n_9
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_9,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => \col_fu_50_reg[0]\,
      I3 => in_mat_data_empty_n,
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F377F3F3F3F3"
    )
        port map (
      I0 => CO(0),
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \col_fu_50_reg[0]\,
      I4 => in_mat_data_empty_n,
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => \ap_loop_init_int_i_1__0_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_50_reg[12]_0\(0),
      O => \col_fu_50_reg[12]\(0)
    );
\col_fu_50[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => \col_fu_50_reg[0]\,
      I2 => CO(0),
      I3 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => ap_loop_init_int,
      O => SR(0)
    );
\col_fu_50[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => CO(0),
      I1 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I2 => in_mat_data_empty_n,
      I3 => \col_fu_50_reg[0]\,
      O => E(0)
    );
\col_fu_50[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => ap_sig_allocacmp_col_3(12)
    );
\col_fu_50[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(11),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(11)
    );
\col_fu_50[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(10),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(10)
    );
\col_fu_50[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(9),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(9)
    );
\col_fu_50[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(0)
    );
\col_fu_50[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(4),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(4)
    );
\col_fu_50[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(3),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(3)
    );
\col_fu_50[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(2),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(2)
    );
\col_fu_50[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(1),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(1)
    );
\col_fu_50[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(8),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(8)
    );
\col_fu_50[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(7),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(7)
    );
\col_fu_50[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(6),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(6)
    );
\col_fu_50[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(5),
      O => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(5)
    );
\col_fu_50_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_50_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_50_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_50_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_50_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(12 downto 9),
      S(3) => ap_sig_allocacmp_col_3(12),
      S(2 downto 0) => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(11 downto 9)
    );
\col_fu_50_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_50_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_50_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_50_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_50_reg[4]_i_1_n_12\,
      CYINIT => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(4 downto 1),
      S(3 downto 0) => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(4 downto 1)
    );
\col_fu_50_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_50_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_50_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_50_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_50_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_50_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(8 downto 5),
      S(3 downto 0) => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(8 downto 5)
    );
grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \col_fu_50_reg[0]\,
      I3 => in_mat_data_empty_n,
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln386_fu_114_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln386_fu_114_p2_carry__0\(14),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(15),
      O => DI(3)
    );
\icmp_ln386_fu_114_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln386_fu_114_p2_carry__0\(12),
      I1 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_50_reg[12]_0\(12),
      I4 => \icmp_ln386_fu_114_p2_carry__0\(13),
      O => DI(2)
    );
\icmp_ln386_fu_114_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(10),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(10),
      I2 => \col_fu_50_reg[12]_0\(11),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(11),
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(1)
    );
\icmp_ln386_fu_114_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(8),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(8),
      I2 => \col_fu_50_reg[12]_0\(9),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(9),
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(0)
    );
\icmp_ln386_fu_114_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln386_fu_114_p2_carry__0\(14),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(15),
      O => S(3)
    );
\icmp_ln386_fu_114_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000708F"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(12),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(12),
      I4 => \icmp_ln386_fu_114_p2_carry__0\(13),
      O => S(2)
    );
\icmp_ln386_fu_114_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(10),
      I1 => \col_fu_50_reg[12]_0\(11),
      I2 => \icmp_ln386_fu_114_p2_carry__0\(10),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(11),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => S(1)
    );
\icmp_ln386_fu_114_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(8),
      I1 => \col_fu_50_reg[12]_0\(9),
      I2 => \icmp_ln386_fu_114_p2_carry__0\(8),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(9),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => S(0)
    );
icmp_ln386_fu_114_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(6),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(6),
      I2 => \col_fu_50_reg[12]_0\(7),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(7),
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(3)
    );
icmp_ln386_fu_114_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(4),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(4),
      I2 => \col_fu_50_reg[12]_0\(5),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(5),
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(2)
    );
icmp_ln386_fu_114_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(2),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(2),
      I2 => \col_fu_50_reg[12]_0\(3),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(3),
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(1)
    );
icmp_ln386_fu_114_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(0),
      I2 => \col_fu_50_reg[12]_0\(1),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(1),
      I4 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(0)
    );
icmp_ln386_fu_114_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(6),
      I1 => \col_fu_50_reg[12]_0\(7),
      I2 => \icmp_ln386_fu_114_p2_carry__0\(6),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(7),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => \col_fu_50_reg[6]\(3)
    );
icmp_ln386_fu_114_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(4),
      I1 => \col_fu_50_reg[12]_0\(5),
      I2 => \icmp_ln386_fu_114_p2_carry__0\(4),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(5),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => \col_fu_50_reg[6]\(2)
    );
icmp_ln386_fu_114_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(2),
      I1 => \col_fu_50_reg[12]_0\(3),
      I2 => \icmp_ln386_fu_114_p2_carry__0\(2),
      I3 => \icmp_ln386_fu_114_p2_carry__0\(3),
      I4 => ap_loop_init_int,
      I5 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => \col_fu_50_reg[6]\(1)
    );
icmp_ln386_fu_114_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888122214441111"
    )
        port map (
      I0 => \icmp_ln386_fu_114_p2_carry__0\(1),
      I1 => \icmp_ln386_fu_114_p2_carry__0\(0),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \col_fu_50_reg[12]_0\(0),
      I5 => \col_fu_50_reg[12]_0\(1),
      O => \col_fu_50_reg[6]\(0)
    );
ram_reg_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_2_0,
      I2 => Q(2),
      I3 => Q(1),
      I4 => CO(0),
      O => we1
    );
ram_reg_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(4),
      I1 => \col_fu_50_reg[12]_0\(4),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(3),
      I1 => \col_fu_50_reg[12]_0\(3),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(3)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(2),
      I1 => \col_fu_50_reg[12]_0\(2),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(1),
      I1 => \col_fu_50_reg[12]_0\(1),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \col_fu_50_reg[12]_0\(0),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(0)
    );
ram_reg_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(11),
      I1 => \col_fu_50_reg[12]_0\(11),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(11)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(10),
      I1 => \col_fu_50_reg[12]_0\(10),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(9),
      I1 => \col_fu_50_reg[12]_0\(9),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(8),
      I1 => \col_fu_50_reg[12]_0\(8),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(7),
      I1 => \col_fu_50_reg[12]_0\(7),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(6),
      I1 => \col_fu_50_reg[12]_0\(6),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(5),
      I1 => \col_fu_50_reg[12]_0\(5),
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(5)
    );
\zext_ln392_reg_146[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => ap_loop_init_int_reg_0
    );
\zext_ln392_reg_146[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => CO(0),
      I1 => in_mat_data_empty_n,
      I2 => \col_fu_50_reg[0]\,
      I3 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => ap_loop_init_int,
      O => empty_n_reg
    );
\zext_ln392_reg_146[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \col_fu_50_reg[0]\,
      I1 => in_mat_data_empty_n,
      I2 => CO(0),
      O => p_1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter4_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 : entity is "scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0";
end scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 is
  signal \^ap_enable_reg_pp0_iter4_reg\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  ap_enable_reg_pp0_iter4_reg <= \^ap_enable_reg_pp0_iter4_reg\;
mul_ln78_reg_194_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0D0D0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => p_dst_data_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => p_dstgy_data_empty_n,
      I4 => p_dstgx_data_empty_n,
      O => \^ap_enable_reg_pp0_iter4_reg\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => p_reg_reg_1(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_reg_reg_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 32) => B"0000000000000000",
      C(31 downto 0) => P(31 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_enable_reg_pp0_iter4_reg\,
      CEA2 => \^ap_enable_reg_pp0_iter4_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_enable_reg_pp0_iter4_reg\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_enable_reg_pp0_iter4_reg\,
      CEP => \^ap_enable_reg_pp0_iter4_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 23) => D(9 downto 0),
      P(22) => p_reg_reg_n_92,
      P(21) => p_reg_reg_n_93,
      P(20) => p_reg_reg_n_94,
      P(19) => p_reg_reg_n_95,
      P(18) => p_reg_reg_n_96,
      P(17) => p_reg_reg_n_97,
      P(16) => p_reg_reg_n_98,
      P(15) => p_reg_reg_n_99,
      P(14) => p_reg_reg_n_100,
      P(13) => p_reg_reg_n_101,
      P(12) => p_reg_reg_n_102,
      P(11) => p_reg_reg_n_103,
      P(10) => p_reg_reg_n_104,
      P(9) => p_reg_reg_n_105,
      P(8) => p_reg_reg_n_106,
      P(7) => p_reg_reg_n_107,
      P(6) => p_reg_reg_n_108,
      P(5) => p_reg_reg_n_109,
      P(4) => p_reg_reg_n_110,
      P(3) => p_reg_reg_n_111,
      P(2) => p_reg_reg_n_112,
      P(1) => p_reg_reg_n_113,
      P(0) => p_reg_reg_n_114,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    img_inp_TVALID_int_regslice : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TVALID : in STD_LOGIC;
    j_2_fu_60 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_regslice_both : entity is "scharr_accel_regslice_both";
end scharr_design_scharr_accel_0_0_scharr_accel_regslice_both;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_9 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^img_inp_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_data_reg_138[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \axi_data_reg_138[10]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \axi_data_reg_138[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \axi_data_reg_138[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \axi_data_reg_138[13]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \axi_data_reg_138[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \axi_data_reg_138[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \axi_data_reg_138[16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \axi_data_reg_138[17]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \axi_data_reg_138[18]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \axi_data_reg_138[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \axi_data_reg_138[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \axi_data_reg_138[20]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \axi_data_reg_138[21]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \axi_data_reg_138[22]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \axi_data_reg_138[23]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \axi_data_reg_138[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \axi_data_reg_138[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \axi_data_reg_138[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \axi_data_reg_138[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \axi_data_reg_138[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \axi_data_reg_138[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \axi_data_reg_138[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \axi_data_reg_138[9]_i_1\ : label is "soft_lutpair99";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  img_inp_TVALID_int_regslice <= \^img_inp_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^img_inp_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_9_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_9_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_9_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_9_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_9_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_9_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_9_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_9_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_9_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_9_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_9_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_9_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_9_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_9_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_9_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_9_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^img_inp_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_9_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_9_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_9_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_9_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_9_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_9_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_9_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_9_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_9_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_9_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_9_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_9_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_9_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_9_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_9_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_9_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => SS(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => img_inp_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_9
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_9,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => img_inp_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^img_inp_tvalid_int_regslice\,
      I4 => j_2_fu_60,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1__0_n_9\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \^img_inp_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => j_2_fu_60,
      I3 => img_inp_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_9\,
      Q => \^img_inp_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => CO(0),
      I3 => \^img_inp_tvalid_int_regslice\,
      I4 => in_mat_data_full_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => push
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA808000AA0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^img_inp_tvalid_int_regslice\,
      I3 => in_mat_data_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => CO(0),
      O => ap_rst_n_0
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => CO(0),
      I2 => \^img_inp_tvalid_int_regslice\,
      I3 => in_mat_data_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => ap_block_pp0_stage0_subdone
    );
\axi_data_reg_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[0]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_reg_138[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[10]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_reg_138[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[11]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_reg_138[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[12]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_reg_138[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[13]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_reg_138[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[14]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_reg_138[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[15]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_reg_138[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[16]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_reg_138[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[17]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_reg_138[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[18]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_reg_138[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[19]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_reg_138[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[1]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_reg_138[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[20]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_reg_138[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[21]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_reg_138[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[22]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_reg_138[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[23]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_reg_138[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[2]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_reg_138[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[3]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_reg_138[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[4]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_reg_138[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[5]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_reg_138[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[6]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_reg_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[7]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_reg_138[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[8]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_reg_138[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[9]\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized1\ is
  port (
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    axi_last_reg_194 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    img_out_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_data_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized1\ : entity is "scharr_accel_regslice_both";
end \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_9\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_9\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_9_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair219";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_reg_194,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => \B_V_data_1_state_reg_n_9_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_9\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_9\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_reg_194,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => \B_V_data_1_state_reg_n_9_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_9\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_9\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_9_[0]\,
      I1 => img_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_9\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_9\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_9_[1]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => img_out_TREADY_int_regslice,
      I3 => Q(0),
      I4 => dst_1_data_empty_n,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_9\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_9\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_9_[0]\,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => img_out_TREADY,
      I4 => \B_V_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_9\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => \B_V_data_1_state_reg_n_9_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_9\,
      Q => \B_V_data_1_state_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_9_[1]\,
      R => SS(0)
    );
\img_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => img_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized2\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[0]_4\ : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_5\ : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized2\ : entity is "scharr_accel_regslice_both";
end \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized2\;

architecture STRUCTURE of \scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized2\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_9\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_9\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_4\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \img_out_TDATA[0]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \img_out_TDATA[1]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \img_out_TDATA[2]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \img_out_TDATA[3]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \img_out_TDATA[4]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \img_out_TDATA[5]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \img_out_TDATA[6]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair214";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[0]_4\ <= \^b_v_data_1_state_reg[0]_4\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_9\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_9\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => dst_1_data_empty_n,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => B_V_data_1_sel_wr_reg_0,
      I4 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_9\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_9\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[0]_5\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => img_out_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_9\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBFFFFBBBB"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => dst_1_data_empty_n,
      I3 => Q(2),
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => B_V_data_1_sel_wr_reg_0,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_9\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => Q(0),
      I1 => dst_1_rows_channel_empty_n,
      I2 => dst_1_cols_channel_empty_n,
      I3 => \^b_v_data_1_state_reg[0]_4\,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => img_out_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => D(1)
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008888"
    )
        port map (
      I0 => dst_1_rows_channel_empty_n,
      I1 => Q(3),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => img_out_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => empty_n_reg
    );
\full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008888"
    )
        port map (
      I0 => dst_1_cols_channel_empty_n,
      I1 => Q(3),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => img_out_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => empty_n_reg_0
    );
\img_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[0]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(0)
    );
\img_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[1]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(1)
    );
\img_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[2]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(2)
    );
\img_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[3]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(3)
    );
\img_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[4]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(4)
    );
\img_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[5]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(5)
    );
\img_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[6]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(6)
    );
\img_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[7]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(7)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      O => \^b_v_data_1_state_reg[0]_4\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999AAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => img_out_TREADY,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => Q(3),
      I5 => dst_1_rows_channel_empty_n,
      O => E(0)
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999AAAAAAAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => img_out_TREADY,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => Q(3),
      I5 => dst_1_cols_channel_empty_n,
      O => \B_V_data_1_state_reg[0]_3\(0)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000FFFFFFFF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      I4 => dst_1_rows_channel_empty_n,
      I5 => push,
      O => \B_V_data_1_state_reg[0]_1\
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000FFFFFFFF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      I4 => dst_1_cols_channel_empty_n,
      I5 => push_0,
      O => \B_V_data_1_state_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0 is
  port (
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start : out STD_LOGIC;
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_rows_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_full_n : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : in STD_LOGIC;
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0 : entity is "scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0";
end scharr_design_scharr_accel_0_0_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0 is
  signal \SRL_SIG[0][15]_i_3_n_9\ : STD_LOGIC;
  signal \^scharr_0_16_0_2160_3840_1_2_2_2_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_9\ : STD_LOGIC;
  signal \full_n_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \^start_for_scharr_0_16_0_2160_3840_1_2_2_2_u0_full_n\ : STD_LOGIC;
begin
  Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start <= \^scharr_0_16_0_2160_3840_1_2_2_2_u0_ap_start\;
  push <= \^push\;
  start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n <= \^start_for_scharr_0_16_0_2160_3840_1_2_2_2_u0_full_n\;
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \SRL_SIG[0][15]_i_3_n_9\,
      I1 => in_mat_cols_c_full_n,
      I2 => in_mat_rows_c_full_n,
      I3 => Q(0),
      O => \^push\
    );
\SRL_SIG[0][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^start_for_scharr_0_16_0_2160_3840_1_2_2_2_u0_full_n\,
      I1 => start_once_reg,
      I2 => in_mat_cols_c15_channel_empty_n,
      I3 => in_mat_rows_c14_channel_empty_n,
      O => \SRL_SIG[0][15]_i_3_n_9\
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F04040404"
    )
        port map (
      I0 => start_once_reg,
      I1 => \SRL_SIG[0][15]_i_3_n_9\,
      I2 => full_n_reg_0,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => \mOutPtr_reg_n_9_[0]\,
      I5 => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_ap_start\,
      O => \empty_n_i_1__0_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_9\,
      Q => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_ap_start\,
      R => SS(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFF0FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[1]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => start_once_reg,
      I3 => \SRL_SIG[0][15]_i_3_n_9\,
      I4 => full_n_reg_0,
      I5 => \^start_for_scharr_0_16_0_2160_3840_1_2_2_2_u0_full_n\,
      O => \full_n_i_1__0_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_9\,
      Q => \^start_for_scharr_0_16_0_2160_3840_1_2_2_2_u0_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559555AAAA6AAA"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => in_mat_rows_c14_channel_empty_n,
      I2 => in_mat_cols_c15_channel_empty_n,
      I3 => \^start_for_scharr_0_16_0_2160_3840_1_2_2_2_u0_full_n\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => in_mat_cols_c_empty_n,
      I1 => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => in_mat_rows_c_empty_n,
      I4 => \^push\,
      I5 => \mOutPtr_reg[0]_1\(0),
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => in_mat_rows_c_empty_n,
      I1 => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => in_mat_cols_c_empty_n,
      I4 => \^push\,
      I5 => \mOutPtr_reg[0]_2\(0),
      O => empty_n_reg_1
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BADF4520"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => start_once_reg,
      I2 => \SRL_SIG[0][15]_i_3_n_9\,
      I3 => full_n_reg_0,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s is
  port (
    vt0_val_int_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \vb0_val_int_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    vb0_val_read_reg_305 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S00_2_reg_346_reg[15]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \S00_2_reg_346_reg[15]_1\ : out STD_LOGIC;
    \S00_2_reg_346_reg[15]_2\ : out STD_LOGIC;
    \S00_2_reg_346_reg[15]_3\ : out STD_LOGIC;
    \S00_2_reg_346_reg[15]_4\ : out STD_LOGIC;
    \S00_2_reg_346_reg[15]_5\ : out STD_LOGIC;
    \S00_2_reg_346_reg[15]_6\ : out STD_LOGIC;
    \S00_2_reg_346_reg[15]_7\ : out STD_LOGIC;
    \S00_2_reg_346_reg[15]_8\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \S00_2_reg_346_reg[13]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vb0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ref_tmp_reg_770_reg[0]\ : in STD_LOGIC;
    \ref_tmp_reg_770_reg[0]_0\ : in STD_LOGIC;
    trunc_ln162_reg_369 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    temp_g_2_reg_364 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vm0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s : entity is "scharr_accel_xFGradientX_16_0_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s is
  signal A00_fu_170_p21_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \A00_fu_170_p2_carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_4__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_5__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_6__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_7__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_8__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_1__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_2__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_3__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_4__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_5__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_6__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_7__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_1__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_2__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_3__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_4__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_1__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_2__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_3__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_4__1_n_9\ : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_10 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_11 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_12 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_9 : STD_LOGIC;
  signal A00_reg_336 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal A01_fu_146_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \A01_fu_146_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_n_10\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_n_12\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__1_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2_carry__1_n_12\ : STD_LOGIC;
  signal A01_fu_146_p2_carry_i_1_n_9 : STD_LOGIC;
  signal A01_fu_146_p2_carry_i_2_n_9 : STD_LOGIC;
  signal A01_fu_146_p2_carry_i_4_n_9 : STD_LOGIC;
  signal A01_fu_146_p2_carry_i_5_n_9 : STD_LOGIC;
  signal A01_fu_146_p2_carry_i_6_n_9 : STD_LOGIC;
  signal A01_fu_146_p2_carry_i_7_n_9 : STD_LOGIC;
  signal A01_fu_146_p2_carry_n_10 : STD_LOGIC;
  signal A01_fu_146_p2_carry_n_11 : STD_LOGIC;
  signal A01_fu_146_p2_carry_n_12 : STD_LOGIC;
  signal A01_fu_146_p2_carry_n_9 : STD_LOGIC;
  signal A01_reg_326 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \S00_2_fu_196_p2_carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_4__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_5__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_6__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_7__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_8__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_10\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_13\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_1__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_2__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_3__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_4__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_5__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_6__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_7__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_8__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_10\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_13\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_1__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_2__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_3__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_4__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_5__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_1__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_2__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_3__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_4__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_5__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_6__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_7__1_n_9\ : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_10 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_11 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_12 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_13 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_14 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_15 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_16 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_9 : STD_LOGIC;
  signal S00_2_reg_346 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal add_ln90_reg_331_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \add_ln90_reg_331_reg[13]_i_1__1_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1__1_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1__1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1__1_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[15]_i_1__1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__1_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__1_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__1_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__1_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__1_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__1_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[10]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[11]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[12]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[13]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[14]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[15]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[2]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[3]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[4]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[5]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[6]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[7]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[8]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp311_fu_126_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \tmp311_fu_126_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_10\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_11\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_12\ : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_1_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_2_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_3_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_4_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_5_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_10 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_11 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_12 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_9 : STD_LOGIC;
  signal trunc_ln80_reg_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln88_reg_351 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_int_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^vb0_val_int_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^vb0_val_read_reg_305\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_read_reg_305_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal vm0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vt0_val_int_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_A01_fu_146_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_A01_fu_146_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln90_reg_331_reg[15]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln90_reg_331_reg[15]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp311_fu_126_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of A00_fu_170_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_1__1\ : label is "lutpair57";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_2__1\ : label is "lutpair56";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_3__1\ : label is "lutpair55";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_4__1\ : label is "lutpair54";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_6__1\ : label is "lutpair57";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_7__1\ : label is "lutpair56";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_8__1\ : label is "lutpair55";
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__2\ : label is 35;
  attribute HLUTNM of \A00_fu_170_p2_carry_i_1__1\ : label is "lutpair54";
  attribute ADDER_THRESHOLD of S00_2_fu_196_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__0\ : label is 35;
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_1__1\ : label is "lutpair64";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_2__1\ : label is "lutpair63";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_3__1\ : label is "lutpair62";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_4__1\ : label is "lutpair61";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_6__1\ : label is "lutpair64";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_7__1\ : label is "lutpair63";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_8__1\ : label is "lutpair62";
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__2\ : label is 35;
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_1__1\ : label is "lutpair60";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_2__1\ : label is "lutpair59";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_3__1\ : label is "lutpair79";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_4__1\ : label is "lutpair61";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_5__1\ : label is "lutpair60";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_6__1\ : label is "lutpair59";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_7__1\ : label is "lutpair79";
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[13]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[15]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[5]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[9]_i_1__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ref_tmp_reg_770[7]_i_3\ : label is "soft_lutpair28";
begin
  \vb0_val_int_reg_reg[6]_0\(6 downto 0) <= \^vb0_val_int_reg_reg[6]_0\(6 downto 0);
  vb0_val_read_reg_305(7 downto 0) <= \^vb0_val_read_reg_305\(7 downto 0);
  \vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1 downto 0) <= \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1 downto 0);
  vt0_val_int_reg(7 downto 0) <= \^vt0_val_int_reg\(7 downto 0);
A00_fu_170_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A00_fu_170_p2_carry_n_9,
      CO(2) => A00_fu_170_p2_carry_n_10,
      CO(1) => A00_fu_170_p2_carry_n_11,
      CO(0) => A00_fu_170_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => A01_reg_326(3 downto 0),
      O(3 downto 0) => A00_fu_170_p21_out(3 downto 0),
      S(3) => \A00_fu_170_p2_carry_i_1__1_n_9\,
      S(2) => \A00_fu_170_p2_carry_i_2__1_n_9\,
      S(1) => \A00_fu_170_p2_carry_i_3__1_n_9\,
      S(0) => \A00_fu_170_p2_carry_i_4__1_n_9\
    );
\A00_fu_170_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => A00_fu_170_p2_carry_n_9,
      CO(3) => \A00_fu_170_p2_carry__0_n_9\,
      CO(2) => \A00_fu_170_p2_carry__0_n_10\,
      CO(1) => \A00_fu_170_p2_carry__0_n_11\,
      CO(0) => \A00_fu_170_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \A00_fu_170_p2_carry__0_i_1__1_n_9\,
      DI(2) => \A00_fu_170_p2_carry__0_i_2__1_n_9\,
      DI(1) => \A00_fu_170_p2_carry__0_i_3__1_n_9\,
      DI(0) => \A00_fu_170_p2_carry__0_i_4__1_n_9\,
      O(3 downto 0) => A00_fu_170_p21_out(7 downto 4),
      S(3) => \A00_fu_170_p2_carry__0_i_5__1_n_9\,
      S(2) => \A00_fu_170_p2_carry__0_i_6__1_n_9\,
      S(1) => \A00_fu_170_p2_carry__0_i_7__1_n_9\,
      S(0) => \A00_fu_170_p2_carry__0_i_8__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(6),
      I1 => trunc_ln80_reg_316(3),
      I2 => \^vb0_val_read_reg_305\(6),
      O => \A00_fu_170_p2_carry__0_i_1__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(5),
      I1 => trunc_ln80_reg_316(2),
      I2 => \^vb0_val_read_reg_305\(5),
      O => \A00_fu_170_p2_carry__0_i_2__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(4),
      I1 => trunc_ln80_reg_316(1),
      I2 => \^vb0_val_read_reg_305\(4),
      O => \A00_fu_170_p2_carry__0_i_3__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(3),
      I1 => trunc_ln80_reg_316(0),
      O => \A00_fu_170_p2_carry__0_i_4__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \A00_fu_170_p2_carry__0_i_1__1_n_9\,
      I1 => A01_reg_326(7),
      I2 => trunc_ln80_reg_316(4),
      I3 => \^vb0_val_read_reg_305\(7),
      O => \A00_fu_170_p2_carry__0_i_5__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(6),
      I1 => trunc_ln80_reg_316(3),
      I2 => \^vb0_val_read_reg_305\(6),
      I3 => \A00_fu_170_p2_carry__0_i_2__1_n_9\,
      O => \A00_fu_170_p2_carry__0_i_6__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(5),
      I1 => trunc_ln80_reg_316(2),
      I2 => \^vb0_val_read_reg_305\(5),
      I3 => \A00_fu_170_p2_carry__0_i_3__1_n_9\,
      O => \A00_fu_170_p2_carry__0_i_7__1_n_9\
    );
\A00_fu_170_p2_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(4),
      I1 => trunc_ln80_reg_316(1),
      I2 => \^vb0_val_read_reg_305\(4),
      I3 => \A00_fu_170_p2_carry__0_i_4__1_n_9\,
      O => \A00_fu_170_p2_carry__0_i_8__1_n_9\
    );
\A00_fu_170_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \A00_fu_170_p2_carry__0_n_9\,
      CO(3) => \A00_fu_170_p2_carry__1_n_9\,
      CO(2) => \A00_fu_170_p2_carry__1_n_10\,
      CO(1) => \A00_fu_170_p2_carry__1_n_11\,
      CO(0) => \A00_fu_170_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => A01_reg_326(12),
      DI(2) => \A00_fu_170_p2_carry__1_i_1__1_n_9\,
      DI(1) => \A00_fu_170_p2_carry__1_i_2__1_n_9\,
      DI(0) => \A00_fu_170_p2_carry__1_i_3__1_n_9\,
      O(3 downto 0) => A00_fu_170_p21_out(11 downto 8),
      S(3) => \A00_fu_170_p2_carry__1_i_4__1_n_9\,
      S(2) => \A00_fu_170_p2_carry__1_i_5__1_n_9\,
      S(1) => \A00_fu_170_p2_carry__1_i_6__1_n_9\,
      S(0) => \A00_fu_170_p2_carry__1_i_7__1_n_9\
    );
\A00_fu_170_p2_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A01_reg_326(9),
      I1 => trunc_ln80_reg_316(6),
      O => \A00_fu_170_p2_carry__1_i_1__1_n_9\
    );
\A00_fu_170_p2_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A01_reg_326(8),
      I1 => trunc_ln80_reg_316(5),
      O => \A00_fu_170_p2_carry__1_i_2__1_n_9\
    );
\A00_fu_170_p2_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(7),
      I1 => trunc_ln80_reg_316(4),
      I2 => \^vb0_val_read_reg_305\(7),
      O => \A00_fu_170_p2_carry__1_i_3__1_n_9\
    );
\A00_fu_170_p2_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln80_reg_316(7),
      I1 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__1_i_4__1_n_9\
    );
\A00_fu_170_p2_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => trunc_ln80_reg_316(6),
      I1 => A01_reg_326(9),
      I2 => A01_reg_326(12),
      I3 => trunc_ln80_reg_316(7),
      O => \A00_fu_170_p2_carry__1_i_5__1_n_9\
    );
\A00_fu_170_p2_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => trunc_ln80_reg_316(5),
      I1 => A01_reg_326(8),
      I2 => A01_reg_326(9),
      I3 => trunc_ln80_reg_316(6),
      O => \A00_fu_170_p2_carry__1_i_6__1_n_9\
    );
\A00_fu_170_p2_carry__1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(7),
      I1 => trunc_ln80_reg_316(4),
      I2 => A01_reg_326(7),
      I3 => A01_reg_326(8),
      I4 => trunc_ln80_reg_316(5),
      O => \A00_fu_170_p2_carry__1_i_7__1_n_9\
    );
\A00_fu_170_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \A00_fu_170_p2_carry__1_n_9\,
      CO(3) => \NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \A00_fu_170_p2_carry__2_n_10\,
      CO(1) => \A00_fu_170_p2_carry__2_n_11\,
      CO(0) => \A00_fu_170_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => A00_fu_170_p21_out(15 downto 12),
      S(3) => \A00_fu_170_p2_carry__2_i_1__1_n_9\,
      S(2) => \A00_fu_170_p2_carry__2_i_2__1_n_9\,
      S(1) => \A00_fu_170_p2_carry__2_i_3__1_n_9\,
      S(0) => \A00_fu_170_p2_carry__2_i_4__1_n_9\
    );
\A00_fu_170_p2_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_1__1_n_9\
    );
\A00_fu_170_p2_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_2__1_n_9\
    );
\A00_fu_170_p2_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_3__1_n_9\
    );
\A00_fu_170_p2_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_4__1_n_9\
    );
\A00_fu_170_p2_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(3),
      I1 => trunc_ln80_reg_316(0),
      I2 => A01_reg_326(3),
      O => \A00_fu_170_p2_carry_i_1__1_n_9\
    );
\A00_fu_170_p2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(2),
      I1 => \^vb0_val_read_reg_305\(2),
      O => \A00_fu_170_p2_carry_i_2__1_n_9\
    );
\A00_fu_170_p2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(1),
      I1 => \^vb0_val_read_reg_305\(1),
      O => \A00_fu_170_p2_carry_i_3__1_n_9\
    );
\A00_fu_170_p2_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(0),
      I1 => \^vb0_val_read_reg_305\(0),
      O => \A00_fu_170_p2_carry_i_4__1_n_9\
    );
\A00_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(0),
      Q => A00_reg_336(0),
      R => '0'
    );
\A00_reg_336_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(10),
      Q => A00_reg_336(10),
      R => '0'
    );
\A00_reg_336_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(11),
      Q => A00_reg_336(11),
      R => '0'
    );
\A00_reg_336_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(12),
      Q => A00_reg_336(12),
      R => '0'
    );
\A00_reg_336_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(13),
      Q => A00_reg_336(13),
      R => '0'
    );
\A00_reg_336_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(14),
      Q => A00_reg_336(14),
      R => '0'
    );
\A00_reg_336_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(15),
      Q => A00_reg_336(15),
      R => '0'
    );
\A00_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(1),
      Q => A00_reg_336(1),
      R => '0'
    );
\A00_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(2),
      Q => A00_reg_336(2),
      R => '0'
    );
\A00_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(3),
      Q => A00_reg_336(3),
      R => '0'
    );
\A00_reg_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(4),
      Q => A00_reg_336(4),
      R => '0'
    );
\A00_reg_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(5),
      Q => A00_reg_336(5),
      R => '0'
    );
\A00_reg_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(6),
      Q => A00_reg_336(6),
      R => '0'
    );
\A00_reg_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(7),
      Q => A00_reg_336(7),
      R => '0'
    );
\A00_reg_336_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(8),
      Q => A00_reg_336(8),
      R => '0'
    );
\A00_reg_336_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_fu_170_p21_out(9),
      Q => A00_reg_336(9),
      R => '0'
    );
A01_fu_146_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A01_fu_146_p2_carry_n_9,
      CO(2) => A01_fu_146_p2_carry_n_10,
      CO(1) => A01_fu_146_p2_carry_n_11,
      CO(0) => A01_fu_146_p2_carry_n_12,
      CYINIT => '1',
      DI(3) => A01_fu_146_p2_carry_i_1_n_9,
      DI(2) => A01_fu_146_p2_carry_i_2_n_9,
      DI(1) => p_1_in(1),
      DI(0) => \^vt0_val_int_reg\(0),
      O(3 downto 0) => A01_fu_146_p2(3 downto 0),
      S(3) => A01_fu_146_p2_carry_i_4_n_9,
      S(2) => A01_fu_146_p2_carry_i_5_n_9,
      S(1) => A01_fu_146_p2_carry_i_6_n_9,
      S(0) => A01_fu_146_p2_carry_i_7_n_9
    );
\A01_fu_146_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => A01_fu_146_p2_carry_n_9,
      CO(3) => \A01_fu_146_p2_carry__0_n_9\,
      CO(2) => \A01_fu_146_p2_carry__0_n_10\,
      CO(1) => \A01_fu_146_p2_carry__0_n_11\,
      CO(0) => \A01_fu_146_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \A01_fu_146_p2_carry__0_i_1_n_9\,
      DI(2) => \A01_fu_146_p2_carry__0_i_2_n_9\,
      DI(1) => \A01_fu_146_p2_carry__0_i_3_n_9\,
      DI(0) => \A01_fu_146_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => A01_fu_146_p2(7 downto 4),
      S(3) => \A01_fu_146_p2_carry__0_i_5_n_9\,
      S(2) => \A01_fu_146_p2_carry__0_i_6_n_9\,
      S(1) => \A01_fu_146_p2_carry__0_i_7_n_9\,
      S(0) => \A01_fu_146_p2_carry__0_i_8_n_9\
    );
\A01_fu_146_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(5),
      I1 => \^vt0_val_int_reg\(6),
      O => \A01_fu_146_p2_carry__0_i_1_n_9\
    );
\A01_fu_146_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(4),
      I1 => \^vt0_val_int_reg\(5),
      O => \A01_fu_146_p2_carry__0_i_2_n_9\
    );
\A01_fu_146_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(3),
      I1 => \^vt0_val_int_reg\(4),
      O => \A01_fu_146_p2_carry__0_i_3_n_9\
    );
\A01_fu_146_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(2),
      I1 => \^vt0_val_int_reg\(3),
      O => \A01_fu_146_p2_carry__0_i_4_n_9\
    );
\A01_fu_146_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^vt0_val_int_reg\(5),
      I1 => \^vt0_val_int_reg\(7),
      I2 => \^vt0_val_int_reg\(6),
      O => \A01_fu_146_p2_carry__0_i_5_n_9\
    );
\A01_fu_146_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^vt0_val_int_reg\(4),
      I1 => \^vt0_val_int_reg\(6),
      I2 => \^vt0_val_int_reg\(5),
      O => \A01_fu_146_p2_carry__0_i_6_n_9\
    );
\A01_fu_146_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^vt0_val_int_reg\(3),
      I1 => \^vt0_val_int_reg\(5),
      I2 => \^vt0_val_int_reg\(4),
      O => \A01_fu_146_p2_carry__0_i_7_n_9\
    );
\A01_fu_146_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^vt0_val_int_reg\(2),
      I1 => \^vt0_val_int_reg\(4),
      I2 => \^vt0_val_int_reg\(3),
      O => \A01_fu_146_p2_carry__0_i_8_n_9\
    );
\A01_fu_146_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \A01_fu_146_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_A01_fu_146_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \A01_fu_146_p2_carry__1_n_11\,
      CO(0) => \A01_fu_146_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \A01_fu_146_p2_carry__1_i_1_n_9\,
      DI(0) => \^vt0_val_int_reg\(7),
      O(3) => \NLW_A01_fu_146_p2_carry__1_O_UNCONNECTED\(3),
      O(2) => A01_fu_146_p2(12),
      O(1 downto 0) => A01_fu_146_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \A01_fu_146_p2_carry__1_i_2_n_9\,
      S(0) => \A01_fu_146_p2_carry__1_i_3_n_9\
    );
\A01_fu_146_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2_carry__1_i_1_n_9\
    );
\A01_fu_146_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2_carry__1_i_2_n_9\
    );
\A01_fu_146_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^vt0_val_int_reg\(6),
      I1 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2_carry__1_i_3_n_9\
    );
A01_fu_146_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(1),
      I1 => \^vt0_val_int_reg\(2),
      O => A01_fu_146_p2_carry_i_1_n_9
    );
A01_fu_146_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(0),
      I1 => \^vt0_val_int_reg\(1),
      O => A01_fu_146_p2_carry_i_2_n_9
    );
A01_fu_146_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(0),
      O => p_1_in(1)
    );
A01_fu_146_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^vt0_val_int_reg\(1),
      I1 => \^vt0_val_int_reg\(3),
      I2 => \^vt0_val_int_reg\(2),
      O => A01_fu_146_p2_carry_i_4_n_9
    );
A01_fu_146_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^vt0_val_int_reg\(0),
      I1 => \^vt0_val_int_reg\(2),
      I2 => \^vt0_val_int_reg\(1),
      O => A01_fu_146_p2_carry_i_5_n_9
    );
A01_fu_146_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(1),
      O => A01_fu_146_p2_carry_i_6_n_9
    );
A01_fu_146_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(0),
      O => A01_fu_146_p2_carry_i_7_n_9
    );
\A01_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(0),
      Q => A01_reg_326(0),
      R => '0'
    );
\A01_reg_326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(12),
      Q => A01_reg_326(12),
      R => '0'
    );
\A01_reg_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(1),
      Q => A01_reg_326(1),
      R => '0'
    );
\A01_reg_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(2),
      Q => A01_reg_326(2),
      R => '0'
    );
\A01_reg_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(3),
      Q => A01_reg_326(3),
      R => '0'
    );
\A01_reg_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(4),
      Q => A01_reg_326(4),
      R => '0'
    );
\A01_reg_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(5),
      Q => A01_reg_326(5),
      R => '0'
    );
\A01_reg_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(6),
      Q => A01_reg_326(6),
      R => '0'
    );
\A01_reg_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(7),
      Q => A01_reg_326(7),
      R => '0'
    );
\A01_reg_326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(8),
      Q => A01_reg_326(8),
      R => '0'
    );
\A01_reg_326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A01_fu_146_p2(9),
      Q => A01_reg_326(9),
      R => '0'
    );
S00_2_fu_196_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => S00_2_fu_196_p2_carry_n_9,
      CO(2) => S00_2_fu_196_p2_carry_n_10,
      CO(1) => S00_2_fu_196_p2_carry_n_11,
      CO(0) => S00_2_fu_196_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry_i_1__1_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry_i_2__1_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry_i_3__1_n_9\,
      DI(0) => add_ln90_reg_331_pp0_iter1_reg(1),
      O(3) => S00_2_fu_196_p2_carry_n_13,
      O(2) => S00_2_fu_196_p2_carry_n_14,
      O(1) => S00_2_fu_196_p2_carry_n_15,
      O(0) => S00_2_fu_196_p2_carry_n_16,
      S(3) => \S00_2_fu_196_p2_carry_i_4__1_n_9\,
      S(2) => \S00_2_fu_196_p2_carry_i_5__1_n_9\,
      S(1) => \S00_2_fu_196_p2_carry_i_6__1_n_9\,
      S(0) => \S00_2_fu_196_p2_carry_i_7__1_n_9\
    );
\S00_2_fu_196_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => S00_2_fu_196_p2_carry_n_9,
      CO(3) => \S00_2_fu_196_p2_carry__0_n_9\,
      CO(2) => \S00_2_fu_196_p2_carry__0_n_10\,
      CO(1) => \S00_2_fu_196_p2_carry__0_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry__0_i_1__1_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry__0_i_2__1_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry__0_i_3__1_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__0_i_4__1_n_9\,
      O(3) => \S00_2_fu_196_p2_carry__0_n_13\,
      O(2) => \S00_2_fu_196_p2_carry__0_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__0_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__0_n_16\,
      S(3) => \S00_2_fu_196_p2_carry__0_i_5__1_n_9\,
      S(2) => \S00_2_fu_196_p2_carry__0_i_6__1_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__0_i_7__1_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__0_i_8__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => A00_reg_336(7),
      I2 => add_ln90_reg_331_pp0_iter1_reg(7),
      O => \S00_2_fu_196_p2_carry__0_i_1__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => A00_reg_336(6),
      I2 => add_ln90_reg_331_pp0_iter1_reg(6),
      O => \S00_2_fu_196_p2_carry__0_i_2__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => A00_reg_336(5),
      I2 => add_ln90_reg_331_pp0_iter1_reg(5),
      O => \S00_2_fu_196_p2_carry__0_i_3__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => A00_reg_336(4),
      I2 => add_ln90_reg_331_pp0_iter1_reg(4),
      O => \S00_2_fu_196_p2_carry__0_i_4__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \S00_2_fu_196_p2_carry__0_i_1__1_n_9\,
      I1 => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1),
      I2 => A00_reg_336(8),
      I3 => add_ln90_reg_331_pp0_iter1_reg(8),
      O => \S00_2_fu_196_p2_carry__0_i_5__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => A00_reg_336(7),
      I2 => add_ln90_reg_331_pp0_iter1_reg(7),
      I3 => \S00_2_fu_196_p2_carry__0_i_2__1_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_6__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => A00_reg_336(6),
      I2 => add_ln90_reg_331_pp0_iter1_reg(6),
      I3 => \S00_2_fu_196_p2_carry__0_i_3__1_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_7__1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => A00_reg_336(5),
      I2 => add_ln90_reg_331_pp0_iter1_reg(5),
      I3 => \S00_2_fu_196_p2_carry__0_i_4__1_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_8__1_n_9\
    );
\S00_2_fu_196_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S00_2_fu_196_p2_carry__0_n_9\,
      CO(3) => \S00_2_fu_196_p2_carry__1_n_9\,
      CO(2) => \S00_2_fu_196_p2_carry__1_n_10\,
      CO(1) => \S00_2_fu_196_p2_carry__1_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry__1_i_1__1_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry__1_i_2__1_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry__1_i_3__1_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__1_i_4__1_n_9\,
      O(3) => \S00_2_fu_196_p2_carry__1_n_13\,
      O(2) => \S00_2_fu_196_p2_carry__1_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__1_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__1_n_16\,
      S(3) => \S00_2_fu_196_p2_carry__1_i_5__1_n_9\,
      S(2) => \S00_2_fu_196_p2_carry__1_i_6__1_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__1_i_7__1_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__1_i_8__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(11),
      I1 => add_ln90_reg_331_pp0_iter1_reg(11),
      O => \S00_2_fu_196_p2_carry__1_i_1__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(10),
      I1 => add_ln90_reg_331_pp0_iter1_reg(10),
      O => \S00_2_fu_196_p2_carry__1_i_2__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(9),
      I1 => add_ln90_reg_331_pp0_iter1_reg(9),
      O => \S00_2_fu_196_p2_carry__1_i_3__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1),
      I1 => A00_reg_336(8),
      I2 => add_ln90_reg_331_pp0_iter1_reg(8),
      O => \S00_2_fu_196_p2_carry__1_i_4__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(11),
      I1 => A00_reg_336(11),
      I2 => A00_reg_336(12),
      I3 => add_ln90_reg_331_pp0_iter1_reg(12),
      O => \S00_2_fu_196_p2_carry__1_i_5__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(10),
      I1 => A00_reg_336(10),
      I2 => A00_reg_336(11),
      I3 => add_ln90_reg_331_pp0_iter1_reg(11),
      O => \S00_2_fu_196_p2_carry__1_i_6__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(9),
      I1 => A00_reg_336(9),
      I2 => A00_reg_336(10),
      I3 => add_ln90_reg_331_pp0_iter1_reg(10),
      O => \S00_2_fu_196_p2_carry__1_i_7__1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(8),
      I1 => A00_reg_336(8),
      I2 => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1),
      I3 => A00_reg_336(9),
      I4 => add_ln90_reg_331_pp0_iter1_reg(9),
      O => \S00_2_fu_196_p2_carry__1_i_8__1_n_9\
    );
\S00_2_fu_196_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S00_2_fu_196_p2_carry__1_n_9\,
      CO(3 downto 2) => \NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S00_2_fu_196_p2_carry__2_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S00_2_fu_196_p2_carry__2_i_1__1_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__2_i_2__1_n_9\,
      O(3) => \NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED\(3),
      O(2) => \S00_2_fu_196_p2_carry__2_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__2_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__2_n_16\,
      S(3) => '0',
      S(2) => \S00_2_fu_196_p2_carry__2_i_3__1_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__2_i_4__1_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__2_i_5__1_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(13),
      I1 => add_ln90_reg_331_pp0_iter1_reg(13),
      O => \S00_2_fu_196_p2_carry__2_i_1__1_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(12),
      I1 => add_ln90_reg_331_pp0_iter1_reg(12),
      O => \S00_2_fu_196_p2_carry__2_i_2__1_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(14),
      I1 => A00_reg_336(14),
      I2 => A00_reg_336(15),
      I3 => add_ln90_reg_331_pp0_iter1_reg(15),
      O => \S00_2_fu_196_p2_carry__2_i_3__1_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(13),
      I1 => A00_reg_336(13),
      I2 => A00_reg_336(14),
      I3 => add_ln90_reg_331_pp0_iter1_reg(14),
      O => \S00_2_fu_196_p2_carry__2_i_4__1_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(12),
      I1 => A00_reg_336(12),
      I2 => A00_reg_336(13),
      I3 => add_ln90_reg_331_pp0_iter1_reg(13),
      O => \S00_2_fu_196_p2_carry__2_i_5__1_n_9\
    );
\S00_2_fu_196_p2_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => A00_reg_336(3),
      I2 => add_ln90_reg_331_pp0_iter1_reg(3),
      O => \S00_2_fu_196_p2_carry_i_1__1_n_9\
    );
\S00_2_fu_196_p2_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => A00_reg_336(2),
      I2 => add_ln90_reg_331_pp0_iter1_reg(2),
      O => \S00_2_fu_196_p2_carry_i_2__1_n_9\
    );
\S00_2_fu_196_p2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A00_reg_336(1),
      I1 => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(0),
      O => \S00_2_fu_196_p2_carry_i_3__1_n_9\
    );
\S00_2_fu_196_p2_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => A00_reg_336(4),
      I2 => add_ln90_reg_331_pp0_iter1_reg(4),
      I3 => \S00_2_fu_196_p2_carry_i_1__1_n_9\,
      O => \S00_2_fu_196_p2_carry_i_4__1_n_9\
    );
\S00_2_fu_196_p2_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => A00_reg_336(3),
      I2 => add_ln90_reg_331_pp0_iter1_reg(3),
      I3 => \S00_2_fu_196_p2_carry_i_2__1_n_9\,
      O => \S00_2_fu_196_p2_carry_i_5__1_n_9\
    );
\S00_2_fu_196_p2_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => A00_reg_336(2),
      I2 => add_ln90_reg_331_pp0_iter1_reg(2),
      I3 => \S00_2_fu_196_p2_carry_i_3__1_n_9\,
      O => \S00_2_fu_196_p2_carry_i_6__1_n_9\
    );
\S00_2_fu_196_p2_carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A00_reg_336(1),
      I1 => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(0),
      I2 => add_ln90_reg_331_pp0_iter1_reg(1),
      O => \S00_2_fu_196_p2_carry_i_7__1_n_9\
    );
\S00_2_reg_346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__1_n_15\,
      Q => \S00_2_reg_346_reg[13]_0\(2),
      R => '0'
    );
\S00_2_reg_346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__1_n_14\,
      Q => \S00_2_reg_346_reg[13]_0\(3),
      R => '0'
    );
\S00_2_reg_346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__1_n_13\,
      Q => \S00_2_reg_346_reg[13]_0\(4),
      R => '0'
    );
\S00_2_reg_346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__2_n_16\,
      Q => \S00_2_reg_346_reg[13]_0\(5),
      R => '0'
    );
\S00_2_reg_346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__2_n_15\,
      Q => S00_2_reg_346(14),
      R => '0'
    );
\S00_2_reg_346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__2_n_14\,
      Q => S00_2_reg_346(15),
      R => '0'
    );
\S00_2_reg_346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__0_n_13\,
      Q => \S00_2_reg_346_reg[13]_0\(0),
      R => '0'
    );
\S00_2_reg_346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__1_n_16\,
      Q => \S00_2_reg_346_reg[13]_0\(1),
      R => '0'
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => trunc_ln162_reg_369(5),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(3)
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => trunc_ln162_reg_369(4),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(2)
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => trunc_ln162_reg_369(3),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(1)
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => trunc_ln162_reg_369(2),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(0)
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => trunc_ln162_reg_369(5),
      I2 => temp_g_2_reg_364(0),
      I3 => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(3)
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => trunc_ln162_reg_369(4),
      I2 => trunc_ln162_reg_369(5),
      I3 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(2)
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => trunc_ln162_reg_369(3),
      I2 => trunc_ln162_reg_369(4),
      I3 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(1)
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => trunc_ln162_reg_369(2),
      I2 => trunc_ln162_reg_369(3),
      I3 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      O => \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(0)
    );
\add_ln166_2_fu_238_p2__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => trunc_ln162_reg_369(1),
      O => DI(2)
    );
\add_ln166_2_fu_238_p2__0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => trunc_ln162_reg_369(0),
      O => DI(1)
    );
\add_ln166_2_fu_238_p2__0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => trunc_ln162_reg_369(0),
      O => DI(0)
    );
\add_ln166_2_fu_238_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => trunc_ln162_reg_369(1),
      I2 => trunc_ln162_reg_369(2),
      I3 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      O => S(2)
    );
\add_ln166_2_fu_238_p2__0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => trunc_ln162_reg_369(0),
      I2 => trunc_ln162_reg_369(1),
      I3 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      O => S(1)
    );
\add_ln166_2_fu_238_p2__0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => trunc_ln162_reg_369(0),
      O => S(0)
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[10]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(10),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[11]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(11),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[12]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(12),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[13]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(13),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[14]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(14),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[15]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(15),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln80_reg_316(0),
      Q => add_ln90_reg_331_pp0_iter1_reg(1),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[2]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(2),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[3]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(3),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[4]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(4),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[5]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(5),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[6]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(6),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[7]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(7),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[8]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(8),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln90_reg_331_reg_n_9_[9]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(9),
      R => '0'
    );
\add_ln90_reg_331_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(9),
      Q => \add_ln90_reg_331_reg_n_9_[10]\,
      R => '0'
    );
\add_ln90_reg_331_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(10),
      Q => \add_ln90_reg_331_reg_n_9_[11]\,
      R => '0'
    );
\add_ln90_reg_331_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(11),
      Q => \add_ln90_reg_331_reg_n_9_[12]\,
      R => '0'
    );
\add_ln90_reg_331_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(12),
      Q => \add_ln90_reg_331_reg_n_9_[13]\,
      R => '0'
    );
\add_ln90_reg_331_reg[13]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[9]_i_1__1_n_9\,
      CO(3) => \add_ln90_reg_331_reg[13]_i_1__1_n_9\,
      CO(2) => \add_ln90_reg_331_reg[13]_i_1__1_n_10\,
      CO(1) => \add_ln90_reg_331_reg[13]_i_1__1_n_11\,
      CO(0) => \add_ln90_reg_331_reg[13]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp311_fu_126_p2(11),
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => tmp311_fu_126_p2(11),
      S(2) => tmp311_fu_126_p2(11),
      S(1) => tmp311_fu_126_p2(11),
      S(0) => tmp311_fu_126_p2(11)
    );
\add_ln90_reg_331_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(13),
      Q => \add_ln90_reg_331_reg_n_9_[14]\,
      R => '0'
    );
\add_ln90_reg_331_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(14),
      Q => \add_ln90_reg_331_reg_n_9_[15]\,
      R => '0'
    );
\add_ln90_reg_331_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[13]_i_1__1_n_9\,
      CO(3 downto 1) => \NLW_add_ln90_reg_331_reg[15]_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln90_reg_331_reg[15]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln90_reg_331_reg[15]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(14 downto 13),
      S(3 downto 2) => B"00",
      S(1) => tmp311_fu_126_p2(11),
      S(0) => tmp311_fu_126_p2(11)
    );
\add_ln90_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \add_ln90_reg_331_reg_n_9_[2]\,
      R => '0'
    );
\add_ln90_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \add_ln90_reg_331_reg_n_9_[3]\,
      R => '0'
    );
\add_ln90_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \add_ln90_reg_331_reg_n_9_[4]\,
      R => '0'
    );
\add_ln90_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \add_ln90_reg_331_reg_n_9_[5]\,
      R => '0'
    );
\add_ln90_reg_331_reg[5]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln90_reg_331_reg[5]_i_1__1_n_9\,
      CO(2) => \add_ln90_reg_331_reg[5]_i_1__1_n_10\,
      CO(1) => \add_ln90_reg_331_reg[5]_i_1__1_n_11\,
      CO(0) => \add_ln90_reg_331_reg[5]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => tmp311_fu_126_p2(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => tmp311_fu_126_p2(4 downto 1)
    );
\add_ln90_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \add_ln90_reg_331_reg_n_9_[6]\,
      R => '0'
    );
\add_ln90_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(6),
      Q => \add_ln90_reg_331_reg_n_9_[7]\,
      R => '0'
    );
\add_ln90_reg_331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(7),
      Q => \add_ln90_reg_331_reg_n_9_[8]\,
      R => '0'
    );
\add_ln90_reg_331_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(8),
      Q => \add_ln90_reg_331_reg_n_9_[9]\,
      R => '0'
    );
\add_ln90_reg_331_reg[9]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[5]_i_1__1_n_9\,
      CO(3) => \add_ln90_reg_331_reg[9]_i_1__1_n_9\,
      CO(2) => \add_ln90_reg_331_reg[9]_i_1__1_n_10\,
      CO(1) => \add_ln90_reg_331_reg[9]_i_1__1_n_11\,
      CO(0) => \add_ln90_reg_331_reg[9]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3) => tmp311_fu_126_p2(11),
      DI(2 downto 0) => tmp311_fu_126_p2(7 downto 5),
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => tmp311_fu_126_p2(11),
      S(2 downto 0) => tmp311_fu_126_p2(7 downto 5)
    );
\ref_tmp_reg_770[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(0),
      O => \S00_2_reg_346_reg[15]_8\
    );
\ref_tmp_reg_770[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(1),
      O => \S00_2_reg_346_reg[15]_7\
    );
\ref_tmp_reg_770[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(2),
      O => \S00_2_reg_346_reg[15]_6\
    );
\ref_tmp_reg_770[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(3),
      O => \S00_2_reg_346_reg[15]_5\
    );
\ref_tmp_reg_770[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(4),
      O => \S00_2_reg_346_reg[15]_4\
    );
\ref_tmp_reg_770[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(5),
      O => \S00_2_reg_346_reg[15]_3\
    );
\ref_tmp_reg_770[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(6),
      O => \S00_2_reg_346_reg[15]_2\
    );
\ref_tmp_reg_770[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => \ref_tmp_reg_770_reg[0]_0\,
      O => \S00_2_reg_346_reg[15]_0\
    );
\ref_tmp_reg_770[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => S00_2_reg_346(15),
      I1 => \ref_tmp_reg_770_reg[0]\,
      I2 => S00_2_reg_346(14),
      I3 => trunc_ln88_reg_351(7),
      O => \S00_2_reg_346_reg[15]_1\
    );
tmp311_fu_126_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp311_fu_126_p2_carry_n_9,
      CO(2) => tmp311_fu_126_p2_carry_n_10,
      CO(1) => tmp311_fu_126_p2_carry_n_11,
      CO(0) => tmp311_fu_126_p2_carry_n_12,
      CYINIT => tmp311_fu_126_p2_carry_i_1_n_9,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp311_fu_126_p2(4 downto 1),
      S(3) => tmp311_fu_126_p2_carry_i_2_n_9,
      S(2) => tmp311_fu_126_p2_carry_i_3_n_9,
      S(1) => tmp311_fu_126_p2_carry_i_4_n_9,
      S(0) => tmp311_fu_126_p2_carry_i_5_n_9
    );
\tmp311_fu_126_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp311_fu_126_p2_carry_n_9,
      CO(3) => \NLW_tmp311_fu_126_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp311_fu_126_p2_carry__0_n_10\,
      CO(1) => \tmp311_fu_126_p2_carry__0_n_11\,
      CO(0) => \tmp311_fu_126_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp311_fu_126_p2(11),
      O(2 downto 0) => tmp311_fu_126_p2(7 downto 5),
      S(3) => '1',
      S(2) => \tmp311_fu_126_p2_carry__0_i_1_n_9\,
      S(1) => \tmp311_fu_126_p2_carry__0_i_2_n_9\,
      S(0) => \tmp311_fu_126_p2_carry__0_i_3_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(7),
      O => \tmp311_fu_126_p2_carry__0_i_1_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(6),
      O => \tmp311_fu_126_p2_carry__0_i_2_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(5),
      O => \tmp311_fu_126_p2_carry__0_i_3_n_9\
    );
tmp311_fu_126_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(0),
      O => tmp311_fu_126_p2_carry_i_1_n_9
    );
tmp311_fu_126_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(4),
      O => tmp311_fu_126_p2_carry_i_2_n_9
    );
tmp311_fu_126_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(3),
      O => tmp311_fu_126_p2_carry_i_3_n_9
    );
tmp311_fu_126_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(2),
      O => tmp311_fu_126_p2_carry_i_4_n_9
    );
tmp311_fu_126_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vm0_val_int_reg(1),
      O => tmp311_fu_126_p2_carry_i_5_n_9
    );
\trunc_ln80_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(0),
      Q => trunc_ln80_reg_316(0),
      R => '0'
    );
\trunc_ln80_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(1),
      Q => trunc_ln80_reg_316(1),
      R => '0'
    );
\trunc_ln80_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(2),
      Q => trunc_ln80_reg_316(2),
      R => '0'
    );
\trunc_ln80_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(3),
      Q => trunc_ln80_reg_316(3),
      R => '0'
    );
\trunc_ln80_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(4),
      Q => trunc_ln80_reg_316(4),
      R => '0'
    );
\trunc_ln80_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(5),
      Q => trunc_ln80_reg_316(5),
      R => '0'
    );
\trunc_ln80_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(6),
      Q => trunc_ln80_reg_316(6),
      R => '0'
    );
\trunc_ln80_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vm0_val_int_reg(7),
      Q => trunc_ln80_reg_316(7),
      R => '0'
    );
\trunc_ln88_reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A00_reg_336(0),
      Q => trunc_ln88_reg_351(0),
      R => '0'
    );
\trunc_ln88_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => S00_2_fu_196_p2_carry_n_16,
      Q => trunc_ln88_reg_351(1),
      R => '0'
    );
\trunc_ln88_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => S00_2_fu_196_p2_carry_n_15,
      Q => trunc_ln88_reg_351(2),
      R => '0'
    );
\trunc_ln88_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => S00_2_fu_196_p2_carry_n_14,
      Q => trunc_ln88_reg_351(3),
      R => '0'
    );
\trunc_ln88_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => S00_2_fu_196_p2_carry_n_13,
      Q => trunc_ln88_reg_351(4),
      R => '0'
    );
\trunc_ln88_reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__0_n_16\,
      Q => trunc_ln88_reg_351(5),
      R => '0'
    );
\trunc_ln88_reg_351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__0_n_15\,
      Q => trunc_ln88_reg_351(6),
      R => '0'
    );
\trunc_ln88_reg_351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \S00_2_fu_196_p2_carry__0_n_14\,
      Q => trunc_ln88_reg_351(7),
      R => '0'
    );
\vb0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(0),
      Q => \^vb0_val_int_reg_reg[6]_0\(0),
      R => '0'
    );
\vb0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(1),
      Q => \^vb0_val_int_reg_reg[6]_0\(1),
      R => '0'
    );
\vb0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(2),
      Q => \^vb0_val_int_reg_reg[6]_0\(2),
      R => '0'
    );
\vb0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(3),
      Q => \^vb0_val_int_reg_reg[6]_0\(3),
      R => '0'
    );
\vb0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(4),
      Q => \^vb0_val_int_reg_reg[6]_0\(4),
      R => '0'
    );
\vb0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(5),
      Q => \^vb0_val_int_reg_reg[6]_0\(5),
      R => '0'
    );
\vb0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(6),
      Q => \^vb0_val_int_reg_reg[6]_0\(6),
      R => '0'
    );
\vb0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vb0_val_int_reg_reg[7]_0\(7),
      Q => vb0_val_int_reg(7),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(0),
      Q => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(0),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(1),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(1),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(2),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(2),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(3),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(3),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(4),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(4),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(5),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(5),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(6),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(6),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_read_reg_305\(7),
      Q => \^vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1),
      R => '0'
    );
\vb0_val_read_reg_305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_int_reg_reg[6]_0\(0),
      Q => \^vb0_val_read_reg_305\(0),
      R => '0'
    );
\vb0_val_read_reg_305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_int_reg_reg[6]_0\(1),
      Q => \^vb0_val_read_reg_305\(1),
      R => '0'
    );
\vb0_val_read_reg_305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_int_reg_reg[6]_0\(2),
      Q => \^vb0_val_read_reg_305\(2),
      R => '0'
    );
\vb0_val_read_reg_305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_int_reg_reg[6]_0\(3),
      Q => \^vb0_val_read_reg_305\(3),
      R => '0'
    );
\vb0_val_read_reg_305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_int_reg_reg[6]_0\(4),
      Q => \^vb0_val_read_reg_305\(4),
      R => '0'
    );
\vb0_val_read_reg_305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_int_reg_reg[6]_0\(5),
      Q => \^vb0_val_read_reg_305\(5),
      R => '0'
    );
\vb0_val_read_reg_305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^vb0_val_int_reg_reg[6]_0\(6),
      Q => \^vb0_val_read_reg_305\(6),
      R => '0'
    );
\vb0_val_read_reg_305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb0_val_int_reg(7),
      Q => \^vb0_val_read_reg_305\(7),
      R => '0'
    );
\vm0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(0),
      Q => vm0_val_int_reg(0),
      R => '0'
    );
\vm0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(1),
      Q => vm0_val_int_reg(1),
      R => '0'
    );
\vm0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(2),
      Q => vm0_val_int_reg(2),
      R => '0'
    );
\vm0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(3),
      Q => vm0_val_int_reg(3),
      R => '0'
    );
\vm0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(4),
      Q => vm0_val_int_reg(4),
      R => '0'
    );
\vm0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(5),
      Q => vm0_val_int_reg(5),
      R => '0'
    );
\vm0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(6),
      Q => vm0_val_int_reg(6),
      R => '0'
    );
\vm0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm0_val_int_reg_reg[7]_0\(7),
      Q => vm0_val_int_reg(7),
      R => '0'
    );
\vt0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \^vt0_val_int_reg\(0),
      R => '0'
    );
\vt0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \^vt0_val_int_reg\(1),
      R => '0'
    );
\vt0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \^vt0_val_int_reg\(2),
      R => '0'
    );
\vt0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \^vt0_val_int_reg\(3),
      R => '0'
    );
\vt0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \^vt0_val_int_reg\(4),
      R => '0'
    );
\vt0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \^vt0_val_int_reg\(5),
      R => '0'
    );
\vt0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \^vt0_val_int_reg\(6),
      R => '0'
    );
\vt0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \^vt0_val_int_reg\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_29 is
  port (
    \vb2_val_int_reg_reg[7]_0\ : out STD_LOGIC;
    vb0_val_int_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vt0_val_int_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt2_val_int_reg_reg[7]_0\ : out STD_LOGIC;
    \vt2_val_int_reg_reg[6]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[6]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[4]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[3]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[2]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[0]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[1]_0\ : out STD_LOGIC;
    \vt2_val_int_reg_reg[0]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[5]_0\ : out STD_LOGIC;
    vb0_val_read_reg_305 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vb2_val_read_reg_298_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \S00_2_reg_346_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vt1_val_int_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vt2_val_int_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S00_2_reg_346_reg[10]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \S00_2_reg_346_reg[15]_1\ : out STD_LOGIC;
    ap_ce_reg_reg : out STD_LOGIC;
    ap_ce_reg_reg_0 : out STD_LOGIC;
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    ap_ce_reg_reg_5 : out STD_LOGIC;
    \vb0_val_read_reg_305_reg[2]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trunc_ln166_fu_174_p1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \vt2_val_int_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vt2_val_int_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \vm2_val_int_reg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vb0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt2_val_int_reg_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln155_3_reg_354_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_return_0_int_reg_reg[6]\ : in STD_LOGIC;
    \GradientValuesX_reg_750_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \temp_g_2_fu_213_p2__1_carry_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln162_reg_369 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln168_reg_379_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp3_reg_344_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp3_reg_344_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vm0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vm2_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_29 : entity is "scharr_accel_xFGradientX_16_0_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_29;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_29 is
  signal A00_fu_170_p21_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \A00_fu_170_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_6_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_7_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_2_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_3_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_4_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_12\ : STD_LOGIC;
  signal A00_fu_170_p2_carry_i_1_n_9 : STD_LOGIC;
  signal A00_fu_170_p2_carry_i_2_n_9 : STD_LOGIC;
  signal A00_fu_170_p2_carry_i_3_n_9 : STD_LOGIC;
  signal A00_fu_170_p2_carry_i_4_n_9 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_10 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_11 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_12 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_9 : STD_LOGIC;
  signal A00_reg_336 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal A01_fu_146_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \A01_fu_146_p2__0_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_1_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_2_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_3_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_4_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_5_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_6_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_7_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_8_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_10\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_12\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_9\ : STD_LOGIC;
  signal A01_reg_326 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \S00_2_fu_196_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_10\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_13\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_6_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_7_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_8_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_10\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_13\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_2_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_3_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_4_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_5_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_16\ : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_i_1_n_9 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_i_2_n_9 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_i_3_n_9 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_i_4_n_9 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_i_5_n_9 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_i_6_n_9 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_i_7_n_9 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_10 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_11 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_12 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_13 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_14 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_15 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_16 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_9 : STD_LOGIC;
  signal S00_2_reg_346 : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal \^s00_2_reg_346_reg[10]_0\ : STD_LOGIC;
  signal \^s00_2_reg_346_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln90_reg_331[13]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[5]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[5]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[5]_i_4_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_4_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_5_n_9\ : STD_LOGIC;
  signal add_ln90_reg_331_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \add_ln90_reg_331_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[10]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[11]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[12]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[13]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[14]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[15]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[1]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[2]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[3]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[4]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[5]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[6]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[7]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[8]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[9]\ : STD_LOGIC;
  signal add_ln95_fu_247_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln95_fu_247_p2__0_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_i_1_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_i_2_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_i_3_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_i_4_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_i_5_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_i_6_n_9\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_n_10\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_n_11\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_n_12\ : STD_LOGIC;
  signal \add_ln95_fu_247_p2__0_carry_n_9\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_return_int_reg[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal empty_fu_116_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \empty_fu_116_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \empty_fu_116_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \empty_fu_116_p2_carry__0_n_12\ : STD_LOGIC;
  signal empty_fu_116_p2_carry_i_1_n_9 : STD_LOGIC;
  signal empty_fu_116_p2_carry_i_2_n_9 : STD_LOGIC;
  signal empty_fu_116_p2_carry_i_3_n_9 : STD_LOGIC;
  signal empty_fu_116_p2_carry_i_4_n_9 : STD_LOGIC;
  signal empty_fu_116_p2_carry_n_10 : STD_LOGIC;
  signal empty_fu_116_p2_carry_n_11 : STD_LOGIC;
  signal empty_fu_116_p2_carry_n_12 : STD_LOGIC;
  signal empty_fu_116_p2_carry_n_9 : STD_LOGIC;
  signal empty_reg_321 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal empty_reg_321_pp0_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \temp_g_fu_237_p2__0_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__2_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__0_carry_n_9\ : STD_LOGIC;
  signal tmp29_cast4_fu_216_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp311_fu_126_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp311_fu_126_p2__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \tmp311_fu_126_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_10\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_11\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_12\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_9\ : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_1_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_2_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_3_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_i_4_n_9 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_10 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_11 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_12 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_9 : STD_LOGIC;
  signal tmp3_fu_186_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp3_reg_341[3]_i_2_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[3]_i_3_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[3]_i_4_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[3]_i_5_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_2_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_3_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_4_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_5_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_12_fu_260_p4__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal trunc_ln80_reg_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln88_reg_351 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln9_fu_220_p3 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^vb0_val_int_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vb0_val_read_reg_305\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_read_reg_305_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vb2_val_int_reg_reg[0]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[1]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[2]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[3]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[4]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[5]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[6]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[7]_0\ : STD_LOGIC;
  signal vb2_val_read_reg_298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vb2_val_read_reg_298_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb2_val_read_reg_298_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vm0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vt0_val_int_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vt2_val_int_reg_reg[0]_0\ : STD_LOGIC;
  signal \^vt2_val_int_reg_reg[6]_0\ : STD_LOGIC;
  signal \^vt2_val_int_reg_reg[7]_0\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[1]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[2]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[3]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[4]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal vt2_val_read_reg_311 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vt2_val_read_reg_311_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln78_fu_98_p1 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln90_reg_331_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln90_reg_331_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln95_fu_247_p2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln95_fu_247_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln95_fu_247_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_empty_fu_116_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_empty_fu_116_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_g_fu_237_p2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_temp_g_fu_237_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_237_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_341_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_341_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of A00_fu_170_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_1\ : label is "lutpair10";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_2\ : label is "lutpair9";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_3\ : label is "lutpair8";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_4\ : label is "lutpair7";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_6\ : label is "lutpair10";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_7\ : label is "lutpair9";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_8\ : label is "lutpair8";
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__2\ : label is 35;
  attribute HLUTNM of A00_fu_170_p2_carry_i_1 : label is "lutpair7";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_1\ : label is "lutpair16";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_2\ : label is "lutpair15";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_3\ : label is "lutpair14";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_4\ : label is "lutpair13";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_6\ : label is "lutpair16";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_7\ : label is "lutpair15";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_8\ : label is "lutpair14";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_1\ : label is "lutpair12";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_2\ : label is "lutpair11";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_3\ : label is "lutpair73";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_5\ : label is "lutpair13";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_6\ : label is "lutpair12";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_7\ : label is "lutpair11";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_8\ : label is "lutpair73";
  attribute ADDER_THRESHOLD of S00_2_fu_196_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__0\ : label is 35;
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_1\ : label is "lutpair23";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_2\ : label is "lutpair22";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_3\ : label is "lutpair21";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_4\ : label is "lutpair20";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_6\ : label is "lutpair23";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_7\ : label is "lutpair22";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_8\ : label is "lutpair21";
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__2\ : label is 35;
  attribute HLUTNM of S00_2_fu_196_p2_carry_i_1 : label is "lutpair19";
  attribute HLUTNM of S00_2_fu_196_p2_carry_i_2 : label is "lutpair18";
  attribute HLUTNM of S00_2_fu_196_p2_carry_i_3 : label is "lutpair74";
  attribute HLUTNM of S00_2_fu_196_p2_carry_i_4 : label is "lutpair20";
  attribute HLUTNM of S00_2_fu_196_p2_carry_i_5 : label is "lutpair19";
  attribute HLUTNM of S00_2_fu_196_p2_carry_i_6 : label is "lutpair18";
  attribute HLUTNM of S00_2_fu_196_p2_carry_i_7 : label is "lutpair74";
  attribute HLUTNM of add_ln168_fu_247_p2_carry_i_3 : label is "lutpair28";
  attribute HLUTNM of add_ln168_fu_247_p2_carry_i_6 : label is "lutpair29";
  attribute HLUTNM of add_ln168_fu_247_p2_carry_i_7 : label is "lutpair28";
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[9]_i_1\ : label is 35;
  attribute HLUTNM of \add_ln95_fu_247_p2__0_carry__0_i_1\ : label is "lutpair6";
  attribute HLUTNM of \add_ln95_fu_247_p2__0_carry__0_i_2\ : label is "lutpair5";
  attribute HLUTNM of \add_ln95_fu_247_p2__0_carry__0_i_5\ : label is "lutpair6";
  attribute HLUTNM of \add_ln95_fu_247_p2__0_carry_i_1\ : label is "lutpair4";
  attribute HLUTNM of \add_ln95_fu_247_p2__0_carry_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln95_fu_247_p2__0_carry_i_4\ : label is "lutpair4";
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__0_carry__0\ : label is 35;
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry__0_i_2\ : label is "lutpair3";
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry__0_i_3\ : label is "lutpair2";
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry__0_i_4\ : label is "lutpair1";
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry__0_i_7\ : label is "lutpair3";
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry__0_i_8\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__0_carry__2\ : label is 35;
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry_i_1\ : label is "lutpair0";
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry_i_3\ : label is "lutpair1";
  attribute HLUTNM of \temp_g_fu_237_p2__0_carry_i_4\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  O(0) <= \^o\(0);
  \S00_2_reg_346_reg[10]_0\ <= \^s00_2_reg_346_reg[10]_0\;
  \S00_2_reg_346_reg[15]_0\(2 downto 0) <= \^s00_2_reg_346_reg[15]_0\(2 downto 0);
  vb0_val_int_reg(7 downto 0) <= \^vb0_val_int_reg\(7 downto 0);
  vb0_val_read_reg_305(7 downto 0) <= \^vb0_val_read_reg_305\(7 downto 0);
  \vb2_val_int_reg_reg[0]_0\ <= \^vb2_val_int_reg_reg[0]_0\;
  \vb2_val_int_reg_reg[1]_0\ <= \^vb2_val_int_reg_reg[1]_0\;
  \vb2_val_int_reg_reg[2]_0\ <= \^vb2_val_int_reg_reg[2]_0\;
  \vb2_val_int_reg_reg[3]_0\ <= \^vb2_val_int_reg_reg[3]_0\;
  \vb2_val_int_reg_reg[4]_0\ <= \^vb2_val_int_reg_reg[4]_0\;
  \vb2_val_int_reg_reg[5]_0\ <= \^vb2_val_int_reg_reg[5]_0\;
  \vb2_val_int_reg_reg[6]_0\ <= \^vb2_val_int_reg_reg[6]_0\;
  \vb2_val_int_reg_reg[7]_0\ <= \^vb2_val_int_reg_reg[7]_0\;
  vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0) <= \^vb2_val_read_reg_298_pp0_iter1_reg\(7 downto 0);
  vt0_val_int_reg(7 downto 0) <= \^vt0_val_int_reg\(7 downto 0);
  \vt2_val_int_reg_reg[0]_0\ <= \^vt2_val_int_reg_reg[0]_0\;
  \vt2_val_int_reg_reg[6]_0\ <= \^vt2_val_int_reg_reg[6]_0\;
  \vt2_val_int_reg_reg[7]_0\ <= \^vt2_val_int_reg_reg[7]_0\;
A00_fu_170_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A00_fu_170_p2_carry_n_9,
      CO(2) => A00_fu_170_p2_carry_n_10,
      CO(1) => A00_fu_170_p2_carry_n_11,
      CO(0) => A00_fu_170_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => A01_reg_326(3 downto 0),
      O(3 downto 0) => A00_fu_170_p21_out(3 downto 0),
      S(3) => A00_fu_170_p2_carry_i_1_n_9,
      S(2) => A00_fu_170_p2_carry_i_2_n_9,
      S(1) => A00_fu_170_p2_carry_i_3_n_9,
      S(0) => A00_fu_170_p2_carry_i_4_n_9
    );
\A00_fu_170_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => A00_fu_170_p2_carry_n_9,
      CO(3) => \A00_fu_170_p2_carry__0_n_9\,
      CO(2) => \A00_fu_170_p2_carry__0_n_10\,
      CO(1) => \A00_fu_170_p2_carry__0_n_11\,
      CO(0) => \A00_fu_170_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \A00_fu_170_p2_carry__0_i_1_n_9\,
      DI(2) => \A00_fu_170_p2_carry__0_i_2_n_9\,
      DI(1) => \A00_fu_170_p2_carry__0_i_3_n_9\,
      DI(0) => \A00_fu_170_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => A00_fu_170_p21_out(7 downto 4),
      S(3) => \A00_fu_170_p2_carry__0_i_5_n_9\,
      S(2) => \A00_fu_170_p2_carry__0_i_6_n_9\,
      S(1) => \A00_fu_170_p2_carry__0_i_7_n_9\,
      S(0) => \A00_fu_170_p2_carry__0_i_8_n_9\
    );
\A00_fu_170_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(6),
      I1 => trunc_ln80_reg_316(3),
      I2 => \^vb0_val_read_reg_305\(6),
      O => \A00_fu_170_p2_carry__0_i_1_n_9\
    );
\A00_fu_170_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(5),
      I1 => trunc_ln80_reg_316(2),
      I2 => \^vb0_val_read_reg_305\(5),
      O => \A00_fu_170_p2_carry__0_i_2_n_9\
    );
\A00_fu_170_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(4),
      I1 => trunc_ln80_reg_316(1),
      I2 => \^vb0_val_read_reg_305\(4),
      O => \A00_fu_170_p2_carry__0_i_3_n_9\
    );
\A00_fu_170_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(3),
      I1 => trunc_ln80_reg_316(0),
      O => \A00_fu_170_p2_carry__0_i_4_n_9\
    );
\A00_fu_170_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \A00_fu_170_p2_carry__0_i_1_n_9\,
      I1 => A01_reg_326(7),
      I2 => trunc_ln80_reg_316(4),
      I3 => \^vb0_val_read_reg_305\(7),
      O => \A00_fu_170_p2_carry__0_i_5_n_9\
    );
\A00_fu_170_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(6),
      I1 => trunc_ln80_reg_316(3),
      I2 => \^vb0_val_read_reg_305\(6),
      I3 => \A00_fu_170_p2_carry__0_i_2_n_9\,
      O => \A00_fu_170_p2_carry__0_i_6_n_9\
    );
\A00_fu_170_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(5),
      I1 => trunc_ln80_reg_316(2),
      I2 => \^vb0_val_read_reg_305\(5),
      I3 => \A00_fu_170_p2_carry__0_i_3_n_9\,
      O => \A00_fu_170_p2_carry__0_i_7_n_9\
    );
\A00_fu_170_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(4),
      I1 => trunc_ln80_reg_316(1),
      I2 => \^vb0_val_read_reg_305\(4),
      I3 => \A00_fu_170_p2_carry__0_i_4_n_9\,
      O => \A00_fu_170_p2_carry__0_i_8_n_9\
    );
\A00_fu_170_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \A00_fu_170_p2_carry__0_n_9\,
      CO(3) => \A00_fu_170_p2_carry__1_n_9\,
      CO(2) => \A00_fu_170_p2_carry__1_n_10\,
      CO(1) => \A00_fu_170_p2_carry__1_n_11\,
      CO(0) => \A00_fu_170_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => A01_reg_326(12),
      DI(2) => \A00_fu_170_p2_carry__1_i_1_n_9\,
      DI(1) => \A00_fu_170_p2_carry__1_i_2_n_9\,
      DI(0) => \A00_fu_170_p2_carry__1_i_3_n_9\,
      O(3 downto 0) => A00_fu_170_p21_out(11 downto 8),
      S(3) => \A00_fu_170_p2_carry__1_i_4_n_9\,
      S(2) => \A00_fu_170_p2_carry__1_i_5_n_9\,
      S(1) => \A00_fu_170_p2_carry__1_i_6_n_9\,
      S(0) => \A00_fu_170_p2_carry__1_i_7_n_9\
    );
\A00_fu_170_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A01_reg_326(9),
      I1 => trunc_ln80_reg_316(6),
      O => \A00_fu_170_p2_carry__1_i_1_n_9\
    );
\A00_fu_170_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A01_reg_326(8),
      I1 => trunc_ln80_reg_316(5),
      O => \A00_fu_170_p2_carry__1_i_2_n_9\
    );
\A00_fu_170_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(7),
      I1 => trunc_ln80_reg_316(4),
      I2 => \^vb0_val_read_reg_305\(7),
      O => \A00_fu_170_p2_carry__1_i_3_n_9\
    );
\A00_fu_170_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln80_reg_316(7),
      I1 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__1_i_4_n_9\
    );
\A00_fu_170_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => trunc_ln80_reg_316(6),
      I1 => A01_reg_326(9),
      I2 => A01_reg_326(12),
      I3 => trunc_ln80_reg_316(7),
      O => \A00_fu_170_p2_carry__1_i_5_n_9\
    );
\A00_fu_170_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => trunc_ln80_reg_316(5),
      I1 => A01_reg_326(8),
      I2 => A01_reg_326(9),
      I3 => trunc_ln80_reg_316(6),
      O => \A00_fu_170_p2_carry__1_i_6_n_9\
    );
\A00_fu_170_p2_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(7),
      I1 => trunc_ln80_reg_316(4),
      I2 => A01_reg_326(7),
      I3 => A01_reg_326(8),
      I4 => trunc_ln80_reg_316(5),
      O => \A00_fu_170_p2_carry__1_i_7_n_9\
    );
\A00_fu_170_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \A00_fu_170_p2_carry__1_n_9\,
      CO(3) => \NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \A00_fu_170_p2_carry__2_n_10\,
      CO(1) => \A00_fu_170_p2_carry__2_n_11\,
      CO(0) => \A00_fu_170_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => A00_fu_170_p21_out(15 downto 12),
      S(3) => \A00_fu_170_p2_carry__2_i_1_n_9\,
      S(2) => \A00_fu_170_p2_carry__2_i_2_n_9\,
      S(1) => \A00_fu_170_p2_carry__2_i_3_n_9\,
      S(0) => \A00_fu_170_p2_carry__2_i_4_n_9\
    );
\A00_fu_170_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_1_n_9\
    );
\A00_fu_170_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_2_n_9\
    );
\A00_fu_170_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_3_n_9\
    );
\A00_fu_170_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_4_n_9\
    );
A00_fu_170_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(3),
      I1 => trunc_ln80_reg_316(0),
      I2 => A01_reg_326(3),
      O => A00_fu_170_p2_carry_i_1_n_9
    );
A00_fu_170_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(2),
      I1 => \^vb0_val_read_reg_305\(2),
      O => A00_fu_170_p2_carry_i_2_n_9
    );
A00_fu_170_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(1),
      I1 => \^vb0_val_read_reg_305\(1),
      O => A00_fu_170_p2_carry_i_3_n_9
    );
A00_fu_170_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(0),
      I1 => \^vb0_val_read_reg_305\(0),
      O => A00_fu_170_p2_carry_i_4_n_9
    );
\A00_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(0),
      Q => A00_reg_336(0),
      R => '0'
    );
\A00_reg_336_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(10),
      Q => A00_reg_336(10),
      R => '0'
    );
\A00_reg_336_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(11),
      Q => A00_reg_336(11),
      R => '0'
    );
\A00_reg_336_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(12),
      Q => A00_reg_336(12),
      R => '0'
    );
\A00_reg_336_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(13),
      Q => A00_reg_336(13),
      R => '0'
    );
\A00_reg_336_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(14),
      Q => A00_reg_336(14),
      R => '0'
    );
\A00_reg_336_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(15),
      Q => A00_reg_336(15),
      R => '0'
    );
\A00_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(1),
      Q => A00_reg_336(1),
      R => '0'
    );
\A00_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(2),
      Q => A00_reg_336(2),
      R => '0'
    );
\A00_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(3),
      Q => A00_reg_336(3),
      R => '0'
    );
\A00_reg_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(4),
      Q => A00_reg_336(4),
      R => '0'
    );
\A00_reg_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(5),
      Q => A00_reg_336(5),
      R => '0'
    );
\A00_reg_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(6),
      Q => A00_reg_336(6),
      R => '0'
    );
\A00_reg_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(7),
      Q => A00_reg_336(7),
      R => '0'
    );
\A00_reg_336_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(8),
      Q => A00_reg_336(8),
      R => '0'
    );
\A00_reg_336_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_fu_170_p21_out(9),
      Q => A00_reg_336(9),
      R => '0'
    );
\A01_fu_146_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A01_fu_146_p2__0_carry_n_9\,
      CO(2) => \A01_fu_146_p2__0_carry_n_10\,
      CO(1) => \A01_fu_146_p2__0_carry_n_11\,
      CO(0) => \A01_fu_146_p2__0_carry_n_12\,
      CYINIT => '1',
      DI(3) => \A01_fu_146_p2__0_carry_i_1_n_9\,
      DI(2) => \A01_fu_146_p2__0_carry_i_2_n_9\,
      DI(1) => \A01_fu_146_p2__0_carry_i_3_n_9\,
      DI(0) => \A01_fu_146_p2__0_carry_i_4_n_9\,
      O(3 downto 0) => A01_fu_146_p2(3 downto 0),
      S(3) => \A01_fu_146_p2__0_carry_i_5_n_9\,
      S(2) => \A01_fu_146_p2__0_carry_i_6_n_9\,
      S(1) => \A01_fu_146_p2__0_carry_i_7_n_9\,
      S(0) => \A01_fu_146_p2__0_carry_i_8_n_9\
    );
\A01_fu_146_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A01_fu_146_p2__0_carry_n_9\,
      CO(3) => \A01_fu_146_p2__0_carry__0_n_9\,
      CO(2) => \A01_fu_146_p2__0_carry__0_n_10\,
      CO(1) => \A01_fu_146_p2__0_carry__0_n_11\,
      CO(0) => \A01_fu_146_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \A01_fu_146_p2__0_carry__0_i_1_n_9\,
      DI(2) => \A01_fu_146_p2__0_carry__0_i_2_n_9\,
      DI(1) => \A01_fu_146_p2__0_carry__0_i_3_n_9\,
      DI(0) => \A01_fu_146_p2__0_carry__0_i_4_n_9\,
      O(3 downto 0) => A01_fu_146_p2(7 downto 4),
      S(3) => \A01_fu_146_p2__0_carry__0_i_5_n_9\,
      S(2) => \A01_fu_146_p2__0_carry__0_i_6_n_9\,
      S(1) => \A01_fu_146_p2__0_carry__0_i_7_n_9\,
      S(0) => \A01_fu_146_p2__0_carry__0_i_8_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(6),
      I1 => \^vt0_val_int_reg\(5),
      I2 => \^vt2_val_int_reg_reg[6]_0\,
      O => \A01_fu_146_p2__0_carry__0_i_1_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(5),
      I1 => \^vt0_val_int_reg\(4),
      I2 => \vt2_val_int_reg_reg_n_9_[5]\,
      O => \A01_fu_146_p2__0_carry__0_i_2_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(4),
      I1 => \^vt0_val_int_reg\(3),
      I2 => \vt2_val_int_reg_reg_n_9_[4]\,
      O => \A01_fu_146_p2__0_carry__0_i_3_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(3),
      I1 => \^vt0_val_int_reg\(2),
      I2 => \vt2_val_int_reg_reg_n_9_[3]\,
      O => \A01_fu_146_p2__0_carry__0_i_4_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \A01_fu_146_p2__0_carry__0_i_1_n_9\,
      I1 => \^vt0_val_int_reg\(6),
      I2 => \^vt0_val_int_reg\(7),
      I3 => \^vt2_val_int_reg_reg[7]_0\,
      O => \A01_fu_146_p2__0_carry__0_i_5_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(6),
      I1 => \^vt0_val_int_reg\(5),
      I2 => \^vt2_val_int_reg_reg[6]_0\,
      I3 => \A01_fu_146_p2__0_carry__0_i_2_n_9\,
      O => \A01_fu_146_p2__0_carry__0_i_6_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(5),
      I1 => \^vt0_val_int_reg\(4),
      I2 => \vt2_val_int_reg_reg_n_9_[5]\,
      I3 => \A01_fu_146_p2__0_carry__0_i_3_n_9\,
      O => \A01_fu_146_p2__0_carry__0_i_7_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(4),
      I1 => \^vt0_val_int_reg\(3),
      I2 => \vt2_val_int_reg_reg_n_9_[4]\,
      I3 => \A01_fu_146_p2__0_carry__0_i_4_n_9\,
      O => \A01_fu_146_p2__0_carry__0_i_8_n_9\
    );
\A01_fu_146_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \A01_fu_146_p2__0_carry__0_n_9\,
      CO(3 downto 2) => \NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \A01_fu_146_p2__0_carry__1_n_11\,
      CO(0) => \A01_fu_146_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \A01_fu_146_p2__0_carry__1_i_1_n_9\,
      DI(0) => \^vt0_val_int_reg\(7),
      O(3) => \NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED\(3),
      O(2) => A01_fu_146_p2(12),
      O(1 downto 0) => A01_fu_146_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \A01_fu_146_p2__0_carry__1_i_2_n_9\,
      S(0) => \A01_fu_146_p2__0_carry__1_i_3_n_9\
    );
\A01_fu_146_p2__0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2__0_carry__1_i_1_n_9\
    );
\A01_fu_146_p2__0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2__0_carry__1_i_2_n_9\
    );
\A01_fu_146_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[7]_0\,
      I1 => \^vt0_val_int_reg\(6),
      I2 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2__0_carry__1_i_3_n_9\
    );
\A01_fu_146_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(2),
      I1 => \^vt0_val_int_reg\(1),
      I2 => \vt2_val_int_reg_reg_n_9_[2]\,
      O => \A01_fu_146_p2__0_carry_i_1_n_9\
    );
\A01_fu_146_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(1),
      I1 => \^vt0_val_int_reg\(0),
      I2 => \vt2_val_int_reg_reg_n_9_[1]\,
      O => \A01_fu_146_p2__0_carry_i_2_n_9\
    );
\A01_fu_146_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[0]_0\,
      I1 => \^vt0_val_int_reg\(0),
      O => \A01_fu_146_p2__0_carry_i_3_n_9\
    );
\A01_fu_146_p2__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vt0_val_int_reg\(0),
      I1 => \^vt2_val_int_reg_reg[0]_0\,
      O => \A01_fu_146_p2__0_carry_i_4_n_9\
    );
\A01_fu_146_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(3),
      I1 => \^vt0_val_int_reg\(2),
      I2 => \vt2_val_int_reg_reg_n_9_[3]\,
      I3 => \A01_fu_146_p2__0_carry_i_1_n_9\,
      O => \A01_fu_146_p2__0_carry_i_5_n_9\
    );
\A01_fu_146_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(2),
      I1 => \^vt0_val_int_reg\(1),
      I2 => \vt2_val_int_reg_reg_n_9_[2]\,
      I3 => \A01_fu_146_p2__0_carry_i_2_n_9\,
      O => \A01_fu_146_p2__0_carry_i_6_n_9\
    );
\A01_fu_146_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(1),
      I1 => \^vt0_val_int_reg\(0),
      I2 => \vt2_val_int_reg_reg_n_9_[1]\,
      I3 => \A01_fu_146_p2__0_carry_i_3_n_9\,
      O => \A01_fu_146_p2__0_carry_i_7_n_9\
    );
\A01_fu_146_p2__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[0]_0\,
      I1 => \^vt0_val_int_reg\(0),
      O => \A01_fu_146_p2__0_carry_i_8_n_9\
    );
\A01_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(0),
      Q => A01_reg_326(0),
      R => '0'
    );
\A01_reg_326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(12),
      Q => A01_reg_326(12),
      R => '0'
    );
\A01_reg_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(1),
      Q => A01_reg_326(1),
      R => '0'
    );
\A01_reg_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(2),
      Q => A01_reg_326(2),
      R => '0'
    );
\A01_reg_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(3),
      Q => A01_reg_326(3),
      R => '0'
    );
\A01_reg_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(4),
      Q => A01_reg_326(4),
      R => '0'
    );
\A01_reg_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(5),
      Q => A01_reg_326(5),
      R => '0'
    );
\A01_reg_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(6),
      Q => A01_reg_326(6),
      R => '0'
    );
\A01_reg_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(7),
      Q => A01_reg_326(7),
      R => '0'
    );
\A01_reg_326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(8),
      Q => A01_reg_326(8),
      R => '0'
    );
\A01_reg_326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A01_fu_146_p2(9),
      Q => A01_reg_326(9),
      R => '0'
    );
\GradientValuesX_reg_750[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \ap_return_int_reg_reg[0]_0\,
      I2 => add_ln95_fu_247_p2(0),
      I3 => ap_return_int_reg(0),
      I4 => \vm2_val_int_reg_reg[0]_0\,
      I5 => \GradientValuesX_reg_750_reg[6]\(0),
      O => ap_ce_reg_reg
    );
\GradientValuesX_reg_750[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \ap_return_int_reg_reg[0]_0\,
      I2 => add_ln95_fu_247_p2(1),
      I3 => ap_return_int_reg(1),
      I4 => \vm2_val_int_reg_reg[0]_0\,
      I5 => \GradientValuesX_reg_750_reg[6]\(1),
      O => ap_ce_reg_reg_0
    );
\GradientValuesX_reg_750[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \ap_return_int_reg_reg[0]_0\,
      I2 => add_ln95_fu_247_p2(2),
      I3 => ap_return_int_reg(2),
      I4 => \vm2_val_int_reg_reg[0]_0\,
      I5 => \GradientValuesX_reg_750_reg[6]\(2),
      O => ap_ce_reg_reg_1
    );
\GradientValuesX_reg_750[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \ap_return_int_reg_reg[0]_0\,
      I2 => add_ln95_fu_247_p2(3),
      I3 => ap_return_int_reg(3),
      I4 => \vm2_val_int_reg_reg[0]_0\,
      I5 => \GradientValuesX_reg_750_reg[6]\(3),
      O => ap_ce_reg_reg_2
    );
\GradientValuesX_reg_750[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \ap_return_int_reg_reg[0]_0\,
      I2 => add_ln95_fu_247_p2(4),
      I3 => ap_return_int_reg(4),
      I4 => \vm2_val_int_reg_reg[0]_0\,
      I5 => \GradientValuesX_reg_750_reg[6]\(4),
      O => ap_ce_reg_reg_3
    );
\GradientValuesX_reg_750[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \ap_return_int_reg_reg[0]_0\,
      I2 => add_ln95_fu_247_p2(5),
      I3 => ap_return_int_reg(5),
      I4 => \vm2_val_int_reg_reg[0]_0\,
      I5 => \GradientValuesX_reg_750_reg[6]\(5),
      O => ap_ce_reg_reg_4
    );
\GradientValuesX_reg_750[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \ap_return_int_reg_reg[0]_0\,
      I2 => add_ln95_fu_247_p2(6),
      I3 => ap_return_int_reg(6),
      I4 => \vm2_val_int_reg_reg[0]_0\,
      I5 => \GradientValuesX_reg_750_reg[6]\(6),
      O => ap_ce_reg_reg_5
    );
\GradientValuesX_reg_750[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(1),
      I1 => \^s00_2_reg_346_reg[15]_0\(0),
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[10]_0\,
      I4 => \^s00_2_reg_346_reg[15]_0\(2),
      O => \S00_2_reg_346_reg[15]_1\
    );
S00_2_fu_196_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => S00_2_fu_196_p2_carry_n_9,
      CO(2) => S00_2_fu_196_p2_carry_n_10,
      CO(1) => S00_2_fu_196_p2_carry_n_11,
      CO(0) => S00_2_fu_196_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => S00_2_fu_196_p2_carry_i_1_n_9,
      DI(2) => S00_2_fu_196_p2_carry_i_2_n_9,
      DI(1) => S00_2_fu_196_p2_carry_i_3_n_9,
      DI(0) => add_ln90_reg_331_pp0_iter1_reg(1),
      O(3) => S00_2_fu_196_p2_carry_n_13,
      O(2) => S00_2_fu_196_p2_carry_n_14,
      O(1) => S00_2_fu_196_p2_carry_n_15,
      O(0) => S00_2_fu_196_p2_carry_n_16,
      S(3) => S00_2_fu_196_p2_carry_i_4_n_9,
      S(2) => S00_2_fu_196_p2_carry_i_5_n_9,
      S(1) => S00_2_fu_196_p2_carry_i_6_n_9,
      S(0) => S00_2_fu_196_p2_carry_i_7_n_9
    );
\S00_2_fu_196_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => S00_2_fu_196_p2_carry_n_9,
      CO(3) => \S00_2_fu_196_p2_carry__0_n_9\,
      CO(2) => \S00_2_fu_196_p2_carry__0_n_10\,
      CO(1) => \S00_2_fu_196_p2_carry__0_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry__0_i_1_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry__0_i_2_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry__0_i_3_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__0_i_4_n_9\,
      O(3) => \S00_2_fu_196_p2_carry__0_n_13\,
      O(2) => \S00_2_fu_196_p2_carry__0_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__0_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__0_n_16\,
      S(3) => \S00_2_fu_196_p2_carry__0_i_5_n_9\,
      S(2) => \S00_2_fu_196_p2_carry__0_i_6_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__0_i_7_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__0_i_8_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => A00_reg_336(7),
      I2 => add_ln90_reg_331_pp0_iter1_reg(7),
      O => \S00_2_fu_196_p2_carry__0_i_1_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => A00_reg_336(6),
      I2 => add_ln90_reg_331_pp0_iter1_reg(6),
      O => \S00_2_fu_196_p2_carry__0_i_2_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => A00_reg_336(5),
      I2 => add_ln90_reg_331_pp0_iter1_reg(5),
      O => \S00_2_fu_196_p2_carry__0_i_3_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => A00_reg_336(4),
      I2 => add_ln90_reg_331_pp0_iter1_reg(4),
      O => \S00_2_fu_196_p2_carry__0_i_4_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \S00_2_fu_196_p2_carry__0_i_1_n_9\,
      I1 => vb0_val_read_reg_305_pp0_iter1_reg(7),
      I2 => A00_reg_336(8),
      I3 => add_ln90_reg_331_pp0_iter1_reg(8),
      O => \S00_2_fu_196_p2_carry__0_i_5_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => A00_reg_336(7),
      I2 => add_ln90_reg_331_pp0_iter1_reg(7),
      I3 => \S00_2_fu_196_p2_carry__0_i_2_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_6_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => A00_reg_336(6),
      I2 => add_ln90_reg_331_pp0_iter1_reg(6),
      I3 => \S00_2_fu_196_p2_carry__0_i_3_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_7_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => A00_reg_336(5),
      I2 => add_ln90_reg_331_pp0_iter1_reg(5),
      I3 => \S00_2_fu_196_p2_carry__0_i_4_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_8_n_9\
    );
\S00_2_fu_196_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S00_2_fu_196_p2_carry__0_n_9\,
      CO(3) => \S00_2_fu_196_p2_carry__1_n_9\,
      CO(2) => \S00_2_fu_196_p2_carry__1_n_10\,
      CO(1) => \S00_2_fu_196_p2_carry__1_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry__1_i_1_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry__1_i_2_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry__1_i_3_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__1_i_4_n_9\,
      O(3) => \S00_2_fu_196_p2_carry__1_n_13\,
      O(2) => \S00_2_fu_196_p2_carry__1_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__1_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__1_n_16\,
      S(3) => \S00_2_fu_196_p2_carry__1_i_5_n_9\,
      S(2) => \S00_2_fu_196_p2_carry__1_i_6_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__1_i_7_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__1_i_8_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(11),
      I1 => add_ln90_reg_331_pp0_iter1_reg(11),
      O => \S00_2_fu_196_p2_carry__1_i_1_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(10),
      I1 => add_ln90_reg_331_pp0_iter1_reg(10),
      O => \S00_2_fu_196_p2_carry__1_i_2_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(9),
      I1 => add_ln90_reg_331_pp0_iter1_reg(9),
      O => \S00_2_fu_196_p2_carry__1_i_3_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(7),
      I1 => A00_reg_336(8),
      I2 => add_ln90_reg_331_pp0_iter1_reg(8),
      O => \S00_2_fu_196_p2_carry__1_i_4_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(11),
      I1 => A00_reg_336(11),
      I2 => A00_reg_336(12),
      I3 => add_ln90_reg_331_pp0_iter1_reg(12),
      O => \S00_2_fu_196_p2_carry__1_i_5_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(10),
      I1 => A00_reg_336(10),
      I2 => A00_reg_336(11),
      I3 => add_ln90_reg_331_pp0_iter1_reg(11),
      O => \S00_2_fu_196_p2_carry__1_i_6_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(9),
      I1 => A00_reg_336(9),
      I2 => A00_reg_336(10),
      I3 => add_ln90_reg_331_pp0_iter1_reg(10),
      O => \S00_2_fu_196_p2_carry__1_i_7_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(8),
      I1 => A00_reg_336(8),
      I2 => vb0_val_read_reg_305_pp0_iter1_reg(7),
      I3 => A00_reg_336(9),
      I4 => add_ln90_reg_331_pp0_iter1_reg(9),
      O => \S00_2_fu_196_p2_carry__1_i_8_n_9\
    );
\S00_2_fu_196_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S00_2_fu_196_p2_carry__1_n_9\,
      CO(3 downto 2) => \NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S00_2_fu_196_p2_carry__2_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S00_2_fu_196_p2_carry__2_i_1_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__2_i_2_n_9\,
      O(3) => \NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED\(3),
      O(2) => \S00_2_fu_196_p2_carry__2_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__2_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__2_n_16\,
      S(3) => '0',
      S(2) => \S00_2_fu_196_p2_carry__2_i_3_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__2_i_4_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__2_i_5_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(13),
      I1 => add_ln90_reg_331_pp0_iter1_reg(13),
      O => \S00_2_fu_196_p2_carry__2_i_1_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(12),
      I1 => add_ln90_reg_331_pp0_iter1_reg(12),
      O => \S00_2_fu_196_p2_carry__2_i_2_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(14),
      I1 => A00_reg_336(14),
      I2 => A00_reg_336(15),
      I3 => add_ln90_reg_331_pp0_iter1_reg(15),
      O => \S00_2_fu_196_p2_carry__2_i_3_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(13),
      I1 => A00_reg_336(13),
      I2 => A00_reg_336(14),
      I3 => add_ln90_reg_331_pp0_iter1_reg(14),
      O => \S00_2_fu_196_p2_carry__2_i_4_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(12),
      I1 => A00_reg_336(12),
      I2 => A00_reg_336(13),
      I3 => add_ln90_reg_331_pp0_iter1_reg(13),
      O => \S00_2_fu_196_p2_carry__2_i_5_n_9\
    );
S00_2_fu_196_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => A00_reg_336(3),
      I2 => add_ln90_reg_331_pp0_iter1_reg(3),
      O => S00_2_fu_196_p2_carry_i_1_n_9
    );
S00_2_fu_196_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => A00_reg_336(2),
      I2 => add_ln90_reg_331_pp0_iter1_reg(2),
      O => S00_2_fu_196_p2_carry_i_2_n_9
    );
S00_2_fu_196_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A00_reg_336(1),
      I1 => vb0_val_read_reg_305_pp0_iter1_reg(0),
      O => S00_2_fu_196_p2_carry_i_3_n_9
    );
S00_2_fu_196_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => A00_reg_336(4),
      I2 => add_ln90_reg_331_pp0_iter1_reg(4),
      I3 => S00_2_fu_196_p2_carry_i_1_n_9,
      O => S00_2_fu_196_p2_carry_i_4_n_9
    );
S00_2_fu_196_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => A00_reg_336(3),
      I2 => add_ln90_reg_331_pp0_iter1_reg(3),
      I3 => S00_2_fu_196_p2_carry_i_2_n_9,
      O => S00_2_fu_196_p2_carry_i_5_n_9
    );
S00_2_fu_196_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => A00_reg_336(2),
      I2 => add_ln90_reg_331_pp0_iter1_reg(2),
      I3 => S00_2_fu_196_p2_carry_i_3_n_9,
      O => S00_2_fu_196_p2_carry_i_6_n_9
    );
S00_2_fu_196_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A00_reg_336(1),
      I1 => vb0_val_read_reg_305_pp0_iter1_reg(0),
      I2 => add_ln90_reg_331_pp0_iter1_reg(1),
      O => S00_2_fu_196_p2_carry_i_7_n_9
    );
\S00_2_reg_346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__1_n_15\,
      Q => S00_2_reg_346(10),
      R => '0'
    );
\S00_2_reg_346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__1_n_14\,
      Q => S00_2_reg_346(11),
      R => '0'
    );
\S00_2_reg_346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__1_n_13\,
      Q => S00_2_reg_346(12),
      R => '0'
    );
\S00_2_reg_346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__2_n_16\,
      Q => S00_2_reg_346(13),
      R => '0'
    );
\S00_2_reg_346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__2_n_15\,
      Q => S00_2_reg_346(14),
      R => '0'
    );
\S00_2_reg_346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__2_n_14\,
      Q => S00_2_reg_346(15),
      R => '0'
    );
\S00_2_reg_346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__0_n_14\,
      Q => S00_2_reg_346(7),
      R => '0'
    );
\S00_2_reg_346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__0_n_13\,
      Q => S00_2_reg_346(8),
      R => '0'
    );
\S00_2_reg_346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__1_n_16\,
      Q => S00_2_reg_346(9),
      R => '0'
    );
\add_ln155_3_fu_144_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[6]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(3),
      O => \vt2_val_int_reg_reg[6]_2\(3)
    );
\add_ln155_3_fu_144_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[5]\,
      I1 => \vt2_val_int_reg_reg_n_9_[3]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(2),
      O => \vt2_val_int_reg_reg[6]_2\(2)
    );
\add_ln155_3_fu_144_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[4]\,
      I1 => \vt2_val_int_reg_reg_n_9_[2]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(1),
      O => \vt2_val_int_reg_reg[6]_2\(1)
    );
\add_ln155_3_fu_144_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[2]\,
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(1),
      O => \vt2_val_int_reg_reg[6]_2\(0)
    );
\add_ln155_3_fu_144_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(3),
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \^vt2_val_int_reg_reg[6]_0\,
      I3 => \vt2_val_int_reg_reg_n_9_[5]\,
      I4 => \^vt2_val_int_reg_reg[7]_0\,
      I5 => \add_ln155_3_reg_354_reg[11]\(4),
      O => \vt1_val_int_reg_reg[3]\(3)
    );
\add_ln155_3_fu_144_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(2),
      I1 => \vt2_val_int_reg_reg_n_9_[3]\,
      I2 => \vt2_val_int_reg_reg_n_9_[5]\,
      I3 => \vt2_val_int_reg_reg_n_9_[4]\,
      I4 => \^vt2_val_int_reg_reg[6]_0\,
      I5 => \add_ln155_3_reg_354_reg[11]\(3),
      O => \vt1_val_int_reg_reg[3]\(2)
    );
\add_ln155_3_fu_144_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(1),
      I1 => \vt2_val_int_reg_reg_n_9_[2]\,
      I2 => \vt2_val_int_reg_reg_n_9_[4]\,
      I3 => \vt2_val_int_reg_reg_n_9_[3]\,
      I4 => \vt2_val_int_reg_reg_n_9_[5]\,
      I5 => \add_ln155_3_reg_354_reg[11]\(2),
      O => \vt1_val_int_reg_reg[3]\(1)
    );
\add_ln155_3_fu_144_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[2]\,
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(1),
      I3 => \vt2_val_int_reg_reg_n_9_[3]\,
      I4 => \vt2_val_int_reg_reg_n_9_[1]\,
      O => \vt1_val_int_reg_reg[3]\(0)
    );
\add_ln155_3_fu_144_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[7]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[5]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(4),
      O => \vt2_val_int_reg_reg[7]_1\(0)
    );
\add_ln155_3_fu_144_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[6]_0\,
      I1 => \add_ln155_3_reg_354_reg[11]\(5),
      I2 => \^vt2_val_int_reg_reg[7]_0\,
      I3 => \add_ln155_3_reg_354_reg[11]\(6),
      O => \vt2_val_int_reg_reg[6]_1\(1)
    );
\add_ln155_3_fu_144_p2_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(4),
      I1 => \vt2_val_int_reg_reg_n_9_[5]\,
      I2 => \^vt2_val_int_reg_reg[7]_0\,
      I3 => \^vt2_val_int_reg_reg[6]_0\,
      I4 => \add_ln155_3_reg_354_reg[11]\(5),
      O => \vt2_val_int_reg_reg[6]_1\(0)
    );
add_ln155_3_fu_144_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[3]\,
      I1 => \vt2_val_int_reg_reg_n_9_[1]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(0),
      O => S(2)
    );
add_ln155_3_fu_144_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[0]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[2]\,
      O => S(1)
    );
add_ln155_3_fu_144_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[1]\,
      O => S(0)
    );
add_ln168_fu_247_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      I1 => trunc_ln162_reg_369(0),
      O => \^di\(0)
    );
add_ln168_fu_247_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(1),
      I1 => trunc_ln162_reg_369(1),
      I2 => \add_ln168_reg_379_reg[3]\(0),
      I3 => \^di\(0),
      O => \vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0\(1)
    );
add_ln168_fu_247_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      I1 => trunc_ln162_reg_369(0),
      O => \vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0\(0)
    );
\add_ln90_reg_331[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(11),
      I1 => zext_ln78_fu_98_p1(10),
      O => \add_ln90_reg_331[13]_i_2_n_9\
    );
\add_ln90_reg_331[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(4),
      I1 => zext_ln78_fu_98_p1(5),
      O => \add_ln90_reg_331[5]_i_2_n_9\
    );
\add_ln90_reg_331[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(3),
      I1 => zext_ln78_fu_98_p1(4),
      O => \add_ln90_reg_331[5]_i_3_n_9\
    );
\add_ln90_reg_331[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(2),
      I1 => zext_ln78_fu_98_p1(3),
      O => \add_ln90_reg_331[5]_i_4_n_9\
    );
\add_ln90_reg_331[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(11),
      I1 => zext_ln78_fu_98_p1(9),
      O => \add_ln90_reg_331[9]_i_2_n_9\
    );
\add_ln90_reg_331[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(7),
      I1 => zext_ln78_fu_98_p1(8),
      O => \add_ln90_reg_331[9]_i_3_n_9\
    );
\add_ln90_reg_331[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(6),
      I1 => zext_ln78_fu_98_p1(7),
      O => \add_ln90_reg_331[9]_i_4_n_9\
    );
\add_ln90_reg_331[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(5),
      I1 => zext_ln78_fu_98_p1(6),
      O => \add_ln90_reg_331[9]_i_5_n_9\
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[10]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(10),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[11]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(11),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[12]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(12),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[13]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(13),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[14]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(14),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[15]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(15),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[1]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(1),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[2]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(2),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[3]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(3),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[4]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(4),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[5]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(5),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[6]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(6),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[7]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(7),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[8]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(8),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \add_ln90_reg_331_reg_n_9_[9]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(9),
      R => '0'
    );
\add_ln90_reg_331_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(9),
      Q => \add_ln90_reg_331_reg_n_9_[10]\,
      R => '0'
    );
\add_ln90_reg_331_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(10),
      Q => \add_ln90_reg_331_reg_n_9_[11]\,
      R => '0'
    );
\add_ln90_reg_331_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(11),
      Q => \add_ln90_reg_331_reg_n_9_[12]\,
      R => '0'
    );
\add_ln90_reg_331_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(12),
      Q => \add_ln90_reg_331_reg_n_9_[13]\,
      R => '0'
    );
\add_ln90_reg_331_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[9]_i_1_n_9\,
      CO(3) => \add_ln90_reg_331_reg[13]_i_1_n_9\,
      CO(2) => \add_ln90_reg_331_reg[13]_i_1_n_10\,
      CO(1) => \add_ln90_reg_331_reg[13]_i_1_n_11\,
      CO(0) => \add_ln90_reg_331_reg[13]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln78_fu_98_p1(10),
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => \tmp311_fu_126_p2__0\(11),
      S(2) => \tmp311_fu_126_p2__0\(11),
      S(1) => \tmp311_fu_126_p2__0\(11),
      S(0) => \add_ln90_reg_331[13]_i_2_n_9\
    );
\add_ln90_reg_331_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(13),
      Q => \add_ln90_reg_331_reg_n_9_[14]\,
      R => '0'
    );
\add_ln90_reg_331_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(14),
      Q => \add_ln90_reg_331_reg_n_9_[15]\,
      R => '0'
    );
\add_ln90_reg_331_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[13]_i_1_n_9\,
      CO(3 downto 1) => \NLW_add_ln90_reg_331_reg[15]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln90_reg_331_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln90_reg_331_reg[15]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(14 downto 13),
      S(3 downto 2) => B"00",
      S(1) => \tmp311_fu_126_p2__0\(11),
      S(0) => \tmp311_fu_126_p2__0\(11)
    );
\add_ln90_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp311_fu_126_p2(0),
      Q => \add_ln90_reg_331_reg_n_9_[1]\,
      R => '0'
    );
\add_ln90_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(1),
      Q => \add_ln90_reg_331_reg_n_9_[2]\,
      R => '0'
    );
\add_ln90_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(2),
      Q => \add_ln90_reg_331_reg_n_9_[3]\,
      R => '0'
    );
\add_ln90_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(3),
      Q => \add_ln90_reg_331_reg_n_9_[4]\,
      R => '0'
    );
\add_ln90_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(4),
      Q => \add_ln90_reg_331_reg_n_9_[5]\,
      R => '0'
    );
\add_ln90_reg_331_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln90_reg_331_reg[5]_i_1_n_9\,
      CO(2) => \add_ln90_reg_331_reg[5]_i_1_n_10\,
      CO(1) => \add_ln90_reg_331_reg[5]_i_1_n_11\,
      CO(0) => \add_ln90_reg_331_reg[5]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp311_fu_126_p2__0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \add_ln90_reg_331[5]_i_2_n_9\,
      S(2) => \add_ln90_reg_331[5]_i_3_n_9\,
      S(1) => \add_ln90_reg_331[5]_i_4_n_9\,
      S(0) => \tmp311_fu_126_p2__0\(1)
    );
\add_ln90_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(5),
      Q => \add_ln90_reg_331_reg_n_9_[6]\,
      R => '0'
    );
\add_ln90_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(6),
      Q => \add_ln90_reg_331_reg_n_9_[7]\,
      R => '0'
    );
\add_ln90_reg_331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(7),
      Q => \add_ln90_reg_331_reg_n_9_[8]\,
      R => '0'
    );
\add_ln90_reg_331_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => p_0_in(8),
      Q => \add_ln90_reg_331_reg_n_9_[9]\,
      R => '0'
    );
\add_ln90_reg_331_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[5]_i_1_n_9\,
      CO(3) => \add_ln90_reg_331_reg[9]_i_1_n_9\,
      CO(2) => \add_ln90_reg_331_reg[9]_i_1_n_10\,
      CO(1) => \add_ln90_reg_331_reg[9]_i_1_n_11\,
      CO(0) => \add_ln90_reg_331_reg[9]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => zext_ln78_fu_98_p1(9),
      DI(2 downto 0) => \tmp311_fu_126_p2__0\(7 downto 5),
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => \add_ln90_reg_331[9]_i_2_n_9\,
      S(2) => \add_ln90_reg_331[9]_i_3_n_9\,
      S(1) => \add_ln90_reg_331[9]_i_4_n_9\,
      S(0) => \add_ln90_reg_331[9]_i_5_n_9\
    );
\add_ln95_fu_247_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln95_fu_247_p2__0_carry_n_9\,
      CO(2) => \add_ln95_fu_247_p2__0_carry_n_10\,
      CO(1) => \add_ln95_fu_247_p2__0_carry_n_11\,
      CO(0) => \add_ln95_fu_247_p2__0_carry_n_12\,
      CYINIT => '0',
      DI(3) => \add_ln95_fu_247_p2__0_carry_i_1_n_9\,
      DI(2) => \add_ln95_fu_247_p2__0_carry_i_2_n_9\,
      DI(1) => trunc_ln9_fu_220_p3(1),
      DI(0) => trunc_ln88_reg_351(0),
      O(3 downto 1) => add_ln95_fu_247_p2(3 downto 1),
      O(0) => \NLW_add_ln95_fu_247_p2__0_carry_O_UNCONNECTED\(0),
      S(3) => \add_ln95_fu_247_p2__0_carry_i_3_n_9\,
      S(2) => \add_ln95_fu_247_p2__0_carry_i_4_n_9\,
      S(1) => \add_ln95_fu_247_p2__0_carry_i_5_n_9\,
      S(0) => \add_ln95_fu_247_p2__0_carry_i_6_n_9\
    );
\add_ln95_fu_247_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln95_fu_247_p2__0_carry_n_9\,
      CO(3 downto 2) => \NLW_add_ln95_fu_247_p2__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln95_fu_247_p2__0_carry__0_n_11\,
      CO(0) => \add_ln95_fu_247_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln95_fu_247_p2__0_carry__0_i_1_n_9\,
      DI(0) => \add_ln95_fu_247_p2__0_carry__0_i_2_n_9\,
      O(3) => \NLW_add_ln95_fu_247_p2__0_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln95_fu_247_p2(6 downto 4),
      S(3) => '0',
      S(2) => \add_ln95_fu_247_p2__0_carry__0_i_3_n_9\,
      S(1) => \add_ln95_fu_247_p2__0_carry__0_i_4_n_9\,
      S(0) => \add_ln95_fu_247_p2__0_carry__0_i_5_n_9\
    );
\add_ln95_fu_247_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(4),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(4),
      I2 => trunc_ln88_reg_351(4),
      O => \add_ln95_fu_247_p2__0_carry__0_i_1_n_9\
    );
\add_ln95_fu_247_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(3),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(3),
      I2 => trunc_ln88_reg_351(3),
      O => \add_ln95_fu_247_p2__0_carry__0_i_2_n_9\
    );
\add_ln95_fu_247_p2__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369966996C33C"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(5),
      I1 => trunc_ln9_fu_220_p3(6),
      I2 => trunc_ln88_reg_351(6),
      I3 => vb2_val_read_reg_298_pp0_iter2_reg(6),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(5),
      I5 => trunc_ln88_reg_351(5),
      O => \add_ln95_fu_247_p2__0_carry__0_i_3_n_9\
    );
\add_ln95_fu_247_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln95_fu_247_p2__0_carry__0_i_1_n_9\,
      I1 => trunc_ln9_fu_220_p3(5),
      I2 => trunc_ln88_reg_351(5),
      I3 => vb2_val_read_reg_298_pp0_iter2_reg(5),
      O => \add_ln95_fu_247_p2__0_carry__0_i_4_n_9\
    );
\add_ln95_fu_247_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(4),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(4),
      I2 => trunc_ln88_reg_351(4),
      I3 => \add_ln95_fu_247_p2__0_carry__0_i_2_n_9\,
      O => \add_ln95_fu_247_p2__0_carry__0_i_5_n_9\
    );
\add_ln95_fu_247_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => trunc_ln88_reg_351(2),
      O => \add_ln95_fu_247_p2__0_carry_i_1_n_9\
    );
\add_ln95_fu_247_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => trunc_ln88_reg_351(2),
      O => \add_ln95_fu_247_p2__0_carry_i_2_n_9\
    );
\add_ln95_fu_247_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(3),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(3),
      I2 => trunc_ln88_reg_351(3),
      I3 => \add_ln95_fu_247_p2__0_carry_i_1_n_9\,
      O => \add_ln95_fu_247_p2__0_carry_i_3_n_9\
    );
\add_ln95_fu_247_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => trunc_ln9_fu_220_p3(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => trunc_ln88_reg_351(2),
      I3 => trunc_ln88_reg_351(1),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(1),
      O => \add_ln95_fu_247_p2__0_carry_i_4_n_9\
    );
\add_ln95_fu_247_p2__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter2_reg(1),
      I1 => trunc_ln88_reg_351(1),
      I2 => trunc_ln9_fu_220_p3(1),
      O => \add_ln95_fu_247_p2__0_carry_i_5_n_9\
    );
\add_ln95_fu_247_p2__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln88_reg_351(0),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(0),
      O => \add_ln95_fu_247_p2__0_carry_i_6_n_9\
    );
\ap_return_0_int_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_0_int_reg_reg[6]\,
      I1 => \^s00_2_reg_346_reg[15]_0\(2),
      I2 => add_ln95_fu_247_p2(0),
      I3 => \ap_return_int_reg_reg[0]_0\,
      I4 => ap_return_int_reg(0),
      O => D(0)
    );
\ap_return_0_int_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_0_int_reg_reg[6]\,
      I1 => \^s00_2_reg_346_reg[15]_0\(2),
      I2 => add_ln95_fu_247_p2(1),
      I3 => \ap_return_int_reg_reg[0]_0\,
      I4 => ap_return_int_reg(1),
      O => D(1)
    );
\ap_return_0_int_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_0_int_reg_reg[6]\,
      I1 => \^s00_2_reg_346_reg[15]_0\(2),
      I2 => add_ln95_fu_247_p2(2),
      I3 => \ap_return_int_reg_reg[0]_0\,
      I4 => ap_return_int_reg(2),
      O => D(2)
    );
\ap_return_0_int_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_0_int_reg_reg[6]\,
      I1 => \^s00_2_reg_346_reg[15]_0\(2),
      I2 => add_ln95_fu_247_p2(3),
      I3 => \ap_return_int_reg_reg[0]_0\,
      I4 => ap_return_int_reg(3),
      O => D(3)
    );
\ap_return_0_int_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_0_int_reg_reg[6]\,
      I1 => \^s00_2_reg_346_reg[15]_0\(2),
      I2 => add_ln95_fu_247_p2(4),
      I3 => \ap_return_int_reg_reg[0]_0\,
      I4 => ap_return_int_reg(4),
      O => D(4)
    );
\ap_return_0_int_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_0_int_reg_reg[6]\,
      I1 => \^s00_2_reg_346_reg[15]_0\(2),
      I2 => add_ln95_fu_247_p2(5),
      I3 => \ap_return_int_reg_reg[0]_0\,
      I4 => ap_return_int_reg(5),
      O => D(5)
    );
\ap_return_0_int_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_0_int_reg_reg[6]\,
      I1 => \^s00_2_reg_346_reg[15]_0\(2),
      I2 => add_ln95_fu_247_p2(6),
      I3 => \ap_return_int_reg_reg[0]_0\,
      I4 => ap_return_int_reg(6),
      O => D(6)
    );
\ap_return_int_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \^s00_2_reg_346_reg[10]_0\,
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[15]_0\(0),
      I4 => \^s00_2_reg_346_reg[15]_0\(1),
      I5 => add_ln95_fu_247_p2(0),
      O => \ap_return_int_reg[0]_i_1__1_n_9\
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \^s00_2_reg_346_reg[10]_0\,
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[15]_0\(0),
      I4 => \^s00_2_reg_346_reg[15]_0\(1),
      I5 => add_ln95_fu_247_p2(1),
      O => \ap_return_int_reg[1]_i_1_n_9\
    );
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \^s00_2_reg_346_reg[10]_0\,
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[15]_0\(0),
      I4 => \^s00_2_reg_346_reg[15]_0\(1),
      I5 => add_ln95_fu_247_p2(2),
      O => \ap_return_int_reg[2]_i_1_n_9\
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \^s00_2_reg_346_reg[10]_0\,
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[15]_0\(0),
      I4 => \^s00_2_reg_346_reg[15]_0\(1),
      I5 => add_ln95_fu_247_p2(3),
      O => \ap_return_int_reg[3]_i_1_n_9\
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \^s00_2_reg_346_reg[10]_0\,
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[15]_0\(0),
      I4 => \^s00_2_reg_346_reg[15]_0\(1),
      I5 => add_ln95_fu_247_p2(4),
      O => \ap_return_int_reg[4]_i_1_n_9\
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \^s00_2_reg_346_reg[10]_0\,
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[15]_0\(0),
      I4 => \^s00_2_reg_346_reg[15]_0\(1),
      I5 => add_ln95_fu_247_p2(5),
      O => \ap_return_int_reg[5]_i_1_n_9\
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^s00_2_reg_346_reg[15]_0\(2),
      I1 => \^s00_2_reg_346_reg[10]_0\,
      I2 => \^o\(0),
      I3 => \^s00_2_reg_346_reg[15]_0\(0),
      I4 => \^s00_2_reg_346_reg[15]_0\(1),
      I5 => add_ln95_fu_247_p2(6),
      O => \ap_return_int_reg[6]_i_1_n_9\
    );
\ap_return_int_reg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_12_fu_260_p4__0\(2),
      I1 => \tmp_12_fu_260_p4__0\(1),
      I2 => \tmp_12_fu_260_p4__0\(4),
      I3 => \tmp_12_fu_260_p4__0\(3),
      O => \^s00_2_reg_346_reg[10]_0\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \ap_return_int_reg[0]_i_1__1_n_9\,
      Q => ap_return_int_reg(0),
      S => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \ap_return_int_reg[1]_i_1_n_9\,
      Q => ap_return_int_reg(1),
      S => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \ap_return_int_reg[2]_i_1_n_9\,
      Q => ap_return_int_reg(2),
      S => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \ap_return_int_reg[3]_i_1_n_9\,
      Q => ap_return_int_reg(3),
      S => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \ap_return_int_reg[4]_i_1_n_9\,
      Q => ap_return_int_reg(4),
      S => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \ap_return_int_reg[5]_i_1_n_9\,
      Q => ap_return_int_reg(5),
      S => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \ap_return_int_reg[6]_i_1_n_9\,
      Q => ap_return_int_reg(6),
      S => '0'
    );
empty_fu_116_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_fu_116_p2_carry_n_9,
      CO(2) => empty_fu_116_p2_carry_n_10,
      CO(1) => empty_fu_116_p2_carry_n_11,
      CO(0) => empty_fu_116_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \^vb2_val_int_reg_reg[3]_0\,
      DI(2) => \^vb2_val_int_reg_reg[2]_0\,
      DI(1) => \^vb2_val_int_reg_reg[1]_0\,
      DI(0) => \^vb2_val_int_reg_reg[0]_0\,
      O(3 downto 0) => empty_fu_116_p2(3 downto 0),
      S(3) => empty_fu_116_p2_carry_i_1_n_9,
      S(2) => empty_fu_116_p2_carry_i_2_n_9,
      S(1) => empty_fu_116_p2_carry_i_3_n_9,
      S(0) => empty_fu_116_p2_carry_i_4_n_9
    );
\empty_fu_116_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => empty_fu_116_p2_carry_n_9,
      CO(3 downto 1) => \NLW_empty_fu_116_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \empty_fu_116_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^vb2_val_int_reg_reg[4]_0\,
      O(3 downto 2) => \NLW_empty_fu_116_p2_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => empty_fu_116_p2(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \empty_fu_116_p2_carry__0_i_1_n_9\,
      S(0) => \empty_fu_116_p2_carry__0_i_2_n_9\
    );
\empty_fu_116_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_int_reg_reg[5]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[5]\,
      O => \empty_fu_116_p2_carry__0_i_1_n_9\
    );
\empty_fu_116_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_int_reg_reg[4]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      O => \empty_fu_116_p2_carry__0_i_2_n_9\
    );
empty_fu_116_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_int_reg_reg[3]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[3]\,
      O => empty_fu_116_p2_carry_i_1_n_9
    );
empty_fu_116_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_int_reg_reg[2]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[2]\,
      O => empty_fu_116_p2_carry_i_2_n_9
    );
empty_fu_116_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_int_reg_reg[1]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[1]\,
      O => empty_fu_116_p2_carry_i_3_n_9
    );
empty_fu_116_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_int_reg_reg[0]_0\,
      I1 => \^vt2_val_int_reg_reg[0]_0\,
      O => empty_fu_116_p2_carry_i_4_n_9
    );
\empty_reg_321_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321(0),
      Q => empty_reg_321_pp0_iter1_reg(0),
      R => '0'
    );
\empty_reg_321_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321(1),
      Q => empty_reg_321_pp0_iter1_reg(1),
      R => '0'
    );
\empty_reg_321_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321(2),
      Q => empty_reg_321_pp0_iter1_reg(2),
      R => '0'
    );
\empty_reg_321_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321(3),
      Q => empty_reg_321_pp0_iter1_reg(3),
      R => '0'
    );
\empty_reg_321_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321(4),
      Q => empty_reg_321_pp0_iter1_reg(4),
      R => '0'
    );
\empty_reg_321_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321(5),
      Q => empty_reg_321_pp0_iter1_reg(5),
      R => '0'
    );
\empty_reg_321_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321_pp0_iter1_reg(0),
      Q => trunc_ln9_fu_220_p3(1),
      R => '0'
    );
\empty_reg_321_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321_pp0_iter1_reg(1),
      Q => trunc_ln9_fu_220_p3(2),
      R => '0'
    );
\empty_reg_321_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321_pp0_iter1_reg(2),
      Q => trunc_ln9_fu_220_p3(3),
      R => '0'
    );
\empty_reg_321_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321_pp0_iter1_reg(3),
      Q => trunc_ln9_fu_220_p3(4),
      R => '0'
    );
\empty_reg_321_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321_pp0_iter1_reg(4),
      Q => trunc_ln9_fu_220_p3(5),
      R => '0'
    );
\empty_reg_321_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_reg_321_pp0_iter1_reg(5),
      Q => trunc_ln9_fu_220_p3(6),
      R => '0'
    );
\empty_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_fu_116_p2(0),
      Q => empty_reg_321(0),
      R => '0'
    );
\empty_reg_321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_fu_116_p2(1),
      Q => empty_reg_321(1),
      R => '0'
    );
\empty_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_fu_116_p2(2),
      Q => empty_reg_321(2),
      R => '0'
    );
\empty_reg_321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_fu_116_p2(3),
      Q => empty_reg_321(3),
      R => '0'
    );
\empty_reg_321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_fu_116_p2(4),
      Q => empty_reg_321(4),
      R => '0'
    );
\empty_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => empty_fu_116_p2(5),
      Q => empty_reg_321(5),
      R => '0'
    );
\temp_g_2_fu_213_p2__1_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(2),
      I1 => \temp_g_2_fu_213_p2__1_carry_i_4\(0),
      O => \vb0_val_read_reg_305_reg[2]_0\
    );
\temp_g_fu_237_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_fu_237_p2__0_carry_n_9\,
      CO(2) => \temp_g_fu_237_p2__0_carry_n_10\,
      CO(1) => \temp_g_fu_237_p2__0_carry_n_11\,
      CO(0) => \temp_g_fu_237_p2__0_carry_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_237_p2__0_carry_i_1_n_9\,
      DI(2) => \temp_g_fu_237_p2__0_carry_i_2_n_9\,
      DI(1) => tmp29_cast4_fu_216_p1(1),
      DI(0) => trunc_ln88_reg_351(0),
      O(3 downto 1) => \NLW_temp_g_fu_237_p2__0_carry_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln95_fu_247_p2(0),
      S(3) => \temp_g_fu_237_p2__0_carry_i_3_n_9\,
      S(2) => \temp_g_fu_237_p2__0_carry_i_4_n_9\,
      S(1) => \temp_g_fu_237_p2__0_carry_i_5_n_9\,
      S(0) => \temp_g_fu_237_p2__0_carry_i_6_n_9\
    );
\temp_g_fu_237_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_237_p2__0_carry_n_9\,
      CO(3) => \temp_g_fu_237_p2__0_carry__0_n_9\,
      CO(2) => \temp_g_fu_237_p2__0_carry__0_n_10\,
      CO(1) => \temp_g_fu_237_p2__0_carry__0_n_11\,
      CO(0) => \temp_g_fu_237_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_237_p2__0_carry__0_i_1_n_9\,
      DI(2) => \temp_g_fu_237_p2__0_carry__0_i_2_n_9\,
      DI(1) => \temp_g_fu_237_p2__0_carry__0_i_3_n_9\,
      DI(0) => \temp_g_fu_237_p2__0_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_temp_g_fu_237_p2__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_237_p2__0_carry__0_i_5_n_9\,
      S(2) => \temp_g_fu_237_p2__0_carry__0_i_6_n_9\,
      S(1) => \temp_g_fu_237_p2__0_carry__0_i_7_n_9\,
      S(0) => \temp_g_fu_237_p2__0_carry__0_i_8_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(6),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(6),
      I2 => trunc_ln88_reg_351(6),
      O => \temp_g_fu_237_p2__0_carry__0_i_1_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(5),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(5),
      I2 => trunc_ln88_reg_351(5),
      O => \temp_g_fu_237_p2__0_carry__0_i_2_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(4),
      I1 => trunc_ln88_reg_351(4),
      I2 => vb2_val_read_reg_298_pp0_iter2_reg(4),
      O => \temp_g_fu_237_p2__0_carry__0_i_3_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(3),
      I1 => trunc_ln88_reg_351(3),
      I2 => vb2_val_read_reg_298_pp0_iter2_reg(3),
      O => \temp_g_fu_237_p2__0_carry__0_i_4_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln88_reg_351(6),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(6),
      I2 => tmp29_cast4_fu_216_p1(6),
      I3 => S00_2_reg_346(7),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(7),
      I5 => tmp29_cast4_fu_216_p1(7),
      O => \temp_g_fu_237_p2__0_carry__0_i_5_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \temp_g_fu_237_p2__0_carry__0_i_2_n_9\,
      I1 => tmp29_cast4_fu_216_p1(6),
      I2 => trunc_ln88_reg_351(6),
      I3 => vb2_val_read_reg_298_pp0_iter2_reg(6),
      O => \temp_g_fu_237_p2__0_carry__0_i_6_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(5),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(5),
      I2 => trunc_ln88_reg_351(5),
      I3 => \temp_g_fu_237_p2__0_carry__0_i_3_n_9\,
      O => \temp_g_fu_237_p2__0_carry__0_i_7_n_9\
    );
\temp_g_fu_237_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(4),
      I1 => trunc_ln88_reg_351(4),
      I2 => vb2_val_read_reg_298_pp0_iter2_reg(4),
      I3 => \temp_g_fu_237_p2__0_carry__0_i_4_n_9\,
      O => \temp_g_fu_237_p2__0_carry__0_i_8_n_9\
    );
\temp_g_fu_237_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_237_p2__0_carry__0_n_9\,
      CO(3) => \temp_g_fu_237_p2__0_carry__1_n_9\,
      CO(2) => \temp_g_fu_237_p2__0_carry__1_n_10\,
      CO(1) => \temp_g_fu_237_p2__0_carry__1_n_11\,
      CO(0) => \temp_g_fu_237_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => S00_2_reg_346(10),
      DI(1) => \temp_g_fu_237_p2__0_carry__1_i_1_n_9\,
      DI(0) => \temp_g_fu_237_p2__0_carry__1_i_2_n_9\,
      O(3 downto 1) => \tmp_12_fu_260_p4__0\(3 downto 1),
      O(0) => \^o\(0),
      S(3) => S00_2_reg_346(11),
      S(2) => \temp_g_fu_237_p2__0_carry__1_i_3_n_9\,
      S(1) => \temp_g_fu_237_p2__0_carry__1_i_4_n_9\,
      S(0) => \temp_g_fu_237_p2__0_carry__1_i_5_n_9\
    );
\temp_g_fu_237_p2__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_2_reg_346(8),
      I1 => tmp29_cast4_fu_216_p1(8),
      O => \temp_g_fu_237_p2__0_carry__1_i_1_n_9\
    );
\temp_g_fu_237_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(7),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(7),
      I2 => S00_2_reg_346(7),
      O => \temp_g_fu_237_p2__0_carry__1_i_2_n_9\
    );
\temp_g_fu_237_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(9),
      I1 => S00_2_reg_346(9),
      I2 => S00_2_reg_346(10),
      O => \temp_g_fu_237_p2__0_carry__1_i_3_n_9\
    );
\temp_g_fu_237_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(8),
      I1 => S00_2_reg_346(8),
      I2 => S00_2_reg_346(9),
      I3 => tmp29_cast4_fu_216_p1(9),
      O => \temp_g_fu_237_p2__0_carry__1_i_4_n_9\
    );
\temp_g_fu_237_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => S00_2_reg_346(7),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(7),
      I2 => tmp29_cast4_fu_216_p1(7),
      I3 => S00_2_reg_346(8),
      I4 => tmp29_cast4_fu_216_p1(8),
      O => \temp_g_fu_237_p2__0_carry__1_i_5_n_9\
    );
\temp_g_fu_237_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_237_p2__0_carry__1_n_9\,
      CO(3) => \NLW_temp_g_fu_237_p2__0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \temp_g_fu_237_p2__0_carry__2_n_10\,
      CO(1) => \temp_g_fu_237_p2__0_carry__2_n_11\,
      CO(0) => \temp_g_fu_237_p2__0_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \^s00_2_reg_346_reg[15]_0\(2 downto 0),
      O(0) => \tmp_12_fu_260_p4__0\(4),
      S(3 downto 0) => S00_2_reg_346(15 downto 12)
    );
\temp_g_fu_237_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(2),
      I1 => trunc_ln88_reg_351(2),
      I2 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      O => \temp_g_fu_237_p2__0_carry_i_1_n_9\
    );
\temp_g_fu_237_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => trunc_ln88_reg_351(2),
      O => \temp_g_fu_237_p2__0_carry_i_2_n_9\
    );
\temp_g_fu_237_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(3),
      I1 => trunc_ln88_reg_351(3),
      I2 => vb2_val_read_reg_298_pp0_iter2_reg(3),
      I3 => \temp_g_fu_237_p2__0_carry_i_1_n_9\,
      O => \temp_g_fu_237_p2__0_carry_i_3_n_9\
    );
\temp_g_fu_237_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(2),
      I1 => trunc_ln88_reg_351(2),
      I2 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I3 => trunc_ln88_reg_351(1),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(1),
      O => \temp_g_fu_237_p2__0_carry_i_4_n_9\
    );
\temp_g_fu_237_p2__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter2_reg(1),
      I1 => trunc_ln88_reg_351(1),
      I2 => tmp29_cast4_fu_216_p1(1),
      O => \temp_g_fu_237_p2__0_carry_i_5_n_9\
    );
\temp_g_fu_237_p2__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln88_reg_351(0),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(0),
      O => \temp_g_fu_237_p2__0_carry_i_6_n_9\
    );
tmp311_fu_126_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp311_fu_126_p2_carry_n_9,
      CO(2) => tmp311_fu_126_p2_carry_n_10,
      CO(1) => tmp311_fu_126_p2_carry_n_11,
      CO(0) => tmp311_fu_126_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln78_fu_98_p1(6 downto 3),
      O(3 downto 1) => \tmp311_fu_126_p2__0\(3 downto 1),
      O(0) => tmp311_fu_126_p2(0),
      S(3) => tmp311_fu_126_p2_carry_i_1_n_9,
      S(2) => tmp311_fu_126_p2_carry_i_2_n_9,
      S(1) => tmp311_fu_126_p2_carry_i_3_n_9,
      S(0) => tmp311_fu_126_p2_carry_i_4_n_9
    );
\tmp311_fu_126_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp311_fu_126_p2_carry_n_9,
      CO(3) => \tmp311_fu_126_p2_carry__0_n_9\,
      CO(2) => \tmp311_fu_126_p2_carry__0_n_10\,
      CO(1) => \tmp311_fu_126_p2_carry__0_n_11\,
      CO(0) => \tmp311_fu_126_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln78_fu_98_p1(10 downto 7),
      O(3 downto 0) => \tmp311_fu_126_p2__0\(7 downto 4),
      S(3) => \tmp311_fu_126_p2_carry__0_i_1_n_9\,
      S(2) => \tmp311_fu_126_p2_carry__0_i_2_n_9\,
      S(1) => \tmp311_fu_126_p2_carry__0_i_3_n_9\,
      S(0) => \tmp311_fu_126_p2_carry__0_i_4_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(10),
      I1 => vm0_val_int_reg(7),
      O => \tmp311_fu_126_p2_carry__0_i_1_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(9),
      I1 => vm0_val_int_reg(6),
      O => \tmp311_fu_126_p2_carry__0_i_2_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(8),
      I1 => vm0_val_int_reg(5),
      O => \tmp311_fu_126_p2_carry__0_i_3_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(7),
      I1 => vm0_val_int_reg(4),
      O => \tmp311_fu_126_p2_carry__0_i_4_n_9\
    );
\tmp311_fu_126_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp311_fu_126_p2_carry__0_n_9\,
      CO(3 downto 0) => \NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp311_fu_126_p2__0\(11),
      S(3 downto 0) => B"0001"
    );
tmp311_fu_126_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(6),
      I1 => vm0_val_int_reg(3),
      O => tmp311_fu_126_p2_carry_i_1_n_9
    );
tmp311_fu_126_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(5),
      I1 => vm0_val_int_reg(2),
      O => tmp311_fu_126_p2_carry_i_2_n_9
    );
tmp311_fu_126_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(4),
      I1 => vm0_val_int_reg(1),
      O => tmp311_fu_126_p2_carry_i_3_n_9
    );
tmp311_fu_126_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(3),
      I1 => vm0_val_int_reg(0),
      O => tmp311_fu_126_p2_carry_i_4_n_9
    );
\tmp3_reg_341[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(3),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(3),
      O => \tmp3_reg_341[3]_i_2_n_9\
    );
\tmp3_reg_341[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(2),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(2),
      O => \tmp3_reg_341[3]_i_3_n_9\
    );
\tmp3_reg_341[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(1),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(1),
      O => \tmp3_reg_341[3]_i_4_n_9\
    );
\tmp3_reg_341[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(0),
      O => \tmp3_reg_341[3]_i_5_n_9\
    );
\tmp3_reg_341[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(7),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(7),
      O => \tmp3_reg_341[7]_i_2_n_9\
    );
\tmp3_reg_341[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(6),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(6),
      O => \tmp3_reg_341[7]_i_3_n_9\
    );
\tmp3_reg_341[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(5),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(5),
      O => \tmp3_reg_341[7]_i_4_n_9\
    );
\tmp3_reg_341[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(4),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(4),
      O => \tmp3_reg_341[7]_i_5_n_9\
    );
\tmp3_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(0),
      Q => tmp29_cast4_fu_216_p1(1),
      R => '0'
    );
\tmp3_reg_341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(1),
      Q => tmp29_cast4_fu_216_p1(2),
      R => '0'
    );
\tmp3_reg_341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(2),
      Q => tmp29_cast4_fu_216_p1(3),
      R => '0'
    );
\tmp3_reg_341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(3),
      Q => tmp29_cast4_fu_216_p1(4),
      R => '0'
    );
\tmp3_reg_341_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_341_reg[3]_i_1_n_9\,
      CO(2) => \tmp3_reg_341_reg[3]_i_1_n_10\,
      CO(1) => \tmp3_reg_341_reg[3]_i_1_n_11\,
      CO(0) => \tmp3_reg_341_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^vb2_val_read_reg_298_pp0_iter1_reg\(3 downto 0),
      O(3 downto 0) => tmp3_fu_186_p2(3 downto 0),
      S(3) => \tmp3_reg_341[3]_i_2_n_9\,
      S(2) => \tmp3_reg_341[3]_i_3_n_9\,
      S(1) => \tmp3_reg_341[3]_i_4_n_9\,
      S(0) => \tmp3_reg_341[3]_i_5_n_9\
    );
\tmp3_reg_341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(4),
      Q => tmp29_cast4_fu_216_p1(5),
      R => '0'
    );
\tmp3_reg_341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(5),
      Q => tmp29_cast4_fu_216_p1(6),
      R => '0'
    );
\tmp3_reg_341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(6),
      Q => tmp29_cast4_fu_216_p1(7),
      R => '0'
    );
\tmp3_reg_341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(7),
      Q => tmp29_cast4_fu_216_p1(8),
      R => '0'
    );
\tmp3_reg_341_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_341_reg[3]_i_1_n_9\,
      CO(3) => \tmp3_reg_341_reg[7]_i_1_n_9\,
      CO(2) => \tmp3_reg_341_reg[7]_i_1_n_10\,
      CO(1) => \tmp3_reg_341_reg[7]_i_1_n_11\,
      CO(0) => \tmp3_reg_341_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^vb2_val_read_reg_298_pp0_iter1_reg\(7 downto 4),
      O(3 downto 0) => tmp3_fu_186_p2(7 downto 4),
      S(3) => \tmp3_reg_341[7]_i_2_n_9\,
      S(2) => \tmp3_reg_341[7]_i_3_n_9\,
      S(1) => \tmp3_reg_341[7]_i_4_n_9\,
      S(0) => \tmp3_reg_341[7]_i_5_n_9\
    );
\tmp3_reg_341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => tmp3_fu_186_p2(8),
      Q => tmp29_cast4_fu_216_p1(9),
      R => '0'
    );
\tmp3_reg_341_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_341_reg[7]_i_1_n_9\,
      CO(3 downto 1) => \NLW_tmp3_reg_341_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp3_fu_186_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp3_reg_341_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp3_reg_344_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_344_reg[3]_i_1_n_9\,
      CO(2) => \tmp3_reg_344_reg[3]_i_1_n_10\,
      CO(1) => \tmp3_reg_344_reg[3]_i_1_n_11\,
      CO(0) => \tmp3_reg_344_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^vb0_val_int_reg\(3 downto 0),
      O(3 downto 0) => trunc_ln166_fu_174_p1(3 downto 0),
      S(3 downto 0) => \tmp3_reg_344_reg[3]\(3 downto 0)
    );
\tmp3_reg_344_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_344_reg[3]_i_1_n_9\,
      CO(3) => \tmp3_reg_344_reg[7]_i_1_n_9\,
      CO(2) => \tmp3_reg_344_reg[7]_i_1_n_10\,
      CO(1) => \tmp3_reg_344_reg[7]_i_1_n_11\,
      CO(0) => \tmp3_reg_344_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^vb0_val_int_reg\(7 downto 4),
      O(3 downto 0) => trunc_ln166_fu_174_p1(7 downto 4),
      S(3 downto 0) => \tmp3_reg_344_reg[7]\(3 downto 0)
    );
\tmp3_reg_344_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_344_reg[7]_i_1_n_9\,
      CO(3 downto 1) => \NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => trunc_ln166_fu_174_p1(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln80_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(0),
      Q => trunc_ln80_reg_316(0),
      R => '0'
    );
\trunc_ln80_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(1),
      Q => trunc_ln80_reg_316(1),
      R => '0'
    );
\trunc_ln80_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(2),
      Q => trunc_ln80_reg_316(2),
      R => '0'
    );
\trunc_ln80_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(3),
      Q => trunc_ln80_reg_316(3),
      R => '0'
    );
\trunc_ln80_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(4),
      Q => trunc_ln80_reg_316(4),
      R => '0'
    );
\trunc_ln80_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(5),
      Q => trunc_ln80_reg_316(5),
      R => '0'
    );
\trunc_ln80_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(6),
      Q => trunc_ln80_reg_316(6),
      R => '0'
    );
\trunc_ln80_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vm0_val_int_reg(7),
      Q => trunc_ln80_reg_316(7),
      R => '0'
    );
\trunc_ln88_reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => A00_reg_336(0),
      Q => trunc_ln88_reg_351(0),
      R => '0'
    );
\trunc_ln88_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => S00_2_fu_196_p2_carry_n_16,
      Q => trunc_ln88_reg_351(1),
      R => '0'
    );
\trunc_ln88_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => S00_2_fu_196_p2_carry_n_15,
      Q => trunc_ln88_reg_351(2),
      R => '0'
    );
\trunc_ln88_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => S00_2_fu_196_p2_carry_n_14,
      Q => trunc_ln88_reg_351(3),
      R => '0'
    );
\trunc_ln88_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => S00_2_fu_196_p2_carry_n_13,
      Q => trunc_ln88_reg_351(4),
      R => '0'
    );
\trunc_ln88_reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__0_n_16\,
      Q => trunc_ln88_reg_351(5),
      R => '0'
    );
\trunc_ln88_reg_351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \S00_2_fu_196_p2_carry__0_n_15\,
      Q => trunc_ln88_reg_351(6),
      R => '0'
    );
\vb0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(0),
      Q => \^vb0_val_int_reg\(0),
      R => '0'
    );
\vb0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(1),
      Q => \^vb0_val_int_reg\(1),
      R => '0'
    );
\vb0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(2),
      Q => \^vb0_val_int_reg\(2),
      R => '0'
    );
\vb0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(3),
      Q => \^vb0_val_int_reg\(3),
      R => '0'
    );
\vb0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(4),
      Q => \^vb0_val_int_reg\(4),
      R => '0'
    );
\vb0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(5),
      Q => \^vb0_val_int_reg\(5),
      R => '0'
    );
\vb0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(6),
      Q => \^vb0_val_int_reg\(6),
      R => '0'
    );
\vb0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(7),
      Q => \^vb0_val_int_reg\(7),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(0),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(0),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(1),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(1),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(2),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(2),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(3),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(3),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(4),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(4),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(5),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(5),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(6),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(6),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_read_reg_305\(7),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(7),
      R => '0'
    );
\vb0_val_read_reg_305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(0),
      Q => \^vb0_val_read_reg_305\(0),
      R => '0'
    );
\vb0_val_read_reg_305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(1),
      Q => \^vb0_val_read_reg_305\(1),
      R => '0'
    );
\vb0_val_read_reg_305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(2),
      Q => \^vb0_val_read_reg_305\(2),
      R => '0'
    );
\vb0_val_read_reg_305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(3),
      Q => \^vb0_val_read_reg_305\(3),
      R => '0'
    );
\vb0_val_read_reg_305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(4),
      Q => \^vb0_val_read_reg_305\(4),
      R => '0'
    );
\vb0_val_read_reg_305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(5),
      Q => \^vb0_val_read_reg_305\(5),
      R => '0'
    );
\vb0_val_read_reg_305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(6),
      Q => \^vb0_val_read_reg_305\(6),
      R => '0'
    );
\vb0_val_read_reg_305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb0_val_int_reg\(7),
      Q => \^vb0_val_read_reg_305\(7),
      R => '0'
    );
\vb2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(0),
      Q => \^vb2_val_int_reg_reg[0]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(1),
      Q => \^vb2_val_int_reg_reg[1]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(2),
      Q => \^vb2_val_int_reg_reg[2]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(3),
      Q => \^vb2_val_int_reg_reg[3]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(4),
      Q => \^vb2_val_int_reg_reg[4]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(5),
      Q => \^vb2_val_int_reg_reg[5]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(6),
      Q => \^vb2_val_int_reg_reg[6]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(7),
      Q => \^vb2_val_int_reg_reg[7]_0\,
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(0),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(1),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(1),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(2),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(2),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(3),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(3),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(4),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(4),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(5),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(5),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(6),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(6),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vb2_val_read_reg_298(7),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(7),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(0),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(1),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(1),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(2),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(2),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(3),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(3),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(4),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(4),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(5),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(5),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(6),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(6),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(7),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(7),
      R => '0'
    );
\vb2_val_read_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[0]_0\,
      Q => vb2_val_read_reg_298(0),
      R => '0'
    );
\vb2_val_read_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[1]_0\,
      Q => vb2_val_read_reg_298(1),
      R => '0'
    );
\vb2_val_read_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[2]_0\,
      Q => vb2_val_read_reg_298(2),
      R => '0'
    );
\vb2_val_read_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[3]_0\,
      Q => vb2_val_read_reg_298(3),
      R => '0'
    );
\vb2_val_read_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[4]_0\,
      Q => vb2_val_read_reg_298(4),
      R => '0'
    );
\vb2_val_read_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[5]_0\,
      Q => vb2_val_read_reg_298(5),
      R => '0'
    );
\vb2_val_read_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[6]_0\,
      Q => vb2_val_read_reg_298(6),
      R => '0'
    );
\vb2_val_read_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vb2_val_int_reg_reg[7]_0\,
      Q => vb2_val_read_reg_298(7),
      R => '0'
    );
\vm0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(0),
      Q => vm0_val_int_reg(0),
      R => '0'
    );
\vm0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(1),
      Q => vm0_val_int_reg(1),
      R => '0'
    );
\vm0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(2),
      Q => vm0_val_int_reg(2),
      R => '0'
    );
\vm0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(3),
      Q => vm0_val_int_reg(3),
      R => '0'
    );
\vm0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(4),
      Q => vm0_val_int_reg(4),
      R => '0'
    );
\vm0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(5),
      Q => vm0_val_int_reg(5),
      R => '0'
    );
\vm0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(6),
      Q => vm0_val_int_reg(6),
      R => '0'
    );
\vm0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(7),
      Q => vm0_val_int_reg(7),
      R => '0'
    );
\vm2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(0),
      Q => zext_ln78_fu_98_p1(3),
      R => '0'
    );
\vm2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(1),
      Q => zext_ln78_fu_98_p1(4),
      R => '0'
    );
\vm2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(2),
      Q => zext_ln78_fu_98_p1(5),
      R => '0'
    );
\vm2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(3),
      Q => zext_ln78_fu_98_p1(6),
      R => '0'
    );
\vm2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(4),
      Q => zext_ln78_fu_98_p1(7),
      R => '0'
    );
\vm2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(5),
      Q => zext_ln78_fu_98_p1(8),
      R => '0'
    );
\vm2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(6),
      Q => zext_ln78_fu_98_p1(9),
      R => '0'
    );
\vm2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(7),
      Q => zext_ln78_fu_98_p1(10),
      R => '0'
    );
\vt0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(0),
      Q => \^vt0_val_int_reg\(0),
      R => '0'
    );
\vt0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(1),
      Q => \^vt0_val_int_reg\(1),
      R => '0'
    );
\vt0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(2),
      Q => \^vt0_val_int_reg\(2),
      R => '0'
    );
\vt0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(3),
      Q => \^vt0_val_int_reg\(3),
      R => '0'
    );
\vt0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(4),
      Q => \^vt0_val_int_reg\(4),
      R => '0'
    );
\vt0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(5),
      Q => \^vt0_val_int_reg\(5),
      R => '0'
    );
\vt0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(6),
      Q => \^vt0_val_int_reg\(6),
      R => '0'
    );
\vt0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(7),
      Q => \^vt0_val_int_reg\(7),
      R => '0'
    );
\vt2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(0),
      Q => \^vt2_val_int_reg_reg[0]_0\,
      R => '0'
    );
\vt2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(1),
      Q => \vt2_val_int_reg_reg_n_9_[1]\,
      R => '0'
    );
\vt2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(2),
      Q => \vt2_val_int_reg_reg_n_9_[2]\,
      R => '0'
    );
\vt2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(3),
      Q => \vt2_val_int_reg_reg_n_9_[3]\,
      R => '0'
    );
\vt2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(4),
      Q => \vt2_val_int_reg_reg_n_9_[4]\,
      R => '0'
    );
\vt2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(5),
      Q => \vt2_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\vt2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(6),
      Q => \^vt2_val_int_reg_reg[6]_0\,
      R => '0'
    );
\vt2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(7),
      Q => \^vt2_val_int_reg_reg[7]_0\,
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(0),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(0),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(1),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(1),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(2),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(2),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(3),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(3),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(4),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(4),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(5),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(5),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(6),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(6),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => vt2_val_read_reg_311(7),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(7),
      R => '0'
    );
\vt2_val_read_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vt2_val_int_reg_reg[0]_0\,
      Q => vt2_val_read_reg_311(0),
      R => '0'
    );
\vt2_val_read_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg_n_9_[1]\,
      Q => vt2_val_read_reg_311(1),
      R => '0'
    );
\vt2_val_read_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg_n_9_[2]\,
      Q => vt2_val_read_reg_311(2),
      R => '0'
    );
\vt2_val_read_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg_n_9_[3]\,
      Q => vt2_val_read_reg_311(3),
      R => '0'
    );
\vt2_val_read_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg_n_9_[4]\,
      Q => vt2_val_read_reg_311(4),
      R => '0'
    );
\vt2_val_read_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg_n_9_[5]\,
      Q => vt2_val_read_reg_311(5),
      R => '0'
    );
\vt2_val_read_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vt2_val_int_reg_reg[6]_0\,
      Q => vt2_val_read_reg_311(6),
      R => '0'
    );
\vt2_val_read_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_return_int_reg_reg[0]_0\,
      D => \^vt2_val_int_reg_reg[7]_0\,
      Q => vt2_val_read_reg_311(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_30 is
  port (
    ap_ce_reg_reg_0 : out STD_LOGIC;
    \vb2_val_int_reg_reg[1]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[2]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[3]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[4]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[5]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[6]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[7]_0\ : out STD_LOGIC;
    vb0_val_int_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vt0_val_int_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt2_val_int_reg_reg[6]_0\ : out STD_LOGIC;
    \vt2_val_int_reg_reg[7]_0\ : out STD_LOGIC;
    \vb2_val_int_reg_reg[0]_0\ : out STD_LOGIC;
    \vt2_val_int_reg_reg[0]_0\ : out STD_LOGIC;
    vb0_val_read_reg_305 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vb2_val_read_reg_298_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vt1_val_int_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vt2_val_int_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vt2_val_int_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vb0_val_read_reg_305_reg[2]_0\ : out STD_LOGIC;
    \vb0_val_read_reg_305_reg[2]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \vm2_val_int_reg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vb0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt2_val_int_reg_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln155_3_reg_354_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GradientValuesX_reg_750_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_g_2_fu_213_p2__1_carry_i_4__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vm0_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vm2_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_30 : entity is "scharr_accel_xFGradientX_16_0_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_30;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_30 is
  signal A00_fu_170_p21_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \A00_fu_170_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_4__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_5__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_6__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_i_7__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__1_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_1__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_2__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_3__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_i_4__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_10\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_11\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry__2_n_12\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \A00_fu_170_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_10 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_11 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_12 : STD_LOGIC;
  signal A00_fu_170_p2_carry_n_9 : STD_LOGIC;
  signal A00_reg_336 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal A01_fu_146_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \A01_fu_146_p2__0_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_i_8__0_n_9\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_10\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_11\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_12\ : STD_LOGIC;
  signal \A01_fu_146_p2__0_carry_n_9\ : STD_LOGIC;
  signal A01_reg_326 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \S00_2_fu_196_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_10\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_13\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_4__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_5__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_6__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_7__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_i_8__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_10\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_13\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__1_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_1__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_2__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_3__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_4__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_i_5__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_11\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_12\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_14\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_15\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry__2_n_16\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \S00_2_fu_196_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_10 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_11 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_12 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_13 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_14 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_15 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_16 : STD_LOGIC;
  signal S00_2_fu_196_p2_carry_n_9 : STD_LOGIC;
  signal S00_2_reg_346 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \add_ln90_reg_331[13]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[5]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[5]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[5]_i_4_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_4_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331[9]_i_5_n_9\ : STD_LOGIC;
  signal add_ln90_reg_331_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \add_ln90_reg_331_reg[13]_i_1__0_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1__0_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1__0_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[13]_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[15]_i_1__0_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__0_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__0_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__0_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[5]_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__0_n_10\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__0_n_11\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__0_n_12\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg[9]_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[10]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[11]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[12]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[13]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[14]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[15]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[1]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[2]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[3]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[4]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[5]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[6]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[7]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[8]\ : STD_LOGIC;
  signal \add_ln90_reg_331_reg_n_9_[9]\ : STD_LOGIC;
  signal \^ap_ce_reg_reg_0\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_return_int_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal select_ln99_fu_290_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \temp_g_fu_237_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__2_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__2_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_n_10\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_n_11\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_n_12\ : STD_LOGIC;
  signal \temp_g_fu_237_p2__1_carry_n_9\ : STD_LOGIC;
  signal tmp29_cast4_fu_216_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp311_fu_126_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp311_fu_126_p2__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \tmp311_fu_126_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_10\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_11\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_12\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \tmp311_fu_126_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_10 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_11 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_12 : STD_LOGIC;
  signal tmp311_fu_126_p2_carry_n_9 : STD_LOGIC;
  signal tmp3_fu_186_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp3_reg_341[3]_i_2_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[3]_i_3_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[3]_i_4_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[3]_i_5_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_2_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_3_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_4_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341[7]_i_5_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1__0_n_10\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1__0_n_11\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1__0_n_12\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[3]_i_1__0_n_9\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1__0_n_10\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1__0_n_11\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1__0_n_12\ : STD_LOGIC;
  signal \tmp3_reg_341_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal tmp_12_fu_260_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tmp_12_fu_260_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln80_reg_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln88_reg_351 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^vb0_val_int_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vb0_val_read_reg_305\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_read_reg_305_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vb2_val_int_reg_reg[0]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[1]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[2]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[3]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[4]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[5]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[6]_0\ : STD_LOGIC;
  signal \^vb2_val_int_reg_reg[7]_0\ : STD_LOGIC;
  signal vb2_val_read_reg_298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vb2_val_read_reg_298_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb2_val_read_reg_298_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vm0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vt0_val_int_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^vt2_val_int_reg_reg[0]_0\ : STD_LOGIC;
  signal \^vt2_val_int_reg_reg[6]_0\ : STD_LOGIC;
  signal \^vt2_val_int_reg_reg[7]_0\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[1]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[2]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[3]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[4]\ : STD_LOGIC;
  signal \vt2_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal vt2_val_read_reg_311 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vt2_val_read_reg_311_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln78_fu_98_p1 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln90_reg_331_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln90_reg_331_reg[15]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_g_fu_237_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_237_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_237_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_341_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_341_reg[8]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of A00_fu_170_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_1__0\ : label is "lutpair36";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_2__0\ : label is "lutpair35";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_3__0\ : label is "lutpair34";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_4__0\ : label is "lutpair33";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_6__0\ : label is "lutpair36";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_7__0\ : label is "lutpair35";
  attribute HLUTNM of \A00_fu_170_p2_carry__0_i_8__0\ : label is "lutpair34";
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \A00_fu_170_p2_carry__2\ : label is 35;
  attribute HLUTNM of \A00_fu_170_p2_carry_i_1__0\ : label is "lutpair33";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_1__0\ : label is "lutpair42";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_2__0\ : label is "lutpair41";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_3__0\ : label is "lutpair40";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_4__0\ : label is "lutpair39";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_6__0\ : label is "lutpair42";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_7__0\ : label is "lutpair41";
  attribute HLUTNM of \A01_fu_146_p2__0_carry__0_i_8__0\ : label is "lutpair40";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_1__0\ : label is "lutpair38";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_2__0\ : label is "lutpair37";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_3__0\ : label is "lutpair76";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_5__0\ : label is "lutpair39";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_6__0\ : label is "lutpair38";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_7__0\ : label is "lutpair37";
  attribute HLUTNM of \A01_fu_146_p2__0_carry_i_8__0\ : label is "lutpair76";
  attribute ADDER_THRESHOLD of S00_2_fu_196_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__0\ : label is 35;
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_1__0\ : label is "lutpair48";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_2__0\ : label is "lutpair47";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_3__0\ : label is "lutpair46";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_4__0\ : label is "lutpair45";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_6__0\ : label is "lutpair48";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_7__0\ : label is "lutpair47";
  attribute HLUTNM of \S00_2_fu_196_p2_carry__0_i_8__0\ : label is "lutpair46";
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \S00_2_fu_196_p2_carry__2\ : label is 35;
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_1__0\ : label is "lutpair44";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_2__0\ : label is "lutpair43";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_3__0\ : label is "lutpair77";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_4__0\ : label is "lutpair45";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_5__0\ : label is "lutpair44";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_6__0\ : label is "lutpair43";
  attribute HLUTNM of \S00_2_fu_196_p2_carry_i_7__0\ : label is "lutpair77";
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln90_reg_331_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_10__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_12__0\ : label is "soft_lutpair12";
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_237_p2__1_carry__2\ : label is 35;
begin
  ap_ce_reg_reg_0 <= \^ap_ce_reg_reg_0\;
  vb0_val_int_reg(7 downto 0) <= \^vb0_val_int_reg\(7 downto 0);
  vb0_val_read_reg_305(7 downto 0) <= \^vb0_val_read_reg_305\(7 downto 0);
  \vb2_val_int_reg_reg[0]_0\ <= \^vb2_val_int_reg_reg[0]_0\;
  \vb2_val_int_reg_reg[1]_0\ <= \^vb2_val_int_reg_reg[1]_0\;
  \vb2_val_int_reg_reg[2]_0\ <= \^vb2_val_int_reg_reg[2]_0\;
  \vb2_val_int_reg_reg[3]_0\ <= \^vb2_val_int_reg_reg[3]_0\;
  \vb2_val_int_reg_reg[4]_0\ <= \^vb2_val_int_reg_reg[4]_0\;
  \vb2_val_int_reg_reg[5]_0\ <= \^vb2_val_int_reg_reg[5]_0\;
  \vb2_val_int_reg_reg[6]_0\ <= \^vb2_val_int_reg_reg[6]_0\;
  \vb2_val_int_reg_reg[7]_0\ <= \^vb2_val_int_reg_reg[7]_0\;
  vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0) <= \^vb2_val_read_reg_298_pp0_iter1_reg\(7 downto 0);
  vt0_val_int_reg(7 downto 0) <= \^vt0_val_int_reg\(7 downto 0);
  \vt2_val_int_reg_reg[0]_0\ <= \^vt2_val_int_reg_reg[0]_0\;
  \vt2_val_int_reg_reg[6]_0\ <= \^vt2_val_int_reg_reg[6]_0\;
  \vt2_val_int_reg_reg[7]_0\ <= \^vt2_val_int_reg_reg[7]_0\;
A00_fu_170_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A00_fu_170_p2_carry_n_9,
      CO(2) => A00_fu_170_p2_carry_n_10,
      CO(1) => A00_fu_170_p2_carry_n_11,
      CO(0) => A00_fu_170_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => A01_reg_326(3 downto 0),
      O(3 downto 0) => A00_fu_170_p21_out(3 downto 0),
      S(3) => \A00_fu_170_p2_carry_i_1__0_n_9\,
      S(2) => \A00_fu_170_p2_carry_i_2__0_n_9\,
      S(1) => \A00_fu_170_p2_carry_i_3__0_n_9\,
      S(0) => \A00_fu_170_p2_carry_i_4__0_n_9\
    );
\A00_fu_170_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => A00_fu_170_p2_carry_n_9,
      CO(3) => \A00_fu_170_p2_carry__0_n_9\,
      CO(2) => \A00_fu_170_p2_carry__0_n_10\,
      CO(1) => \A00_fu_170_p2_carry__0_n_11\,
      CO(0) => \A00_fu_170_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \A00_fu_170_p2_carry__0_i_1__0_n_9\,
      DI(2) => \A00_fu_170_p2_carry__0_i_2__0_n_9\,
      DI(1) => \A00_fu_170_p2_carry__0_i_3__0_n_9\,
      DI(0) => \A00_fu_170_p2_carry__0_i_4__0_n_9\,
      O(3 downto 0) => A00_fu_170_p21_out(7 downto 4),
      S(3) => \A00_fu_170_p2_carry__0_i_5__0_n_9\,
      S(2) => \A00_fu_170_p2_carry__0_i_6__0_n_9\,
      S(1) => \A00_fu_170_p2_carry__0_i_7__0_n_9\,
      S(0) => \A00_fu_170_p2_carry__0_i_8__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(6),
      I1 => trunc_ln80_reg_316(3),
      I2 => \^vb0_val_read_reg_305\(6),
      O => \A00_fu_170_p2_carry__0_i_1__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(5),
      I1 => trunc_ln80_reg_316(2),
      I2 => \^vb0_val_read_reg_305\(5),
      O => \A00_fu_170_p2_carry__0_i_2__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(4),
      I1 => trunc_ln80_reg_316(1),
      I2 => \^vb0_val_read_reg_305\(4),
      O => \A00_fu_170_p2_carry__0_i_3__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(3),
      I1 => trunc_ln80_reg_316(0),
      O => \A00_fu_170_p2_carry__0_i_4__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \A00_fu_170_p2_carry__0_i_1__0_n_9\,
      I1 => A01_reg_326(7),
      I2 => trunc_ln80_reg_316(4),
      I3 => \^vb0_val_read_reg_305\(7),
      O => \A00_fu_170_p2_carry__0_i_5__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(6),
      I1 => trunc_ln80_reg_316(3),
      I2 => \^vb0_val_read_reg_305\(6),
      I3 => \A00_fu_170_p2_carry__0_i_2__0_n_9\,
      O => \A00_fu_170_p2_carry__0_i_6__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(5),
      I1 => trunc_ln80_reg_316(2),
      I2 => \^vb0_val_read_reg_305\(5),
      I3 => \A00_fu_170_p2_carry__0_i_3__0_n_9\,
      O => \A00_fu_170_p2_carry__0_i_7__0_n_9\
    );
\A00_fu_170_p2_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A01_reg_326(4),
      I1 => trunc_ln80_reg_316(1),
      I2 => \^vb0_val_read_reg_305\(4),
      I3 => \A00_fu_170_p2_carry__0_i_4__0_n_9\,
      O => \A00_fu_170_p2_carry__0_i_8__0_n_9\
    );
\A00_fu_170_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \A00_fu_170_p2_carry__0_n_9\,
      CO(3) => \A00_fu_170_p2_carry__1_n_9\,
      CO(2) => \A00_fu_170_p2_carry__1_n_10\,
      CO(1) => \A00_fu_170_p2_carry__1_n_11\,
      CO(0) => \A00_fu_170_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => A01_reg_326(12),
      DI(2) => \A00_fu_170_p2_carry__1_i_1__0_n_9\,
      DI(1) => \A00_fu_170_p2_carry__1_i_2__0_n_9\,
      DI(0) => \A00_fu_170_p2_carry__1_i_3__0_n_9\,
      O(3 downto 0) => A00_fu_170_p21_out(11 downto 8),
      S(3) => \A00_fu_170_p2_carry__1_i_4__0_n_9\,
      S(2) => \A00_fu_170_p2_carry__1_i_5__0_n_9\,
      S(1) => \A00_fu_170_p2_carry__1_i_6__0_n_9\,
      S(0) => \A00_fu_170_p2_carry__1_i_7__0_n_9\
    );
\A00_fu_170_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A01_reg_326(9),
      I1 => trunc_ln80_reg_316(6),
      O => \A00_fu_170_p2_carry__1_i_1__0_n_9\
    );
\A00_fu_170_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A01_reg_326(8),
      I1 => trunc_ln80_reg_316(5),
      O => \A00_fu_170_p2_carry__1_i_2__0_n_9\
    );
\A00_fu_170_p2_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => A01_reg_326(7),
      I1 => trunc_ln80_reg_316(4),
      I2 => \^vb0_val_read_reg_305\(7),
      O => \A00_fu_170_p2_carry__1_i_3__0_n_9\
    );
\A00_fu_170_p2_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln80_reg_316(7),
      I1 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__1_i_4__0_n_9\
    );
\A00_fu_170_p2_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => trunc_ln80_reg_316(6),
      I1 => A01_reg_326(9),
      I2 => A01_reg_326(12),
      I3 => trunc_ln80_reg_316(7),
      O => \A00_fu_170_p2_carry__1_i_5__0_n_9\
    );
\A00_fu_170_p2_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => trunc_ln80_reg_316(5),
      I1 => A01_reg_326(8),
      I2 => A01_reg_326(9),
      I3 => trunc_ln80_reg_316(6),
      O => \A00_fu_170_p2_carry__1_i_6__0_n_9\
    );
\A00_fu_170_p2_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(7),
      I1 => trunc_ln80_reg_316(4),
      I2 => A01_reg_326(7),
      I3 => A01_reg_326(8),
      I4 => trunc_ln80_reg_316(5),
      O => \A00_fu_170_p2_carry__1_i_7__0_n_9\
    );
\A00_fu_170_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \A00_fu_170_p2_carry__1_n_9\,
      CO(3) => \NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \A00_fu_170_p2_carry__2_n_10\,
      CO(1) => \A00_fu_170_p2_carry__2_n_11\,
      CO(0) => \A00_fu_170_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => A00_fu_170_p21_out(15 downto 12),
      S(3) => \A00_fu_170_p2_carry__2_i_1__0_n_9\,
      S(2) => \A00_fu_170_p2_carry__2_i_2__0_n_9\,
      S(1) => \A00_fu_170_p2_carry__2_i_3__0_n_9\,
      S(0) => \A00_fu_170_p2_carry__2_i_4__0_n_9\
    );
\A00_fu_170_p2_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_1__0_n_9\
    );
\A00_fu_170_p2_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_2__0_n_9\
    );
\A00_fu_170_p2_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_3__0_n_9\
    );
\A00_fu_170_p2_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A01_reg_326(12),
      O => \A00_fu_170_p2_carry__2_i_4__0_n_9\
    );
\A00_fu_170_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(3),
      I1 => trunc_ln80_reg_316(0),
      I2 => A01_reg_326(3),
      O => \A00_fu_170_p2_carry_i_1__0_n_9\
    );
\A00_fu_170_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(2),
      I1 => \^vb0_val_read_reg_305\(2),
      O => \A00_fu_170_p2_carry_i_2__0_n_9\
    );
\A00_fu_170_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(1),
      I1 => \^vb0_val_read_reg_305\(1),
      O => \A00_fu_170_p2_carry_i_3__0_n_9\
    );
\A00_fu_170_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A01_reg_326(0),
      I1 => \^vb0_val_read_reg_305\(0),
      O => \A00_fu_170_p2_carry_i_4__0_n_9\
    );
\A00_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(0),
      Q => A00_reg_336(0),
      R => '0'
    );
\A00_reg_336_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(10),
      Q => A00_reg_336(10),
      R => '0'
    );
\A00_reg_336_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(11),
      Q => A00_reg_336(11),
      R => '0'
    );
\A00_reg_336_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(12),
      Q => A00_reg_336(12),
      R => '0'
    );
\A00_reg_336_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(13),
      Q => A00_reg_336(13),
      R => '0'
    );
\A00_reg_336_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(14),
      Q => A00_reg_336(14),
      R => '0'
    );
\A00_reg_336_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(15),
      Q => A00_reg_336(15),
      R => '0'
    );
\A00_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(1),
      Q => A00_reg_336(1),
      R => '0'
    );
\A00_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(2),
      Q => A00_reg_336(2),
      R => '0'
    );
\A00_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(3),
      Q => A00_reg_336(3),
      R => '0'
    );
\A00_reg_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(4),
      Q => A00_reg_336(4),
      R => '0'
    );
\A00_reg_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(5),
      Q => A00_reg_336(5),
      R => '0'
    );
\A00_reg_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(6),
      Q => A00_reg_336(6),
      R => '0'
    );
\A00_reg_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(7),
      Q => A00_reg_336(7),
      R => '0'
    );
\A00_reg_336_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(8),
      Q => A00_reg_336(8),
      R => '0'
    );
\A00_reg_336_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_fu_170_p21_out(9),
      Q => A00_reg_336(9),
      R => '0'
    );
\A01_fu_146_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A01_fu_146_p2__0_carry_n_9\,
      CO(2) => \A01_fu_146_p2__0_carry_n_10\,
      CO(1) => \A01_fu_146_p2__0_carry_n_11\,
      CO(0) => \A01_fu_146_p2__0_carry_n_12\,
      CYINIT => '1',
      DI(3) => \A01_fu_146_p2__0_carry_i_1__0_n_9\,
      DI(2) => \A01_fu_146_p2__0_carry_i_2__0_n_9\,
      DI(1) => \A01_fu_146_p2__0_carry_i_3__0_n_9\,
      DI(0) => \A01_fu_146_p2__0_carry_i_4__0_n_9\,
      O(3 downto 0) => A01_fu_146_p2(3 downto 0),
      S(3) => \A01_fu_146_p2__0_carry_i_5__0_n_9\,
      S(2) => \A01_fu_146_p2__0_carry_i_6__0_n_9\,
      S(1) => \A01_fu_146_p2__0_carry_i_7__0_n_9\,
      S(0) => \A01_fu_146_p2__0_carry_i_8__0_n_9\
    );
\A01_fu_146_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A01_fu_146_p2__0_carry_n_9\,
      CO(3) => \A01_fu_146_p2__0_carry__0_n_9\,
      CO(2) => \A01_fu_146_p2__0_carry__0_n_10\,
      CO(1) => \A01_fu_146_p2__0_carry__0_n_11\,
      CO(0) => \A01_fu_146_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \A01_fu_146_p2__0_carry__0_i_1__0_n_9\,
      DI(2) => \A01_fu_146_p2__0_carry__0_i_2__0_n_9\,
      DI(1) => \A01_fu_146_p2__0_carry__0_i_3__0_n_9\,
      DI(0) => \A01_fu_146_p2__0_carry__0_i_4__0_n_9\,
      O(3 downto 0) => A01_fu_146_p2(7 downto 4),
      S(3) => \A01_fu_146_p2__0_carry__0_i_5__0_n_9\,
      S(2) => \A01_fu_146_p2__0_carry__0_i_6__0_n_9\,
      S(1) => \A01_fu_146_p2__0_carry__0_i_7__0_n_9\,
      S(0) => \A01_fu_146_p2__0_carry__0_i_8__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(6),
      I1 => \^vt0_val_int_reg\(5),
      I2 => \^vt2_val_int_reg_reg[6]_0\,
      O => \A01_fu_146_p2__0_carry__0_i_1__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(5),
      I1 => \^vt0_val_int_reg\(4),
      I2 => \vt2_val_int_reg_reg_n_9_[5]\,
      O => \A01_fu_146_p2__0_carry__0_i_2__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(4),
      I1 => \^vt0_val_int_reg\(3),
      I2 => \vt2_val_int_reg_reg_n_9_[4]\,
      O => \A01_fu_146_p2__0_carry__0_i_3__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(3),
      I1 => \^vt0_val_int_reg\(2),
      I2 => \vt2_val_int_reg_reg_n_9_[3]\,
      O => \A01_fu_146_p2__0_carry__0_i_4__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \A01_fu_146_p2__0_carry__0_i_1__0_n_9\,
      I1 => \^vt0_val_int_reg\(6),
      I2 => \^vt0_val_int_reg\(7),
      I3 => \^vt2_val_int_reg_reg[7]_0\,
      O => \A01_fu_146_p2__0_carry__0_i_5__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(6),
      I1 => \^vt0_val_int_reg\(5),
      I2 => \^vt2_val_int_reg_reg[6]_0\,
      I3 => \A01_fu_146_p2__0_carry__0_i_2__0_n_9\,
      O => \A01_fu_146_p2__0_carry__0_i_6__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(5),
      I1 => \^vt0_val_int_reg\(4),
      I2 => \vt2_val_int_reg_reg_n_9_[5]\,
      I3 => \A01_fu_146_p2__0_carry__0_i_3__0_n_9\,
      O => \A01_fu_146_p2__0_carry__0_i_7__0_n_9\
    );
\A01_fu_146_p2__0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(4),
      I1 => \^vt0_val_int_reg\(3),
      I2 => \vt2_val_int_reg_reg_n_9_[4]\,
      I3 => \A01_fu_146_p2__0_carry__0_i_4__0_n_9\,
      O => \A01_fu_146_p2__0_carry__0_i_8__0_n_9\
    );
\A01_fu_146_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \A01_fu_146_p2__0_carry__0_n_9\,
      CO(3 downto 2) => \NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \A01_fu_146_p2__0_carry__1_n_11\,
      CO(0) => \A01_fu_146_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \A01_fu_146_p2__0_carry__1_i_1__0_n_9\,
      DI(0) => \^vt0_val_int_reg\(7),
      O(3) => \NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED\(3),
      O(2) => A01_fu_146_p2(12),
      O(1 downto 0) => A01_fu_146_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \A01_fu_146_p2__0_carry__1_i_2__0_n_9\,
      S(0) => \A01_fu_146_p2__0_carry__1_i_3__0_n_9\
    );
\A01_fu_146_p2__0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2__0_carry__1_i_1__0_n_9\
    );
\A01_fu_146_p2__0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2__0_carry__1_i_2__0_n_9\
    );
\A01_fu_146_p2__0_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[7]_0\,
      I1 => \^vt0_val_int_reg\(6),
      I2 => \^vt0_val_int_reg\(7),
      O => \A01_fu_146_p2__0_carry__1_i_3__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(2),
      I1 => \^vt0_val_int_reg\(1),
      I2 => \vt2_val_int_reg_reg_n_9_[2]\,
      O => \A01_fu_146_p2__0_carry_i_1__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^vt0_val_int_reg\(1),
      I1 => \^vt0_val_int_reg\(0),
      I2 => \vt2_val_int_reg_reg_n_9_[1]\,
      O => \A01_fu_146_p2__0_carry_i_2__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[0]_0\,
      I1 => \^vt0_val_int_reg\(0),
      O => \A01_fu_146_p2__0_carry_i_3__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vt0_val_int_reg\(0),
      I1 => \^vt2_val_int_reg_reg[0]_0\,
      O => \A01_fu_146_p2__0_carry_i_4__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(3),
      I1 => \^vt0_val_int_reg\(2),
      I2 => \vt2_val_int_reg_reg_n_9_[3]\,
      I3 => \A01_fu_146_p2__0_carry_i_1__0_n_9\,
      O => \A01_fu_146_p2__0_carry_i_5__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(2),
      I1 => \^vt0_val_int_reg\(1),
      I2 => \vt2_val_int_reg_reg_n_9_[2]\,
      I3 => \A01_fu_146_p2__0_carry_i_2__0_n_9\,
      O => \A01_fu_146_p2__0_carry_i_6__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^vt0_val_int_reg\(1),
      I1 => \^vt0_val_int_reg\(0),
      I2 => \vt2_val_int_reg_reg_n_9_[1]\,
      I3 => \A01_fu_146_p2__0_carry_i_3__0_n_9\,
      O => \A01_fu_146_p2__0_carry_i_7__0_n_9\
    );
\A01_fu_146_p2__0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[0]_0\,
      I1 => \^vt0_val_int_reg\(0),
      O => \A01_fu_146_p2__0_carry_i_8__0_n_9\
    );
\A01_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(0),
      Q => A01_reg_326(0),
      R => '0'
    );
\A01_reg_326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(12),
      Q => A01_reg_326(12),
      R => '0'
    );
\A01_reg_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(1),
      Q => A01_reg_326(1),
      R => '0'
    );
\A01_reg_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(2),
      Q => A01_reg_326(2),
      R => '0'
    );
\A01_reg_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(3),
      Q => A01_reg_326(3),
      R => '0'
    );
\A01_reg_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(4),
      Q => A01_reg_326(4),
      R => '0'
    );
\A01_reg_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(5),
      Q => A01_reg_326(5),
      R => '0'
    );
\A01_reg_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(6),
      Q => A01_reg_326(6),
      R => '0'
    );
\A01_reg_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(7),
      Q => A01_reg_326(7),
      R => '0'
    );
\A01_reg_326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(8),
      Q => A01_reg_326(8),
      R => '0'
    );
\A01_reg_326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A01_fu_146_p2(9),
      Q => A01_reg_326(9),
      R => '0'
    );
\GradientValuesX_reg_750[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFA0AFA3A0A0A0A"
    )
        port map (
      I0 => \GradientValuesX_reg_750_reg[7]\(0),
      I1 => tmp_12_fu_260_p4(7),
      I2 => \vm2_val_int_reg_reg[0]_0\,
      I3 => \^ap_ce_reg_reg_0\,
      I4 => \ap_return_int_reg[0]_i_2_n_9\,
      I5 => ap_return_int_reg(0),
      O => D(0)
    );
S00_2_fu_196_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => S00_2_fu_196_p2_carry_n_9,
      CO(2) => S00_2_fu_196_p2_carry_n_10,
      CO(1) => S00_2_fu_196_p2_carry_n_11,
      CO(0) => S00_2_fu_196_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry_i_1__0_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry_i_2__0_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry_i_3__0_n_9\,
      DI(0) => add_ln90_reg_331_pp0_iter1_reg(1),
      O(3) => S00_2_fu_196_p2_carry_n_13,
      O(2) => S00_2_fu_196_p2_carry_n_14,
      O(1) => S00_2_fu_196_p2_carry_n_15,
      O(0) => S00_2_fu_196_p2_carry_n_16,
      S(3) => \S00_2_fu_196_p2_carry_i_4__0_n_9\,
      S(2) => \S00_2_fu_196_p2_carry_i_5__0_n_9\,
      S(1) => \S00_2_fu_196_p2_carry_i_6__0_n_9\,
      S(0) => \S00_2_fu_196_p2_carry_i_7__0_n_9\
    );
\S00_2_fu_196_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => S00_2_fu_196_p2_carry_n_9,
      CO(3) => \S00_2_fu_196_p2_carry__0_n_9\,
      CO(2) => \S00_2_fu_196_p2_carry__0_n_10\,
      CO(1) => \S00_2_fu_196_p2_carry__0_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry__0_i_1__0_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry__0_i_2__0_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry__0_i_3__0_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__0_i_4__0_n_9\,
      O(3) => \S00_2_fu_196_p2_carry__0_n_13\,
      O(2) => \S00_2_fu_196_p2_carry__0_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__0_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__0_n_16\,
      S(3) => \S00_2_fu_196_p2_carry__0_i_5__0_n_9\,
      S(2) => \S00_2_fu_196_p2_carry__0_i_6__0_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__0_i_7__0_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__0_i_8__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => A00_reg_336(7),
      I2 => add_ln90_reg_331_pp0_iter1_reg(7),
      O => \S00_2_fu_196_p2_carry__0_i_1__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => A00_reg_336(6),
      I2 => add_ln90_reg_331_pp0_iter1_reg(6),
      O => \S00_2_fu_196_p2_carry__0_i_2__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => A00_reg_336(5),
      I2 => add_ln90_reg_331_pp0_iter1_reg(5),
      O => \S00_2_fu_196_p2_carry__0_i_3__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => A00_reg_336(4),
      I2 => add_ln90_reg_331_pp0_iter1_reg(4),
      O => \S00_2_fu_196_p2_carry__0_i_4__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \S00_2_fu_196_p2_carry__0_i_1__0_n_9\,
      I1 => vb0_val_read_reg_305_pp0_iter1_reg(7),
      I2 => A00_reg_336(8),
      I3 => add_ln90_reg_331_pp0_iter1_reg(8),
      O => \S00_2_fu_196_p2_carry__0_i_5__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(6),
      I1 => A00_reg_336(7),
      I2 => add_ln90_reg_331_pp0_iter1_reg(7),
      I3 => \S00_2_fu_196_p2_carry__0_i_2__0_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_6__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(5),
      I1 => A00_reg_336(6),
      I2 => add_ln90_reg_331_pp0_iter1_reg(6),
      I3 => \S00_2_fu_196_p2_carry__0_i_3__0_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_7__0_n_9\
    );
\S00_2_fu_196_p2_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(4),
      I1 => A00_reg_336(5),
      I2 => add_ln90_reg_331_pp0_iter1_reg(5),
      I3 => \S00_2_fu_196_p2_carry__0_i_4__0_n_9\,
      O => \S00_2_fu_196_p2_carry__0_i_8__0_n_9\
    );
\S00_2_fu_196_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S00_2_fu_196_p2_carry__0_n_9\,
      CO(3) => \S00_2_fu_196_p2_carry__1_n_9\,
      CO(2) => \S00_2_fu_196_p2_carry__1_n_10\,
      CO(1) => \S00_2_fu_196_p2_carry__1_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \S00_2_fu_196_p2_carry__1_i_1__0_n_9\,
      DI(2) => \S00_2_fu_196_p2_carry__1_i_2__0_n_9\,
      DI(1) => \S00_2_fu_196_p2_carry__1_i_3__0_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__1_i_4__0_n_9\,
      O(3) => \S00_2_fu_196_p2_carry__1_n_13\,
      O(2) => \S00_2_fu_196_p2_carry__1_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__1_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__1_n_16\,
      S(3) => \S00_2_fu_196_p2_carry__1_i_5__0_n_9\,
      S(2) => \S00_2_fu_196_p2_carry__1_i_6__0_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__1_i_7__0_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__1_i_8__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(11),
      I1 => add_ln90_reg_331_pp0_iter1_reg(11),
      O => \S00_2_fu_196_p2_carry__1_i_1__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(10),
      I1 => add_ln90_reg_331_pp0_iter1_reg(10),
      O => \S00_2_fu_196_p2_carry__1_i_2__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(9),
      I1 => add_ln90_reg_331_pp0_iter1_reg(9),
      O => \S00_2_fu_196_p2_carry__1_i_3__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(7),
      I1 => A00_reg_336(8),
      I2 => add_ln90_reg_331_pp0_iter1_reg(8),
      O => \S00_2_fu_196_p2_carry__1_i_4__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(11),
      I1 => A00_reg_336(11),
      I2 => A00_reg_336(12),
      I3 => add_ln90_reg_331_pp0_iter1_reg(12),
      O => \S00_2_fu_196_p2_carry__1_i_5__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(10),
      I1 => A00_reg_336(10),
      I2 => A00_reg_336(11),
      I3 => add_ln90_reg_331_pp0_iter1_reg(11),
      O => \S00_2_fu_196_p2_carry__1_i_6__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(9),
      I1 => A00_reg_336(9),
      I2 => A00_reg_336(10),
      I3 => add_ln90_reg_331_pp0_iter1_reg(10),
      O => \S00_2_fu_196_p2_carry__1_i_7__0_n_9\
    );
\S00_2_fu_196_p2_carry__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(8),
      I1 => A00_reg_336(8),
      I2 => vb0_val_read_reg_305_pp0_iter1_reg(7),
      I3 => A00_reg_336(9),
      I4 => add_ln90_reg_331_pp0_iter1_reg(9),
      O => \S00_2_fu_196_p2_carry__1_i_8__0_n_9\
    );
\S00_2_fu_196_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S00_2_fu_196_p2_carry__1_n_9\,
      CO(3 downto 2) => \NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S00_2_fu_196_p2_carry__2_n_11\,
      CO(0) => \S00_2_fu_196_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S00_2_fu_196_p2_carry__2_i_1__0_n_9\,
      DI(0) => \S00_2_fu_196_p2_carry__2_i_2__0_n_9\,
      O(3) => \NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED\(3),
      O(2) => \S00_2_fu_196_p2_carry__2_n_14\,
      O(1) => \S00_2_fu_196_p2_carry__2_n_15\,
      O(0) => \S00_2_fu_196_p2_carry__2_n_16\,
      S(3) => '0',
      S(2) => \S00_2_fu_196_p2_carry__2_i_3__0_n_9\,
      S(1) => \S00_2_fu_196_p2_carry__2_i_4__0_n_9\,
      S(0) => \S00_2_fu_196_p2_carry__2_i_5__0_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(13),
      I1 => add_ln90_reg_331_pp0_iter1_reg(13),
      O => \S00_2_fu_196_p2_carry__2_i_1__0_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A00_reg_336(12),
      I1 => add_ln90_reg_331_pp0_iter1_reg(12),
      O => \S00_2_fu_196_p2_carry__2_i_2__0_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(14),
      I1 => A00_reg_336(14),
      I2 => A00_reg_336(15),
      I3 => add_ln90_reg_331_pp0_iter1_reg(15),
      O => \S00_2_fu_196_p2_carry__2_i_3__0_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(13),
      I1 => A00_reg_336(13),
      I2 => A00_reg_336(14),
      I3 => add_ln90_reg_331_pp0_iter1_reg(14),
      O => \S00_2_fu_196_p2_carry__2_i_4__0_n_9\
    );
\S00_2_fu_196_p2_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => add_ln90_reg_331_pp0_iter1_reg(12),
      I1 => A00_reg_336(12),
      I2 => A00_reg_336(13),
      I3 => add_ln90_reg_331_pp0_iter1_reg(13),
      O => \S00_2_fu_196_p2_carry__2_i_5__0_n_9\
    );
\S00_2_fu_196_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => A00_reg_336(3),
      I2 => add_ln90_reg_331_pp0_iter1_reg(3),
      O => \S00_2_fu_196_p2_carry_i_1__0_n_9\
    );
\S00_2_fu_196_p2_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => A00_reg_336(2),
      I2 => add_ln90_reg_331_pp0_iter1_reg(2),
      O => \S00_2_fu_196_p2_carry_i_2__0_n_9\
    );
\S00_2_fu_196_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A00_reg_336(1),
      I1 => vb0_val_read_reg_305_pp0_iter1_reg(0),
      O => \S00_2_fu_196_p2_carry_i_3__0_n_9\
    );
\S00_2_fu_196_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(3),
      I1 => A00_reg_336(4),
      I2 => add_ln90_reg_331_pp0_iter1_reg(4),
      I3 => \S00_2_fu_196_p2_carry_i_1__0_n_9\,
      O => \S00_2_fu_196_p2_carry_i_4__0_n_9\
    );
\S00_2_fu_196_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(2),
      I1 => A00_reg_336(3),
      I2 => add_ln90_reg_331_pp0_iter1_reg(3),
      I3 => \S00_2_fu_196_p2_carry_i_2__0_n_9\,
      O => \S00_2_fu_196_p2_carry_i_5__0_n_9\
    );
\S00_2_fu_196_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => vb0_val_read_reg_305_pp0_iter1_reg(1),
      I1 => A00_reg_336(2),
      I2 => add_ln90_reg_331_pp0_iter1_reg(2),
      I3 => \S00_2_fu_196_p2_carry_i_3__0_n_9\,
      O => \S00_2_fu_196_p2_carry_i_6__0_n_9\
    );
\S00_2_fu_196_p2_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A00_reg_336(1),
      I1 => vb0_val_read_reg_305_pp0_iter1_reg(0),
      I2 => add_ln90_reg_331_pp0_iter1_reg(1),
      O => \S00_2_fu_196_p2_carry_i_7__0_n_9\
    );
\S00_2_reg_346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__1_n_15\,
      Q => S00_2_reg_346(10),
      R => '0'
    );
\S00_2_reg_346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__1_n_14\,
      Q => S00_2_reg_346(11),
      R => '0'
    );
\S00_2_reg_346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__1_n_13\,
      Q => S00_2_reg_346(12),
      R => '0'
    );
\S00_2_reg_346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__2_n_16\,
      Q => S00_2_reg_346(13),
      R => '0'
    );
\S00_2_reg_346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__2_n_15\,
      Q => S00_2_reg_346(14),
      R => '0'
    );
\S00_2_reg_346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__2_n_14\,
      Q => S00_2_reg_346(15),
      R => '0'
    );
\S00_2_reg_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => S00_2_fu_196_p2_carry_n_16,
      Q => S00_2_reg_346(1),
      R => '0'
    );
\S00_2_reg_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => S00_2_fu_196_p2_carry_n_15,
      Q => S00_2_reg_346(2),
      R => '0'
    );
\S00_2_reg_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => S00_2_fu_196_p2_carry_n_14,
      Q => S00_2_reg_346(3),
      R => '0'
    );
\S00_2_reg_346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => S00_2_fu_196_p2_carry_n_13,
      Q => S00_2_reg_346(4),
      R => '0'
    );
\S00_2_reg_346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__0_n_16\,
      Q => S00_2_reg_346(5),
      R => '0'
    );
\S00_2_reg_346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__0_n_15\,
      Q => S00_2_reg_346(6),
      R => '0'
    );
\S00_2_reg_346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__0_n_14\,
      Q => S00_2_reg_346(7),
      R => '0'
    );
\S00_2_reg_346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__0_n_13\,
      Q => S00_2_reg_346(8),
      R => '0'
    );
\S00_2_reg_346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \S00_2_fu_196_p2_carry__1_n_16\,
      Q => S00_2_reg_346(9),
      R => '0'
    );
\add_ln155_3_fu_144_p2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[6]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(3),
      O => DI(3)
    );
\add_ln155_3_fu_144_p2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[5]\,
      I1 => \vt2_val_int_reg_reg_n_9_[3]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(2),
      O => DI(2)
    );
\add_ln155_3_fu_144_p2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[4]\,
      I1 => \vt2_val_int_reg_reg_n_9_[2]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(1),
      O => DI(1)
    );
\add_ln155_3_fu_144_p2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[2]\,
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(1),
      O => DI(0)
    );
\add_ln155_3_fu_144_p2_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(3),
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \^vt2_val_int_reg_reg[6]_0\,
      I3 => \vt2_val_int_reg_reg_n_9_[5]\,
      I4 => \^vt2_val_int_reg_reg[7]_0\,
      I5 => \add_ln155_3_reg_354_reg[11]\(4),
      O => \vt1_val_int_reg_reg[3]\(3)
    );
\add_ln155_3_fu_144_p2_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(2),
      I1 => \vt2_val_int_reg_reg_n_9_[3]\,
      I2 => \vt2_val_int_reg_reg_n_9_[5]\,
      I3 => \vt2_val_int_reg_reg_n_9_[4]\,
      I4 => \^vt2_val_int_reg_reg[6]_0\,
      I5 => \add_ln155_3_reg_354_reg[11]\(3),
      O => \vt1_val_int_reg_reg[3]\(2)
    );
\add_ln155_3_fu_144_p2_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(1),
      I1 => \vt2_val_int_reg_reg_n_9_[2]\,
      I2 => \vt2_val_int_reg_reg_n_9_[4]\,
      I3 => \vt2_val_int_reg_reg_n_9_[3]\,
      I4 => \vt2_val_int_reg_reg_n_9_[5]\,
      I5 => \add_ln155_3_reg_354_reg[11]\(2),
      O => \vt1_val_int_reg_reg[3]\(1)
    );
\add_ln155_3_fu_144_p2_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[2]\,
      I1 => \vt2_val_int_reg_reg_n_9_[4]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(1),
      I3 => \vt2_val_int_reg_reg_n_9_[3]\,
      I4 => \vt2_val_int_reg_reg_n_9_[1]\,
      O => \vt1_val_int_reg_reg[3]\(0)
    );
\add_ln155_3_fu_144_p2_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[7]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[5]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(4),
      O => \vt2_val_int_reg_reg[7]_1\(0)
    );
\add_ln155_3_fu_144_p2_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[6]_0\,
      I1 => \add_ln155_3_reg_354_reg[11]\(5),
      I2 => \^vt2_val_int_reg_reg[7]_0\,
      I3 => \add_ln155_3_reg_354_reg[11]\(6),
      O => \vt2_val_int_reg_reg[6]_1\(1)
    );
\add_ln155_3_fu_144_p2_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]\(4),
      I1 => \vt2_val_int_reg_reg_n_9_[5]\,
      I2 => \^vt2_val_int_reg_reg[7]_0\,
      I3 => \^vt2_val_int_reg_reg[6]_0\,
      I4 => \add_ln155_3_reg_354_reg[11]\(5),
      O => \vt2_val_int_reg_reg[6]_1\(0)
    );
\add_ln155_3_fu_144_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[3]\,
      I1 => \vt2_val_int_reg_reg_n_9_[1]\,
      I2 => \add_ln155_3_reg_354_reg[11]\(0),
      O => S(2)
    );
\add_ln155_3_fu_144_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vt2_val_int_reg_reg[0]_0\,
      I1 => \vt2_val_int_reg_reg_n_9_[2]\,
      O => S(1)
    );
\add_ln155_3_fu_144_p2_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vt2_val_int_reg_reg_n_9_[1]\,
      O => S(0)
    );
\add_ln90_reg_331[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(11),
      I1 => zext_ln78_fu_98_p1(10),
      O => \add_ln90_reg_331[13]_i_2_n_9\
    );
\add_ln90_reg_331[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(4),
      I1 => zext_ln78_fu_98_p1(5),
      O => \add_ln90_reg_331[5]_i_2_n_9\
    );
\add_ln90_reg_331[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(3),
      I1 => zext_ln78_fu_98_p1(4),
      O => \add_ln90_reg_331[5]_i_3_n_9\
    );
\add_ln90_reg_331[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(2),
      I1 => zext_ln78_fu_98_p1(3),
      O => \add_ln90_reg_331[5]_i_4_n_9\
    );
\add_ln90_reg_331[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(11),
      I1 => zext_ln78_fu_98_p1(9),
      O => \add_ln90_reg_331[9]_i_2_n_9\
    );
\add_ln90_reg_331[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(7),
      I1 => zext_ln78_fu_98_p1(8),
      O => \add_ln90_reg_331[9]_i_3_n_9\
    );
\add_ln90_reg_331[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(6),
      I1 => zext_ln78_fu_98_p1(7),
      O => \add_ln90_reg_331[9]_i_4_n_9\
    );
\add_ln90_reg_331[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp311_fu_126_p2__0\(5),
      I1 => zext_ln78_fu_98_p1(6),
      O => \add_ln90_reg_331[9]_i_5_n_9\
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[10]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(10),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[11]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(11),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[12]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(12),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[13]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(13),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[14]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(14),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[15]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(15),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[1]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(1),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[2]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(2),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[3]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(3),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[4]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(4),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[5]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(5),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[6]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(6),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[7]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(7),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[8]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(8),
      R => '0'
    );
\add_ln90_reg_331_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \add_ln90_reg_331_reg_n_9_[9]\,
      Q => add_ln90_reg_331_pp0_iter1_reg(9),
      R => '0'
    );
\add_ln90_reg_331_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(9),
      Q => \add_ln90_reg_331_reg_n_9_[10]\,
      R => '0'
    );
\add_ln90_reg_331_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(10),
      Q => \add_ln90_reg_331_reg_n_9_[11]\,
      R => '0'
    );
\add_ln90_reg_331_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(11),
      Q => \add_ln90_reg_331_reg_n_9_[12]\,
      R => '0'
    );
\add_ln90_reg_331_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(12),
      Q => \add_ln90_reg_331_reg_n_9_[13]\,
      R => '0'
    );
\add_ln90_reg_331_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[9]_i_1__0_n_9\,
      CO(3) => \add_ln90_reg_331_reg[13]_i_1__0_n_9\,
      CO(2) => \add_ln90_reg_331_reg[13]_i_1__0_n_10\,
      CO(1) => \add_ln90_reg_331_reg[13]_i_1__0_n_11\,
      CO(0) => \add_ln90_reg_331_reg[13]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln78_fu_98_p1(10),
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => \tmp311_fu_126_p2__0\(11),
      S(2) => \tmp311_fu_126_p2__0\(11),
      S(1) => \tmp311_fu_126_p2__0\(11),
      S(0) => \add_ln90_reg_331[13]_i_2_n_9\
    );
\add_ln90_reg_331_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(13),
      Q => \add_ln90_reg_331_reg_n_9_[14]\,
      R => '0'
    );
\add_ln90_reg_331_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(14),
      Q => \add_ln90_reg_331_reg_n_9_[15]\,
      R => '0'
    );
\add_ln90_reg_331_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[13]_i_1__0_n_9\,
      CO(3 downto 1) => \NLW_add_ln90_reg_331_reg[15]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln90_reg_331_reg[15]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln90_reg_331_reg[15]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(14 downto 13),
      S(3 downto 2) => B"00",
      S(1) => \tmp311_fu_126_p2__0\(11),
      S(0) => \tmp311_fu_126_p2__0\(11)
    );
\add_ln90_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp311_fu_126_p2(0),
      Q => \add_ln90_reg_331_reg_n_9_[1]\,
      R => '0'
    );
\add_ln90_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(1),
      Q => \add_ln90_reg_331_reg_n_9_[2]\,
      R => '0'
    );
\add_ln90_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(2),
      Q => \add_ln90_reg_331_reg_n_9_[3]\,
      R => '0'
    );
\add_ln90_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(3),
      Q => \add_ln90_reg_331_reg_n_9_[4]\,
      R => '0'
    );
\add_ln90_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(4),
      Q => \add_ln90_reg_331_reg_n_9_[5]\,
      R => '0'
    );
\add_ln90_reg_331_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln90_reg_331_reg[5]_i_1__0_n_9\,
      CO(2) => \add_ln90_reg_331_reg[5]_i_1__0_n_10\,
      CO(1) => \add_ln90_reg_331_reg[5]_i_1__0_n_11\,
      CO(0) => \add_ln90_reg_331_reg[5]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp311_fu_126_p2__0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \add_ln90_reg_331[5]_i_2_n_9\,
      S(2) => \add_ln90_reg_331[5]_i_3_n_9\,
      S(1) => \add_ln90_reg_331[5]_i_4_n_9\,
      S(0) => \tmp311_fu_126_p2__0\(1)
    );
\add_ln90_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(5),
      Q => \add_ln90_reg_331_reg_n_9_[6]\,
      R => '0'
    );
\add_ln90_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(6),
      Q => \add_ln90_reg_331_reg_n_9_[7]\,
      R => '0'
    );
\add_ln90_reg_331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(7),
      Q => \add_ln90_reg_331_reg_n_9_[8]\,
      R => '0'
    );
\add_ln90_reg_331_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => p_0_in(8),
      Q => \add_ln90_reg_331_reg_n_9_[9]\,
      R => '0'
    );
\add_ln90_reg_331_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln90_reg_331_reg[5]_i_1__0_n_9\,
      CO(3) => \add_ln90_reg_331_reg[9]_i_1__0_n_9\,
      CO(2) => \add_ln90_reg_331_reg[9]_i_1__0_n_10\,
      CO(1) => \add_ln90_reg_331_reg[9]_i_1__0_n_11\,
      CO(0) => \add_ln90_reg_331_reg[9]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3) => zext_ln78_fu_98_p1(9),
      DI(2 downto 0) => \tmp311_fu_126_p2__0\(7 downto 5),
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => \add_ln90_reg_331[9]_i_2_n_9\,
      S(2) => \add_ln90_reg_331[9]_i_3_n_9\,
      S(1) => \add_ln90_reg_331[9]_i_4_n_9\,
      S(0) => \add_ln90_reg_331[9]_i_5_n_9\
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vm2_val_int_reg_reg[0]_0\,
      Q => \^ap_ce_reg_reg_0\,
      R => '0'
    );
\ap_return_0_int_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \ap_return_int_reg[0]_i_2_n_9\,
      I2 => \^ap_ce_reg_reg_0\,
      I3 => tmp_12_fu_260_p4(7),
      O => \ap_return_int_reg_reg[0]_0\(0)
    );
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2_n_9\,
      I1 => tmp_12_fu_260_p4(7),
      O => select_ln99_fu_290_p3(0)
    );
\ap_return_int_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_3_n_9\,
      I1 => \tmp_12_fu_260_p4__0\(5),
      I2 => \tmp_12_fu_260_p4__0\(6),
      I3 => \tmp_12_fu_260_p4__0\(3),
      I4 => \tmp_12_fu_260_p4__0\(4),
      O => \ap_return_int_reg[0]_i_2_n_9\
    );
\ap_return_int_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBE"
    )
        port map (
      I0 => \tmp_12_fu_260_p4__0\(0),
      I1 => trunc_ln88_reg_351(0),
      I2 => vb2_val_read_reg_298_pp0_iter2_reg(0),
      I3 => \tmp_12_fu_260_p4__0\(2),
      I4 => \tmp_12_fu_260_p4__0\(1),
      O => \ap_return_int_reg[0]_i_3_n_9\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => select_ln99_fu_290_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\temp_g_2_fu_213_p2__1_carry_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(2),
      I1 => \temp_g_2_fu_213_p2__1_carry_i_4__0\(0),
      O => \vb0_val_read_reg_305_reg[2]_1\
    );
\temp_g_2_fu_213_p2__1_carry_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb0_val_read_reg_305\(2),
      I1 => \temp_g_2_fu_213_p2__1_carry_i_4__0\(0),
      O => \vb0_val_read_reg_305_reg[2]_0\
    );
\temp_g_fu_237_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_fu_237_p2__1_carry_n_9\,
      CO(2) => \temp_g_fu_237_p2__1_carry_n_10\,
      CO(1) => \temp_g_fu_237_p2__1_carry_n_11\,
      CO(0) => \temp_g_fu_237_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_237_p2__1_carry_i_1_n_9\,
      DI(2) => \temp_g_fu_237_p2__1_carry_i_2_n_9\,
      DI(1) => tmp29_cast4_fu_216_p1(1),
      DI(0) => trunc_ln88_reg_351(0),
      O(3 downto 0) => \NLW_temp_g_fu_237_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_237_p2__1_carry_i_3_n_9\,
      S(2) => \temp_g_fu_237_p2__1_carry_i_4_n_9\,
      S(1) => \temp_g_fu_237_p2__1_carry_i_5_n_9\,
      S(0) => \temp_g_fu_237_p2__1_carry_i_6_n_9\
    );
\temp_g_fu_237_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_237_p2__1_carry_n_9\,
      CO(3) => \temp_g_fu_237_p2__1_carry__0_n_9\,
      CO(2) => \temp_g_fu_237_p2__1_carry__0_n_10\,
      CO(1) => \temp_g_fu_237_p2__1_carry__0_n_11\,
      CO(0) => \temp_g_fu_237_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_237_p2__1_carry__0_i_1_n_9\,
      DI(2) => \temp_g_fu_237_p2__1_carry__0_i_2_n_9\,
      DI(1) => \temp_g_fu_237_p2__1_carry__0_i_3_n_9\,
      DI(0) => \temp_g_fu_237_p2__1_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_temp_g_fu_237_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_237_p2__1_carry__0_i_5_n_9\,
      S(2) => \temp_g_fu_237_p2__1_carry__0_i_6_n_9\,
      S(1) => \temp_g_fu_237_p2__1_carry__0_i_7_n_9\,
      S(0) => \temp_g_fu_237_p2__1_carry__0_i_8_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => S00_2_reg_346(6),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(6),
      I2 => tmp29_cast4_fu_216_p1(6),
      O => \temp_g_fu_237_p2__1_carry__0_i_1_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => S00_2_reg_346(5),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(5),
      I2 => tmp29_cast4_fu_216_p1(5),
      O => \temp_g_fu_237_p2__1_carry__0_i_2_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => S00_2_reg_346(4),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(4),
      I2 => tmp29_cast4_fu_216_p1(4),
      O => \temp_g_fu_237_p2__1_carry__0_i_3_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => S00_2_reg_346(3),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(3),
      I2 => tmp29_cast4_fu_216_p1(3),
      O => \temp_g_fu_237_p2__1_carry__0_i_4_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(6),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(6),
      I2 => S00_2_reg_346(6),
      I3 => tmp29_cast4_fu_216_p1(7),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(7),
      I5 => S00_2_reg_346(7),
      O => \temp_g_fu_237_p2__1_carry__0_i_5_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(5),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(5),
      I2 => S00_2_reg_346(5),
      I3 => tmp29_cast4_fu_216_p1(6),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(6),
      I5 => S00_2_reg_346(6),
      O => \temp_g_fu_237_p2__1_carry__0_i_6_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(4),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(4),
      I2 => S00_2_reg_346(4),
      I3 => tmp29_cast4_fu_216_p1(5),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(5),
      I5 => S00_2_reg_346(5),
      O => \temp_g_fu_237_p2__1_carry__0_i_7_n_9\
    );
\temp_g_fu_237_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(3),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(3),
      I2 => S00_2_reg_346(3),
      I3 => tmp29_cast4_fu_216_p1(4),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(4),
      I5 => S00_2_reg_346(4),
      O => \temp_g_fu_237_p2__1_carry__0_i_8_n_9\
    );
\temp_g_fu_237_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_237_p2__1_carry__0_n_9\,
      CO(3) => \temp_g_fu_237_p2__1_carry__1_n_9\,
      CO(2) => \temp_g_fu_237_p2__1_carry__1_n_10\,
      CO(1) => \temp_g_fu_237_p2__1_carry__1_n_11\,
      CO(0) => \temp_g_fu_237_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => S00_2_reg_346(10),
      DI(1) => \temp_g_fu_237_p2__1_carry__1_i_1_n_9\,
      DI(0) => \temp_g_fu_237_p2__1_carry__1_i_2_n_9\,
      O(3 downto 0) => \tmp_12_fu_260_p4__0\(3 downto 0),
      S(3) => S00_2_reg_346(11),
      S(2) => \temp_g_fu_237_p2__1_carry__1_i_3_n_9\,
      S(1) => \temp_g_fu_237_p2__1_carry__1_i_4_n_9\,
      S(0) => \temp_g_fu_237_p2__1_carry__1_i_5_n_9\
    );
\temp_g_fu_237_p2__1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_2_reg_346(8),
      I1 => tmp29_cast4_fu_216_p1(8),
      O => \temp_g_fu_237_p2__1_carry__1_i_1_n_9\
    );
\temp_g_fu_237_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => S00_2_reg_346(7),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(7),
      I2 => tmp29_cast4_fu_216_p1(7),
      O => \temp_g_fu_237_p2__1_carry__1_i_2_n_9\
    );
\temp_g_fu_237_p2__1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(9),
      I1 => S00_2_reg_346(9),
      I2 => S00_2_reg_346(10),
      O => \temp_g_fu_237_p2__1_carry__1_i_3_n_9\
    );
\temp_g_fu_237_p2__1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(8),
      I1 => S00_2_reg_346(8),
      I2 => S00_2_reg_346(9),
      I3 => tmp29_cast4_fu_216_p1(9),
      O => \temp_g_fu_237_p2__1_carry__1_i_4_n_9\
    );
\temp_g_fu_237_p2__1_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(7),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(7),
      I2 => S00_2_reg_346(7),
      I3 => S00_2_reg_346(8),
      I4 => tmp29_cast4_fu_216_p1(8),
      O => \temp_g_fu_237_p2__1_carry__1_i_5_n_9\
    );
\temp_g_fu_237_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_237_p2__1_carry__1_n_9\,
      CO(3) => \NLW_temp_g_fu_237_p2__1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \temp_g_fu_237_p2__1_carry__2_n_10\,
      CO(1) => \temp_g_fu_237_p2__1_carry__2_n_11\,
      CO(0) => \temp_g_fu_237_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp_12_fu_260_p4(7),
      O(2 downto 0) => \tmp_12_fu_260_p4__0\(6 downto 4),
      S(3 downto 0) => S00_2_reg_346(15 downto 12)
    );
\temp_g_fu_237_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => S00_2_reg_346(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => tmp29_cast4_fu_216_p1(2),
      O => \temp_g_fu_237_p2__1_carry_i_1_n_9\
    );
\temp_g_fu_237_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => S00_2_reg_346(2),
      O => \temp_g_fu_237_p2__1_carry_i_2_n_9\
    );
\temp_g_fu_237_p2__1_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp29_cast4_fu_216_p1(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => S00_2_reg_346(2),
      I3 => tmp29_cast4_fu_216_p1(3),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(3),
      I5 => S00_2_reg_346(3),
      O => \temp_g_fu_237_p2__1_carry_i_3_n_9\
    );
\temp_g_fu_237_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => S00_2_reg_346(2),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(2),
      I2 => tmp29_cast4_fu_216_p1(2),
      I3 => S00_2_reg_346(1),
      I4 => vb2_val_read_reg_298_pp0_iter2_reg(1),
      O => \temp_g_fu_237_p2__1_carry_i_4_n_9\
    );
\temp_g_fu_237_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter2_reg(1),
      I1 => S00_2_reg_346(1),
      I2 => tmp29_cast4_fu_216_p1(1),
      O => \temp_g_fu_237_p2__1_carry_i_5_n_9\
    );
\temp_g_fu_237_p2__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln88_reg_351(0),
      I1 => vb2_val_read_reg_298_pp0_iter2_reg(0),
      O => \temp_g_fu_237_p2__1_carry_i_6_n_9\
    );
tmp311_fu_126_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp311_fu_126_p2_carry_n_9,
      CO(2) => tmp311_fu_126_p2_carry_n_10,
      CO(1) => tmp311_fu_126_p2_carry_n_11,
      CO(0) => tmp311_fu_126_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln78_fu_98_p1(6 downto 3),
      O(3 downto 1) => \tmp311_fu_126_p2__0\(3 downto 1),
      O(0) => tmp311_fu_126_p2(0),
      S(3) => \tmp311_fu_126_p2_carry_i_1__0_n_9\,
      S(2) => \tmp311_fu_126_p2_carry_i_2__0_n_9\,
      S(1) => \tmp311_fu_126_p2_carry_i_3__0_n_9\,
      S(0) => \tmp311_fu_126_p2_carry_i_4__0_n_9\
    );
\tmp311_fu_126_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp311_fu_126_p2_carry_n_9,
      CO(3) => \tmp311_fu_126_p2_carry__0_n_9\,
      CO(2) => \tmp311_fu_126_p2_carry__0_n_10\,
      CO(1) => \tmp311_fu_126_p2_carry__0_n_11\,
      CO(0) => \tmp311_fu_126_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln78_fu_98_p1(10 downto 7),
      O(3 downto 0) => \tmp311_fu_126_p2__0\(7 downto 4),
      S(3) => \tmp311_fu_126_p2_carry__0_i_1__0_n_9\,
      S(2) => \tmp311_fu_126_p2_carry__0_i_2__0_n_9\,
      S(1) => \tmp311_fu_126_p2_carry__0_i_3__0_n_9\,
      S(0) => \tmp311_fu_126_p2_carry__0_i_4__0_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(10),
      I1 => vm0_val_int_reg(7),
      O => \tmp311_fu_126_p2_carry__0_i_1__0_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(9),
      I1 => vm0_val_int_reg(6),
      O => \tmp311_fu_126_p2_carry__0_i_2__0_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(8),
      I1 => vm0_val_int_reg(5),
      O => \tmp311_fu_126_p2_carry__0_i_3__0_n_9\
    );
\tmp311_fu_126_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(7),
      I1 => vm0_val_int_reg(4),
      O => \tmp311_fu_126_p2_carry__0_i_4__0_n_9\
    );
\tmp311_fu_126_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp311_fu_126_p2_carry__0_n_9\,
      CO(3 downto 0) => \NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp311_fu_126_p2__0\(11),
      S(3 downto 0) => B"0001"
    );
\tmp311_fu_126_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(6),
      I1 => vm0_val_int_reg(3),
      O => \tmp311_fu_126_p2_carry_i_1__0_n_9\
    );
\tmp311_fu_126_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(5),
      I1 => vm0_val_int_reg(2),
      O => \tmp311_fu_126_p2_carry_i_2__0_n_9\
    );
\tmp311_fu_126_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(4),
      I1 => vm0_val_int_reg(1),
      O => \tmp311_fu_126_p2_carry_i_3__0_n_9\
    );
\tmp311_fu_126_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln78_fu_98_p1(3),
      I1 => vm0_val_int_reg(0),
      O => \tmp311_fu_126_p2_carry_i_4__0_n_9\
    );
\tmp3_reg_341[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(3),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(3),
      O => \tmp3_reg_341[3]_i_2_n_9\
    );
\tmp3_reg_341[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(2),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(2),
      O => \tmp3_reg_341[3]_i_3_n_9\
    );
\tmp3_reg_341[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(1),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(1),
      O => \tmp3_reg_341[3]_i_4_n_9\
    );
\tmp3_reg_341[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(0),
      O => \tmp3_reg_341[3]_i_5_n_9\
    );
\tmp3_reg_341[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(7),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(7),
      O => \tmp3_reg_341[7]_i_2_n_9\
    );
\tmp3_reg_341[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(6),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(6),
      O => \tmp3_reg_341[7]_i_3_n_9\
    );
\tmp3_reg_341[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(5),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(5),
      O => \tmp3_reg_341[7]_i_4_n_9\
    );
\tmp3_reg_341[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vb2_val_read_reg_298_pp0_iter1_reg\(4),
      I1 => vt2_val_read_reg_311_pp0_iter1_reg(4),
      O => \tmp3_reg_341[7]_i_5_n_9\
    );
\tmp3_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(0),
      Q => tmp29_cast4_fu_216_p1(1),
      R => '0'
    );
\tmp3_reg_341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(1),
      Q => tmp29_cast4_fu_216_p1(2),
      R => '0'
    );
\tmp3_reg_341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(2),
      Q => tmp29_cast4_fu_216_p1(3),
      R => '0'
    );
\tmp3_reg_341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(3),
      Q => tmp29_cast4_fu_216_p1(4),
      R => '0'
    );
\tmp3_reg_341_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_341_reg[3]_i_1__0_n_9\,
      CO(2) => \tmp3_reg_341_reg[3]_i_1__0_n_10\,
      CO(1) => \tmp3_reg_341_reg[3]_i_1__0_n_11\,
      CO(0) => \tmp3_reg_341_reg[3]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^vb2_val_read_reg_298_pp0_iter1_reg\(3 downto 0),
      O(3 downto 0) => tmp3_fu_186_p2(3 downto 0),
      S(3) => \tmp3_reg_341[3]_i_2_n_9\,
      S(2) => \tmp3_reg_341[3]_i_3_n_9\,
      S(1) => \tmp3_reg_341[3]_i_4_n_9\,
      S(0) => \tmp3_reg_341[3]_i_5_n_9\
    );
\tmp3_reg_341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(4),
      Q => tmp29_cast4_fu_216_p1(5),
      R => '0'
    );
\tmp3_reg_341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(5),
      Q => tmp29_cast4_fu_216_p1(6),
      R => '0'
    );
\tmp3_reg_341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(6),
      Q => tmp29_cast4_fu_216_p1(7),
      R => '0'
    );
\tmp3_reg_341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(7),
      Q => tmp29_cast4_fu_216_p1(8),
      R => '0'
    );
\tmp3_reg_341_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_341_reg[3]_i_1__0_n_9\,
      CO(3) => \tmp3_reg_341_reg[7]_i_1__0_n_9\,
      CO(2) => \tmp3_reg_341_reg[7]_i_1__0_n_10\,
      CO(1) => \tmp3_reg_341_reg[7]_i_1__0_n_11\,
      CO(0) => \tmp3_reg_341_reg[7]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^vb2_val_read_reg_298_pp0_iter1_reg\(7 downto 4),
      O(3 downto 0) => tmp3_fu_186_p2(7 downto 4),
      S(3) => \tmp3_reg_341[7]_i_2_n_9\,
      S(2) => \tmp3_reg_341[7]_i_3_n_9\,
      S(1) => \tmp3_reg_341[7]_i_4_n_9\,
      S(0) => \tmp3_reg_341[7]_i_5_n_9\
    );
\tmp3_reg_341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => tmp3_fu_186_p2(8),
      Q => tmp29_cast4_fu_216_p1(9),
      R => '0'
    );
\tmp3_reg_341_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_341_reg[7]_i_1__0_n_9\,
      CO(3 downto 1) => \NLW_tmp3_reg_341_reg[8]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp3_fu_186_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp3_reg_341_reg[8]_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln80_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(0),
      Q => trunc_ln80_reg_316(0),
      R => '0'
    );
\trunc_ln80_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(1),
      Q => trunc_ln80_reg_316(1),
      R => '0'
    );
\trunc_ln80_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(2),
      Q => trunc_ln80_reg_316(2),
      R => '0'
    );
\trunc_ln80_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(3),
      Q => trunc_ln80_reg_316(3),
      R => '0'
    );
\trunc_ln80_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(4),
      Q => trunc_ln80_reg_316(4),
      R => '0'
    );
\trunc_ln80_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(5),
      Q => trunc_ln80_reg_316(5),
      R => '0'
    );
\trunc_ln80_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(6),
      Q => trunc_ln80_reg_316(6),
      R => '0'
    );
\trunc_ln80_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vm0_val_int_reg(7),
      Q => trunc_ln80_reg_316(7),
      R => '0'
    );
\trunc_ln88_reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => A00_reg_336(0),
      Q => trunc_ln88_reg_351(0),
      R => '0'
    );
\vb0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(0),
      Q => \^vb0_val_int_reg\(0),
      R => '0'
    );
\vb0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(1),
      Q => \^vb0_val_int_reg\(1),
      R => '0'
    );
\vb0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(2),
      Q => \^vb0_val_int_reg\(2),
      R => '0'
    );
\vb0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(3),
      Q => \^vb0_val_int_reg\(3),
      R => '0'
    );
\vb0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(4),
      Q => \^vb0_val_int_reg\(4),
      R => '0'
    );
\vb0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(5),
      Q => \^vb0_val_int_reg\(5),
      R => '0'
    );
\vb0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(6),
      Q => \^vb0_val_int_reg\(6),
      R => '0'
    );
\vb0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vb0_val_int_reg_reg[7]_0\(7),
      Q => \^vb0_val_int_reg\(7),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(0),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(0),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(1),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(1),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(2),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(2),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(3),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(3),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(4),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(4),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(5),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(5),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(6),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(6),
      R => '0'
    );
\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_read_reg_305\(7),
      Q => vb0_val_read_reg_305_pp0_iter1_reg(7),
      R => '0'
    );
\vb0_val_read_reg_305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(0),
      Q => \^vb0_val_read_reg_305\(0),
      R => '0'
    );
\vb0_val_read_reg_305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(1),
      Q => \^vb0_val_read_reg_305\(1),
      R => '0'
    );
\vb0_val_read_reg_305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(2),
      Q => \^vb0_val_read_reg_305\(2),
      R => '0'
    );
\vb0_val_read_reg_305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(3),
      Q => \^vb0_val_read_reg_305\(3),
      R => '0'
    );
\vb0_val_read_reg_305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(4),
      Q => \^vb0_val_read_reg_305\(4),
      R => '0'
    );
\vb0_val_read_reg_305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(5),
      Q => \^vb0_val_read_reg_305\(5),
      R => '0'
    );
\vb0_val_read_reg_305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(6),
      Q => \^vb0_val_read_reg_305\(6),
      R => '0'
    );
\vb0_val_read_reg_305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb0_val_int_reg\(7),
      Q => \^vb0_val_read_reg_305\(7),
      R => '0'
    );
\vb2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(0),
      Q => \^vb2_val_int_reg_reg[0]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(1),
      Q => \^vb2_val_int_reg_reg[1]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(2),
      Q => \^vb2_val_int_reg_reg[2]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(3),
      Q => \^vb2_val_int_reg_reg[3]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(4),
      Q => \^vb2_val_int_reg_reg[4]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(5),
      Q => \^vb2_val_int_reg_reg[5]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(6),
      Q => \^vb2_val_int_reg_reg[6]_0\,
      R => '0'
    );
\vb2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => Q(7),
      Q => \^vb2_val_int_reg_reg[7]_0\,
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(0),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(1),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(1),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(2),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(2),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(3),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(3),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(4),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(4),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(5),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(5),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(6),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(6),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vb2_val_read_reg_298(7),
      Q => \^vb2_val_read_reg_298_pp0_iter1_reg\(7),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(0),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(0),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(1),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(1),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(2),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(2),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(3),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(3),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(4),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(4),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(5),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(5),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(6),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(6),
      R => '0'
    );
\vb2_val_read_reg_298_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_read_reg_298_pp0_iter1_reg\(7),
      Q => vb2_val_read_reg_298_pp0_iter2_reg(7),
      R => '0'
    );
\vb2_val_read_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[0]_0\,
      Q => vb2_val_read_reg_298(0),
      R => '0'
    );
\vb2_val_read_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[1]_0\,
      Q => vb2_val_read_reg_298(1),
      R => '0'
    );
\vb2_val_read_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[2]_0\,
      Q => vb2_val_read_reg_298(2),
      R => '0'
    );
\vb2_val_read_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[3]_0\,
      Q => vb2_val_read_reg_298(3),
      R => '0'
    );
\vb2_val_read_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[4]_0\,
      Q => vb2_val_read_reg_298(4),
      R => '0'
    );
\vb2_val_read_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[5]_0\,
      Q => vb2_val_read_reg_298(5),
      R => '0'
    );
\vb2_val_read_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[6]_0\,
      Q => vb2_val_read_reg_298(6),
      R => '0'
    );
\vb2_val_read_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vb2_val_int_reg_reg[7]_0\,
      Q => vb2_val_read_reg_298(7),
      R => '0'
    );
\vm0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(0),
      Q => vm0_val_int_reg(0),
      R => '0'
    );
\vm0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(1),
      Q => vm0_val_int_reg(1),
      R => '0'
    );
\vm0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(2),
      Q => vm0_val_int_reg(2),
      R => '0'
    );
\vm0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(3),
      Q => vm0_val_int_reg(3),
      R => '0'
    );
\vm0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(4),
      Q => vm0_val_int_reg(4),
      R => '0'
    );
\vm0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(5),
      Q => vm0_val_int_reg(5),
      R => '0'
    );
\vm0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(6),
      Q => vm0_val_int_reg(6),
      R => '0'
    );
\vm0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm0_val_int_reg_reg[7]_0\(7),
      Q => vm0_val_int_reg(7),
      R => '0'
    );
\vm2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(0),
      Q => zext_ln78_fu_98_p1(3),
      R => '0'
    );
\vm2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(1),
      Q => zext_ln78_fu_98_p1(4),
      R => '0'
    );
\vm2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(2),
      Q => zext_ln78_fu_98_p1(5),
      R => '0'
    );
\vm2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(3),
      Q => zext_ln78_fu_98_p1(6),
      R => '0'
    );
\vm2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(4),
      Q => zext_ln78_fu_98_p1(7),
      R => '0'
    );
\vm2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(5),
      Q => zext_ln78_fu_98_p1(8),
      R => '0'
    );
\vm2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(6),
      Q => zext_ln78_fu_98_p1(9),
      R => '0'
    );
\vm2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vm2_val_int_reg_reg[7]_0\(7),
      Q => zext_ln78_fu_98_p1(10),
      R => '0'
    );
\vt0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(0),
      Q => \^vt0_val_int_reg\(0),
      R => '0'
    );
\vt0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(1),
      Q => \^vt0_val_int_reg\(1),
      R => '0'
    );
\vt0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(2),
      Q => \^vt0_val_int_reg\(2),
      R => '0'
    );
\vt0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(3),
      Q => \^vt0_val_int_reg\(3),
      R => '0'
    );
\vt0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(4),
      Q => \^vt0_val_int_reg\(4),
      R => '0'
    );
\vt0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(5),
      Q => \^vt0_val_int_reg\(5),
      R => '0'
    );
\vt0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(6),
      Q => \^vt0_val_int_reg\(6),
      R => '0'
    );
\vt0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt0_val_int_reg_reg[7]_0\(7),
      Q => \^vt0_val_int_reg\(7),
      R => '0'
    );
\vt2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(0),
      Q => \^vt2_val_int_reg_reg[0]_0\,
      R => '0'
    );
\vt2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(1),
      Q => \vt2_val_int_reg_reg_n_9_[1]\,
      R => '0'
    );
\vt2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(2),
      Q => \vt2_val_int_reg_reg_n_9_[2]\,
      R => '0'
    );
\vt2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(3),
      Q => \vt2_val_int_reg_reg_n_9_[3]\,
      R => '0'
    );
\vt2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(4),
      Q => \vt2_val_int_reg_reg_n_9_[4]\,
      R => '0'
    );
\vt2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(5),
      Q => \vt2_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\vt2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(6),
      Q => \^vt2_val_int_reg_reg[6]_0\,
      R => '0'
    );
\vt2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vm2_val_int_reg_reg[0]_0\,
      D => \vt2_val_int_reg_reg[7]_2\(7),
      Q => \^vt2_val_int_reg_reg[7]_0\,
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(0),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(0),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(1),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(1),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(2),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(2),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(3),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(3),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(4),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(4),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(5),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(5),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(6),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(6),
      R => '0'
    );
\vt2_val_read_reg_311_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => vt2_val_read_reg_311(7),
      Q => vt2_val_read_reg_311_pp0_iter1_reg(7),
      R => '0'
    );
\vt2_val_read_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vt2_val_int_reg_reg[0]_0\,
      Q => vt2_val_read_reg_311(0),
      R => '0'
    );
\vt2_val_read_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \vt2_val_int_reg_reg_n_9_[1]\,
      Q => vt2_val_read_reg_311(1),
      R => '0'
    );
\vt2_val_read_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \vt2_val_int_reg_reg_n_9_[2]\,
      Q => vt2_val_read_reg_311(2),
      R => '0'
    );
\vt2_val_read_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \vt2_val_int_reg_reg_n_9_[3]\,
      Q => vt2_val_read_reg_311(3),
      R => '0'
    );
\vt2_val_read_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \vt2_val_int_reg_reg_n_9_[4]\,
      Q => vt2_val_read_reg_311(4),
      R => '0'
    );
\vt2_val_read_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \vt2_val_int_reg_reg_n_9_[5]\,
      Q => vt2_val_read_reg_311(5),
      R => '0'
    );
\vt2_val_read_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vt2_val_int_reg_reg[6]_0\,
      Q => vt2_val_read_reg_311(6),
      R => '0'
    );
\vt2_val_read_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^vt2_val_int_reg_reg[7]_0\,
      Q => vt2_val_read_reg_311(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s is
  port (
    \trunc_ln162_reg_369_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \temp_g_2_reg_364_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC;
    \add_ln168_reg_379_reg[7]_0\ : out STD_LOGIC;
    \add_ln168_reg_379_reg[6]_0\ : out STD_LOGIC;
    \add_ln168_reg_379_reg[5]_0\ : out STD_LOGIC;
    \add_ln168_reg_379_reg[4]_0\ : out STD_LOGIC;
    \add_ln168_reg_379_reg[3]_0\ : out STD_LOGIC;
    \add_ln168_reg_379_reg[2]_0\ : out STD_LOGIC;
    \add_ln168_reg_379_reg[1]_0\ : out STD_LOGIC;
    \add_ln166_2_reg_374_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln166_2_reg_374_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln166_2_reg_374_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ref_tmp1_reg_775_reg[0]\ : in STD_LOGIC;
    vb0_val_read_reg_305 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln166_2_reg_374_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt1_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vt0_val_int_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln168_3_reg_359_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s : entity is "scharr_accel_xFGradientY_16_0_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s is
  signal M00_fu_252_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal M01_fu_90_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal add_ln155_3_fu_144_p2 : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal \add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry_i_1__1_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry_i_2__1_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry_i_3__1_n_9\ : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_i_4_n_9 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_10 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_11 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_12 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_9 : STD_LOGIC;
  signal add_ln155_3_reg_354 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal add_ln166_2_fu_238_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__2_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__2_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_i_7_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_10\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_9\ : STD_LOGIC;
  signal add_ln166_2_reg_374 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_9\ : STD_LOGIC;
  signal add_ln168_3_reg_359_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \add_ln168_3_reg_359_reg_n_9_[1]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[2]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[3]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[4]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[5]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[6]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[7]\ : STD_LOGIC;
  signal add_ln168_fu_247_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \add_ln168_fu_247_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_i_8_n_9 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_10 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_11 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_12 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_9 : STD_LOGIC;
  signal add_ln168_reg_379 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ref_tmp1_reg_775[7]_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_10__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_11__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_3__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_4__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_5__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_6__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_7__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_8__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_9__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_9\ : STD_LOGIC;
  signal temp_g_2_reg_364 : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal \^temp_g_2_reg_364_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \temp_g_fu_272_p2__1_carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_4__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_5__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_6__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_7__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_8__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_3__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_4__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_5__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_6__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_7__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_8__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_3__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_4__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_5__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_6__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_7__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_1__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_2__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_3__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_9\ : STD_LOGIC;
  signal tmp361_fu_128_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp361_fu_128_p2_carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_4__1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_10\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_11\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_12\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_1__1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_2__1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_3__1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_4__1_n_9\ : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_10 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_11 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_12 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_9 : STD_LOGIC;
  signal tmp361_reg_349 : STD_LOGIC_VECTOR ( 13 downto 7 );
  signal tmp361_reg_349_pp0_iter1_reg : STD_LOGIC_VECTOR ( 13 downto 7 );
  signal \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9\ : STD_LOGIC;
  signal tmp5_fu_259_p3 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal tmp_9_fu_285_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tmp_9_fu_285_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\ : STD_LOGIC;
  signal trunc_ln162_reg_369 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln162_reg_369[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \^trunc_ln162_reg_369_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln6_fu_154_p3 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \vb1_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal \vb1_val_int_reg_reg_n_9_[6]\ : STD_LOGIC;
  signal \vb1_val_int_reg_reg_n_9_[7]\ : STD_LOGIC;
  signal vt0_val_read_reg_333 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln155_3_fu_144_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln166_2_fu_238_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln168_3_fu_192_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln168_3_fu_192_p2__1_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln168_3_fu_192_p2__1_carry__0_i_1__0\ : label is "lutpair72";
  attribute HLUTNM of \add_ln168_3_fu_192_p2__1_carry__0_i_2__0\ : label is "lutpair71";
  attribute HLUTNM of \add_ln168_3_fu_192_p2__1_carry__0_i_6\ : label is "lutpair72";
  attribute HLUTNM of \add_ln168_3_fu_192_p2__1_carry__0_i_7\ : label is "lutpair71";
  attribute ADDER_THRESHOLD of add_ln168_fu_247_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln168_fu_247_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[7]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry__0_i_11__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry__0_i_13__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_10__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_11__1\ : label is "soft_lutpair32";
  attribute HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_2__1\ : label is "lutpair58";
  attribute HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_3__1\ : label is "lutpair78";
  attribute HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_6__1\ : label is "lutpair58";
  attribute HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_7__1\ : label is "lutpair78";
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__0\ : label is 35;
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__0_i_1__1\ : label is "lutpair67";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__0_i_2__1\ : label is "lutpair66";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__0_i_3__1\ : label is "lutpair65";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__0_i_5__1\ : label is "lutpair68";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__0_i_6__1\ : label is "lutpair67";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__0_i_7__1\ : label is "lutpair66";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__0_i_8__1\ : label is "lutpair65";
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__1\ : label is 35;
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__1_i_2__1\ : label is "lutpair70";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__1_i_3__1\ : label is "lutpair69";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__1_i_4__1\ : label is "lutpair68";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__1_i_7__1\ : label is "lutpair70";
  attribute HLUTNM of \temp_g_fu_272_p2__1_carry__1_i_8__1\ : label is "lutpair69";
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__2\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 ";
begin
  \temp_g_2_reg_364_reg[8]_0\(0) <= \^temp_g_2_reg_364_reg[8]_0\(0);
  \trunc_ln162_reg_369_reg[7]_0\(5 downto 0) <= \^trunc_ln162_reg_369_reg[7]_0\(5 downto 0);
add_ln155_3_fu_144_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln155_3_fu_144_p2_carry_n_9,
      CO(2) => add_ln155_3_fu_144_p2_carry_n_10,
      CO(1) => add_ln155_3_fu_144_p2_carry_n_11,
      CO(0) => add_ln155_3_fu_144_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 1) => M01_fu_90_p3(7 downto 5),
      DI(0) => '0',
      O(3 downto 0) => add_ln155_3_fu_144_p2(8 downto 5),
      S(3) => \add_ln155_3_fu_144_p2_carry_i_1__1_n_9\,
      S(2) => \add_ln155_3_fu_144_p2_carry_i_2__1_n_9\,
      S(1) => \add_ln155_3_fu_144_p2_carry_i_3__1_n_9\,
      S(0) => add_ln155_3_fu_144_p2_carry_i_4_n_9
    );
\add_ln155_3_fu_144_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln155_3_fu_144_p2_carry_n_9,
      CO(3) => \NLW_add_ln155_3_fu_144_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln155_3_fu_144_p2_carry__0_n_10\,
      CO(1) => \add_ln155_3_fu_144_p2_carry__0_n_11\,
      CO(0) => \add_ln155_3_fu_144_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => M01_fu_90_p3(10 downto 8),
      O(3 downto 0) => add_ln155_3_fu_144_p2(12 downto 9),
      S(3) => '1',
      S(2) => \add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9\,
      S(1) => \add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9\,
      S(0) => \add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9\
    );
\add_ln155_3_fu_144_p2_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M01_fu_90_p3(10),
      O => \add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9\
    );
\add_ln155_3_fu_144_p2_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => M01_fu_90_p3(9),
      I1 => M01_fu_90_p3(10),
      O => \add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9\
    );
\add_ln155_3_fu_144_p2_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => M01_fu_90_p3(8),
      I1 => M01_fu_90_p3(9),
      O => \add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9\
    );
\add_ln155_3_fu_144_p2_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => M01_fu_90_p3(7),
      I1 => M01_fu_90_p3(8),
      O => \add_ln155_3_fu_144_p2_carry_i_1__1_n_9\
    );
\add_ln155_3_fu_144_p2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => M01_fu_90_p3(6),
      I1 => M01_fu_90_p3(7),
      O => \add_ln155_3_fu_144_p2_carry_i_2__1_n_9\
    );
\add_ln155_3_fu_144_p2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => M01_fu_90_p3(5),
      I1 => M01_fu_90_p3(6),
      O => \add_ln155_3_fu_144_p2_carry_i_3__1_n_9\
    );
add_ln155_3_fu_144_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M01_fu_90_p3(5),
      O => add_ln155_3_fu_144_p2_carry_i_4_n_9
    );
\add_ln155_3_reg_354_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(10),
      Q => add_ln155_3_reg_354(10),
      R => '0'
    );
\add_ln155_3_reg_354_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(11),
      Q => add_ln155_3_reg_354(11),
      R => '0'
    );
\add_ln155_3_reg_354_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(12),
      Q => add_ln155_3_reg_354(12),
      R => '0'
    );
\add_ln155_3_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => M01_fu_90_p3(3),
      Q => add_ln155_3_reg_354(3),
      R => '0'
    );
\add_ln155_3_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => M01_fu_90_p3(4),
      Q => add_ln155_3_reg_354(4),
      R => '0'
    );
\add_ln155_3_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(5),
      Q => add_ln155_3_reg_354(5),
      R => '0'
    );
\add_ln155_3_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(6),
      Q => add_ln155_3_reg_354(6),
      R => '0'
    );
\add_ln155_3_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(7),
      Q => add_ln155_3_reg_354(7),
      R => '0'
    );
\add_ln155_3_reg_354_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(8),
      Q => add_ln155_3_reg_354(8),
      R => '0'
    );
\add_ln155_3_reg_354_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln155_3_fu_144_p2(9),
      Q => add_ln155_3_reg_354(9),
      R => '0'
    );
\add_ln166_2_fu_238_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln166_2_fu_238_p2__0_carry_n_9\,
      CO(2) => \add_ln166_2_fu_238_p2__0_carry_n_10\,
      CO(1) => \add_ln166_2_fu_238_p2__0_carry_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => trunc_ln162_reg_369(1),
      O(3 downto 0) => add_ln166_2_fu_238_p2(4 downto 1),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \add_ln166_2_fu_238_p2__0_carry_i_7_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_fu_238_p2__0_carry_n_9\,
      CO(3) => \add_ln166_2_fu_238_p2__0_carry__0_n_9\,
      CO(2) => \add_ln166_2_fu_238_p2__0_carry__0_n_10\,
      CO(1) => \add_ln166_2_fu_238_p2__0_carry__0_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \add_ln166_2_reg_374_reg[8]_0\(3 downto 0),
      O(3 downto 0) => add_ln166_2_fu_238_p2(8 downto 5),
      S(3 downto 0) => \add_ln166_2_reg_374_reg[8]_1\(3 downto 0)
    );
\add_ln166_2_fu_238_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_fu_238_p2__0_carry__0_n_9\,
      CO(3) => \add_ln166_2_fu_238_p2__0_carry__1_n_9\,
      CO(2) => \add_ln166_2_fu_238_p2__0_carry__1_n_10\,
      CO(1) => \add_ln166_2_fu_238_p2__0_carry__1_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => temp_g_2_reg_364(9),
      O(3 downto 0) => add_ln166_2_fu_238_p2(12 downto 9),
      S(3 downto 1) => temp_g_2_reg_364(12 downto 10),
      S(0) => \add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln166_2_reg_374_reg[12]_0\(1),
      I1 => \^temp_g_2_reg_364_reg[8]_0\(0),
      I2 => temp_g_2_reg_364(9),
      O => \add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_fu_238_p2__0_carry__1_n_9\,
      CO(3 downto 2) => \NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln166_2_fu_238_p2__0_carry__2_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln166_2_fu_238_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln166_2_fu_238_p2(15 downto 13),
      S(3) => '0',
      S(2) => temp_g_2_reg_364(14),
      S(1 downto 0) => temp_g_2_reg_364(14 downto 13)
    );
\add_ln166_2_fu_238_p2__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln162_reg_369(1),
      I1 => \add_ln166_2_reg_374_reg[12]_0\(0),
      O => \add_ln166_2_fu_238_p2__0_carry_i_7_n_9\
    );
\add_ln166_2_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln162_reg_369(0),
      Q => add_ln166_2_reg_374(0),
      R => '0'
    );
\add_ln166_2_reg_374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(10),
      Q => add_ln166_2_reg_374(10),
      R => '0'
    );
\add_ln166_2_reg_374_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(11),
      Q => add_ln166_2_reg_374(11),
      R => '0'
    );
\add_ln166_2_reg_374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(12),
      Q => add_ln166_2_reg_374(12),
      R => '0'
    );
\add_ln166_2_reg_374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(13),
      Q => add_ln166_2_reg_374(13),
      R => '0'
    );
\add_ln166_2_reg_374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(14),
      Q => add_ln166_2_reg_374(14),
      R => '0'
    );
\add_ln166_2_reg_374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(15),
      Q => add_ln166_2_reg_374(15),
      R => '0'
    );
\add_ln166_2_reg_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(1),
      Q => add_ln166_2_reg_374(1),
      R => '0'
    );
\add_ln166_2_reg_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(2),
      Q => add_ln166_2_reg_374(2),
      R => '0'
    );
\add_ln166_2_reg_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(3),
      Q => add_ln166_2_reg_374(3),
      R => '0'
    );
\add_ln166_2_reg_374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(4),
      Q => add_ln166_2_reg_374(4),
      R => '0'
    );
\add_ln166_2_reg_374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(5),
      Q => add_ln166_2_reg_374(5),
      R => '0'
    );
\add_ln166_2_reg_374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(6),
      Q => add_ln166_2_reg_374(6),
      R => '0'
    );
\add_ln166_2_reg_374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(7),
      Q => add_ln166_2_reg_374(7),
      R => '0'
    );
\add_ln166_2_reg_374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(8),
      Q => add_ln166_2_reg_374(8),
      R => '0'
    );
\add_ln166_2_reg_374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln166_2_fu_238_p2(9),
      Q => add_ln166_2_reg_374(9),
      R => '0'
    );
\add_ln168_3_fu_192_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln168_3_fu_192_p2__1_carry_n_9\,
      CO(2) => \add_ln168_3_fu_192_p2__1_carry_n_10\,
      CO(1) => \add_ln168_3_fu_192_p2__1_carry_n_11\,
      CO(0) => \add_ln168_3_fu_192_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => tmp361_fu_128_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => p_0_in(2 downto 0),
      O(0) => \NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED\(0),
      S(3) => \add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9\,
      S(2) => \add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9\,
      S(1) => \add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9\,
      S(0) => '0'
    );
\add_ln168_3_fu_192_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln168_3_fu_192_p2__1_carry_n_9\,
      CO(3) => \NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln168_3_fu_192_p2__1_carry__0_n_10\,
      CO(1) => \add_ln168_3_fu_192_p2__1_carry__0_n_11\,
      CO(0) => \add_ln168_3_fu_192_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9\,
      DI(1) => \add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9\,
      DI(0) => \add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9\,
      O(3 downto 0) => p_0_in(6 downto 3),
      S(3) => \add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9\,
      S(2) => \add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9\,
      S(1) => \add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9\,
      S(0) => \add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln168_3_reg_359_reg[7]_0\(4),
      I1 => trunc_ln6_fu_154_p3(5),
      I2 => tmp361_fu_128_p2(4),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln168_3_reg_359_reg[7]_0\(3),
      I1 => trunc_ln6_fu_154_p3(4),
      I2 => tmp361_fu_128_p2(3),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp361_fu_128_p2(3),
      I1 => \add_ln168_3_reg_359_reg[7]_0\(3),
      I2 => trunc_ln6_fu_154_p3(4),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp361_fu_128_p2(5),
      I1 => trunc_ln6_fu_154_p3(6),
      I2 => \add_ln168_3_reg_359_reg[7]_0\(5),
      I3 => trunc_ln6_fu_154_p3(7),
      I4 => \add_ln168_3_reg_359_reg[7]_0\(6),
      I5 => tmp361_fu_128_p2(6),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9\,
      I1 => trunc_ln6_fu_154_p3(6),
      I2 => \add_ln168_3_reg_359_reg[7]_0\(5),
      I3 => tmp361_fu_128_p2(5),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln168_3_reg_359_reg[7]_0\(4),
      I1 => trunc_ln6_fu_154_p3(5),
      I2 => tmp361_fu_128_p2(4),
      I3 => \add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9\,
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \add_ln168_3_reg_359_reg[7]_0\(3),
      I1 => trunc_ln6_fu_154_p3(4),
      I2 => tmp361_fu_128_p2(3),
      I3 => trunc_ln6_fu_154_p3(3),
      I4 => \add_ln168_3_reg_359_reg[7]_0\(2),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln168_3_reg_359_reg[7]_0\(2),
      I1 => trunc_ln6_fu_154_p3(3),
      I2 => tmp361_fu_128_p2(2),
      O => \add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp361_fu_128_p2(1),
      I1 => \add_ln168_3_reg_359_reg[7]_0\(1),
      O => \add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp361_fu_128_p2(0),
      I1 => \add_ln168_3_reg_359_reg[7]_0\(0),
      O => \add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9\
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln168_3_reg_359_reg_n_9_[1]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(1),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln168_3_reg_359_reg_n_9_[2]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(2),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln168_3_reg_359_reg_n_9_[3]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(3),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln168_3_reg_359_reg_n_9_[4]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(4),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln168_3_reg_359_reg_n_9_[5]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(5),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln168_3_reg_359_reg_n_9_[6]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(6),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln168_3_reg_359_reg_n_9_[7]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(7),
      R => '0'
    );
\add_ln168_3_reg_359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \add_ln168_3_reg_359_reg_n_9_[1]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \add_ln168_3_reg_359_reg_n_9_[2]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \add_ln168_3_reg_359_reg_n_9_[3]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \add_ln168_3_reg_359_reg_n_9_[4]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \add_ln168_3_reg_359_reg_n_9_[5]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \add_ln168_3_reg_359_reg_n_9_[6]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(6),
      Q => \add_ln168_3_reg_359_reg_n_9_[7]\,
      R => '0'
    );
add_ln168_fu_247_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln168_fu_247_p2_carry_n_9,
      CO(2) => add_ln168_fu_247_p2_carry_n_10,
      CO(1) => add_ln168_fu_247_p2_carry_n_11,
      CO(0) => add_ln168_fu_247_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \add_ln168_fu_247_p2_carry_i_1__0_n_9\,
      DI(2) => \add_ln168_fu_247_p2_carry_i_2__0_n_9\,
      DI(1) => \add_ln168_fu_247_p2_carry_i_3__0_n_9\,
      DI(0) => \add_ln168_fu_247_p2_carry_i_4__0_n_9\,
      O(3 downto 0) => add_ln168_fu_247_p2(5 downto 2),
      S(3) => \add_ln168_fu_247_p2_carry_i_5__0_n_9\,
      S(2) => \add_ln168_fu_247_p2_carry_i_6__0_n_9\,
      S(1) => \add_ln168_fu_247_p2_carry_i_7__0_n_9\,
      S(0) => add_ln168_fu_247_p2_carry_i_8_n_9
    );
\add_ln168_fu_247_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln168_fu_247_p2_carry_n_9,
      CO(3 downto 1) => \NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln168_fu_247_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln168_fu_247_p2_carry__0_i_1__0_n_9\,
      O(3 downto 2) => \NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln168_fu_247_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \add_ln168_fu_247_p2_carry__0_i_2__0_n_9\,
      S(0) => \add_ln168_fu_247_p2_carry__0_i_3__0_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(5),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(3),
      O => \add_ln168_fu_247_p2_carry__0_i_1__0_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(6),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(4),
      I2 => \^trunc_ln162_reg_369_reg[7]_0\(5),
      I3 => add_ln168_3_reg_359_pp0_iter1_reg(7),
      O => \add_ln168_fu_247_p2_carry__0_i_2__0_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(5),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(3),
      I2 => \^trunc_ln162_reg_369_reg[7]_0\(4),
      I3 => add_ln168_3_reg_359_pp0_iter1_reg(6),
      O => \add_ln168_fu_247_p2_carry__0_i_3__0_n_9\
    );
\add_ln168_fu_247_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(4),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(2),
      O => \add_ln168_fu_247_p2_carry_i_1__0_n_9\
    );
\add_ln168_fu_247_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(3),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(1),
      O => \add_ln168_fu_247_p2_carry_i_2__0_n_9\
    );
\add_ln168_fu_247_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(2),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(0),
      O => \add_ln168_fu_247_p2_carry_i_3__0_n_9\
    );
\add_ln168_fu_247_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(1),
      I1 => trunc_ln162_reg_369(1),
      O => \add_ln168_fu_247_p2_carry_i_4__0_n_9\
    );
\add_ln168_fu_247_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(4),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(2),
      I2 => \^trunc_ln162_reg_369_reg[7]_0\(3),
      I3 => add_ln168_3_reg_359_pp0_iter1_reg(5),
      O => \add_ln168_fu_247_p2_carry_i_5__0_n_9\
    );
\add_ln168_fu_247_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(3),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(1),
      I2 => \^trunc_ln162_reg_369_reg[7]_0\(2),
      I3 => add_ln168_3_reg_359_pp0_iter1_reg(4),
      O => \add_ln168_fu_247_p2_carry_i_6__0_n_9\
    );
\add_ln168_fu_247_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(2),
      I1 => \^trunc_ln162_reg_369_reg[7]_0\(0),
      I2 => \^trunc_ln162_reg_369_reg[7]_0\(1),
      I3 => add_ln168_3_reg_359_pp0_iter1_reg(3),
      O => \add_ln168_fu_247_p2_carry_i_7__0_n_9\
    );
add_ln168_fu_247_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(1),
      I1 => trunc_ln162_reg_369(1),
      I2 => \^trunc_ln162_reg_369_reg[7]_0\(0),
      I3 => add_ln168_3_reg_359_pp0_iter1_reg(2),
      O => add_ln168_fu_247_p2_carry_i_8_n_9
    );
\add_ln168_reg_379[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(1),
      I1 => trunc_ln162_reg_369(1),
      O => add_ln168_fu_247_p2(1)
    );
\add_ln168_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln168_fu_247_p2(1),
      Q => add_ln168_reg_379(1),
      R => '0'
    );
\add_ln168_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln168_fu_247_p2(2),
      Q => add_ln168_reg_379(2),
      R => '0'
    );
\add_ln168_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln168_fu_247_p2(3),
      Q => add_ln168_reg_379(3),
      R => '0'
    );
\add_ln168_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln168_fu_247_p2(4),
      Q => add_ln168_reg_379(4),
      R => '0'
    );
\add_ln168_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln168_fu_247_p2(5),
      Q => add_ln168_reg_379(5),
      R => '0'
    );
\add_ln168_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln168_fu_247_p2(6),
      Q => add_ln168_reg_379(6),
      R => '0'
    );
\add_ln168_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln168_fu_247_p2(7),
      Q => add_ln168_reg_379(7),
      R => '0'
    );
\ref_tmp1_reg_775[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln166_2_reg_374(0),
      O => \add_ln166_2_reg_374_reg[0]_0\
    );
\ref_tmp1_reg_775[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln168_reg_379(1),
      O => \add_ln168_reg_379_reg[1]_0\
    );
\ref_tmp1_reg_775[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln168_reg_379(2),
      O => \add_ln168_reg_379_reg[2]_0\
    );
\ref_tmp1_reg_775[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln168_reg_379(3),
      O => \add_ln168_reg_379_reg[3]_0\
    );
\ref_tmp1_reg_775[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln168_reg_379(4),
      O => \add_ln168_reg_379_reg[4]_0\
    );
\ref_tmp1_reg_775[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln168_reg_379(5),
      O => \add_ln168_reg_379_reg[5]_0\
    );
\ref_tmp1_reg_775[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln168_reg_379(6),
      O => \add_ln168_reg_379_reg[6]_0\
    );
\ref_tmp1_reg_775[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => \ref_tmp1_reg_775_reg[0]\,
      O => \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0\
    );
\ref_tmp1_reg_775[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_285_p4(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => add_ln168_reg_379(7),
      O => \add_ln168_reg_379_reg[7]_0\
    );
\ref_tmp1_reg_775[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_9_fu_285_p4__0\(0),
      I1 => \tmp_9_fu_285_p4__0\(1),
      I2 => \tmp_9_fu_285_p4__0\(2),
      I3 => \tmp_9_fu_285_p4__0\(3),
      I4 => \tmp_9_fu_285_p4__0\(4),
      I5 => \tmp_9_fu_285_p4__0\(5),
      O => \ref_tmp1_reg_775[7]_i_3_n_9\
    );
\temp_g_2_fu_213_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_2_fu_213_p2__1_carry_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry_i_1__1_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry_i_2__1_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry_i_3__1_n_9\,
      DI(0) => '0',
      O(3) => \temp_g_2_fu_213_p2__1_carry_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry_i_4__1_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry_i_5__1_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry_i_6__1_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry_i_7__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry_n_9\,
      CO(3) => \temp_g_2_fu_213_p2__1_carry__0_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry__0_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry__0_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9\,
      DI(0) => \temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9\,
      O(3) => \temp_g_2_fu_213_p2__1_carry__0_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry__0_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry__0_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__0_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F808EF08EFE0F8"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(6),
      I4 => add_ln155_3_reg_354(6),
      I5 => vt0_val_read_reg_333(6),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(5),
      I4 => vt0_val_read_reg_333(5),
      I5 => add_ln155_3_reg_354(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(3),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(2),
      I3 => vb0_val_read_reg_305(4),
      I4 => add_ln155_3_reg_354(4),
      I5 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(7),
      I4 => vt0_val_read_reg_333(7),
      I5 => add_ln155_3_reg_354(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => add_ln155_3_reg_354(7),
      I1 => vt0_val_read_reg_333(7),
      I2 => vb0_val_read_reg_305(7),
      I3 => vt0_val_read_reg_333(5),
      I4 => add_ln155_3_reg_354(6),
      I5 => vt0_val_read_reg_333(6),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969699669"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vb0_val_read_reg_305(6),
      I3 => vt0_val_read_reg_333(5),
      I4 => add_ln155_3_reg_354(5),
      I5 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => add_ln155_3_reg_354(5),
      I1 => vt0_val_read_reg_333(5),
      I2 => vb0_val_read_reg_305(5),
      I3 => vt0_val_read_reg_333(3),
      I4 => add_ln155_3_reg_354(4),
      I5 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(7),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(6),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(5),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_8__1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry_i_9__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9\,
      I2 => add_ln155_3_reg_354(8),
      I3 => vt0_val_read_reg_333(6),
      I4 => add_ln155_3_reg_354(7),
      I5 => vt0_val_read_reg_333(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(7),
      I2 => vt0_val_read_reg_333(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry__0_n_9\,
      CO(3) => \temp_g_2_fu_213_p2__1_carry__1_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry__1_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry__1_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9\,
      DI(0) => \temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9\,
      O(3) => \temp_g_2_fu_213_p2__1_carry__1_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry__1_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry__1_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__1_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln155_3_reg_354(11),
      I1 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => vt0_val_read_reg_333(7),
      I1 => add_ln155_3_reg_354(8),
      I2 => add_ln155_3_reg_354(9),
      I3 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00071000"
    )
        port map (
      I0 => add_ln155_3_reg_354(7),
      I1 => vt0_val_read_reg_333(6),
      I2 => vt0_val_read_reg_333(7),
      I3 => add_ln155_3_reg_354(8),
      I4 => add_ln155_3_reg_354(9),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BD42"
    )
        port map (
      I0 => vt0_val_read_reg_333(7),
      I1 => add_ln155_3_reg_354(7),
      I2 => vt0_val_read_reg_333(6),
      I3 => add_ln155_3_reg_354(8),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => add_ln155_3_reg_354(10),
      I1 => add_ln155_3_reg_354(12),
      I2 => add_ln155_3_reg_354(11),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA1500FF"
    )
        port map (
      I0 => add_ln155_3_reg_354(9),
      I1 => add_ln155_3_reg_354(8),
      I2 => vt0_val_read_reg_333(7),
      I3 => add_ln155_3_reg_354(11),
      I4 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0F080010F0F7F"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(7),
      I2 => add_ln155_3_reg_354(9),
      I3 => add_ln155_3_reg_354(8),
      I4 => vt0_val_read_reg_333(7),
      I5 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966996696669"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9\,
      I1 => add_ln155_3_reg_354(9),
      I2 => add_ln155_3_reg_354(8),
      I3 => vt0_val_read_reg_333(7),
      I4 => vt0_val_read_reg_333(6),
      I5 => add_ln155_3_reg_354(7),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry__1_n_9\,
      CO(3 downto 1) => \NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \temp_g_2_fu_213_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9\,
      O(3 downto 2) => \NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \temp_g_2_fu_213_p2__1_carry__2_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__2_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln155_3_reg_354(12),
      I1 => add_ln155_3_reg_354(11),
      O => \temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln155_3_reg_354(11),
      I1 => add_ln155_3_reg_354(12),
      O => \temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vt0_val_read_reg_333(3),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_10__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => vt0_val_read_reg_333(2),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(2),
      I4 => vb0_val_read_reg_305(3),
      O => \temp_g_2_fu_213_p2__1_carry_i_11__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_8__1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry_i_9__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry_i_1__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47D7"
    )
        port map (
      I0 => vb0_val_read_reg_305(2),
      I1 => vt0_val_read_reg_333(2),
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(0),
      O => \temp_g_2_fu_213_p2__1_carry_i_2__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED8D"
    )
        port map (
      I0 => vt0_val_read_reg_333(1),
      I1 => vb0_val_read_reg_305(1),
      I2 => vt0_val_read_reg_333(0),
      I3 => vb0_val_read_reg_305(0),
      O => \temp_g_2_fu_213_p2__1_carry_i_3__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559595AA6A555595"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_9__1_n_9\,
      I1 => vt0_val_read_reg_333(2),
      I2 => vt0_val_read_reg_333(1),
      I3 => vb0_val_read_reg_305(2),
      I4 => vb0_val_read_reg_305(3),
      I5 => \temp_g_2_fu_213_p2__1_carry_i_10__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry_i_4__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_2__1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry_i_11__1_n_9\,
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_5__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969969"
    )
        port map (
      I0 => vb0_val_read_reg_305(2),
      I1 => vt0_val_read_reg_333(2),
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(0),
      I4 => \temp_g_2_fu_213_p2__1_carry_i_3__1_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry_i_6__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => vt0_val_read_reg_333(1),
      I1 => vb0_val_read_reg_305(1),
      I2 => vt0_val_read_reg_333(0),
      I3 => vb0_val_read_reg_305(0),
      O => \temp_g_2_fu_213_p2__1_carry_i_7__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14414114C33C3CC3"
    )
        port map (
      I0 => vt0_val_read_reg_333(1),
      I1 => vb0_val_read_reg_305(3),
      I2 => vb0_val_read_reg_305(2),
      I3 => vt0_val_read_reg_333(3),
      I4 => add_ln155_3_reg_354(3),
      I5 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_8__1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969969696"
    )
        port map (
      I0 => vb0_val_read_reg_305(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(4),
      I3 => vt0_val_read_reg_333(2),
      I4 => add_ln155_3_reg_354(3),
      I5 => vt0_val_read_reg_333(3),
      O => \temp_g_2_fu_213_p2__1_carry_i_9__1_n_9\
    );
\temp_g_2_reg_364_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__1_n_15\,
      Q => temp_g_2_reg_364(10),
      R => '0'
    );
\temp_g_2_reg_364_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__1_n_14\,
      Q => temp_g_2_reg_364(11),
      R => '0'
    );
\temp_g_2_reg_364_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__1_n_13\,
      Q => temp_g_2_reg_364(12),
      R => '0'
    );
\temp_g_2_reg_364_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__2_n_16\,
      Q => temp_g_2_reg_364(13),
      R => '0'
    );
\temp_g_2_reg_364_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__2_n_15\,
      Q => temp_g_2_reg_364(14),
      R => '0'
    );
\temp_g_2_reg_364_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__0_n_13\,
      Q => \^temp_g_2_reg_364_reg[8]_0\(0),
      R => '0'
    );
\temp_g_2_reg_364_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__1_n_16\,
      Q => temp_g_2_reg_364(9),
      R => '0'
    );
\temp_g_fu_272_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_fu_272_p2__1_carry_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln166_2_reg_374(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry_i_1__1_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry_i_2__1_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry_i_3__1_n_9\,
      S(0) => add_ln166_2_reg_374(0)
    );
\temp_g_fu_272_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry_n_9\,
      CO(3) => \temp_g_fu_272_p2__1_carry__0_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry__0_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__0_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_272_p2__1_carry__0_i_1__1_n_9\,
      DI(2) => \temp_g_fu_272_p2__1_carry__0_i_2__1_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__0_i_3__1_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__0_i_4__1_n_9\,
      O(3 downto 0) => \NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry__0_i_5__1_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__0_i_6__1_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__0_i_7__1_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__0_i_8__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => M00_fu_252_p3(6),
      I1 => tmp5_fu_259_p3(6),
      I2 => add_ln166_2_reg_374(6),
      O => \temp_g_fu_272_p2__1_carry__0_i_1__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => M00_fu_252_p3(5),
      I1 => tmp5_fu_259_p3(5),
      I2 => add_ln166_2_reg_374(5),
      O => \temp_g_fu_272_p2__1_carry__0_i_2__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => M00_fu_252_p3(4),
      I1 => tmp5_fu_259_p3(4),
      I2 => add_ln166_2_reg_374(4),
      O => \temp_g_fu_272_p2__1_carry__0_i_3__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln166_2_reg_374(4),
      I1 => M00_fu_252_p3(4),
      I2 => tmp5_fu_259_p3(4),
      O => \temp_g_fu_272_p2__1_carry__0_i_4__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => M00_fu_252_p3(7),
      I1 => tmp5_fu_259_p3(7),
      I2 => add_ln166_2_reg_374(7),
      I3 => \temp_g_fu_272_p2__1_carry__0_i_1__1_n_9\,
      O => \temp_g_fu_272_p2__1_carry__0_i_5__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => M00_fu_252_p3(6),
      I1 => tmp5_fu_259_p3(6),
      I2 => add_ln166_2_reg_374(6),
      I3 => \temp_g_fu_272_p2__1_carry__0_i_2__1_n_9\,
      O => \temp_g_fu_272_p2__1_carry__0_i_6__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => M00_fu_252_p3(5),
      I1 => tmp5_fu_259_p3(5),
      I2 => add_ln166_2_reg_374(5),
      I3 => \temp_g_fu_272_p2__1_carry__0_i_3__1_n_9\,
      O => \temp_g_fu_272_p2__1_carry__0_i_7__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => M00_fu_252_p3(4),
      I1 => tmp5_fu_259_p3(4),
      I2 => add_ln166_2_reg_374(4),
      I3 => tmp5_fu_259_p3(3),
      I4 => M00_fu_252_p3(3),
      O => \temp_g_fu_272_p2__1_carry__0_i_8__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry__0_n_9\,
      CO(3) => \temp_g_fu_272_p2__1_carry__1_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry__1_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__1_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_272_p2__1_carry__1_i_1__1_n_9\,
      DI(2) => \temp_g_fu_272_p2__1_carry__1_i_2__1_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__1_i_3__1_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__1_i_4__1_n_9\,
      O(3 downto 0) => \tmp_9_fu_285_p4__0\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry__1_i_5__1_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__1_i_6__1_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__1_i_7__1_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__1_i_8__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => M00_fu_252_p3(10),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(10),
      O => \temp_g_fu_272_p2__1_carry__1_i_1__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => M00_fu_252_p3(9),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(9),
      O => \temp_g_fu_272_p2__1_carry__1_i_2__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => M00_fu_252_p3(8),
      I1 => tmp5_fu_259_p3(8),
      I2 => add_ln166_2_reg_374(8),
      O => \temp_g_fu_272_p2__1_carry__1_i_3__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => M00_fu_252_p3(7),
      I1 => tmp5_fu_259_p3(7),
      I2 => add_ln166_2_reg_374(7),
      O => \temp_g_fu_272_p2__1_carry__1_i_4__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => add_ln166_2_reg_374(10),
      I1 => M00_fu_252_p3(10),
      I2 => tmp5_fu_259_p3(14),
      I3 => add_ln166_2_reg_374(11),
      O => \temp_g_fu_272_p2__1_carry__1_i_5__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \temp_g_fu_272_p2__1_carry__1_i_2__1_n_9\,
      I1 => tmp5_fu_259_p3(14),
      I2 => M00_fu_252_p3(10),
      I3 => add_ln166_2_reg_374(10),
      O => \temp_g_fu_272_p2__1_carry__1_i_6__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => M00_fu_252_p3(9),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(9),
      I3 => \temp_g_fu_272_p2__1_carry__1_i_3__1_n_9\,
      O => \temp_g_fu_272_p2__1_carry__1_i_7__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => M00_fu_252_p3(8),
      I1 => tmp5_fu_259_p3(8),
      I2 => add_ln166_2_reg_374(8),
      I3 => \temp_g_fu_272_p2__1_carry__1_i_4__1_n_9\,
      O => \temp_g_fu_272_p2__1_carry__1_i_8__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry__1_n_9\,
      CO(3) => \NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \temp_g_fu_272_p2__1_carry__2_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__2_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \temp_g_fu_272_p2__1_carry__2_i_1__1_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__2_i_2__1_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__2_i_3__1_n_9\,
      O(3) => tmp_9_fu_285_p4(7),
      O(2 downto 0) => \tmp_9_fu_285_p4__0\(6 downto 4),
      S(3) => \temp_g_fu_272_p2__1_carry__2_i_4__1_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__2_i_5__1_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__2_i_6__1_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__2_i_7__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(13),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_1__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(12),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_2__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(11),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_3__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(14),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(15),
      O => \temp_g_fu_272_p2__1_carry__2_i_4__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(13),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_5__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(12),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(13),
      O => \temp_g_fu_272_p2__1_carry__2_i_6__1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(11),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(12),
      O => \temp_g_fu_272_p2__1_carry__2_i_7__1_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => M00_fu_252_p3(3),
      I1 => tmp5_fu_259_p3(3),
      I2 => add_ln166_2_reg_374(3),
      O => \temp_g_fu_272_p2__1_carry_i_1__1_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln166_2_reg_374(2),
      I1 => tmp5_fu_259_p3(2),
      O => \temp_g_fu_272_p2__1_carry_i_2__1_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln166_2_reg_374(1),
      I1 => tmp5_fu_259_p3(1),
      O => \temp_g_fu_272_p2__1_carry_i_3__1_n_9\
    );
tmp361_fu_128_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp361_fu_128_p2_carry_n_9,
      CO(2) => tmp361_fu_128_p2_carry_n_10,
      CO(1) => tmp361_fu_128_p2_carry_n_11,
      CO(0) => tmp361_fu_128_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => trunc_ln6_fu_154_p3(6 downto 3),
      O(3 downto 0) => tmp361_fu_128_p2(3 downto 0),
      S(3) => \tmp361_fu_128_p2_carry_i_1__1_n_9\,
      S(2) => \tmp361_fu_128_p2_carry_i_2__1_n_9\,
      S(1) => \tmp361_fu_128_p2_carry_i_3__1_n_9\,
      S(0) => \tmp361_fu_128_p2_carry_i_4__1_n_9\
    );
\tmp361_fu_128_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp361_fu_128_p2_carry_n_9,
      CO(3) => \tmp361_fu_128_p2_carry__0_n_9\,
      CO(2) => \tmp361_fu_128_p2_carry__0_n_10\,
      CO(1) => \tmp361_fu_128_p2_carry__0_n_11\,
      CO(0) => \tmp361_fu_128_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \vb1_val_int_reg_reg_n_9_[7]\,
      DI(2) => \vb1_val_int_reg_reg_n_9_[6]\,
      DI(1) => \vb1_val_int_reg_reg_n_9_[5]\,
      DI(0) => trunc_ln6_fu_154_p3(7),
      O(3 downto 0) => tmp361_fu_128_p2(7 downto 4),
      S(3) => \tmp361_fu_128_p2_carry__0_i_1__1_n_9\,
      S(2) => \tmp361_fu_128_p2_carry__0_i_2__1_n_9\,
      S(1) => \tmp361_fu_128_p2_carry__0_i_3__1_n_9\,
      S(0) => \tmp361_fu_128_p2_carry__0_i_4__1_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[7]\,
      I1 => M01_fu_90_p3(10),
      O => \tmp361_fu_128_p2_carry__0_i_1__1_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[6]\,
      I1 => M01_fu_90_p3(9),
      O => \tmp361_fu_128_p2_carry__0_i_2__1_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[5]\,
      I1 => M01_fu_90_p3(8),
      O => \tmp361_fu_128_p2_carry__0_i_3__1_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(7),
      I1 => M01_fu_90_p3(7),
      O => \tmp361_fu_128_p2_carry__0_i_4__1_n_9\
    );
\tmp361_fu_128_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp361_fu_128_p2_carry__0_n_9\,
      CO(3 downto 0) => \NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp361_fu_128_p2(13),
      S(3 downto 0) => B"0001"
    );
\tmp361_fu_128_p2_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(6),
      I1 => M01_fu_90_p3(6),
      O => \tmp361_fu_128_p2_carry_i_1__1_n_9\
    );
\tmp361_fu_128_p2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(5),
      I1 => M01_fu_90_p3(5),
      O => \tmp361_fu_128_p2_carry_i_2__1_n_9\
    );
\tmp361_fu_128_p2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(4),
      I1 => M01_fu_90_p3(4),
      O => \tmp361_fu_128_p2_carry_i_3__1_n_9\
    );
\tmp361_fu_128_p2_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(3),
      I1 => M01_fu_90_p3(3),
      O => \tmp361_fu_128_p2_carry_i_4__1_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp361_fu_128_p2(0),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp361_reg_349(13),
      Q => tmp361_reg_349_pp0_iter1_reg(13),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp361_fu_128_p2(1),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp361_fu_128_p2(2),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp361_fu_128_p2(3),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp361_fu_128_p2(4),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp361_fu_128_p2(5),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp361_fu_128_p2(6),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp361_reg_349(7),
      Q => tmp361_reg_349_pp0_iter1_reg(7),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9\,
      Q => tmp5_fu_259_p3(1),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp361_reg_349_pp0_iter1_reg(13),
      Q => tmp5_fu_259_p3(14),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9\,
      Q => tmp5_fu_259_p3(2),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9\,
      Q => tmp5_fu_259_p3(3),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9\,
      Q => tmp5_fu_259_p3(4),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9\,
      Q => tmp5_fu_259_p3(5),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9\,
      Q => tmp5_fu_259_p3(6),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9\,
      Q => tmp5_fu_259_p3(7),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp361_reg_349_pp0_iter1_reg(7),
      Q => tmp5_fu_259_p3(8),
      R => '0'
    );
\tmp361_reg_349_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp361_fu_128_p2(13),
      Q => tmp361_reg_349(13),
      R => '0'
    );
\tmp361_reg_349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp361_fu_128_p2(7),
      Q => tmp361_reg_349(7),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(3),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(4),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(5),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(6),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(7),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[5]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[6]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[7]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\,
      Q => M00_fu_252_p3(3),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\,
      Q => M00_fu_252_p3(4),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\,
      Q => M00_fu_252_p3(5),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\,
      Q => M00_fu_252_p3(6),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\,
      Q => M00_fu_252_p3(7),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\,
      Q => M00_fu_252_p3(8),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\,
      Q => M00_fu_252_p3(9),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\,
      Q => M00_fu_252_p3(10),
      R => '0'
    );
\trunc_ln162_reg_369[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vt0_val_read_reg_333(0),
      I1 => vb0_val_read_reg_305(0),
      O => \trunc_ln162_reg_369[0]_i_1__1_n_9\
    );
\trunc_ln162_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln162_reg_369[0]_i_1__1_n_9\,
      Q => trunc_ln162_reg_369(0),
      R => '0'
    );
\trunc_ln162_reg_369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry_n_16\,
      Q => trunc_ln162_reg_369(1),
      R => '0'
    );
\trunc_ln162_reg_369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry_n_15\,
      Q => \^trunc_ln162_reg_369_reg[7]_0\(0),
      R => '0'
    );
\trunc_ln162_reg_369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry_n_14\,
      Q => \^trunc_ln162_reg_369_reg[7]_0\(1),
      R => '0'
    );
\trunc_ln162_reg_369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry_n_13\,
      Q => \^trunc_ln162_reg_369_reg[7]_0\(2),
      R => '0'
    );
\trunc_ln162_reg_369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__0_n_16\,
      Q => \^trunc_ln162_reg_369_reg[7]_0\(3),
      R => '0'
    );
\trunc_ln162_reg_369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__0_n_15\,
      Q => \^trunc_ln162_reg_369_reg[7]_0\(4),
      R => '0'
    );
\trunc_ln162_reg_369_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_g_2_fu_213_p2__1_carry__0_n_14\,
      Q => \^trunc_ln162_reg_369_reg[7]_0\(5),
      R => '0'
    );
\vb1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => trunc_ln6_fu_154_p3(3),
      R => '0'
    );
\vb1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => trunc_ln6_fu_154_p3(4),
      R => '0'
    );
\vb1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => trunc_ln6_fu_154_p3(5),
      R => '0'
    );
\vb1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => trunc_ln6_fu_154_p3(6),
      R => '0'
    );
\vb1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => trunc_ln6_fu_154_p3(7),
      R => '0'
    );
\vb1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \vb1_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\vb1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \vb1_val_int_reg_reg_n_9_[6]\,
      R => '0'
    );
\vb1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \vb1_val_int_reg_reg_n_9_[7]\,
      R => '0'
    );
\vt0_val_read_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(0),
      Q => vt0_val_read_reg_333(0),
      R => '0'
    );
\vt0_val_read_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(1),
      Q => vt0_val_read_reg_333(1),
      R => '0'
    );
\vt0_val_read_reg_333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(2),
      Q => vt0_val_read_reg_333(2),
      R => '0'
    );
\vt0_val_read_reg_333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(3),
      Q => vt0_val_read_reg_333(3),
      R => '0'
    );
\vt0_val_read_reg_333_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(4),
      Q => vt0_val_read_reg_333(4),
      R => '0'
    );
\vt0_val_read_reg_333_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(5),
      Q => vt0_val_read_reg_333(5),
      R => '0'
    );
\vt0_val_read_reg_333_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(6),
      Q => vt0_val_read_reg_333(6),
      R => '0'
    );
\vt0_val_read_reg_333_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vt0_val_int_reg(7),
      Q => vt0_val_read_reg_333(7),
      R => '0'
    );
\vt1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(0),
      Q => M01_fu_90_p3(3),
      R => '0'
    );
\vt1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(1),
      Q => M01_fu_90_p3(4),
      R => '0'
    );
\vt1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(2),
      Q => M01_fu_90_p3(5),
      R => '0'
    );
\vt1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(3),
      Q => M01_fu_90_p3(6),
      R => '0'
    );
\vt1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(4),
      Q => M01_fu_90_p3(7),
      R => '0'
    );
\vt1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(5),
      Q => M01_fu_90_p3(8),
      R => '0'
    );
\vt1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(6),
      Q => M01_fu_90_p3(9),
      R => '0'
    );
\vt1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vt1_val_int_reg_reg[7]_0\(7),
      Q => M01_fu_90_p3(10),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_31 is
  port (
    \trunc_ln162_reg_369_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln166_2_reg_374_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln155_3_reg_354_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_g_fu_272_p2__1_carry__1_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \temp_g_fu_272_p2__1_carry__2_0\ : out STD_LOGIC;
    ap_ce_reg_reg : out STD_LOGIC;
    ap_ce_reg_reg_0 : out STD_LOGIC;
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    ap_ce_reg_reg_5 : out STD_LOGIC;
    \add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vb0_val_int_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vb0_val_int_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln168_reg_379_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln155_3_reg_354_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln155_3_reg_354_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln155_3_reg_354_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln155_3_reg_354_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln155_3_reg_354_reg[11]_2\ : in STD_LOGIC;
    vb2_val_read_reg_298_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_1_int_reg_reg[6]\ : in STD_LOGIC;
    \vt1_val_int_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesY_reg_756_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    vb0_val_read_reg_305 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln162_reg_369_reg[4]_0\ : in STD_LOGIC;
    \tmp3_reg_344_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln155_3_reg_354_reg[11]_3\ : in STD_LOGIC;
    \vb1_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt1_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt0_val_read_reg_333_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vb0_val_int_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp3_reg_344_reg[3]_0\ : in STD_LOGIC;
    \tmp3_reg_344_reg[3]_1\ : in STD_LOGIC;
    \tmp3_reg_344_reg[3]_2\ : in STD_LOGIC;
    \tmp3_reg_344_reg[3]_3\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_0\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_1\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_2\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_31 : entity is "scharr_accel_xFGradientY_16_0_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_31;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_31 is
  signal M00_fu_252_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal M01_fu_90_p3 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln155_3_fu_144_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln155_3_fu_144_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_9\ : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_10 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_11 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_12 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_9 : STD_LOGIC;
  signal add_ln155_3_reg_354 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^add_ln155_3_reg_354_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln166_2_fu_238_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__2_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry__2_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_i_2_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_i_3_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_i_5_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_i_6_n_9\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_10\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_11\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_12\ : STD_LOGIC;
  signal \add_ln166_2_fu_238_p2__0_carry_n_9\ : STD_LOGIC;
  signal add_ln166_2_reg_374 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^add_ln166_2_reg_374_reg[13]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln168_3_fu_192_p2__1_carry_n_9\ : STD_LOGIC;
  signal add_ln168_3_reg_359_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln168_3_reg_359_reg_n_9_[1]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[2]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[3]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[4]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[5]\ : STD_LOGIC;
  signal \add_ln168_3_reg_359_reg_n_9_[6]\ : STD_LOGIC;
  signal add_ln168_fu_247_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln168_fu_247_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln168_fu_247_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_i_1_n_9 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_i_2_n_9 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_i_4_n_9 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_i_5_n_9 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_10 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_11 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_12 : STD_LOGIC;
  signal add_ln168_fu_247_p2_carry_n_9 : STD_LOGIC;
  signal add_ln168_reg_379 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_return_int_reg[0]_i_1__2_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_1__0_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_g_2_fu_213_p2__1_carry__0_i_10_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_11_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_12_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_13_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_14_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_15_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_16_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_17_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_18_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_9_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_8_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_11_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_12_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_8_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_9_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_9\ : STD_LOGIC;
  signal temp_g_2_reg_364 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \temp_g_fu_272_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \^temp_g_fu_272_p2__1_carry__1_0\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_8_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_4_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_5_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_6_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_7_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_9\ : STD_LOGIC;
  signal tmp361_fu_128_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp361_fu_128_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_10\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_11\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_12\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_9\ : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_i_1_n_9 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_i_2_n_9 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_i_3_n_9 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_i_4_n_9 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_10 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_11 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_12 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_9 : STD_LOGIC;
  signal tmp361_reg_349 : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal tmp361_reg_349_pp0_iter1_reg : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9\ : STD_LOGIC;
  signal \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9\ : STD_LOGIC;
  signal tmp3_reg_344 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp4_fu_225_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp5_fu_259_p3 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \tmp_9_fu_285_p4__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\ : STD_LOGIC;
  signal trunc_ln162_reg_369 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \trunc_ln162_reg_369[0]_i_1_n_9\ : STD_LOGIC;
  signal \^trunc_ln162_reg_369_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln6_fu_154_p3 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \vb1_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal \vb1_val_int_reg_reg_n_9_[6]\ : STD_LOGIC;
  signal \vb1_val_int_reg_reg_n_9_[7]\ : STD_LOGIC;
  signal vt0_val_read_reg_333 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln168_3_fu_192_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln168_fu_247_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry__0_i_1\ : label is "lutpair27";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry__0_i_2\ : label is "lutpair26";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry__0_i_3\ : label is "lutpair25";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry__0_i_4\ : label is "lutpair24";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry__0_i_6\ : label is "lutpair27";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry__0_i_7\ : label is "lutpair26";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry__0_i_8\ : label is "lutpair25";
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_fu_238_p2__0_carry__2\ : label is 35;
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry_i_1__0\ : label is "lutpair75";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry_i_3\ : label is "lutpair24";
  attribute HLUTNM of \add_ln166_2_fu_238_p2__0_carry_i_4__0\ : label is "lutpair75";
  attribute HLUTNM of \add_ln168_3_fu_192_p2__1_carry__0_i_1\ : label is "lutpair17";
  attribute HLUTNM of \add_ln168_3_fu_192_p2__1_carry__0_i_5\ : label is "lutpair17";
  attribute HLUTNM of \add_ln168_fu_247_p2_carry__0_i_1\ : label is "lutpair32";
  attribute HLUTNM of \add_ln168_fu_247_p2_carry__0_i_2\ : label is "lutpair31";
  attribute HLUTNM of \add_ln168_fu_247_p2_carry__0_i_5\ : label is "lutpair32";
  attribute HLUTNM of add_ln168_fu_247_p2_carry_i_1 : label is "lutpair30";
  attribute HLUTNM of add_ln168_fu_247_p2_carry_i_2 : label is "lutpair29";
  attribute HLUTNM of add_ln168_fu_247_p2_carry_i_4 : label is "lutpair31";
  attribute HLUTNM of add_ln168_fu_247_p2_carry_i_5 : label is "lutpair30";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry__0_i_11\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry__0_i_13\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry_i_12\ : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__2\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \trunc_ln162_reg_369[0]_i_1\ : label is "soft_lutpair14";
begin
  O(0) <= \^o\(0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \add_ln155_3_reg_354_reg[2]_0\(0) <= \^add_ln155_3_reg_354_reg[2]_0\(0);
  \add_ln166_2_reg_374_reg[13]_0\(2 downto 0) <= \^add_ln166_2_reg_374_reg[13]_0\(2 downto 0);
  \add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0\(0) <= \^add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0\(0);
  \temp_g_fu_272_p2__1_carry__1_0\ <= \^temp_g_fu_272_p2__1_carry__1_0\;
  \trunc_ln162_reg_369_reg[1]_0\(1 downto 0) <= \^trunc_ln162_reg_369_reg[1]_0\(1 downto 0);
\GradientValuesY_reg_756[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => E(0),
      I2 => add_ln168_reg_379(0),
      I3 => ap_return_int_reg(0),
      I4 => \vt1_val_int_reg_reg[0]_0\(0),
      I5 => \GradientValuesY_reg_756_reg[6]\(0),
      O => ap_ce_reg_reg
    );
\GradientValuesY_reg_756[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => E(0),
      I2 => add_ln168_reg_379(1),
      I3 => ap_return_int_reg(1),
      I4 => \vt1_val_int_reg_reg[0]_0\(0),
      I5 => \GradientValuesY_reg_756_reg[6]\(1),
      O => ap_ce_reg_reg_0
    );
\GradientValuesY_reg_756[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => E(0),
      I2 => add_ln168_reg_379(2),
      I3 => ap_return_int_reg(2),
      I4 => \vt1_val_int_reg_reg[0]_0\(0),
      I5 => \GradientValuesY_reg_756_reg[6]\(2),
      O => ap_ce_reg_reg_1
    );
\GradientValuesY_reg_756[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => E(0),
      I2 => add_ln168_reg_379(3),
      I3 => ap_return_int_reg(3),
      I4 => \vt1_val_int_reg_reg[0]_0\(0),
      I5 => \GradientValuesY_reg_756_reg[6]\(3),
      O => ap_ce_reg_reg_2
    );
\GradientValuesY_reg_756[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => E(0),
      I2 => add_ln168_reg_379(4),
      I3 => ap_return_int_reg(4),
      I4 => \vt1_val_int_reg_reg[0]_0\(0),
      I5 => \GradientValuesY_reg_756_reg[6]\(4),
      O => ap_ce_reg_reg_3
    );
\GradientValuesY_reg_756[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => E(0),
      I2 => add_ln168_reg_379(5),
      I3 => ap_return_int_reg(5),
      I4 => \vt1_val_int_reg_reg[0]_0\(0),
      I5 => \GradientValuesY_reg_756_reg[6]\(5),
      O => ap_ce_reg_reg_4
    );
\GradientValuesY_reg_756[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340FFFF73400000"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => E(0),
      I2 => add_ln168_reg_379(6),
      I3 => ap_return_int_reg(6),
      I4 => \vt1_val_int_reg_reg[0]_0\(0),
      I5 => \GradientValuesY_reg_756_reg[6]\(6),
      O => ap_ce_reg_reg_5
    );
\GradientValuesY_reg_756[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I2 => \^o\(0),
      I3 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      O => \temp_g_fu_272_p2__1_carry__2_0\
    );
add_ln155_3_fu_144_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln155_3_fu_144_p2_carry_n_9,
      CO(2) => add_ln155_3_fu_144_p2_carry_n_10,
      CO(1) => add_ln155_3_fu_144_p2_carry_n_11,
      CO(0) => add_ln155_3_fu_144_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \^q\(0),
      DI(2) => S(0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => add_ln155_3_fu_144_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\add_ln155_3_fu_144_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln155_3_fu_144_p2_carry_n_9,
      CO(3) => \add_ln155_3_fu_144_p2_carry__0_n_9\,
      CO(2) => \add_ln155_3_fu_144_p2_carry__0_n_10\,
      CO(1) => \add_ln155_3_fu_144_p2_carry__0_n_11\,
      CO(0) => \add_ln155_3_fu_144_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \add_ln155_3_reg_354_reg[7]_0\(3 downto 0),
      O(3 downto 0) => add_ln155_3_fu_144_p2(7 downto 4),
      S(3 downto 0) => \add_ln155_3_reg_354_reg[7]_1\(3 downto 0)
    );
\add_ln155_3_fu_144_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln155_3_fu_144_p2_carry__0_n_9\,
      CO(3) => \add_ln155_3_fu_144_p2_carry__1_n_9\,
      CO(2) => \add_ln155_3_fu_144_p2_carry__1_n_10\,
      CO(1) => \add_ln155_3_fu_144_p2_carry__1_n_11\,
      CO(0) => \add_ln155_3_fu_144_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => M01_fu_90_p3(10),
      DI(2) => \add_ln155_3_fu_144_p2_carry__1_i_1_n_9\,
      DI(1) => \add_ln155_3_fu_144_p2_carry__1_i_2_n_9\,
      DI(0) => \add_ln155_3_reg_354_reg[11]_0\(0),
      O(3 downto 0) => add_ln155_3_fu_144_p2(11 downto 8),
      S(3) => \add_ln155_3_fu_144_p2_carry__1_i_4_n_9\,
      S(2) => \add_ln155_3_fu_144_p2_carry__1_i_5_n_9\,
      S(1 downto 0) => \add_ln155_3_reg_354_reg[11]_1\(1 downto 0)
    );
\add_ln155_3_fu_144_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \add_ln155_3_reg_354_reg[11]_2\,
      O => \add_ln155_3_fu_144_p2_carry__1_i_1_n_9\
    );
\add_ln155_3_fu_144_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \add_ln155_3_reg_354_reg[11]_3\,
      O => \add_ln155_3_fu_144_p2_carry__1_i_2_n_9\
    );
\add_ln155_3_fu_144_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M01_fu_90_p3(10),
      O => \add_ln155_3_fu_144_p2_carry__1_i_4_n_9\
    );
\add_ln155_3_fu_144_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]_2\,
      I1 => \^q\(6),
      I2 => M01_fu_90_p3(10),
      O => \add_ln155_3_fu_144_p2_carry__1_i_5_n_9\
    );
\add_ln155_3_fu_144_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln155_3_fu_144_p2_carry__1_n_9\,
      CO(3 downto 0) => \NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln155_3_fu_144_p2(12),
      S(3 downto 0) => B"0001"
    );
\add_ln155_3_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(0),
      Q => add_ln155_3_reg_354(0),
      R => '0'
    );
\add_ln155_3_reg_354_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(10),
      Q => add_ln155_3_reg_354(10),
      R => '0'
    );
\add_ln155_3_reg_354_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(11),
      Q => add_ln155_3_reg_354(11),
      R => '0'
    );
\add_ln155_3_reg_354_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(12),
      Q => add_ln155_3_reg_354(12),
      R => '0'
    );
\add_ln155_3_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(1),
      Q => add_ln155_3_reg_354(1),
      R => '0'
    );
\add_ln155_3_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(2),
      Q => \^add_ln155_3_reg_354_reg[2]_0\(0),
      R => '0'
    );
\add_ln155_3_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(3),
      Q => add_ln155_3_reg_354(3),
      R => '0'
    );
\add_ln155_3_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(4),
      Q => add_ln155_3_reg_354(4),
      R => '0'
    );
\add_ln155_3_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(5),
      Q => add_ln155_3_reg_354(5),
      R => '0'
    );
\add_ln155_3_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(6),
      Q => add_ln155_3_reg_354(6),
      R => '0'
    );
\add_ln155_3_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(7),
      Q => add_ln155_3_reg_354(7),
      R => '0'
    );
\add_ln155_3_reg_354_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(8),
      Q => add_ln155_3_reg_354(8),
      R => '0'
    );
\add_ln155_3_reg_354_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln155_3_fu_144_p2(9),
      Q => add_ln155_3_reg_354(9),
      R => '0'
    );
\add_ln166_2_fu_238_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln166_2_fu_238_p2__0_carry_n_9\,
      CO(2) => \add_ln166_2_fu_238_p2__0_carry_n_10\,
      CO(1) => \add_ln166_2_fu_238_p2__0_carry_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry_n_12\,
      CYINIT => '0',
      DI(3) => \add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9\,
      DI(2) => \add_ln166_2_fu_238_p2__0_carry_i_2_n_9\,
      DI(1) => tmp4_fu_225_p3(1),
      DI(0) => \^trunc_ln162_reg_369_reg[1]_0\(0),
      O(3 downto 1) => add_ln166_2_fu_238_p2(3 downto 1),
      O(0) => add_ln168_fu_247_p2(0),
      S(3) => \add_ln166_2_fu_238_p2__0_carry_i_3_n_9\,
      S(2) => \add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9\,
      S(1) => \add_ln166_2_fu_238_p2__0_carry_i_5_n_9\,
      S(0) => \add_ln166_2_fu_238_p2__0_carry_i_6_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_fu_238_p2__0_carry_n_9\,
      CO(3) => \add_ln166_2_fu_238_p2__0_carry__0_n_9\,
      CO(2) => \add_ln166_2_fu_238_p2__0_carry__0_n_10\,
      CO(1) => \add_ln166_2_fu_238_p2__0_carry__0_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9\,
      DI(2) => \add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9\,
      DI(1) => \add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9\,
      DI(0) => \add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9\,
      O(3 downto 0) => add_ln166_2_fu_238_p2(7 downto 4),
      S(3) => \add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9\,
      S(2) => \add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9\,
      S(1) => \add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9\,
      S(0) => \add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(6),
      I1 => trunc_ln162_reg_369(6),
      I2 => tmp4_fu_225_p3(6),
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(5),
      I1 => trunc_ln162_reg_369(5),
      I2 => tmp4_fu_225_p3(5),
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(4),
      I1 => trunc_ln162_reg_369(4),
      I2 => tmp4_fu_225_p3(4),
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(3),
      I1 => trunc_ln162_reg_369(3),
      I2 => tmp4_fu_225_p3(3),
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9\,
      I1 => temp_g_2_reg_364(7),
      I2 => vb2_val_read_reg_298_pp0_iter1_reg(7),
      I3 => tmp4_fu_225_p3(7),
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(6),
      I1 => trunc_ln162_reg_369(6),
      I2 => tmp4_fu_225_p3(6),
      I3 => \add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9\,
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(5),
      I1 => trunc_ln162_reg_369(5),
      I2 => tmp4_fu_225_p3(5),
      I3 => \add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9\,
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(4),
      I1 => trunc_ln162_reg_369(4),
      I2 => tmp4_fu_225_p3(4),
      I3 => \add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9\,
      O => \add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_fu_238_p2__0_carry__0_n_9\,
      CO(3) => \add_ln166_2_fu_238_p2__0_carry__1_n_9\,
      CO(2) => \add_ln166_2_fu_238_p2__0_carry__1_n_10\,
      CO(1) => \add_ln166_2_fu_238_p2__0_carry__1_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => temp_g_2_reg_364(10),
      DI(1) => \add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9\,
      DI(0) => \add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9\,
      O(3 downto 0) => add_ln166_2_fu_238_p2(11 downto 8),
      S(3) => temp_g_2_reg_364(11),
      S(2) => \add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9\,
      S(1) => \add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9\,
      S(0) => \add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => temp_g_2_reg_364(8),
      I1 => tmp4_fu_225_p3(8),
      O => \add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(7),
      I1 => temp_g_2_reg_364(7),
      I2 => tmp4_fu_225_p3(7),
      O => \add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp4_fu_225_p3(9),
      I1 => temp_g_2_reg_364(9),
      I2 => temp_g_2_reg_364(10),
      O => \add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp4_fu_225_p3(8),
      I1 => temp_g_2_reg_364(8),
      I2 => temp_g_2_reg_364(9),
      I3 => tmp4_fu_225_p3(9),
      O => \add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp4_fu_225_p3(7),
      I1 => temp_g_2_reg_364(7),
      I2 => vb2_val_read_reg_298_pp0_iter1_reg(7),
      I3 => temp_g_2_reg_364(8),
      I4 => tmp4_fu_225_p3(8),
      O => \add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_fu_238_p2__0_carry__1_n_9\,
      CO(3) => \NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln166_2_fu_238_p2__0_carry__2_n_10\,
      CO(1) => \add_ln166_2_fu_238_p2__0_carry__2_n_11\,
      CO(0) => \add_ln166_2_fu_238_p2__0_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln166_2_fu_238_p2(15 downto 12),
      S(3) => temp_g_2_reg_364(14),
      S(2 downto 0) => temp_g_2_reg_364(14 downto 12)
    );
\add_ln166_2_fu_238_p2__0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I1 => trunc_ln162_reg_369(2),
      I2 => tmp4_fu_225_p3(2),
      O => \add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp4_fu_225_p3(2),
      I1 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I2 => trunc_ln162_reg_369(2),
      O => \add_ln166_2_fu_238_p2__0_carry_i_2_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(3),
      I1 => trunc_ln162_reg_369(3),
      I2 => tmp4_fu_225_p3(3),
      I3 => \add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9\,
      O => \add_ln166_2_fu_238_p2__0_carry_i_3_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I1 => trunc_ln162_reg_369(2),
      I2 => tmp4_fu_225_p3(2),
      I3 => \^trunc_ln162_reg_369_reg[1]_0\(1),
      I4 => vb2_val_read_reg_298_pp0_iter1_reg(1),
      O => \add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(1),
      I1 => \^trunc_ln162_reg_369_reg[1]_0\(1),
      I2 => tmp4_fu_225_p3(1),
      O => \add_ln166_2_fu_238_p2__0_carry_i_5_n_9\
    );
\add_ln166_2_fu_238_p2__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^trunc_ln162_reg_369_reg[1]_0\(0),
      I1 => vb2_val_read_reg_298_pp0_iter1_reg(0),
      O => \add_ln166_2_fu_238_p2__0_carry_i_6_n_9\
    );
\add_ln166_2_reg_374[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^trunc_ln162_reg_369_reg[1]_0\(0),
      I1 => vb2_val_read_reg_298_pp0_iter1_reg(0),
      O => add_ln166_2_fu_238_p2(0)
    );
\add_ln166_2_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(0),
      Q => add_ln166_2_reg_374(0),
      R => '0'
    );
\add_ln166_2_reg_374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(10),
      Q => add_ln166_2_reg_374(10),
      R => '0'
    );
\add_ln166_2_reg_374_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(11),
      Q => add_ln166_2_reg_374(11),
      R => '0'
    );
\add_ln166_2_reg_374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(12),
      Q => add_ln166_2_reg_374(12),
      R => '0'
    );
\add_ln166_2_reg_374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(13),
      Q => add_ln166_2_reg_374(13),
      R => '0'
    );
\add_ln166_2_reg_374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(14),
      Q => add_ln166_2_reg_374(14),
      R => '0'
    );
\add_ln166_2_reg_374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(15),
      Q => add_ln166_2_reg_374(15),
      R => '0'
    );
\add_ln166_2_reg_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(1),
      Q => add_ln166_2_reg_374(1),
      R => '0'
    );
\add_ln166_2_reg_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(2),
      Q => add_ln166_2_reg_374(2),
      R => '0'
    );
\add_ln166_2_reg_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(3),
      Q => add_ln166_2_reg_374(3),
      R => '0'
    );
\add_ln166_2_reg_374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(4),
      Q => add_ln166_2_reg_374(4),
      R => '0'
    );
\add_ln166_2_reg_374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(5),
      Q => add_ln166_2_reg_374(5),
      R => '0'
    );
\add_ln166_2_reg_374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(6),
      Q => add_ln166_2_reg_374(6),
      R => '0'
    );
\add_ln166_2_reg_374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(7),
      Q => add_ln166_2_reg_374(7),
      R => '0'
    );
\add_ln166_2_reg_374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(8),
      Q => add_ln166_2_reg_374(8),
      R => '0'
    );
\add_ln166_2_reg_374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln166_2_fu_238_p2(9),
      Q => add_ln166_2_reg_374(9),
      R => '0'
    );
\add_ln168_3_fu_192_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln168_3_fu_192_p2__1_carry_n_9\,
      CO(2) => \add_ln168_3_fu_192_p2__1_carry_n_10\,
      CO(1) => \add_ln168_3_fu_192_p2__1_carry_n_11\,
      CO(0) => \add_ln168_3_fu_192_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => tmp361_fu_128_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => p_0_in(2 downto 0),
      O(0) => \NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED\(0),
      S(3) => \add_ln168_3_fu_192_p2__1_carry_i_1_n_9\,
      S(2) => \add_ln168_3_fu_192_p2__1_carry_i_2_n_9\,
      S(1) => \add_ln168_3_fu_192_p2__1_carry_i_3_n_9\,
      S(0) => '0'
    );
\add_ln168_3_fu_192_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln168_3_fu_192_p2__1_carry_n_9\,
      CO(3 downto 2) => \NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln168_3_fu_192_p2__1_carry__0_n_11\,
      CO(0) => \add_ln168_3_fu_192_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9\,
      DI(0) => \add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9\,
      O(3) => \NLW_add_ln168_3_fu_192_p2__1_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(5 downto 3),
      S(3) => '0',
      S(2) => \add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9\,
      S(1) => \add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9\,
      S(0) => \add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp3_reg_344_reg[8]_0\(3),
      I1 => trunc_ln6_fu_154_p3(4),
      I2 => tmp361_fu_128_p2(3),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp361_fu_128_p2(3),
      I1 => \tmp3_reg_344_reg[8]_0\(3),
      I2 => trunc_ln6_fu_154_p3(4),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp361_fu_128_p2(4),
      I1 => trunc_ln6_fu_154_p3(5),
      I2 => \tmp3_reg_344_reg[8]_0\(4),
      I3 => trunc_ln6_fu_154_p3(6),
      I4 => \tmp3_reg_344_reg[8]_0\(5),
      I5 => tmp361_fu_128_p2(5),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9\,
      I1 => trunc_ln6_fu_154_p3(5),
      I2 => \tmp3_reg_344_reg[8]_0\(4),
      I3 => tmp361_fu_128_p2(4),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \tmp3_reg_344_reg[8]_0\(3),
      I1 => trunc_ln6_fu_154_p3(4),
      I2 => tmp361_fu_128_p2(3),
      I3 => trunc_ln6_fu_154_p3(3),
      I4 => \tmp3_reg_344_reg[8]_0\(2),
      O => \add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp3_reg_344_reg[8]_0\(2),
      I1 => trunc_ln6_fu_154_p3(3),
      I2 => tmp361_fu_128_p2(2),
      O => \add_ln168_3_fu_192_p2__1_carry_i_1_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp361_fu_128_p2(1),
      I1 => \tmp3_reg_344_reg[8]_0\(1),
      O => \add_ln168_3_fu_192_p2__1_carry_i_2_n_9\
    );
\add_ln168_3_fu_192_p2__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp361_fu_128_p2(0),
      I1 => \tmp3_reg_344_reg[8]_0\(0),
      O => \add_ln168_3_fu_192_p2__1_carry_i_3_n_9\
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \add_ln168_3_reg_359_reg_n_9_[1]\,
      Q => \^add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0\(0),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \add_ln168_3_reg_359_reg_n_9_[2]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(2),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \add_ln168_3_reg_359_reg_n_9_[3]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(3),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \add_ln168_3_reg_359_reg_n_9_[4]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(4),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \add_ln168_3_reg_359_reg_n_9_[5]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(5),
      R => '0'
    );
\add_ln168_3_reg_359_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \add_ln168_3_reg_359_reg_n_9_[6]\,
      Q => add_ln168_3_reg_359_pp0_iter1_reg(6),
      R => '0'
    );
\add_ln168_3_reg_359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => \add_ln168_3_reg_359_reg_n_9_[1]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => \add_ln168_3_reg_359_reg_n_9_[2]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \add_ln168_3_reg_359_reg_n_9_[3]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \add_ln168_3_reg_359_reg_n_9_[4]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => \add_ln168_3_reg_359_reg_n_9_[5]\,
      R => '0'
    );
\add_ln168_3_reg_359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => \add_ln168_3_reg_359_reg_n_9_[6]\,
      R => '0'
    );
add_ln168_fu_247_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln168_fu_247_p2_carry_n_9,
      CO(2) => add_ln168_fu_247_p2_carry_n_10,
      CO(1) => add_ln168_fu_247_p2_carry_n_11,
      CO(0) => add_ln168_fu_247_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => add_ln168_fu_247_p2_carry_i_1_n_9,
      DI(2) => add_ln168_fu_247_p2_carry_i_2_n_9,
      DI(1) => DI(0),
      DI(0) => '0',
      O(3 downto 1) => add_ln168_fu_247_p2(3 downto 1),
      O(0) => NLW_add_ln168_fu_247_p2_carry_O_UNCONNECTED(0),
      S(3) => add_ln168_fu_247_p2_carry_i_4_n_9,
      S(2) => add_ln168_fu_247_p2_carry_i_5_n_9,
      S(1 downto 0) => \add_ln168_reg_379_reg[3]_0\(1 downto 0)
    );
\add_ln168_fu_247_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln168_fu_247_p2_carry_n_9,
      CO(3 downto 2) => \NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln168_fu_247_p2_carry__0_n_11\,
      CO(0) => \add_ln168_fu_247_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln168_fu_247_p2_carry__0_i_1_n_9\,
      DI(0) => \add_ln168_fu_247_p2_carry__0_i_2_n_9\,
      O(3) => \NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln168_fu_247_p2(6 downto 4),
      S(3) => '0',
      S(2) => \add_ln168_fu_247_p2_carry__0_i_3_n_9\,
      S(1) => \add_ln168_fu_247_p2_carry__0_i_4_n_9\,
      S(0) => \add_ln168_fu_247_p2_carry__0_i_5_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(4),
      I1 => trunc_ln162_reg_369(4),
      I2 => add_ln168_3_reg_359_pp0_iter1_reg(4),
      O => \add_ln168_fu_247_p2_carry__0_i_1_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(3),
      I1 => trunc_ln162_reg_369(3),
      I2 => add_ln168_3_reg_359_pp0_iter1_reg(3),
      O => \add_ln168_fu_247_p2_carry__0_i_2_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln168_3_reg_359_pp0_iter1_reg(5),
      I1 => trunc_ln162_reg_369(5),
      I2 => vb2_val_read_reg_298_pp0_iter1_reg(5),
      I3 => trunc_ln162_reg_369(6),
      I4 => vb2_val_read_reg_298_pp0_iter1_reg(6),
      I5 => add_ln168_3_reg_359_pp0_iter1_reg(6),
      O => \add_ln168_fu_247_p2_carry__0_i_3_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln168_fu_247_p2_carry__0_i_1_n_9\,
      I1 => trunc_ln162_reg_369(5),
      I2 => vb2_val_read_reg_298_pp0_iter1_reg(5),
      I3 => add_ln168_3_reg_359_pp0_iter1_reg(5),
      O => \add_ln168_fu_247_p2_carry__0_i_4_n_9\
    );
\add_ln168_fu_247_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(4),
      I1 => trunc_ln162_reg_369(4),
      I2 => add_ln168_3_reg_359_pp0_iter1_reg(4),
      I3 => \add_ln168_fu_247_p2_carry__0_i_2_n_9\,
      O => \add_ln168_fu_247_p2_carry__0_i_5_n_9\
    );
add_ln168_fu_247_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I1 => trunc_ln162_reg_369(2),
      I2 => add_ln168_3_reg_359_pp0_iter1_reg(2),
      O => add_ln168_fu_247_p2_carry_i_1_n_9
    );
add_ln168_fu_247_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(1),
      I1 => \^trunc_ln162_reg_369_reg[1]_0\(1),
      I2 => \^add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0\(0),
      O => add_ln168_fu_247_p2_carry_i_2_n_9
    );
add_ln168_fu_247_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(3),
      I1 => trunc_ln162_reg_369(3),
      I2 => add_ln168_3_reg_359_pp0_iter1_reg(3),
      I3 => add_ln168_fu_247_p2_carry_i_1_n_9,
      O => add_ln168_fu_247_p2_carry_i_4_n_9
    );
add_ln168_fu_247_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I1 => trunc_ln162_reg_369(2),
      I2 => add_ln168_3_reg_359_pp0_iter1_reg(2),
      I3 => add_ln168_fu_247_p2_carry_i_2_n_9,
      O => add_ln168_fu_247_p2_carry_i_5_n_9
    );
\add_ln168_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln168_fu_247_p2(0),
      Q => add_ln168_reg_379(0),
      R => '0'
    );
\add_ln168_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln168_fu_247_p2(1),
      Q => add_ln168_reg_379(1),
      R => '0'
    );
\add_ln168_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln168_fu_247_p2(2),
      Q => add_ln168_reg_379(2),
      R => '0'
    );
\add_ln168_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln168_fu_247_p2(3),
      Q => add_ln168_reg_379(3),
      R => '0'
    );
\add_ln168_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln168_fu_247_p2(4),
      Q => add_ln168_reg_379(4),
      R => '0'
    );
\add_ln168_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln168_fu_247_p2(5),
      Q => add_ln168_reg_379(5),
      R => '0'
    );
\add_ln168_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => add_ln168_fu_247_p2(6),
      Q => add_ln168_reg_379(6),
      R => '0'
    );
\ap_return_1_int_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[6]\,
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I2 => add_ln168_reg_379(0),
      I3 => E(0),
      I4 => ap_return_int_reg(0),
      O => D(0)
    );
\ap_return_1_int_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[6]\,
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I2 => add_ln168_reg_379(1),
      I3 => E(0),
      I4 => ap_return_int_reg(1),
      O => D(1)
    );
\ap_return_1_int_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[6]\,
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I2 => add_ln168_reg_379(2),
      I3 => E(0),
      I4 => ap_return_int_reg(2),
      O => D(2)
    );
\ap_return_1_int_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[6]\,
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I2 => add_ln168_reg_379(3),
      I3 => E(0),
      I4 => ap_return_int_reg(3),
      O => D(3)
    );
\ap_return_1_int_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[6]\,
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I2 => add_ln168_reg_379(4),
      I3 => E(0),
      I4 => ap_return_int_reg(4),
      O => D(4)
    );
\ap_return_1_int_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[6]\,
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I2 => add_ln168_reg_379(5),
      I3 => E(0),
      I4 => ap_return_int_reg(5),
      O => D(5)
    );
\ap_return_1_int_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBAAA"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[6]\,
      I1 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I2 => add_ln168_reg_379(6),
      I3 => E(0),
      I4 => ap_return_int_reg(6),
      O => D(6)
    );
\ap_return_int_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I2 => \^o\(0),
      I3 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I5 => add_ln168_reg_379(0),
      O => \ap_return_int_reg[0]_i_1__2_n_9\
    );
\ap_return_int_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I2 => \^o\(0),
      I3 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I5 => add_ln168_reg_379(1),
      O => \ap_return_int_reg[1]_i_1__0_n_9\
    );
\ap_return_int_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I2 => \^o\(0),
      I3 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I5 => add_ln168_reg_379(2),
      O => \ap_return_int_reg[2]_i_1__0_n_9\
    );
\ap_return_int_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I2 => \^o\(0),
      I3 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I5 => add_ln168_reg_379(3),
      O => \ap_return_int_reg[3]_i_1__0_n_9\
    );
\ap_return_int_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I2 => \^o\(0),
      I3 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I5 => add_ln168_reg_379(4),
      O => \ap_return_int_reg[4]_i_1__0_n_9\
    );
\ap_return_int_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I2 => \^o\(0),
      I3 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I5 => add_ln168_reg_379(5),
      O => \ap_return_int_reg[5]_i_1__0_n_9\
    );
\ap_return_int_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^add_ln166_2_reg_374_reg[13]_0\(2),
      I1 => \^temp_g_fu_272_p2__1_carry__1_0\,
      I2 => \^o\(0),
      I3 => \^add_ln166_2_reg_374_reg[13]_0\(0),
      I4 => \^add_ln166_2_reg_374_reg[13]_0\(1),
      I5 => add_ln168_reg_379(6),
      O => \ap_return_int_reg[6]_i_1__0_n_9\
    );
\ap_return_int_reg[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_9_fu_285_p4__0\(2),
      I1 => \tmp_9_fu_285_p4__0\(1),
      I2 => \tmp_9_fu_285_p4__0\(4),
      I3 => \tmp_9_fu_285_p4__0\(3),
      O => \^temp_g_fu_272_p2__1_carry__1_0\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[0]_i_1__2_n_9\,
      Q => ap_return_int_reg(0),
      S => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[1]_i_1__0_n_9\,
      Q => ap_return_int_reg(1),
      S => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[2]_i_1__0_n_9\,
      Q => ap_return_int_reg(2),
      S => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[3]_i_1__0_n_9\,
      Q => ap_return_int_reg(3),
      S => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[4]_i_1__0_n_9\,
      Q => ap_return_int_reg(4),
      S => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[5]_i_1__0_n_9\,
      Q => ap_return_int_reg(5),
      S => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[6]_i_1__0_n_9\,
      Q => ap_return_int_reg(6),
      S => '0'
    );
\temp_g_2_fu_213_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_2_fu_213_p2__1_carry_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry_i_1_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry_i_2_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry_i_3_n_9\,
      DI(0) => '0',
      O(3) => \temp_g_2_fu_213_p2__1_carry_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry_i_4_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry_i_5_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry_i_6_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry_i_7_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry_n_9\,
      CO(3) => \temp_g_2_fu_213_p2__1_carry__0_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry__0_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry__0_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry__0_i_1_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry__0_i_2_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry__0_i_3_n_9\,
      DI(0) => \temp_g_2_fu_213_p2__1_carry__0_i_4_n_9\,
      O(3) => \temp_g_2_fu_213_p2__1_carry__0_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry__0_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry__0_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__0_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry__0_i_5_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry__0_i_6_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry__0_i_7_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry__0_i_8_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(7),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_9_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_10_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(4),
      I3 => vb0_val_read_reg_305(6),
      I4 => add_ln155_3_reg_354(6),
      I5 => vt0_val_read_reg_333(6),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_10_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_11_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(5),
      I4 => add_ln155_3_reg_354(5),
      I5 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_12_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_13_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F808EF08EFE0F8"
    )
        port map (
      I0 => vt0_val_read_reg_333(2),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(4),
      I4 => add_ln155_3_reg_354(4),
      I5 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_14_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(7),
      I4 => vt0_val_read_reg_333(7),
      I5 => add_ln155_3_reg_354(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_15_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => add_ln155_3_reg_354(7),
      I1 => vt0_val_read_reg_333(7),
      I2 => vb0_val_read_reg_305(7),
      I3 => vt0_val_read_reg_333(5),
      I4 => add_ln155_3_reg_354(6),
      I5 => vt0_val_read_reg_333(6),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_16_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vb0_val_read_reg_305(6),
      I3 => vt0_val_read_reg_333(4),
      I4 => add_ln155_3_reg_354(5),
      I5 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_17_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vb0_val_read_reg_305(5),
      I3 => vt0_val_read_reg_333(3),
      I4 => add_ln155_3_reg_354(4),
      I5 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_18_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(4),
      I3 => vb0_val_read_reg_305(6),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_11_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_12_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_2_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(5),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_13_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_14_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_3_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_8_n_9\,
      I1 => vt0_val_read_reg_333(1),
      I2 => vt0_val_read_reg_333(2),
      I3 => \temp_g_2_fu_213_p2__1_carry_i_9_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_4_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_1_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_15_n_9\,
      I2 => add_ln155_3_reg_354(8),
      I3 => vt0_val_read_reg_333(6),
      I4 => add_ln155_3_reg_354(7),
      I5 => vt0_val_read_reg_333(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_5_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_2_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_10_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_16_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_6_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_3_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_12_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_17_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_7_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_4_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_14_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_18_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_8_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(7),
      I2 => vt0_val_read_reg_333(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_9_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry__0_n_9\,
      CO(3) => \temp_g_2_fu_213_p2__1_carry__1_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry__1_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry__1_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry__1_i_1_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry__1_i_2_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry__1_i_3_n_9\,
      DI(0) => \temp_g_2_fu_213_p2__1_carry__1_i_4_n_9\,
      O(3) => \temp_g_2_fu_213_p2__1_carry__1_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry__1_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry__1_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__1_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry__1_i_5_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry__1_i_6_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry__1_i_7_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry__1_i_8_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln155_3_reg_354(11),
      I1 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => vt0_val_read_reg_333(7),
      I1 => add_ln155_3_reg_354(8),
      I2 => add_ln155_3_reg_354(9),
      I3 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_2_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00071000"
    )
        port map (
      I0 => add_ln155_3_reg_354(7),
      I1 => vt0_val_read_reg_333(6),
      I2 => vt0_val_read_reg_333(7),
      I3 => add_ln155_3_reg_354(8),
      I4 => add_ln155_3_reg_354(9),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_3_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BD42"
    )
        port map (
      I0 => vt0_val_read_reg_333(7),
      I1 => add_ln155_3_reg_354(7),
      I2 => vt0_val_read_reg_333(6),
      I3 => add_ln155_3_reg_354(8),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_15_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__1_i_4_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => add_ln155_3_reg_354(10),
      I1 => add_ln155_3_reg_354(12),
      I2 => add_ln155_3_reg_354(11),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_5_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA1500FF"
    )
        port map (
      I0 => add_ln155_3_reg_354(9),
      I1 => add_ln155_3_reg_354(8),
      I2 => vt0_val_read_reg_333(7),
      I3 => add_ln155_3_reg_354(11),
      I4 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_6_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0F080010F0F7F"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(7),
      I2 => add_ln155_3_reg_354(9),
      I3 => add_ln155_3_reg_354(8),
      I4 => vt0_val_read_reg_333(7),
      I5 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_7_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966996696669"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__1_i_4_n_9\,
      I1 => add_ln155_3_reg_354(9),
      I2 => add_ln155_3_reg_354(8),
      I3 => vt0_val_read_reg_333(7),
      I4 => vt0_val_read_reg_333(6),
      I5 => add_ln155_3_reg_354(7),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_8_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry__1_n_9\,
      CO(3 downto 1) => \NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \temp_g_2_fu_213_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \temp_g_2_fu_213_p2__1_carry__2_i_1_n_9\,
      O(3 downto 2) => \NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \temp_g_2_fu_213_p2__1_carry__2_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__2_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \temp_g_2_fu_213_p2__1_carry__2_i_2_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln155_3_reg_354(12),
      I1 => add_ln155_3_reg_354(11),
      O => \temp_g_2_fu_213_p2__1_carry__2_i_1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln155_3_reg_354(11),
      I1 => add_ln155_3_reg_354(12),
      O => \temp_g_2_fu_213_p2__1_carry__2_i_2_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_8_n_9\,
      I1 => vt0_val_read_reg_333(1),
      I2 => vt0_val_read_reg_333(2),
      I3 => \temp_g_2_fu_213_p2__1_carry_i_9_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry_i_1_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vt0_val_read_reg_333(2),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(3),
      O => \temp_g_2_fu_213_p2__1_carry_i_11_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vt0_val_read_reg_333(0),
      I1 => add_ln155_3_reg_354(1),
      I2 => vt0_val_read_reg_333(1),
      O => \temp_g_2_fu_213_p2__1_carry_i_12_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F71010F71F07071F"
    )
        port map (
      I0 => vt0_val_read_reg_333(0),
      I1 => add_ln155_3_reg_354(1),
      I2 => vt0_val_read_reg_333(1),
      I3 => \^add_ln155_3_reg_354_reg[2]_0\(0),
      I4 => vb0_val_read_reg_305(2),
      I5 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_2_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E8B2882BEEB2E8B"
    )
        port map (
      I0 => vb0_val_read_reg_305(1),
      I1 => add_ln155_3_reg_354(1),
      I2 => vt0_val_read_reg_333(0),
      I3 => vt0_val_read_reg_333(1),
      I4 => vb0_val_read_reg_305(0),
      I5 => add_ln155_3_reg_354(0),
      O => \temp_g_2_fu_213_p2__1_carry_i_3_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559595AA6A555595"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_9_n_9\,
      I1 => vt0_val_read_reg_333(2),
      I2 => vt0_val_read_reg_333(1),
      I3 => \trunc_ln162_reg_369_reg[4]_0\,
      I4 => vb0_val_read_reg_305(3),
      I5 => \temp_g_2_fu_213_p2__1_carry_i_11_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry_i_4_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_2_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry_i_8_n_9\,
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_5_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_3_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry_i_12_n_9\,
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(2),
      I4 => vb0_val_read_reg_305(2),
      I5 => \^add_ln155_3_reg_354_reg[2]_0\(0),
      O => \temp_g_2_fu_213_p2__1_carry_i_6_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4D24B2D4B2DB4D2"
    )
        port map (
      I0 => add_ln155_3_reg_354(0),
      I1 => vb0_val_read_reg_305(0),
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(0),
      I4 => add_ln155_3_reg_354(1),
      I5 => vb0_val_read_reg_305(1),
      O => \temp_g_2_fu_213_p2__1_carry_i_7_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669699669"
    )
        port map (
      I0 => vt0_val_read_reg_333(3),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(2),
      I3 => vb0_val_read_reg_305(2),
      I4 => \^add_ln155_3_reg_354_reg[2]_0\(0),
      I5 => vb0_val_read_reg_305(3),
      O => \temp_g_2_fu_213_p2__1_carry_i_8_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696966996"
    )
        port map (
      I0 => vb0_val_read_reg_305(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(4),
      I3 => vt0_val_read_reg_333(3),
      I4 => add_ln155_3_reg_354(3),
      I5 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_9_n_9\
    );
\temp_g_2_reg_364_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__1_n_15\,
      Q => temp_g_2_reg_364(10),
      R => '0'
    );
\temp_g_2_reg_364_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__1_n_14\,
      Q => temp_g_2_reg_364(11),
      R => '0'
    );
\temp_g_2_reg_364_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__1_n_13\,
      Q => temp_g_2_reg_364(12),
      R => '0'
    );
\temp_g_2_reg_364_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__2_n_16\,
      Q => temp_g_2_reg_364(13),
      R => '0'
    );
\temp_g_2_reg_364_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__2_n_15\,
      Q => temp_g_2_reg_364(14),
      R => '0'
    );
\temp_g_2_reg_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__0_n_14\,
      Q => temp_g_2_reg_364(7),
      R => '0'
    );
\temp_g_2_reg_364_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__0_n_13\,
      Q => temp_g_2_reg_364(8),
      R => '0'
    );
\temp_g_2_reg_364_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__1_n_16\,
      Q => temp_g_2_reg_364(9),
      R => '0'
    );
\temp_g_fu_272_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_fu_272_p2__1_carry_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln166_2_reg_374(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry_i_1_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry_i_2_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry_i_3_n_9\,
      S(0) => add_ln166_2_reg_374(0)
    );
\temp_g_fu_272_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry_n_9\,
      CO(3) => \temp_g_fu_272_p2__1_carry__0_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry__0_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__0_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_272_p2__1_carry__0_i_1_n_9\,
      DI(2) => \temp_g_fu_272_p2__1_carry__0_i_2_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__0_i_3_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry__0_i_5_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__0_i_6_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__0_i_7_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__0_i_8_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(6),
      I1 => M00_fu_252_p3(6),
      I2 => add_ln166_2_reg_374(6),
      O => \temp_g_fu_272_p2__1_carry__0_i_1_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(5),
      I1 => M00_fu_252_p3(5),
      I2 => add_ln166_2_reg_374(5),
      O => \temp_g_fu_272_p2__1_carry__0_i_2_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(4),
      I1 => M00_fu_252_p3(4),
      I2 => add_ln166_2_reg_374(4),
      O => \temp_g_fu_272_p2__1_carry__0_i_3_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln166_2_reg_374(4),
      I1 => M00_fu_252_p3(4),
      I2 => tmp5_fu_259_p3(4),
      O => \temp_g_fu_272_p2__1_carry__0_i_4_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(6),
      I1 => M00_fu_252_p3(6),
      I2 => tmp5_fu_259_p3(6),
      I3 => add_ln166_2_reg_374(7),
      I4 => M00_fu_252_p3(7),
      I5 => tmp5_fu_259_p3(7),
      O => \temp_g_fu_272_p2__1_carry__0_i_5_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(5),
      I1 => M00_fu_252_p3(5),
      I2 => tmp5_fu_259_p3(5),
      I3 => add_ln166_2_reg_374(6),
      I4 => M00_fu_252_p3(6),
      I5 => tmp5_fu_259_p3(6),
      O => \temp_g_fu_272_p2__1_carry__0_i_6_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(4),
      I1 => M00_fu_252_p3(4),
      I2 => tmp5_fu_259_p3(4),
      I3 => add_ln166_2_reg_374(5),
      I4 => M00_fu_252_p3(5),
      I5 => tmp5_fu_259_p3(5),
      O => \temp_g_fu_272_p2__1_carry__0_i_7_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp5_fu_259_p3(4),
      I1 => M00_fu_252_p3(4),
      I2 => add_ln166_2_reg_374(4),
      I3 => tmp5_fu_259_p3(3),
      I4 => M00_fu_252_p3(3),
      O => \temp_g_fu_272_p2__1_carry__0_i_8_n_9\
    );
\temp_g_fu_272_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry__0_n_9\,
      CO(3) => \temp_g_fu_272_p2__1_carry__1_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry__1_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__1_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_272_p2__1_carry__1_i_1_n_9\,
      DI(2) => \temp_g_fu_272_p2__1_carry__1_i_2_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__1_i_3_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__1_i_4_n_9\,
      O(3 downto 1) => \tmp_9_fu_285_p4__0\(3 downto 1),
      O(0) => \^o\(0),
      S(3) => \temp_g_fu_272_p2__1_carry__1_i_5_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__1_i_6_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__1_i_7_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__1_i_8_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(14),
      I1 => M00_fu_252_p3(10),
      I2 => add_ln166_2_reg_374(10),
      O => \temp_g_fu_272_p2__1_carry__1_i_1_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(14),
      I1 => M00_fu_252_p3(9),
      I2 => add_ln166_2_reg_374(9),
      O => \temp_g_fu_272_p2__1_carry__1_i_2_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(8),
      I1 => M00_fu_252_p3(8),
      I2 => add_ln166_2_reg_374(8),
      O => \temp_g_fu_272_p2__1_carry__1_i_3_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(7),
      I1 => M00_fu_252_p3(7),
      I2 => add_ln166_2_reg_374(7),
      O => \temp_g_fu_272_p2__1_carry__1_i_4_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => add_ln166_2_reg_374(10),
      I1 => M00_fu_252_p3(10),
      I2 => tmp5_fu_259_p3(14),
      I3 => add_ln166_2_reg_374(11),
      O => \temp_g_fu_272_p2__1_carry__1_i_5_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE18778"
    )
        port map (
      I0 => add_ln166_2_reg_374(9),
      I1 => M00_fu_252_p3(9),
      I2 => add_ln166_2_reg_374(10),
      I3 => M00_fu_252_p3(10),
      I4 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__1_i_6_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(8),
      I1 => M00_fu_252_p3(8),
      I2 => tmp5_fu_259_p3(8),
      I3 => add_ln166_2_reg_374(9),
      I4 => M00_fu_252_p3(9),
      I5 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__1_i_7_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(7),
      I1 => M00_fu_252_p3(7),
      I2 => tmp5_fu_259_p3(7),
      I3 => add_ln166_2_reg_374(8),
      I4 => M00_fu_252_p3(8),
      I5 => tmp5_fu_259_p3(8),
      O => \temp_g_fu_272_p2__1_carry__1_i_8_n_9\
    );
\temp_g_fu_272_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry__1_n_9\,
      CO(3) => \NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \temp_g_fu_272_p2__1_carry__2_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__2_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \temp_g_fu_272_p2__1_carry__2_i_1_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__2_i_2_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__2_i_3_n_9\,
      O(3 downto 1) => \^add_ln166_2_reg_374_reg[13]_0\(2 downto 0),
      O(0) => \tmp_9_fu_285_p4__0\(4),
      S(3) => \temp_g_fu_272_p2__1_carry__2_i_4_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__2_i_5_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__2_i_6_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__2_i_7_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(13),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_1_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(12),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_2_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(11),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_3_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => tmp5_fu_259_p3(14),
      I1 => add_ln166_2_reg_374(14),
      I2 => add_ln166_2_reg_374(15),
      O => \temp_g_fu_272_p2__1_carry__2_i_4_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => add_ln166_2_reg_374(13),
      I1 => add_ln166_2_reg_374(14),
      I2 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_5_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(12),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(13),
      O => \temp_g_fu_272_p2__1_carry__2_i_6_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(11),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(12),
      O => \temp_g_fu_272_p2__1_carry__2_i_7_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => M00_fu_252_p3(3),
      I1 => tmp5_fu_259_p3(3),
      I2 => add_ln166_2_reg_374(3),
      O => \temp_g_fu_272_p2__1_carry_i_1_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln166_2_reg_374(2),
      I1 => tmp5_fu_259_p3(2),
      O => \temp_g_fu_272_p2__1_carry_i_2_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln166_2_reg_374(1),
      I1 => tmp5_fu_259_p3(1),
      O => \temp_g_fu_272_p2__1_carry_i_3_n_9\
    );
tmp361_fu_128_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp361_fu_128_p2_carry_n_9,
      CO(2) => tmp361_fu_128_p2_carry_n_10,
      CO(1) => tmp361_fu_128_p2_carry_n_11,
      CO(0) => tmp361_fu_128_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => trunc_ln6_fu_154_p3(6 downto 3),
      O(3 downto 0) => tmp361_fu_128_p2(3 downto 0),
      S(3) => tmp361_fu_128_p2_carry_i_1_n_9,
      S(2) => tmp361_fu_128_p2_carry_i_2_n_9,
      S(1) => tmp361_fu_128_p2_carry_i_3_n_9,
      S(0) => tmp361_fu_128_p2_carry_i_4_n_9
    );
\tmp361_fu_128_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp361_fu_128_p2_carry_n_9,
      CO(3) => \tmp361_fu_128_p2_carry__0_n_9\,
      CO(2) => \tmp361_fu_128_p2_carry__0_n_10\,
      CO(1) => \tmp361_fu_128_p2_carry__0_n_11\,
      CO(0) => \tmp361_fu_128_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \vb1_val_int_reg_reg_n_9_[7]\,
      DI(2) => \vb1_val_int_reg_reg_n_9_[6]\,
      DI(1) => \vb1_val_int_reg_reg_n_9_[5]\,
      DI(0) => trunc_ln6_fu_154_p3(7),
      O(3 downto 0) => tmp361_fu_128_p2(7 downto 4),
      S(3) => \tmp361_fu_128_p2_carry__0_i_1_n_9\,
      S(2) => \tmp361_fu_128_p2_carry__0_i_2_n_9\,
      S(1) => \tmp361_fu_128_p2_carry__0_i_3_n_9\,
      S(0) => \tmp361_fu_128_p2_carry__0_i_4_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[7]\,
      I1 => M01_fu_90_p3(10),
      O => \tmp361_fu_128_p2_carry__0_i_1_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[6]\,
      I1 => \^q\(6),
      O => \tmp361_fu_128_p2_carry__0_i_2_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[5]\,
      I1 => \^q\(5),
      O => \tmp361_fu_128_p2_carry__0_i_3_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(7),
      I1 => \^q\(4),
      O => \tmp361_fu_128_p2_carry__0_i_4_n_9\
    );
\tmp361_fu_128_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp361_fu_128_p2_carry__0_n_9\,
      CO(3 downto 0) => \NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp361_fu_128_p2(13),
      S(3 downto 0) => B"0001"
    );
tmp361_fu_128_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(6),
      I1 => \^q\(3),
      O => tmp361_fu_128_p2_carry_i_1_n_9
    );
tmp361_fu_128_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(5),
      I1 => \^q\(2),
      O => tmp361_fu_128_p2_carry_i_2_n_9
    );
tmp361_fu_128_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(4),
      I1 => \^q\(1),
      O => tmp361_fu_128_p2_carry_i_3_n_9
    );
tmp361_fu_128_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(3),
      I1 => \^q\(0),
      O => tmp361_fu_128_p2_carry_i_4_n_9
    );
\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => tmp361_fu_128_p2(0),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_reg_349(13),
      Q => tmp361_reg_349_pp0_iter1_reg(13),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => tmp361_fu_128_p2(1),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => tmp361_fu_128_p2(2),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => tmp361_fu_128_p2(3),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => tmp361_fu_128_p2(4),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => tmp361_fu_128_p2(5),
      Q => \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_reg_349(6),
      Q => tmp361_reg_349_pp0_iter1_reg(6),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_reg_349(7),
      Q => tmp361_reg_349_pp0_iter1_reg(7),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9\,
      Q => tmp5_fu_259_p3(1),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_reg_349_pp0_iter1_reg(13),
      Q => tmp5_fu_259_p3(14),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9\,
      Q => tmp5_fu_259_p3(2),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9\,
      Q => tmp5_fu_259_p3(3),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9\,
      Q => tmp5_fu_259_p3(4),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9\,
      Q => tmp5_fu_259_p3(5),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9\,
      Q => tmp5_fu_259_p3(6),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_reg_349_pp0_iter1_reg(6),
      Q => tmp5_fu_259_p3(7),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_reg_349_pp0_iter1_reg(7),
      Q => tmp5_fu_259_p3(8),
      R => '0'
    );
\tmp361_reg_349_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_fu_128_p2(13),
      Q => tmp361_reg_349(13),
      R => '0'
    );
\tmp361_reg_349_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_fu_128_p2(6),
      Q => tmp361_reg_349(6),
      R => '0'
    );
\tmp361_reg_349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp361_fu_128_p2(7),
      Q => tmp361_reg_349(7),
      R => '0'
    );
\tmp3_reg_344[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(3),
      I1 => \tmp3_reg_344_reg[3]_3\,
      O => \vb0_val_int_reg_reg[3]\(3)
    );
\tmp3_reg_344[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(2),
      I1 => \tmp3_reg_344_reg[3]_2\,
      O => \vb0_val_int_reg_reg[3]\(2)
    );
\tmp3_reg_344[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(1),
      I1 => \tmp3_reg_344_reg[3]_1\,
      O => \vb0_val_int_reg_reg[3]\(1)
    );
\tmp3_reg_344[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(0),
      I1 => \tmp3_reg_344_reg[3]_0\,
      O => \vb0_val_int_reg_reg[3]\(0)
    );
\tmp3_reg_344[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(7),
      I1 => \tmp3_reg_344_reg[7]_3\,
      O => \vb0_val_int_reg_reg[7]\(3)
    );
\tmp3_reg_344[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(6),
      I1 => \tmp3_reg_344_reg[7]_2\,
      O => \vb0_val_int_reg_reg[7]\(2)
    );
\tmp3_reg_344[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(5),
      I1 => \tmp3_reg_344_reg[7]_1\,
      O => \vb0_val_int_reg_reg[7]\(1)
    );
\tmp3_reg_344[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(4),
      I1 => \tmp3_reg_344_reg[7]_0\,
      O => \vb0_val_int_reg_reg[7]\(0)
    );
\tmp3_reg_344_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(0),
      Q => tmp4_fu_225_p3(1),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(1),
      Q => tmp4_fu_225_p3(2),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(2),
      Q => tmp4_fu_225_p3(3),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(3),
      Q => tmp4_fu_225_p3(4),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(4),
      Q => tmp4_fu_225_p3(5),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(5),
      Q => tmp4_fu_225_p3(6),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(6),
      Q => tmp4_fu_225_p3(7),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(7),
      Q => tmp4_fu_225_p3(8),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp3_reg_344(8),
      Q => tmp4_fu_225_p3(9),
      R => '0'
    );
\tmp3_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(0),
      Q => tmp3_reg_344(0),
      R => '0'
    );
\tmp3_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(1),
      Q => tmp3_reg_344(1),
      R => '0'
    );
\tmp3_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(2),
      Q => tmp3_reg_344(2),
      R => '0'
    );
\tmp3_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(3),
      Q => tmp3_reg_344(3),
      R => '0'
    );
\tmp3_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(4),
      Q => tmp3_reg_344(4),
      R => '0'
    );
\tmp3_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(5),
      Q => tmp3_reg_344(5),
      R => '0'
    );
\tmp3_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(6),
      Q => tmp3_reg_344(6),
      R => '0'
    );
\tmp3_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(7),
      Q => tmp3_reg_344(7),
      R => '0'
    );
\tmp3_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp3_reg_344_reg[8]_0\(8),
      Q => tmp3_reg_344(8),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(3),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(4),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(5),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(6),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(7),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[5]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[6]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => E(0),
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[7]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\,
      Q => M00_fu_252_p3(3),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\,
      Q => M00_fu_252_p3(4),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\,
      Q => M00_fu_252_p3(5),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\,
      Q => M00_fu_252_p3(6),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\,
      Q => M00_fu_252_p3(7),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\,
      Q => M00_fu_252_p3(8),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\,
      Q => M00_fu_252_p3(9),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\,
      Q => M00_fu_252_p3(10),
      R => '0'
    );
\trunc_ln162_reg_369[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vt0_val_read_reg_333(0),
      I1 => add_ln155_3_reg_354(0),
      I2 => vb0_val_read_reg_305(0),
      O => \trunc_ln162_reg_369[0]_i_1_n_9\
    );
\trunc_ln162_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \trunc_ln162_reg_369[0]_i_1_n_9\,
      Q => \^trunc_ln162_reg_369_reg[1]_0\(0),
      R => '0'
    );
\trunc_ln162_reg_369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry_n_16\,
      Q => \^trunc_ln162_reg_369_reg[1]_0\(1),
      R => '0'
    );
\trunc_ln162_reg_369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry_n_15\,
      Q => trunc_ln162_reg_369(2),
      R => '0'
    );
\trunc_ln162_reg_369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry_n_14\,
      Q => trunc_ln162_reg_369(3),
      R => '0'
    );
\trunc_ln162_reg_369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry_n_13\,
      Q => trunc_ln162_reg_369(4),
      R => '0'
    );
\trunc_ln162_reg_369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__0_n_16\,
      Q => trunc_ln162_reg_369(5),
      R => '0'
    );
\trunc_ln162_reg_369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \temp_g_2_fu_213_p2__1_carry__0_n_15\,
      Q => trunc_ln162_reg_369(6),
      R => '0'
    );
\vb1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(0),
      Q => trunc_ln6_fu_154_p3(3),
      R => '0'
    );
\vb1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(1),
      Q => trunc_ln6_fu_154_p3(4),
      R => '0'
    );
\vb1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(2),
      Q => trunc_ln6_fu_154_p3(5),
      R => '0'
    );
\vb1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(3),
      Q => trunc_ln6_fu_154_p3(6),
      R => '0'
    );
\vb1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(4),
      Q => trunc_ln6_fu_154_p3(7),
      R => '0'
    );
\vb1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(5),
      Q => \vb1_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\vb1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(6),
      Q => \vb1_val_int_reg_reg_n_9_[6]\,
      R => '0'
    );
\vb1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(7),
      Q => \vb1_val_int_reg_reg_n_9_[7]\,
      R => '0'
    );
\vt0_val_read_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(0),
      Q => vt0_val_read_reg_333(0),
      R => '0'
    );
\vt0_val_read_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(1),
      Q => vt0_val_read_reg_333(1),
      R => '0'
    );
\vt0_val_read_reg_333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(2),
      Q => vt0_val_read_reg_333(2),
      R => '0'
    );
\vt0_val_read_reg_333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(3),
      Q => vt0_val_read_reg_333(3),
      R => '0'
    );
\vt0_val_read_reg_333_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(4),
      Q => vt0_val_read_reg_333(4),
      R => '0'
    );
\vt0_val_read_reg_333_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(5),
      Q => vt0_val_read_reg_333(5),
      R => '0'
    );
\vt0_val_read_reg_333_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(6),
      Q => vt0_val_read_reg_333(6),
      R => '0'
    );
\vt0_val_read_reg_333_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \vt0_val_read_reg_333_reg[7]_0\(7),
      Q => vt0_val_read_reg_333(7),
      R => '0'
    );
\vt1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\vt1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\vt1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\vt1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\vt1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\vt1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\vt1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\vt1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(7),
      Q => M01_fu_90_p3(10),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_32 is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln155_3_reg_354_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_1_int_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln155_3_reg_354_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln155_3_reg_354_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln155_3_reg_354_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln155_3_reg_354_reg[11]_2\ : in STD_LOGIC;
    \add_ln155_3_reg_354_reg[11]_3\ : in STD_LOGIC;
    \GradientValuesY_reg_756_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vt1_val_int_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vb0_val_read_reg_305 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_g_2_reg_364_reg[4]_0\ : in STD_LOGIC;
    \temp_g_2_reg_364_reg[4]_1\ : in STD_LOGIC;
    vb2_val_read_reg_298_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vb1_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt1_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vt0_val_read_reg_333_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vb0_val_int_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp3_reg_344_reg[3]_0\ : in STD_LOGIC;
    \tmp3_reg_344_reg[3]_1\ : in STD_LOGIC;
    \tmp3_reg_344_reg[3]_2\ : in STD_LOGIC;
    \tmp3_reg_344_reg[3]_3\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_0\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_1\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_2\ : in STD_LOGIC;
    \tmp3_reg_344_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_32 : entity is "scharr_accel_xFGradientY_16_0_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_32;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_32 is
  signal M00_fu_252_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal M01_fu_90_p3 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln155_3_fu_144_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln155_3_fu_144_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln155_3_fu_144_p2_carry__1_n_9\ : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_10 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_11 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_12 : STD_LOGIC;
  signal add_ln155_3_fu_144_p2_carry_n_9 : STD_LOGIC;
  signal add_ln155_3_reg_354 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^add_ln155_3_reg_354_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln166_2_fu_238_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln166_2_reg_374 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln166_2_reg_374[11]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[11]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[11]_i_4_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[11]_i_5_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[11]_i_6_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[3]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[3]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[3]_i_4_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[3]_i_5_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[3]_i_6_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[3]_i_7_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_4_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_5_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_6_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_7_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_8_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374[7]_i_9_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln166_2_reg_374_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln168_fu_247_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln168_reg_379 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_return_int_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal select_ln172_fu_315_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry__2_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_11__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_8__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_i_9__0_n_9\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_10\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_11\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_12\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_13\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_14\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_15\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_16\ : STD_LOGIC;
  signal \temp_g_2_fu_213_p2__1_carry_n_9\ : STD_LOGIC;
  signal temp_g_2_reg_364 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \temp_g_fu_272_p2__1_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_4__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_5__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_6__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_7__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_i_8__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_3__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_4__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_5__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_6__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_i_7__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_10\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_11\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_12\ : STD_LOGIC;
  signal \temp_g_fu_272_p2__1_carry_n_9\ : STD_LOGIC;
  signal tmp361_fu_128_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp361_fu_128_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_10\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_11\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_12\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \tmp361_fu_128_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_10 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_11 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_12 : STD_LOGIC;
  signal tmp361_fu_128_p2_carry_n_9 : STD_LOGIC;
  signal tmp361_reg_349 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp361_reg_349_pp0_iter1_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp3_reg_344 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp3_reg_344[3]_i_2_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344[3]_i_3_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344[3]_i_4_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344[3]_i_5_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344[7]_i_2_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344[7]_i_3_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344[7]_i_4_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344[7]_i_5_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \tmp3_reg_344_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp4_fu_225_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp5_fu_259_p3 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal tmp_9_fu_285_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tmp_9_fu_285_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\ : STD_LOGIC;
  signal \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\ : STD_LOGIC;
  signal trunc_ln162_reg_369 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \trunc_ln162_reg_369[0]_i_1__0_n_9\ : STD_LOGIC;
  signal trunc_ln166_fu_174_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln6_fu_154_p3 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \vb1_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal \vb1_val_int_reg_reg_n_9_[6]\ : STD_LOGIC;
  signal \vb1_val_int_reg_reg_n_9_[7]\ : STD_LOGIC;
  signal vt0_val_read_reg_333 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln166_2_reg_374_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln166_2_reg_374[3]_i_2\ : label is "lutpair49";
  attribute HLUTNM of \add_ln166_2_reg_374[3]_i_4\ : label is "lutpair50";
  attribute HLUTNM of \add_ln166_2_reg_374[3]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \add_ln166_2_reg_374[7]_i_2\ : label is "lutpair53";
  attribute HLUTNM of \add_ln166_2_reg_374[7]_i_3\ : label is "lutpair52";
  attribute HLUTNM of \add_ln166_2_reg_374[7]_i_4\ : label is "lutpair51";
  attribute HLUTNM of \add_ln166_2_reg_374[7]_i_5\ : label is "lutpair50";
  attribute HLUTNM of \add_ln166_2_reg_374[7]_i_7\ : label is "lutpair53";
  attribute HLUTNM of \add_ln166_2_reg_374[7]_i_8\ : label is "lutpair52";
  attribute HLUTNM of \add_ln166_2_reg_374[7]_i_9\ : label is "lutpair51";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln166_2_reg_374_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_reg_374_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_reg_374_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln166_2_reg_374_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry__0_i_11__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \temp_g_2_fu_213_p2__1_carry__0_i_13__0\ : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_g_fu_272_p2__1_carry__2\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg ";
  attribute srl_name of \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 ";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \add_ln155_3_reg_354_reg[2]_0\(0) <= \^add_ln155_3_reg_354_reg[2]_0\(0);
\GradientValuesY_reg_756[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFA0AFA3A0A0A0A"
    )
        port map (
      I0 => \GradientValuesY_reg_756_reg[7]\(0),
      I1 => tmp_9_fu_285_p4(7),
      I2 => \vt1_val_int_reg_reg[0]_0\(0),
      I3 => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      I4 => \ap_return_int_reg[0]_i_2__0_n_9\,
      I5 => ap_return_int_reg(0),
      O => \ap_return_1_int_reg_reg[7]\(0)
    );
add_ln155_3_fu_144_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln155_3_fu_144_p2_carry_n_9,
      CO(2) => add_ln155_3_fu_144_p2_carry_n_10,
      CO(1) => add_ln155_3_fu_144_p2_carry_n_11,
      CO(0) => add_ln155_3_fu_144_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \^q\(0),
      DI(2) => S(0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => add_ln155_3_fu_144_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\add_ln155_3_fu_144_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln155_3_fu_144_p2_carry_n_9,
      CO(3) => \add_ln155_3_fu_144_p2_carry__0_n_9\,
      CO(2) => \add_ln155_3_fu_144_p2_carry__0_n_10\,
      CO(1) => \add_ln155_3_fu_144_p2_carry__0_n_11\,
      CO(0) => \add_ln155_3_fu_144_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => add_ln155_3_fu_144_p2(7 downto 4),
      S(3 downto 0) => \add_ln155_3_reg_354_reg[7]_0\(3 downto 0)
    );
\add_ln155_3_fu_144_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln155_3_fu_144_p2_carry__0_n_9\,
      CO(3) => \add_ln155_3_fu_144_p2_carry__1_n_9\,
      CO(2) => \add_ln155_3_fu_144_p2_carry__1_n_10\,
      CO(1) => \add_ln155_3_fu_144_p2_carry__1_n_11\,
      CO(0) => \add_ln155_3_fu_144_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => M01_fu_90_p3(10),
      DI(2) => \add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9\,
      DI(1) => \add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9\,
      DI(0) => \add_ln155_3_reg_354_reg[11]_0\(0),
      O(3 downto 0) => add_ln155_3_fu_144_p2(11 downto 8),
      S(3) => \add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9\,
      S(2) => \add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9\,
      S(1 downto 0) => \add_ln155_3_reg_354_reg[11]_1\(1 downto 0)
    );
\add_ln155_3_fu_144_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \add_ln155_3_reg_354_reg[11]_2\,
      O => \add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9\
    );
\add_ln155_3_fu_144_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \add_ln155_3_reg_354_reg[11]_3\,
      O => \add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9\
    );
\add_ln155_3_fu_144_p2_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M01_fu_90_p3(10),
      O => \add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9\
    );
\add_ln155_3_fu_144_p2_carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \add_ln155_3_reg_354_reg[11]_2\,
      I1 => \^q\(6),
      I2 => M01_fu_90_p3(10),
      O => \add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9\
    );
\add_ln155_3_fu_144_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln155_3_fu_144_p2_carry__1_n_9\,
      CO(3 downto 0) => \NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln155_3_fu_144_p2(12),
      S(3 downto 0) => B"0001"
    );
\add_ln155_3_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(0),
      Q => add_ln155_3_reg_354(0),
      R => '0'
    );
\add_ln155_3_reg_354_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(10),
      Q => add_ln155_3_reg_354(10),
      R => '0'
    );
\add_ln155_3_reg_354_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(11),
      Q => add_ln155_3_reg_354(11),
      R => '0'
    );
\add_ln155_3_reg_354_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(12),
      Q => add_ln155_3_reg_354(12),
      R => '0'
    );
\add_ln155_3_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(1),
      Q => add_ln155_3_reg_354(1),
      R => '0'
    );
\add_ln155_3_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(2),
      Q => \^add_ln155_3_reg_354_reg[2]_0\(0),
      R => '0'
    );
\add_ln155_3_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(3),
      Q => add_ln155_3_reg_354(3),
      R => '0'
    );
\add_ln155_3_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(4),
      Q => add_ln155_3_reg_354(4),
      R => '0'
    );
\add_ln155_3_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(5),
      Q => add_ln155_3_reg_354(5),
      R => '0'
    );
\add_ln155_3_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(6),
      Q => add_ln155_3_reg_354(6),
      R => '0'
    );
\add_ln155_3_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(7),
      Q => add_ln155_3_reg_354(7),
      R => '0'
    );
\add_ln155_3_reg_354_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(8),
      Q => add_ln155_3_reg_354(8),
      R => '0'
    );
\add_ln155_3_reg_354_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln155_3_fu_144_p2(9),
      Q => add_ln155_3_reg_354(9),
      R => '0'
    );
\add_ln166_2_reg_374[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => temp_g_2_reg_364(8),
      I1 => tmp4_fu_225_p3(8),
      O => \add_ln166_2_reg_374[11]_i_2_n_9\
    );
\add_ln166_2_reg_374[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(7),
      I1 => temp_g_2_reg_364(7),
      I2 => tmp4_fu_225_p3(7),
      O => \add_ln166_2_reg_374[11]_i_3_n_9\
    );
\add_ln166_2_reg_374[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp4_fu_225_p3(9),
      I1 => temp_g_2_reg_364(9),
      I2 => temp_g_2_reg_364(10),
      O => \add_ln166_2_reg_374[11]_i_4_n_9\
    );
\add_ln166_2_reg_374[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp4_fu_225_p3(8),
      I1 => temp_g_2_reg_364(8),
      I2 => temp_g_2_reg_364(9),
      I3 => tmp4_fu_225_p3(9),
      O => \add_ln166_2_reg_374[11]_i_5_n_9\
    );
\add_ln166_2_reg_374[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp4_fu_225_p3(7),
      I1 => temp_g_2_reg_364(7),
      I2 => vb2_val_read_reg_298_pp0_iter1_reg(7),
      I3 => temp_g_2_reg_364(8),
      I4 => tmp4_fu_225_p3(8),
      O => \add_ln166_2_reg_374[11]_i_6_n_9\
    );
\add_ln166_2_reg_374[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I1 => temp_g_2_reg_364(2),
      I2 => tmp4_fu_225_p3(2),
      O => \add_ln166_2_reg_374[3]_i_2_n_9\
    );
\add_ln166_2_reg_374[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp4_fu_225_p3(2),
      I1 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I2 => temp_g_2_reg_364(2),
      O => \add_ln166_2_reg_374[3]_i_3_n_9\
    );
\add_ln166_2_reg_374[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(3),
      I1 => temp_g_2_reg_364(3),
      I2 => tmp4_fu_225_p3(3),
      I3 => \add_ln166_2_reg_374[3]_i_2_n_9\,
      O => \add_ln166_2_reg_374[3]_i_4_n_9\
    );
\add_ln166_2_reg_374[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(2),
      I1 => temp_g_2_reg_364(2),
      I2 => tmp4_fu_225_p3(2),
      I3 => temp_g_2_reg_364(1),
      I4 => vb2_val_read_reg_298_pp0_iter1_reg(1),
      O => \add_ln166_2_reg_374[3]_i_5_n_9\
    );
\add_ln166_2_reg_374[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(1),
      I1 => temp_g_2_reg_364(1),
      I2 => tmp4_fu_225_p3(1),
      O => \add_ln166_2_reg_374[3]_i_6_n_9\
    );
\add_ln166_2_reg_374[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln162_reg_369(0),
      I1 => vb2_val_read_reg_298_pp0_iter1_reg(0),
      O => \add_ln166_2_reg_374[3]_i_7_n_9\
    );
\add_ln166_2_reg_374[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(6),
      I1 => temp_g_2_reg_364(6),
      I2 => tmp4_fu_225_p3(6),
      O => \add_ln166_2_reg_374[7]_i_2_n_9\
    );
\add_ln166_2_reg_374[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(5),
      I1 => temp_g_2_reg_364(5),
      I2 => tmp4_fu_225_p3(5),
      O => \add_ln166_2_reg_374[7]_i_3_n_9\
    );
\add_ln166_2_reg_374[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(4),
      I1 => temp_g_2_reg_364(4),
      I2 => tmp4_fu_225_p3(4),
      O => \add_ln166_2_reg_374[7]_i_4_n_9\
    );
\add_ln166_2_reg_374[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(3),
      I1 => temp_g_2_reg_364(3),
      I2 => tmp4_fu_225_p3(3),
      O => \add_ln166_2_reg_374[7]_i_5_n_9\
    );
\add_ln166_2_reg_374[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln166_2_reg_374[7]_i_2_n_9\,
      I1 => temp_g_2_reg_364(7),
      I2 => vb2_val_read_reg_298_pp0_iter1_reg(7),
      I3 => tmp4_fu_225_p3(7),
      O => \add_ln166_2_reg_374[7]_i_6_n_9\
    );
\add_ln166_2_reg_374[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(6),
      I1 => temp_g_2_reg_364(6),
      I2 => tmp4_fu_225_p3(6),
      I3 => \add_ln166_2_reg_374[7]_i_3_n_9\,
      O => \add_ln166_2_reg_374[7]_i_7_n_9\
    );
\add_ln166_2_reg_374[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(5),
      I1 => temp_g_2_reg_364(5),
      I2 => tmp4_fu_225_p3(5),
      I3 => \add_ln166_2_reg_374[7]_i_4_n_9\,
      O => \add_ln166_2_reg_374[7]_i_8_n_9\
    );
\add_ln166_2_reg_374[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vb2_val_read_reg_298_pp0_iter1_reg(4),
      I1 => temp_g_2_reg_364(4),
      I2 => tmp4_fu_225_p3(4),
      I3 => \add_ln166_2_reg_374[7]_i_5_n_9\,
      O => \add_ln166_2_reg_374[7]_i_9_n_9\
    );
\add_ln166_2_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(0),
      Q => add_ln166_2_reg_374(0),
      R => '0'
    );
\add_ln166_2_reg_374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(10),
      Q => add_ln166_2_reg_374(10),
      R => '0'
    );
\add_ln166_2_reg_374_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(11),
      Q => add_ln166_2_reg_374(11),
      R => '0'
    );
\add_ln166_2_reg_374_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_reg_374_reg[7]_i_1_n_9\,
      CO(3) => \add_ln166_2_reg_374_reg[11]_i_1_n_9\,
      CO(2) => \add_ln166_2_reg_374_reg[11]_i_1_n_10\,
      CO(1) => \add_ln166_2_reg_374_reg[11]_i_1_n_11\,
      CO(0) => \add_ln166_2_reg_374_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => temp_g_2_reg_364(10),
      DI(1) => \add_ln166_2_reg_374[11]_i_2_n_9\,
      DI(0) => \add_ln166_2_reg_374[11]_i_3_n_9\,
      O(3 downto 0) => add_ln166_2_fu_238_p2(11 downto 8),
      S(3) => temp_g_2_reg_364(11),
      S(2) => \add_ln166_2_reg_374[11]_i_4_n_9\,
      S(1) => \add_ln166_2_reg_374[11]_i_5_n_9\,
      S(0) => \add_ln166_2_reg_374[11]_i_6_n_9\
    );
\add_ln166_2_reg_374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(12),
      Q => add_ln166_2_reg_374(12),
      R => '0'
    );
\add_ln166_2_reg_374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(13),
      Q => add_ln166_2_reg_374(13),
      R => '0'
    );
\add_ln166_2_reg_374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(14),
      Q => add_ln166_2_reg_374(14),
      R => '0'
    );
\add_ln166_2_reg_374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(15),
      Q => add_ln166_2_reg_374(15),
      R => '0'
    );
\add_ln166_2_reg_374_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_reg_374_reg[11]_i_1_n_9\,
      CO(3) => \NLW_add_ln166_2_reg_374_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln166_2_reg_374_reg[15]_i_1_n_10\,
      CO(1) => \add_ln166_2_reg_374_reg[15]_i_1_n_11\,
      CO(0) => \add_ln166_2_reg_374_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln166_2_fu_238_p2(15 downto 12),
      S(3) => temp_g_2_reg_364(14),
      S(2 downto 0) => temp_g_2_reg_364(14 downto 12)
    );
\add_ln166_2_reg_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(1),
      Q => add_ln166_2_reg_374(1),
      R => '0'
    );
\add_ln166_2_reg_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(2),
      Q => add_ln166_2_reg_374(2),
      R => '0'
    );
\add_ln166_2_reg_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(3),
      Q => add_ln166_2_reg_374(3),
      R => '0'
    );
\add_ln166_2_reg_374_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln166_2_reg_374_reg[3]_i_1_n_9\,
      CO(2) => \add_ln166_2_reg_374_reg[3]_i_1_n_10\,
      CO(1) => \add_ln166_2_reg_374_reg[3]_i_1_n_11\,
      CO(0) => \add_ln166_2_reg_374_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => \add_ln166_2_reg_374[3]_i_2_n_9\,
      DI(2) => \add_ln166_2_reg_374[3]_i_3_n_9\,
      DI(1) => tmp4_fu_225_p3(1),
      DI(0) => trunc_ln162_reg_369(0),
      O(3 downto 0) => add_ln166_2_fu_238_p2(3 downto 0),
      S(3) => \add_ln166_2_reg_374[3]_i_4_n_9\,
      S(2) => \add_ln166_2_reg_374[3]_i_5_n_9\,
      S(1) => \add_ln166_2_reg_374[3]_i_6_n_9\,
      S(0) => \add_ln166_2_reg_374[3]_i_7_n_9\
    );
\add_ln166_2_reg_374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(4),
      Q => add_ln166_2_reg_374(4),
      R => '0'
    );
\add_ln166_2_reg_374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(5),
      Q => add_ln166_2_reg_374(5),
      R => '0'
    );
\add_ln166_2_reg_374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(6),
      Q => add_ln166_2_reg_374(6),
      R => '0'
    );
\add_ln166_2_reg_374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(7),
      Q => add_ln166_2_reg_374(7),
      R => '0'
    );
\add_ln166_2_reg_374_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln166_2_reg_374_reg[3]_i_1_n_9\,
      CO(3) => \add_ln166_2_reg_374_reg[7]_i_1_n_9\,
      CO(2) => \add_ln166_2_reg_374_reg[7]_i_1_n_10\,
      CO(1) => \add_ln166_2_reg_374_reg[7]_i_1_n_11\,
      CO(0) => \add_ln166_2_reg_374_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => \add_ln166_2_reg_374[7]_i_2_n_9\,
      DI(2) => \add_ln166_2_reg_374[7]_i_3_n_9\,
      DI(1) => \add_ln166_2_reg_374[7]_i_4_n_9\,
      DI(0) => \add_ln166_2_reg_374[7]_i_5_n_9\,
      O(3 downto 0) => add_ln166_2_fu_238_p2(7 downto 4),
      S(3) => \add_ln166_2_reg_374[7]_i_6_n_9\,
      S(2) => \add_ln166_2_reg_374[7]_i_7_n_9\,
      S(1) => \add_ln166_2_reg_374[7]_i_8_n_9\,
      S(0) => \add_ln166_2_reg_374[7]_i_9_n_9\
    );
\add_ln166_2_reg_374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(8),
      Q => add_ln166_2_reg_374(8),
      R => '0'
    );
\add_ln166_2_reg_374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln166_2_fu_238_p2(9),
      Q => add_ln166_2_reg_374(9),
      R => '0'
    );
\add_ln168_reg_379[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln162_reg_369(0),
      I1 => vb2_val_read_reg_298_pp0_iter1_reg(0),
      O => add_ln168_fu_247_p2(0)
    );
\add_ln168_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => add_ln168_fu_247_p2(0),
      Q => add_ln168_reg_379(0),
      R => '0'
    );
\ap_return_1_int_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \ap_return_int_reg[0]_i_2__0_n_9\,
      I2 => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      I3 => tmp_9_fu_285_p4(7),
      O => D(0)
    );
\ap_return_int_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__0_n_9\,
      I1 => tmp_9_fu_285_p4(7),
      O => select_ln172_fu_315_p3(0)
    );
\ap_return_int_reg[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tmp_9_fu_285_p4__0\(1),
      I1 => \tmp_9_fu_285_p4__0\(2),
      I2 => add_ln168_reg_379(0),
      I3 => \tmp_9_fu_285_p4__0\(0),
      I4 => \ap_return_int_reg[0]_i_3__0_n_9\,
      O => \ap_return_int_reg[0]_i_2__0_n_9\
    );
\ap_return_int_reg[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_9_fu_285_p4__0\(4),
      I1 => \tmp_9_fu_285_p4__0\(3),
      I2 => \tmp_9_fu_285_p4__0\(6),
      I3 => \tmp_9_fu_285_p4__0\(5),
      O => \ap_return_int_reg[0]_i_3__0_n_9\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => select_ln172_fu_315_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\temp_g_2_fu_213_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_2_fu_213_p2__1_carry_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry_i_1__0_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry_i_2__0_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry_i_3__0_n_9\,
      DI(0) => '0',
      O(3) => \temp_g_2_fu_213_p2__1_carry_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry_i_4__0_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry_i_5__0_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry_i_6__0_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry_i_7__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry_n_9\,
      CO(3) => \temp_g_2_fu_213_p2__1_carry__0_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry__0_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry__0_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9\,
      DI(0) => \temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9\,
      O(3) => \temp_g_2_fu_213_p2__1_carry__0_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry__0_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry__0_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__0_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(4),
      I3 => vb0_val_read_reg_305(6),
      I4 => add_ln155_3_reg_354(6),
      I5 => vt0_val_read_reg_333(6),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(5),
      I4 => add_ln155_3_reg_354(5),
      I5 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(3),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(2),
      I3 => vb0_val_read_reg_305(4),
      I4 => add_ln155_3_reg_354(4),
      I5 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA40FD40FDA8EA"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(7),
      I4 => vt0_val_read_reg_333(7),
      I5 => add_ln155_3_reg_354(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => add_ln155_3_reg_354(7),
      I1 => vt0_val_read_reg_333(7),
      I2 => vb0_val_read_reg_305(7),
      I3 => vt0_val_read_reg_333(5),
      I4 => add_ln155_3_reg_354(6),
      I5 => vt0_val_read_reg_333(6),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vb0_val_read_reg_305(6),
      I3 => vt0_val_read_reg_333(4),
      I4 => add_ln155_3_reg_354(5),
      I5 => vt0_val_read_reg_333(5),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vb0_val_read_reg_305(5),
      I3 => vt0_val_read_reg_333(3),
      I4 => add_ln155_3_reg_354(4),
      I5 => vt0_val_read_reg_333(4),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(6),
      I2 => vt0_val_read_reg_333(5),
      I3 => vb0_val_read_reg_305(7),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(5),
      I1 => add_ln155_3_reg_354(5),
      I2 => vt0_val_read_reg_333(4),
      I3 => vb0_val_read_reg_305(6),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017E8E817"
    )
        port map (
      I0 => vt0_val_read_reg_333(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(5),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9\,
      I5 => \temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_8__0_n_9\,
      I1 => vt0_val_read_reg_333(1),
      I2 => vt0_val_read_reg_333(2),
      I3 => \temp_g_2_fu_213_p2__1_carry_i_9__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696696969"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9\,
      I2 => add_ln155_3_reg_354(8),
      I3 => vt0_val_read_reg_333(6),
      I4 => add_ln155_3_reg_354(7),
      I5 => vt0_val_read_reg_333(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9\,
      I2 => \temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(7),
      I2 => vt0_val_read_reg_333(7),
      O => \temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry__0_n_9\,
      CO(3) => \temp_g_2_fu_213_p2__1_carry__1_n_9\,
      CO(2) => \temp_g_2_fu_213_p2__1_carry__1_n_10\,
      CO(1) => \temp_g_2_fu_213_p2__1_carry__1_n_11\,
      CO(0) => \temp_g_2_fu_213_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9\,
      DI(2) => \temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9\,
      DI(1) => \temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9\,
      DI(0) => \temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9\,
      O(3) => \temp_g_2_fu_213_p2__1_carry__1_n_13\,
      O(2) => \temp_g_2_fu_213_p2__1_carry__1_n_14\,
      O(1) => \temp_g_2_fu_213_p2__1_carry__1_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__1_n_16\,
      S(3) => \temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9\,
      S(2) => \temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9\,
      S(1) => \temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9\,
      S(0) => \temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln155_3_reg_354(11),
      I1 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => vt0_val_read_reg_333(7),
      I1 => add_ln155_3_reg_354(8),
      I2 => add_ln155_3_reg_354(9),
      I3 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00071000"
    )
        port map (
      I0 => add_ln155_3_reg_354(7),
      I1 => vt0_val_read_reg_333(6),
      I2 => vt0_val_read_reg_333(7),
      I3 => add_ln155_3_reg_354(8),
      I4 => add_ln155_3_reg_354(9),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BD42"
    )
        port map (
      I0 => vt0_val_read_reg_333(7),
      I1 => add_ln155_3_reg_354(7),
      I2 => vt0_val_read_reg_333(6),
      I3 => add_ln155_3_reg_354(8),
      I4 => \temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => add_ln155_3_reg_354(10),
      I1 => add_ln155_3_reg_354(12),
      I2 => add_ln155_3_reg_354(11),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA1500FF"
    )
        port map (
      I0 => add_ln155_3_reg_354(9),
      I1 => add_ln155_3_reg_354(8),
      I2 => vt0_val_read_reg_333(7),
      I3 => add_ln155_3_reg_354(11),
      I4 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0F080010F0F7F"
    )
        port map (
      I0 => vt0_val_read_reg_333(6),
      I1 => add_ln155_3_reg_354(7),
      I2 => add_ln155_3_reg_354(9),
      I3 => add_ln155_3_reg_354(8),
      I4 => vt0_val_read_reg_333(7),
      I5 => add_ln155_3_reg_354(10),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966996696669"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9\,
      I1 => add_ln155_3_reg_354(9),
      I2 => add_ln155_3_reg_354(8),
      I3 => vt0_val_read_reg_333(7),
      I4 => vt0_val_read_reg_333(6),
      I5 => add_ln155_3_reg_354(7),
      O => \temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_2_fu_213_p2__1_carry__1_n_9\,
      CO(3 downto 1) => \NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \temp_g_2_fu_213_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9\,
      O(3 downto 2) => \NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \temp_g_2_fu_213_p2__1_carry__2_n_15\,
      O(0) => \temp_g_2_fu_213_p2__1_carry__2_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln155_3_reg_354(12),
      I1 => add_ln155_3_reg_354(11),
      O => \temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln155_3_reg_354(11),
      I1 => add_ln155_3_reg_354(12),
      O => \temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vt0_val_read_reg_333(3),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_11__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_8__0_n_9\,
      I1 => vt0_val_read_reg_333(1),
      I2 => vt0_val_read_reg_333(2),
      I3 => \temp_g_2_fu_213_p2__1_carry_i_9__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry_i_1__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F71010F71F07071F"
    )
        port map (
      I0 => vt0_val_read_reg_333(0),
      I1 => add_ln155_3_reg_354(1),
      I2 => vt0_val_read_reg_333(1),
      I3 => \^add_ln155_3_reg_354_reg[2]_0\(0),
      I4 => vb0_val_read_reg_305(2),
      I5 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_2__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E8B2882BEEB2E8B"
    )
        port map (
      I0 => vb0_val_read_reg_305(1),
      I1 => add_ln155_3_reg_354(1),
      I2 => vt0_val_read_reg_333(0),
      I3 => vt0_val_read_reg_333(1),
      I4 => vb0_val_read_reg_305(0),
      I5 => add_ln155_3_reg_354(0),
      O => \temp_g_2_fu_213_p2__1_carry_i_3__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559595AA6A555595"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_9__0_n_9\,
      I1 => vt0_val_read_reg_333(2),
      I2 => vt0_val_read_reg_333(1),
      I3 => \temp_g_2_reg_364_reg[4]_0\,
      I4 => vb0_val_read_reg_305(3),
      I5 => \temp_g_2_fu_213_p2__1_carry_i_11__0_n_9\,
      O => \temp_g_2_fu_213_p2__1_carry_i_4__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_2__0_n_9\,
      I1 => \temp_g_2_fu_213_p2__1_carry_i_8__0_n_9\,
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_5__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5695A96AA96A5695"
    )
        port map (
      I0 => \temp_g_2_fu_213_p2__1_carry_i_3__0_n_9\,
      I1 => vt0_val_read_reg_333(0),
      I2 => add_ln155_3_reg_354(1),
      I3 => vt0_val_read_reg_333(1),
      I4 => \temp_g_2_reg_364_reg[4]_1\,
      I5 => vt0_val_read_reg_333(2),
      O => \temp_g_2_fu_213_p2__1_carry_i_6__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4D24B2D4B2DB4D2"
    )
        port map (
      I0 => add_ln155_3_reg_354(0),
      I1 => vb0_val_read_reg_305(0),
      I2 => vt0_val_read_reg_333(1),
      I3 => vt0_val_read_reg_333(0),
      I4 => add_ln155_3_reg_354(1),
      I5 => vb0_val_read_reg_305(1),
      O => \temp_g_2_fu_213_p2__1_carry_i_7__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669699669"
    )
        port map (
      I0 => vt0_val_read_reg_333(2),
      I1 => add_ln155_3_reg_354(3),
      I2 => vt0_val_read_reg_333(3),
      I3 => vb0_val_read_reg_305(2),
      I4 => \^add_ln155_3_reg_354_reg[2]_0\(0),
      I5 => vb0_val_read_reg_305(3),
      O => \temp_g_2_fu_213_p2__1_carry_i_8__0_n_9\
    );
\temp_g_2_fu_213_p2__1_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969969696"
    )
        port map (
      I0 => vb0_val_read_reg_305(4),
      I1 => add_ln155_3_reg_354(4),
      I2 => vt0_val_read_reg_333(4),
      I3 => vt0_val_read_reg_333(2),
      I4 => add_ln155_3_reg_354(3),
      I5 => vt0_val_read_reg_333(3),
      O => \temp_g_2_fu_213_p2__1_carry_i_9__0_n_9\
    );
\temp_g_2_reg_364_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__1_n_15\,
      Q => temp_g_2_reg_364(10),
      R => '0'
    );
\temp_g_2_reg_364_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__1_n_14\,
      Q => temp_g_2_reg_364(11),
      R => '0'
    );
\temp_g_2_reg_364_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__1_n_13\,
      Q => temp_g_2_reg_364(12),
      R => '0'
    );
\temp_g_2_reg_364_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__2_n_16\,
      Q => temp_g_2_reg_364(13),
      R => '0'
    );
\temp_g_2_reg_364_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__2_n_15\,
      Q => temp_g_2_reg_364(14),
      R => '0'
    );
\temp_g_2_reg_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry_n_16\,
      Q => temp_g_2_reg_364(1),
      R => '0'
    );
\temp_g_2_reg_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry_n_15\,
      Q => temp_g_2_reg_364(2),
      R => '0'
    );
\temp_g_2_reg_364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry_n_14\,
      Q => temp_g_2_reg_364(3),
      R => '0'
    );
\temp_g_2_reg_364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry_n_13\,
      Q => temp_g_2_reg_364(4),
      R => '0'
    );
\temp_g_2_reg_364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__0_n_16\,
      Q => temp_g_2_reg_364(5),
      R => '0'
    );
\temp_g_2_reg_364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__0_n_15\,
      Q => temp_g_2_reg_364(6),
      R => '0'
    );
\temp_g_2_reg_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__0_n_14\,
      Q => temp_g_2_reg_364(7),
      R => '0'
    );
\temp_g_2_reg_364_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__0_n_13\,
      Q => temp_g_2_reg_364(8),
      R => '0'
    );
\temp_g_2_reg_364_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \temp_g_2_fu_213_p2__1_carry__1_n_16\,
      Q => temp_g_2_reg_364(9),
      R => '0'
    );
\temp_g_fu_272_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_g_fu_272_p2__1_carry_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln166_2_reg_374(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry_i_1__0_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry_i_2__0_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry_i_3__0_n_9\,
      S(0) => add_ln166_2_reg_374(0)
    );
\temp_g_fu_272_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry_n_9\,
      CO(3) => \temp_g_fu_272_p2__1_carry__0_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry__0_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__0_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_272_p2__1_carry__0_i_1__0_n_9\,
      DI(2) => \temp_g_fu_272_p2__1_carry__0_i_2__0_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__0_i_3__0_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__0_i_4__0_n_9\,
      O(3 downto 0) => \NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry__0_i_5__0_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__0_i_6__0_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__0_i_7__0_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__0_i_8__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(6),
      I1 => M00_fu_252_p3(6),
      I2 => add_ln166_2_reg_374(6),
      O => \temp_g_fu_272_p2__1_carry__0_i_1__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(5),
      I1 => M00_fu_252_p3(5),
      I2 => add_ln166_2_reg_374(5),
      O => \temp_g_fu_272_p2__1_carry__0_i_2__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(4),
      I1 => M00_fu_252_p3(4),
      I2 => add_ln166_2_reg_374(4),
      O => \temp_g_fu_272_p2__1_carry__0_i_3__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln166_2_reg_374(4),
      I1 => M00_fu_252_p3(4),
      I2 => tmp5_fu_259_p3(4),
      O => \temp_g_fu_272_p2__1_carry__0_i_4__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(6),
      I1 => M00_fu_252_p3(6),
      I2 => tmp5_fu_259_p3(6),
      I3 => add_ln166_2_reg_374(7),
      I4 => M00_fu_252_p3(7),
      I5 => tmp5_fu_259_p3(7),
      O => \temp_g_fu_272_p2__1_carry__0_i_5__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(5),
      I1 => M00_fu_252_p3(5),
      I2 => tmp5_fu_259_p3(5),
      I3 => add_ln166_2_reg_374(6),
      I4 => M00_fu_252_p3(6),
      I5 => tmp5_fu_259_p3(6),
      O => \temp_g_fu_272_p2__1_carry__0_i_6__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(4),
      I1 => M00_fu_252_p3(4),
      I2 => tmp5_fu_259_p3(4),
      I3 => add_ln166_2_reg_374(5),
      I4 => M00_fu_252_p3(5),
      I5 => tmp5_fu_259_p3(5),
      O => \temp_g_fu_272_p2__1_carry__0_i_7__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp5_fu_259_p3(4),
      I1 => M00_fu_252_p3(4),
      I2 => add_ln166_2_reg_374(4),
      I3 => tmp5_fu_259_p3(3),
      I4 => M00_fu_252_p3(3),
      O => \temp_g_fu_272_p2__1_carry__0_i_8__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry__0_n_9\,
      CO(3) => \temp_g_fu_272_p2__1_carry__1_n_9\,
      CO(2) => \temp_g_fu_272_p2__1_carry__1_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__1_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \temp_g_fu_272_p2__1_carry__1_i_1__0_n_9\,
      DI(2) => \temp_g_fu_272_p2__1_carry__1_i_2__0_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__1_i_3__0_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__1_i_4__0_n_9\,
      O(3 downto 0) => \tmp_9_fu_285_p4__0\(3 downto 0),
      S(3) => \temp_g_fu_272_p2__1_carry__1_i_5__0_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__1_i_6__0_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__1_i_7__0_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__1_i_8__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(14),
      I1 => M00_fu_252_p3(10),
      I2 => add_ln166_2_reg_374(10),
      O => \temp_g_fu_272_p2__1_carry__1_i_1__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(14),
      I1 => M00_fu_252_p3(9),
      I2 => add_ln166_2_reg_374(9),
      O => \temp_g_fu_272_p2__1_carry__1_i_2__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(8),
      I1 => M00_fu_252_p3(8),
      I2 => add_ln166_2_reg_374(8),
      O => \temp_g_fu_272_p2__1_carry__1_i_3__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp5_fu_259_p3(7),
      I1 => M00_fu_252_p3(7),
      I2 => add_ln166_2_reg_374(7),
      O => \temp_g_fu_272_p2__1_carry__1_i_4__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => add_ln166_2_reg_374(10),
      I1 => M00_fu_252_p3(10),
      I2 => tmp5_fu_259_p3(14),
      I3 => add_ln166_2_reg_374(11),
      O => \temp_g_fu_272_p2__1_carry__1_i_5__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE18778"
    )
        port map (
      I0 => add_ln166_2_reg_374(9),
      I1 => M00_fu_252_p3(9),
      I2 => add_ln166_2_reg_374(10),
      I3 => M00_fu_252_p3(10),
      I4 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__1_i_6__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(8),
      I1 => M00_fu_252_p3(8),
      I2 => tmp5_fu_259_p3(8),
      I3 => add_ln166_2_reg_374(9),
      I4 => M00_fu_252_p3(9),
      I5 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__1_i_7__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln166_2_reg_374(7),
      I1 => M00_fu_252_p3(7),
      I2 => tmp5_fu_259_p3(7),
      I3 => add_ln166_2_reg_374(8),
      I4 => M00_fu_252_p3(8),
      I5 => tmp5_fu_259_p3(8),
      O => \temp_g_fu_272_p2__1_carry__1_i_8__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_g_fu_272_p2__1_carry__1_n_9\,
      CO(3) => \NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \temp_g_fu_272_p2__1_carry__2_n_10\,
      CO(1) => \temp_g_fu_272_p2__1_carry__2_n_11\,
      CO(0) => \temp_g_fu_272_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \temp_g_fu_272_p2__1_carry__2_i_1__0_n_9\,
      DI(1) => \temp_g_fu_272_p2__1_carry__2_i_2__0_n_9\,
      DI(0) => \temp_g_fu_272_p2__1_carry__2_i_3__0_n_9\,
      O(3) => tmp_9_fu_285_p4(7),
      O(2 downto 0) => \tmp_9_fu_285_p4__0\(6 downto 4),
      S(3) => \temp_g_fu_272_p2__1_carry__2_i_4__0_n_9\,
      S(2) => \temp_g_fu_272_p2__1_carry__2_i_5__0_n_9\,
      S(1) => \temp_g_fu_272_p2__1_carry__2_i_6__0_n_9\,
      S(0) => \temp_g_fu_272_p2__1_carry__2_i_7__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(13),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_1__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(12),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_2__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln166_2_reg_374(11),
      I1 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_3__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => tmp5_fu_259_p3(14),
      I1 => add_ln166_2_reg_374(14),
      I2 => add_ln166_2_reg_374(15),
      O => \temp_g_fu_272_p2__1_carry__2_i_4__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => add_ln166_2_reg_374(13),
      I1 => add_ln166_2_reg_374(14),
      I2 => tmp5_fu_259_p3(14),
      O => \temp_g_fu_272_p2__1_carry__2_i_5__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(12),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(13),
      O => \temp_g_fu_272_p2__1_carry__2_i_6__0_n_9\
    );
\temp_g_fu_272_p2__1_carry__2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => add_ln166_2_reg_374(11),
      I1 => tmp5_fu_259_p3(14),
      I2 => add_ln166_2_reg_374(12),
      O => \temp_g_fu_272_p2__1_carry__2_i_7__0_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => M00_fu_252_p3(3),
      I1 => tmp5_fu_259_p3(3),
      I2 => add_ln166_2_reg_374(3),
      O => \temp_g_fu_272_p2__1_carry_i_1__0_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln166_2_reg_374(2),
      I1 => tmp5_fu_259_p3(2),
      O => \temp_g_fu_272_p2__1_carry_i_2__0_n_9\
    );
\temp_g_fu_272_p2__1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln166_2_reg_374(1),
      I1 => tmp5_fu_259_p3(1),
      O => \temp_g_fu_272_p2__1_carry_i_3__0_n_9\
    );
tmp361_fu_128_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp361_fu_128_p2_carry_n_9,
      CO(2) => tmp361_fu_128_p2_carry_n_10,
      CO(1) => tmp361_fu_128_p2_carry_n_11,
      CO(0) => tmp361_fu_128_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => trunc_ln6_fu_154_p3(6 downto 3),
      O(3 downto 0) => tmp361_fu_128_p2(3 downto 0),
      S(3) => \tmp361_fu_128_p2_carry_i_1__0_n_9\,
      S(2) => \tmp361_fu_128_p2_carry_i_2__0_n_9\,
      S(1) => \tmp361_fu_128_p2_carry_i_3__0_n_9\,
      S(0) => \tmp361_fu_128_p2_carry_i_4__0_n_9\
    );
\tmp361_fu_128_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp361_fu_128_p2_carry_n_9,
      CO(3) => \tmp361_fu_128_p2_carry__0_n_9\,
      CO(2) => \tmp361_fu_128_p2_carry__0_n_10\,
      CO(1) => \tmp361_fu_128_p2_carry__0_n_11\,
      CO(0) => \tmp361_fu_128_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \vb1_val_int_reg_reg_n_9_[7]\,
      DI(2) => \vb1_val_int_reg_reg_n_9_[6]\,
      DI(1) => \vb1_val_int_reg_reg_n_9_[5]\,
      DI(0) => trunc_ln6_fu_154_p3(7),
      O(3 downto 0) => tmp361_fu_128_p2(7 downto 4),
      S(3) => \tmp361_fu_128_p2_carry__0_i_1__0_n_9\,
      S(2) => \tmp361_fu_128_p2_carry__0_i_2__0_n_9\,
      S(1) => \tmp361_fu_128_p2_carry__0_i_3__0_n_9\,
      S(0) => \tmp361_fu_128_p2_carry__0_i_4__0_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[7]\,
      I1 => M01_fu_90_p3(10),
      O => \tmp361_fu_128_p2_carry__0_i_1__0_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[6]\,
      I1 => \^q\(6),
      O => \tmp361_fu_128_p2_carry__0_i_2__0_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vb1_val_int_reg_reg_n_9_[5]\,
      I1 => \^q\(5),
      O => \tmp361_fu_128_p2_carry__0_i_3__0_n_9\
    );
\tmp361_fu_128_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(7),
      I1 => \^q\(4),
      O => \tmp361_fu_128_p2_carry__0_i_4__0_n_9\
    );
\tmp361_fu_128_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp361_fu_128_p2_carry__0_n_9\,
      CO(3 downto 0) => \NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp361_fu_128_p2(13),
      S(3 downto 0) => B"0001"
    );
\tmp361_fu_128_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(6),
      I1 => \^q\(3),
      O => \tmp361_fu_128_p2_carry_i_1__0_n_9\
    );
\tmp361_fu_128_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(5),
      I1 => \^q\(2),
      O => \tmp361_fu_128_p2_carry_i_2__0_n_9\
    );
\tmp361_fu_128_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(4),
      I1 => \^q\(1),
      O => \tmp361_fu_128_p2_carry_i_3__0_n_9\
    );
\tmp361_fu_128_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln6_fu_154_p3(3),
      I1 => \^q\(0),
      O => \tmp361_fu_128_p2_carry_i_4__0_n_9\
    );
\tmp361_reg_349_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(0),
      Q => tmp361_reg_349_pp0_iter1_reg(0),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(13),
      Q => tmp361_reg_349_pp0_iter1_reg(13),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(1),
      Q => tmp361_reg_349_pp0_iter1_reg(1),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(2),
      Q => tmp361_reg_349_pp0_iter1_reg(2),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(3),
      Q => tmp361_reg_349_pp0_iter1_reg(3),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(4),
      Q => tmp361_reg_349_pp0_iter1_reg(4),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(5),
      Q => tmp361_reg_349_pp0_iter1_reg(5),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(6),
      Q => tmp361_reg_349_pp0_iter1_reg(6),
      R => '0'
    );
\tmp361_reg_349_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349(7),
      Q => tmp361_reg_349_pp0_iter1_reg(7),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(0),
      Q => tmp5_fu_259_p3(1),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(13),
      Q => tmp5_fu_259_p3(14),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(1),
      Q => tmp5_fu_259_p3(2),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(2),
      Q => tmp5_fu_259_p3(3),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(3),
      Q => tmp5_fu_259_p3(4),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(4),
      Q => tmp5_fu_259_p3(5),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(5),
      Q => tmp5_fu_259_p3(6),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(6),
      Q => tmp5_fu_259_p3(7),
      R => '0'
    );
\tmp361_reg_349_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_reg_349_pp0_iter1_reg(7),
      Q => tmp5_fu_259_p3(8),
      R => '0'
    );
\tmp361_reg_349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(0),
      Q => tmp361_reg_349(0),
      R => '0'
    );
\tmp361_reg_349_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(13),
      Q => tmp361_reg_349(13),
      R => '0'
    );
\tmp361_reg_349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(1),
      Q => tmp361_reg_349(1),
      R => '0'
    );
\tmp361_reg_349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(2),
      Q => tmp361_reg_349(2),
      R => '0'
    );
\tmp361_reg_349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(3),
      Q => tmp361_reg_349(3),
      R => '0'
    );
\tmp361_reg_349_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(4),
      Q => tmp361_reg_349(4),
      R => '0'
    );
\tmp361_reg_349_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(5),
      Q => tmp361_reg_349(5),
      R => '0'
    );
\tmp361_reg_349_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(6),
      Q => tmp361_reg_349(6),
      R => '0'
    );
\tmp361_reg_349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp361_fu_128_p2(7),
      Q => tmp361_reg_349(7),
      R => '0'
    );
\tmp3_reg_344[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(3),
      I1 => \tmp3_reg_344_reg[3]_3\,
      O => \tmp3_reg_344[3]_i_2_n_9\
    );
\tmp3_reg_344[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(2),
      I1 => \tmp3_reg_344_reg[3]_2\,
      O => \tmp3_reg_344[3]_i_3_n_9\
    );
\tmp3_reg_344[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(1),
      I1 => \tmp3_reg_344_reg[3]_1\,
      O => \tmp3_reg_344[3]_i_4_n_9\
    );
\tmp3_reg_344[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(0),
      I1 => \tmp3_reg_344_reg[3]_0\,
      O => \tmp3_reg_344[3]_i_5_n_9\
    );
\tmp3_reg_344[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(7),
      I1 => \tmp3_reg_344_reg[7]_3\,
      O => \tmp3_reg_344[7]_i_2_n_9\
    );
\tmp3_reg_344[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(6),
      I1 => \tmp3_reg_344_reg[7]_2\,
      O => \tmp3_reg_344[7]_i_3_n_9\
    );
\tmp3_reg_344[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(5),
      I1 => \tmp3_reg_344_reg[7]_1\,
      O => \tmp3_reg_344[7]_i_4_n_9\
    );
\tmp3_reg_344[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vb0_val_int_reg(4),
      I1 => \tmp3_reg_344_reg[7]_0\,
      O => \tmp3_reg_344[7]_i_5_n_9\
    );
\tmp3_reg_344_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(0),
      Q => tmp4_fu_225_p3(1),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(1),
      Q => tmp4_fu_225_p3(2),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(2),
      Q => tmp4_fu_225_p3(3),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(3),
      Q => tmp4_fu_225_p3(4),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(4),
      Q => tmp4_fu_225_p3(5),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(5),
      Q => tmp4_fu_225_p3(6),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(6),
      Q => tmp4_fu_225_p3(7),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(7),
      Q => tmp4_fu_225_p3(8),
      R => '0'
    );
\tmp3_reg_344_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => tmp3_reg_344(8),
      Q => tmp4_fu_225_p3(9),
      R => '0'
    );
\tmp3_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(0),
      Q => tmp3_reg_344(0),
      R => '0'
    );
\tmp3_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(1),
      Q => tmp3_reg_344(1),
      R => '0'
    );
\tmp3_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(2),
      Q => tmp3_reg_344(2),
      R => '0'
    );
\tmp3_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(3),
      Q => tmp3_reg_344(3),
      R => '0'
    );
\tmp3_reg_344_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_344_reg[3]_i_1_n_9\,
      CO(2) => \tmp3_reg_344_reg[3]_i_1_n_10\,
      CO(1) => \tmp3_reg_344_reg[3]_i_1_n_11\,
      CO(0) => \tmp3_reg_344_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => vb0_val_int_reg(3 downto 0),
      O(3 downto 0) => trunc_ln166_fu_174_p1(3 downto 0),
      S(3) => \tmp3_reg_344[3]_i_2_n_9\,
      S(2) => \tmp3_reg_344[3]_i_3_n_9\,
      S(1) => \tmp3_reg_344[3]_i_4_n_9\,
      S(0) => \tmp3_reg_344[3]_i_5_n_9\
    );
\tmp3_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(4),
      Q => tmp3_reg_344(4),
      R => '0'
    );
\tmp3_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(5),
      Q => tmp3_reg_344(5),
      R => '0'
    );
\tmp3_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(6),
      Q => tmp3_reg_344(6),
      R => '0'
    );
\tmp3_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(7),
      Q => tmp3_reg_344(7),
      R => '0'
    );
\tmp3_reg_344_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_344_reg[3]_i_1_n_9\,
      CO(3) => \tmp3_reg_344_reg[7]_i_1_n_9\,
      CO(2) => \tmp3_reg_344_reg[7]_i_1_n_10\,
      CO(1) => \tmp3_reg_344_reg[7]_i_1_n_11\,
      CO(0) => \tmp3_reg_344_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => vb0_val_int_reg(7 downto 4),
      O(3 downto 0) => trunc_ln166_fu_174_p1(7 downto 4),
      S(3) => \tmp3_reg_344[7]_i_2_n_9\,
      S(2) => \tmp3_reg_344[7]_i_3_n_9\,
      S(1) => \tmp3_reg_344[7]_i_4_n_9\,
      S(0) => \tmp3_reg_344[7]_i_5_n_9\
    );
\tmp3_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => trunc_ln166_fu_174_p1(8),
      Q => tmp3_reg_344(8),
      R => '0'
    );
\tmp3_reg_344_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_344_reg[7]_i_1_n_9\,
      CO(3 downto 1) => \NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => trunc_ln166_fu_174_p1(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(3),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(4),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(5),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(6),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => trunc_ln6_fu_154_p3(7),
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[5]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[6]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      CLK => ap_clk,
      D => \vb1_val_int_reg_reg_n_9_[7]\,
      Q => \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9\,
      Q => M00_fu_252_p3(3),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9\,
      Q => M00_fu_252_p3(4),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9\,
      Q => M00_fu_252_p3(5),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9\,
      Q => M00_fu_252_p3(6),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9\,
      Q => M00_fu_252_p3(7),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9\,
      Q => M00_fu_252_p3(8),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9\,
      Q => M00_fu_252_p3(9),
      R => '0'
    );
\trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9\,
      Q => M00_fu_252_p3(10),
      R => '0'
    );
\trunc_ln162_reg_369[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vt0_val_read_reg_333(0),
      I1 => add_ln155_3_reg_354(0),
      I2 => vb0_val_read_reg_305(0),
      O => \trunc_ln162_reg_369[0]_i_1__0_n_9\
    );
\trunc_ln162_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \trunc_ln162_reg_369[0]_i_1__0_n_9\,
      Q => trunc_ln162_reg_369(0),
      R => '0'
    );
\vb1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(0),
      Q => trunc_ln6_fu_154_p3(3),
      R => '0'
    );
\vb1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(1),
      Q => trunc_ln6_fu_154_p3(4),
      R => '0'
    );
\vb1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(2),
      Q => trunc_ln6_fu_154_p3(5),
      R => '0'
    );
\vb1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(3),
      Q => trunc_ln6_fu_154_p3(6),
      R => '0'
    );
\vb1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(4),
      Q => trunc_ln6_fu_154_p3(7),
      R => '0'
    );
\vb1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(5),
      Q => \vb1_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\vb1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(6),
      Q => \vb1_val_int_reg_reg_n_9_[6]\,
      R => '0'
    );
\vb1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vb1_val_int_reg_reg[7]_0\(7),
      Q => \vb1_val_int_reg_reg_n_9_[7]\,
      R => '0'
    );
\vt0_val_read_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(0),
      Q => vt0_val_read_reg_333(0),
      R => '0'
    );
\vt0_val_read_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(1),
      Q => vt0_val_read_reg_333(1),
      R => '0'
    );
\vt0_val_read_reg_333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(2),
      Q => vt0_val_read_reg_333(2),
      R => '0'
    );
\vt0_val_read_reg_333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(3),
      Q => vt0_val_read_reg_333(3),
      R => '0'
    );
\vt0_val_read_reg_333_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(4),
      Q => vt0_val_read_reg_333(4),
      R => '0'
    );
\vt0_val_read_reg_333_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(5),
      Q => vt0_val_read_reg_333(5),
      R => '0'
    );
\vt0_val_read_reg_333_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(6),
      Q => vt0_val_read_reg_333(6),
      R => '0'
    );
\vt0_val_read_reg_333_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\,
      D => \vt0_val_read_reg_333_reg[7]_0\(7),
      Q => vt0_val_read_reg_333(7),
      R => '0'
    );
\vt1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\vt1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\vt1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\vt1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\vt1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\vt1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\vt1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\vt1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \vt1_val_int_reg_reg[0]_0\(0),
      D => \vt1_val_int_reg_reg[7]_0\(7),
      Q => M01_fu_90_p3(10),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb is
  port (
    empty_n_reg : out STD_LOGIC;
    \bottom_1_reg_599_reg[0]\ : out STD_LOGIC;
    \trunc_ln350_reg_594_reg[0]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    in_mat_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_i_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_1_we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_3 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb : entity is "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_24__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ram_reg_0_i_26__0\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_3(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_3(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2_1,
      I2 => Q(1),
      I3 => ram_reg_2_0(0),
      O => \trunc_ln350_reg_594_reg[0]\
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_i_23(0),
      I1 => ram_reg_0_i_23(1),
      O => \bottom_1_reg_599_reg[0]\
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_reg_2_0(0),
      O => empty_n_reg
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_3(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_3(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => ram_reg_2_3(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25 : entity is "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_0(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_0(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => ram_reg_2_0(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26 is
  port (
    \trunc_ln350_reg_594_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottom_1_reg_599_reg[0]\ : out STD_LOGIC;
    \mid_1_reg_604_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \tp_1_reg_609_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_1 : in STD_LOGIC;
    \src_buf3_2_reg_717_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf3_2_reg_717_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf2_2_reg_711_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf1_2_reg_705_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26 : entity is "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26 is
  signal buf_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_i_31 : label is "soft_lutpair1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
  attribute SOFT_HLUTNM of \src_buf3_2_reg_717[0]_i_1\ : label is "soft_lutpair1";
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => buf_q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => buf_q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2_0(0),
      I2 => Q(1),
      I3 => ram_reg_2_1,
      O => \trunc_ln350_reg_594_reg[0]\
    );
ram_reg_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => \src_buf3_2_reg_717_reg[0]\(1),
      O => \bottom_1_reg_599_reg[0]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => buf_q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => buf_q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => d1(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => buf_q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\src_buf1_2_reg_705[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(0),
      O => \tp_1_reg_609_reg[0]\(0)
    );
\src_buf1_2_reg_705[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(10),
      O => \tp_1_reg_609_reg[0]\(10)
    );
\src_buf1_2_reg_705[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(11),
      O => \tp_1_reg_609_reg[0]\(11)
    );
\src_buf1_2_reg_705[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(12),
      O => \tp_1_reg_609_reg[0]\(12)
    );
\src_buf1_2_reg_705[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(13),
      O => \tp_1_reg_609_reg[0]\(13)
    );
\src_buf1_2_reg_705[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(14),
      O => \tp_1_reg_609_reg[0]\(14)
    );
\src_buf1_2_reg_705[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(15),
      O => \tp_1_reg_609_reg[0]\(15)
    );
\src_buf1_2_reg_705[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(16),
      O => \tp_1_reg_609_reg[0]\(16)
    );
\src_buf1_2_reg_705[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(17),
      O => \tp_1_reg_609_reg[0]\(17)
    );
\src_buf1_2_reg_705[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(18),
      O => \tp_1_reg_609_reg[0]\(18)
    );
\src_buf1_2_reg_705[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(19),
      O => \tp_1_reg_609_reg[0]\(19)
    );
\src_buf1_2_reg_705[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(1)
    );
\src_buf1_2_reg_705[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(20),
      O => \tp_1_reg_609_reg[0]\(20)
    );
\src_buf1_2_reg_705[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(21),
      O => \tp_1_reg_609_reg[0]\(21)
    );
\src_buf1_2_reg_705[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(22),
      O => \tp_1_reg_609_reg[0]\(22)
    );
\src_buf1_2_reg_705[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(23),
      O => \tp_1_reg_609_reg[0]\(23)
    );
\src_buf1_2_reg_705[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(2),
      O => \tp_1_reg_609_reg[0]\(2)
    );
\src_buf1_2_reg_705[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(3),
      O => \tp_1_reg_609_reg[0]\(3)
    );
\src_buf1_2_reg_705[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(4),
      O => \tp_1_reg_609_reg[0]\(4)
    );
\src_buf1_2_reg_705[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(5),
      O => \tp_1_reg_609_reg[0]\(5)
    );
\src_buf1_2_reg_705[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(6),
      O => \tp_1_reg_609_reg[0]\(6)
    );
\src_buf1_2_reg_705[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(7),
      O => \tp_1_reg_609_reg[0]\(7)
    );
\src_buf1_2_reg_705[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(8),
      O => \tp_1_reg_609_reg[0]\(8)
    );
\src_buf1_2_reg_705[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(9),
      O => \tp_1_reg_609_reg[0]\(9)
    );
\src_buf2_2_reg_711[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(0),
      O => \mid_1_reg_604_reg[0]\(0)
    );
\src_buf2_2_reg_711[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(10),
      O => \mid_1_reg_604_reg[0]\(10)
    );
\src_buf2_2_reg_711[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(11),
      O => \mid_1_reg_604_reg[0]\(11)
    );
\src_buf2_2_reg_711[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(12),
      O => \mid_1_reg_604_reg[0]\(12)
    );
\src_buf2_2_reg_711[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(13),
      O => \mid_1_reg_604_reg[0]\(13)
    );
\src_buf2_2_reg_711[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(14),
      O => \mid_1_reg_604_reg[0]\(14)
    );
\src_buf2_2_reg_711[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(15),
      O => \mid_1_reg_604_reg[0]\(15)
    );
\src_buf2_2_reg_711[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(16),
      O => \mid_1_reg_604_reg[0]\(16)
    );
\src_buf2_2_reg_711[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(17),
      O => \mid_1_reg_604_reg[0]\(17)
    );
\src_buf2_2_reg_711[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(18),
      O => \mid_1_reg_604_reg[0]\(18)
    );
\src_buf2_2_reg_711[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(19),
      O => \mid_1_reg_604_reg[0]\(19)
    );
\src_buf2_2_reg_711[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(1)
    );
\src_buf2_2_reg_711[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(20),
      O => \mid_1_reg_604_reg[0]\(20)
    );
\src_buf2_2_reg_711[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(21),
      O => \mid_1_reg_604_reg[0]\(21)
    );
\src_buf2_2_reg_711[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(22),
      O => \mid_1_reg_604_reg[0]\(22)
    );
\src_buf2_2_reg_711[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(23),
      O => \mid_1_reg_604_reg[0]\(23)
    );
\src_buf2_2_reg_711[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(2),
      O => \mid_1_reg_604_reg[0]\(2)
    );
\src_buf2_2_reg_711[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(3),
      O => \mid_1_reg_604_reg[0]\(3)
    );
\src_buf2_2_reg_711[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(4),
      O => \mid_1_reg_604_reg[0]\(4)
    );
\src_buf2_2_reg_711[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(5),
      O => \mid_1_reg_604_reg[0]\(5)
    );
\src_buf2_2_reg_711[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(6),
      O => \mid_1_reg_604_reg[0]\(6)
    );
\src_buf2_2_reg_711[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(7),
      O => \mid_1_reg_604_reg[0]\(7)
    );
\src_buf2_2_reg_711[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(8),
      O => \mid_1_reg_604_reg[0]\(8)
    );
\src_buf2_2_reg_711[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf2_2_reg_711_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(9),
      O => \mid_1_reg_604_reg[0]\(9)
    );
\src_buf3_2_reg_717[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(0),
      O => D(0)
    );
\src_buf3_2_reg_717[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(10),
      O => D(10)
    );
\src_buf3_2_reg_717[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(11),
      O => D(11)
    );
\src_buf3_2_reg_717[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(12),
      O => D(12)
    );
\src_buf3_2_reg_717[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(13),
      O => D(13)
    );
\src_buf3_2_reg_717[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(14),
      O => D(14)
    );
\src_buf3_2_reg_717[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(15),
      O => D(15)
    );
\src_buf3_2_reg_717[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(16),
      O => D(16)
    );
\src_buf3_2_reg_717[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(17),
      O => D(17)
    );
\src_buf3_2_reg_717[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(18),
      O => D(18)
    );
\src_buf3_2_reg_717[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(19),
      O => D(19)
    );
\src_buf3_2_reg_717[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(1),
      O => D(1)
    );
\src_buf3_2_reg_717[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(20),
      O => D(20)
    );
\src_buf3_2_reg_717[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(21),
      O => D(21)
    );
\src_buf3_2_reg_717[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(22),
      O => D(22)
    );
\src_buf3_2_reg_717[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(23),
      O => D(23)
    );
\src_buf3_2_reg_717[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(2),
      O => D(2)
    );
\src_buf3_2_reg_717[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(3),
      O => D(3)
    );
\src_buf3_2_reg_717[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(4),
      O => D(4)
    );
\src_buf3_2_reg_717[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(5),
      O => D(5)
    );
\src_buf3_2_reg_717[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(6),
      O => D(6)
    );
\src_buf3_2_reg_717[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(7),
      O => D(7)
    );
\src_buf3_2_reg_717[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(8),
      O => D(8)
    );
\src_buf3_2_reg_717[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(9),
      O => D(9)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GI/hk+Y12TsC2kY1I64+6XZr22pjGXTocZjOIZIhhJOtp3eJnZx4YnDlwb917nf5ISP9IZXHiFw4
Oyugp6G/eQI//YcuycRSy9WRHYlVEDAuTpZIAgQo/MmLlaVXjohWeiOBsmpNbhvEnKPusBMJ8WLu
XJ2O0rW7frbnMcCRZTv5QAXxOqulfzjgwurliHFltWlKzqd7opq+oWyd7hCGfnMHXkgSV3+vRaCn
XoftRLZAtfq2KoXwP6O1KabFQBAyk5f+FthA4N8JuADTwVPQfzDIyuCgpHHAoKVb7OJN0usyW1E5
tVn4iEqG2kkmUjxsFHOlwa/ir2yN2GVWVahaZQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kYdZXJykpsYskL8J937XxVrdN7zfveqJeqD1WJJbjgCAvcuVQr2Mopw1Fz2CBSjWbS2BaF99lo52
yD3A26mwr9bxoJ3bD/+kcKZ3ZyLyst0MO0pVo7VpHT/KNpOAv2uGp5Ln5HgJHFxAYNijzMxc5h3F
jd9nhaJTpdKGNDe3JglFHk+M/wdHVcL6SR7LBB0QyUpk1YH5b5tMygHckbBz97SetJabvVHCSD8i
M+3mTYrKH1Opymy91bYRjGDd0frwfZ9TlSgDMgBHvcfyW6Khz+e0Za4/mm+J0k6jRkZvEj6Kgjbp
w7Mf5we7975MvMuethAFYthqh5yGSwawaq32gA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 93312)
`protect data_block
2LgoXXW/Avsp8ZQvqj6NtAJWugdu+j22BcM6a1chOWA8cKwpIDCUtH8oPrvGV7xhMcAwYJRfPYVl
isZsbMi0QWrUEDO3k2BoxZ9hH1ekaYaozdHXW/Y2lovw28L+YCs7UVLM2wz0YailPqtAsUemfG23
FW65tRd0shPZsuyXbe7bKzPY+CJBFp80Mwq7GELOujOL9gISYLoNvVehql8EQZUFg5VlMjNoFEhE
ZjXByrXKLZmtRoEYfe2yIdLV5DWDdz8gF/zNC01Rl0wWFM0j9A/3l+P1CB+oHm0b9P2PLUC0G/i+
YwJiG8hOLCYSpT0ZtMj3JI3bdqVp28ayDClMQGZeIm2Wy2Zb0MxNO7iaIZYKP6A0q3ALB5iILwK9
7nWgbgXV8lXbcH/c5+SK952OO0cDNVceL1xjmDAiXinpUjkzw6qi3GxLqfOQVWDWLJTiwGUkhWS/
0wNVDzdvr/Plv4yOtbz9iGExo2LyKFrb7ZRMyi9AwWPJaMSwKSu0Rd9eDEIMIRg06LPx0kBZvPEw
ytW+KMeVYRBVDQAExbqk2z9FJR1ooriMrbTyoEoknY7wvaCT5YnkpB4VN3G4P14FQWp+tCQ4zKla
4/CFiTOoaJIEVrfDvX/mcLSi/eD6iNNTbT5LMaovk98mcrq5q83tq6BBVJCIU2w8RsfiO/srecM4
6RnSdd3YnH93gIyXdkhTiSO9fppINdSREDQDgPgG9ruUJvl9W2QrigH4kmRIQ+S2XxkAs/dgf80M
j6U/BjMYMnzo7q1lfVIj1E2SRz88nKn6IckHWRyizGIY/rsvU4hBg5Y98b1173LSeCRcZ+YGNBnw
oKZBxufIs6+Tzy46cIP/GU/O8G3U7+ceJP7AdprkpQqFmD5EijvulvMxzRu3EDfAOA0padh6ua74
nC7hAk42IAVpln2n3sPgiXzDGm90hhFmxaNA454bEoJkQcn1U8JXG/X9UNie7Vq5uLhOyWAeKIYz
gsLcbANOVeP2KQkk21g2J2jeOEX2hAFEo6Qc0f7Vh2YEKsvAAfwnBVAXXElv7KJIPom3+Y+Ke/S9
pxTtIzD+opzfY6V7H0nCOg5Cz0h0qhJGHA/JsmTB4phD4Bj/cQD7ZMYw6uQvVkGQGhTh5dpB/Fdr
sq/fn+8QjQI2p1DQZPRqaBD/qzuDC9AHjCsHHFAwaGFrruawr9cnz48KvRwESu5SsXZcWFSSEOCg
uUwsjlqiR82igOyXoUh6KSCJ6JhGthWmlLNUz8Ii0FsAG65FbbP/ZGu0V8NlvONOc9duwWQ9e5x1
Pq/6wcqicoE5EGNBugPRMNUgxlG6AN92GFqSz8WK2vgg/22IiHbK8319JMuHkOTOB9sulMwuh4al
FCnHppNXrRdPIRouMwWDscBWQ5JKo8NDef4wVQfLKqFacInF+qac1JjenD4H9T9zivH4GUesXPzM
jyM3ATIzqEswVZ6727LnYJEaMYQn83J3p5Ua0196bVv+pAqWEJkdL6s++JG75QPyQKhJ8n7yXOiJ
jg6yGHx34XgPHcZwME8CZFxIxCApgvWY96fqBr22Akc9MYLzKXjsuy8LWA6wUiSE2ESUemeNOxO7
5hgJ/MoUhuR2tuXChRU7F/awhNTlS+xFoaj40Pjh74KTeWwiFAPOdtcKjYn5+2QfnbrjTRSTPATg
ioxUAYNl+tbrc+HyMSuaRMYG6llqiLT5JiR/ReMeSXn0ZRb3yvNIxhAMPtCd7xhX+Z/84OEuYMfJ
M1FjhcF1UpkSS1ogN0FSVkNoEwQirgfPLwYFWziebmHlgRyOfgtwO1oAdJsG10yPjOwAhQf8zgHS
wGgrhQMMfiviQQ2yf7fe/s/jFIiYJBznJYgW+MdWEJjNvweqSZtB9yGgzidavoQ0+k6cVu87JB29
Ab0X2f+qYI7hqwg+Nk4rr2kiiAuamr2a3tP3DtISBwddQovWL0PuBG0FxLeMSFnO1x9R2VvjEtXx
+CvQdHmkEKQIQ74pvQL8Y1Sfxu/iJiA5Fgolz1lu2HCSu6Cnl7AckrYZa+u+v8ZnJrETuFaelxfn
JA9cxJRy6DQrjdfd6LF0YHmoWNl8K1bLZ6PyxZfpIz5W5KddUVPdvT1wSH3uZR/SKfG4DsbqJy7C
X5v0W46cZmvuHb6eH5TH1lr35HOCEoHde2d8urrtlJ6KSWgGUTjw/k0Ds7OtJkfAd7hvSUK8MwOd
uynoW19fzJPkswfT5M2TNtNau3gZLCIKlXUqwumbhrotdOb/ELiq/k6WPOnTN++f9u+dkArHtYfJ
1W0bkWgvqLuqKtBpO2guNzOVtBx5j7LxoOLm6wa/Bq68P8HNZlvznB9K6F6QIVY1GBIMYAhMbt7D
Z+3mtinTkokOlmdFC3DDLlaZ/0ql5JUv27XfBqO1hRjFB80Pt7Z52KrJaM7uS+WHZScOx74aTOwA
Vx7kmVeWrOwImCpFI5Ycdxdu1wSHPZ3bQAe4Smla/gyUG6t8ifFw/+Ck8l8m1gaOVhXs9m5UUjEA
4nIeX0DFhg/aKYFUoNmr3QirnYvCpYWdgvcpFHu0HrCFvW17sinFBj8BKKEUnacC6Yc6uwf7kaSX
T5bc6aK/zKyzJiNXO1xg9eeHe3nkIcxkufaxcgxR4x3jvpYoc3FX7qcL+ZJLz5t78M74kHtwuk3S
c4gt9V/xohnvPRHQLDtHVYuyCPvcdKluLx8hyID0qWl2f6t+fM8kGzm8n7/G7i9W/45zYFvyqkt9
OXgEfP5SMOdAOpd9OzdZrJBAKo/yl5Vd3U8OBQZdVKN+lgFT3W8iJIkc21l5CtUo1cyuM6MRPyXs
Gupfgrl4cYH9HPjW3JYYXSKwUIsZneYJjyiybdMlQAkywLo/NFZ+H9jkJgOLc07reo5yPKZlzr2s
apLfoFSXSpqorFQ3I01wWR7w4sWhXk2lKNZfOTKZI/uOJcRh5TN4LzR/qa9rA8D6bn/5bZJ453lC
W0JYZSSL64hCtkT8EyRE8PRQ9G9LjLwvEzRPS3gtKW7olHGbi+T+RWD8PtR1W49MMC3dXtFWV5Rf
KBLMdFhk/iexJ3slX2zGmRXROnUS6fQyjgZsuvThmv8rSfCSaoDWhg9z2fFF/YNYCMpQNkaEqz+U
C9tY2VUfL+ZdvZuV8LOqULuWJSB+erOG8P9mavFcXb/PXKGXIC1BtftLizAf2UhtfVfqH6MxC8mV
+wArIM+2ySfdTyk2YQyOnc9cQxR3axsozO4E7U3OX3xp1MQZPJsX2KOwy8KIBtuHtVuK6UxevJBP
qLEg/RqvDXDUARiWfaQwwbNdKGCJdHuMGsctniqkbnP8kwqMVVfjpA1H09OBO/S7jDhVW84H/bPb
JalWIaPRxtzvolMVTk8HFN3Jmus0lh6z4N5PcVo5AhZl+R4LXlLV3PaPxYtOzy7rt+BjdIEJFoKm
OWYP0BKWLZxCnyJ4htDPdOFO6SnqQ1ZvpfwD4cbKrRebO6o9CKiFLwKN62Mri+dK4mjtrWJmCQQ+
DUxxCHIpvNR9IJiGZtgqamP4QXowN8Hs5tEAoiTJ0YMwaiLvrXX/13OkHtrbEJqo8mrRO51DnJDE
wTwmWnEIyXBuN/tTR3k/M/+fbGeWWecdusnZFJaD95b0ygO9Lw3x8n184EotT7UotKpCccO91BMi
B9sHNC9eKXea8zjONVHVTsHzgQrmEDiOUSteXZK/LODG8Z9rLa19BV1G0HTKOnrts8KgFHT8eOLR
I4TUitFW0Qt2mvHs7+icKsR2bwGaFtwSAd8ZRUA641PB5A2MgOXUT4b+nJlNh3JmTFmJfNzgh+Kn
DdcqKIRU/r9isIjH+F9ZhBGNMA27xDTt8NzOhpIa9GRx8jHKmzKi+68yDKzm+mlE+ppgK3Zn6LXY
jN3MbppefurJMeprzpgNdJrbGjvA4hcXGX8CA+vKH/RDBpsvMKZVVwVRbTzHBMMwoefGO9nT5+4V
FmeBEr4Yznk1K4NGQItTNzhHQ+otq2Aej+H/s3NV0rv3U0ZWaAJRV1iLIdEvij/GaUNd5m7J5DgR
wdd3zvmjaqGMkufF1bPTzzTKz35T02J9N55Ttfge8vLCUY8FYaMzCK5iILIWRu5MO3Thi5nKMrMt
ClPbxnExYNozsSb/qn+MTLK+Gw8m8Ff27mH77zinx8+O0kfU/5v/G/dSmzKSilVB6814Tj44Cuxv
LcDp3lA5/K+RIcR0TK3mr+60KIduWhZcWcRUhRd4evRvHlhzZ8VILX0Am3ochN6o4vTTFiT1M3I2
TlcDfIyfRDofWeMEKpn3rXCZ5IdxL2trMuKt7qmfHOiIon7YSvf1dGW+RGDq5cO1Kow4dVeG1tQ4
iBKVRQNJtVikl7gKeQqBuB240AoSFVSohdmXDXValtK/8doz7DJnmnHQuJIqWel6B7WplHV63q36
Zd3+KVTolkP3GvRXeeupm+LRFScbgzbtnAvU37KhlgxFO1uhqanVCEZXQgKLcS6oLzwTj8+M6Rx+
b4Y8iVOcysUJawaZMRrii7Eraytj0ktRwN1ducSvhaJonCY+Q2/1fyri8PYtaw7XC5nOMdqe2A6N
MrQfMhojSP1mvQ5qn2UXaVQSvzDp8WOSEh/Pvple/NjzXCMPmVnfL5vAYqWJ7VkvNl9PEldn+u5H
NC+8xydxxXPxkbQtmoc4BC8eQOp2ZEUOwzjGURps7nDqNThm2l6PIC53+Rd0ZC17IBlIp2F9DE4V
A1sp7HPh/qq6pzUUXApVrX8oHFQZGL4J7uUUANbHHzx8+7GEapXvtBqUHzwRrFA93uGLRYwiX+aE
xxqx1jMotaT7Kp33LXzMijIaDPCC1vIz/TIOSYmp2+dM+WxeH8euswvOlijG5tnWoTE+qY/3iEXg
BVLmI/c4SULm+c6xN0GHwDfiAVWF5BejC6VtOmLRj00Qp7T3DTKxlLqXvwBWbzeu9NgAkQWCKLXh
zrlT2mccNOHPXvNHopm+zfg+z7xXKSj0GNA/8IuPCsyGTG9XBTxieQVZAyRGdLOApsuacX/p4ehg
TronaMixsHBYtgXeduJXAvWAeCebtMkzG7Ywfr8QOmkVJcwwVbinO8XbOVJrUc/1oaSp55yaL/l3
TyPpOhk8mjocsN8mE0aO+Y75ZH45Ej+5RwMzvT/npRkI69qCQTw8ajnm05cRq4GqRMPpebBNOJJK
XB02RUQPHsh+S/F6gzS+Xs72IgW7OVft8Dxpr1cUoRarhrHTS9TziMfwxsGQqRLPyTdw31tcqLbh
COwTqGHhXOopvOyyYe1yku/dl8ftFENTMbts+9RHkPQwc1CwsN7N5wSM160SauOz0sLtcH84/Hw/
gglUPyZOphXhq5Jy7JCX/mgqW1+QeUREQ4i1eySfp+OYr0iEEWhrbO196fWS3W0ub1i2IeMcx9uq
LODYOrOxynlPk+c5GRbsHGdJ5Uo3cHbBBbhe1oKoL4gf0k5xU/XZr4lx2Stp66VhwXFWZSJn+X3+
5JOnW2qwxlufOx11D+NpBZP3VQr+PimbquvuPVhOtw2VA+exgypcITHdJF/LN/kzxCo61tds6BH9
+QtHdCg8AzJAi2WH06eHyGPAUNJAvm/LitNfy5Jju+3B+MzsSQzUt6/aG49eL4bcUkvQxBW7eu8o
bOBoprgAGFx0FnEc+WXbGXdiX3yj8SItY5aLorAcS9EHBEE3Q2GCIskwb68SzgcvSSzhFuMyFiSY
cKpNBo9nOQWYvUNEVakEF4TGO+Ihvs60U1hB9G3BXoCkiEyVikD0BZBPjhaEs4Stf3Kdr2LndxAS
7JKrcpLnEtsJ4fYTjrDOofAq8mUIimO3+9cac6ORpYCCht1FZ4PbVUQ4zIsUDcLuOVE3hQHgXlpk
dXg9CidU27mK69eVo6KQExAr47OkUSkly71NJUAm23jpXzn5m+SapwqWPdAHAzbGdJN2Je6/hd9u
yqW5jA0P73omsM7+fdhEUC2clHGgpFT8QLB6w+UB4TiAs82kA98fyhEzWEXrnWDiddSmcPI74wXT
M7bKnsL9BC4eRJDq283qm2ozxPFgWXIM2Ufj1W/uUxO3cHYL835EdK9A4A9L7BBAKK4FQrhUy6zK
FbWPKPD6WKijrgVxI0BWjYYnWIiGmQv7wtlV7EJMhWMmDMPSZHp/fIhqst5ifnMnqwUju+zBoiWX
mPM7bzqblFx3PvEhAh20pQFQ+RD8LLdPXI9lSSrIS7zuVIdhhc5i1ASJxy7PW8fQhaYjylFULZ4A
arpF3wZWJ8SYv5ZlvlP3ftZ2L+QE51Yl75ejCEUfq0IAFSPUgjf4dyKLC2SrAor9La+c2UtpuOXk
rW0a9gY3qbB9Xb9bPRIZJWbJkExpOz5cGZXdZ25jOThDQD6uwqTsI2kEbaPcLehb6DREC/cohegh
3ZqeZJa9iGGr6I1bxJOSIMwriHnU5rxvEjmcO86RBIVAK2SPDIsZNa5GbA55eMbwn6vdigk9OPV4
OAmG8n2DedOFVXAPRZ21EuVqvfi18bwy3F8alnquD2VL+480hoxUNTIFO7EUeD7IdZ4/O6+lrWsV
9PpDCe9rrynG1d/hWmDKTYFM+AkWml6JZzjfGdGwFD+x3a6PUtXlIqITbh8ZPKFTemynjwT+j3M1
w3XZMMJGjZxo4tCkTIKuVde75Ejd5B0d8vWldJsztY6QcM4Doc6fiL7EPztdLodzprr0tAEb+Jxp
dqisSss36ADJmFithMK9OWdxU3p+sORs5XeZf49s1bnFfNIfuzG8KjXgqF+xtYSoN1Q7SarVq9/N
Hlk8vnYzp6Ksx/beAJpldHOOdRts7ci+xK7eRiV8qVir5DuHg9balLJCTZxNJZS0Mxm4R8L32/W4
4sRz1j/QF3fyzvwuXZa8ozhkiRb+XMm/plFnmk6lUsqgkwOKA+LyPBXD0BNVunF1S1CXtq51isWb
dZdnJyyK7DR8WzzgWKvyN6OkIecYpZoKD5r47D8YJYBcHQH32MztB9bLGFXuBl4SA/QnB3d4FO3Z
zl6IccfXLw4NDWEKpiyChA/laU9K17hkfHLTBi0pEJZbkxVSSE1UcuKXBGg7hbJI2INZqny6N5YC
tkc0mPN88PU2wzmnJEwlqnfxFJ+iaE6QauFxliOds9o70vmyEC7jH1cL5ONf/lQqo+NgnyAzvD1+
Ne2g3GWxVy0tMXSIbQHKwhlC3VTp31aRQFC/VbejY+4CrJaqlwydZsTofJygyJ4j5apOQ94qUpQH
KF4bciTv/4rAqp77y7TaaGezJfef+fCC+rihz4q3odyWAUDH4pdkXtUbUp2ZQlZpbEctBzMeRKhu
5yqOnpgPuX2ouJRkvjYdNyxgo/hSVFmEmzbKjW4omUdkRW00DfTdOog/PrcSDnAMlxG2p96QrBnU
hifbZClGnk92zrn9HXpgaDVmNchDoR+Nw4/bG3UsWbIVcXbvF8FdarTjSR0kqsfD4mfZjoapOeKB
Iuf6pdCzVno/LUVv6TjrY1+d5Ag4XaRqjsvrzg7cXU1xLx/CmE6AYkf591cziOObF2Vs2HT7Ql02
G/f7uwoyuLb50LH4tENyx7XtqSI2V2KjPew5tQwJiig+6XUNpzNVBplukU95nQRI05GeC1xbzrzk
+LgyYEfo0wt8fspm9EyH/IRx+S7RbcsjHX7ojQa+1K7G8wHlxFbYDUJgJOdeqImEEQ2+WkBX0Zau
LqAeCbZjqaoFP9FRmyFbUqGORjajBTAwfDUQhMBVuiaO+SWwog4gbw9xJxMCjGH3nvLZwA8ktfsV
rsdIPGpT2aQ+0npwMD2MyFbF0ZUxnOVuugjLxLXXqQVw6Af17TzQyQ0N8XzpKUT+JMNAjAjY80zT
Fo3JhlTVbC87KjC1MaoAiLCXuOfHHP0zs9nZWVBv+udS/ayVuNYGBqqi4jjpMOAa6GLYWPhSxH9+
LzZffxsrA/y6fSEiYqk0TEqtz83/odbIT/7WErzUlpZXD+8wCU9wAVFmWCgnemRkNwmSLAQxidr4
NtENg/VG1B1VbjGWY0thdYgjEP8PKRJ3iYBemMjxNXZ3sSGr/+/enf7FoHd5/DR4YedZ0FjpdKM+
KG+9LY4CcghDhsofywzjhCIhU+dy0TYmFY7aFAv+rTo8Gs8RPwyJR7t2b5gvNPLnH7tlCQNhkTo4
nQ2yj/z/UEFOvOHVHQxqtMoCpwMd7cF0xdt4LL2YRmMz7baif+YUH3v1CYUcrfDtEXHaoAwKAsmV
q9zx1FPy05Z1WRXLMheF5hlPtSYbY87ytGcOYFIjRm5ajYB1h6Yk0lBVfLetdh14/hZA4nVW5C9X
KhrhApTFtH3hj8ht/oCGKLwSK255Kks7r0cBOR5vTl7+cqlxlDELPdxkmfsbz4/TdzR+Q5vY1W5M
kTQ1L5vpzdqYWO8xcKNSGPilY8vcQRwImB1GpocC9QFXen0hsuQnNKP1ro18TbIA5m+Rc2b2xxbM
JgVx260Yzg+Jk5Ko5/xVXG54qiNaa520gdY5hYSvb7/8jyTSmYVtOnJRkvRPBSQDI3JIHxCuwpx5
rK1MPSKQsk0VjYQX9FcOuyBUKVjkBSsPDUNnA86e/kRp9s67Xm1StFAtFMbNiSkWupI0LRbUCR9Z
Omayhu7u/QovSIL5dHYtHmFIGeZeGD45TO9BElbQ/76OkAKrHYZL5TY6uHCLt9u8ac44lcYt9s8K
4gY8P36Au4Sk6L2ginpKxhojC9CrT+HVVHH0NdXSjV3Xc8exmfkAaJvMRC6+w7kjewDBDVWbnaLz
5m/gODVHwQNIkE/Y2unISoOsIdvF9PDquwwk5tJkRQW+ulv7tIKsapKMC2mr0ZqXlgVfyWI/UbZ7
p5dGOpy9nfcmiPkmzseg4jm5KzltzU90Mj/kyQWx+gPuuQnaf7gCC2FvpsMsCw2NbltEJgmpwQEb
eOB0UOUeJ8mvguXrKtXmp2oxigvLnnEpL6gAIec0wE0NhBz7PWUIbhcC+0EiGU2wDz7sbbFmYwFU
dzDWBakqwLwCnretrzC6z7wyz3uMfhex0h4Q312LLuq+8Y9rW4VadqoE4yrxwblGt0SDLTwBnsbb
4dtoYy1esgV96zg/h+yrL5mViSqkehlHyXPW+PiI+FSMr7u/CypmxufH90aW73Wmv0w0Fg+PCfhd
bA8KWMJarvwZ9FvGjZL6ZBpIq88IZvkXrYv2ySsWmRwTrwHF25YiyMjsWRTWZ3Tii5t7Nejyozu8
f75oRicvIpiQ/eaTonbfiBmUKpih0M9qFDfg79LdTojhMEjcB/LO+SVIchEW4Nzi5chf9wZRExcX
xv1ZpeKGLsLlZn3Legr0Lp9HC8Q40Zc2pYwaDulQr3ZTiNlPsHOUz/FYgBuUe1wkP7CZnv6UYuPJ
H5r2AsPrW5Jk8clOTVVSjVYXFcQi/pXqR2N6Lr1Jadg8lsdQ2V5RFoc3V0f3GXjVuicechHhPIh6
7b/KqbTJkX9Yj+LNS3B/b3G7uy0NXfvpSsosgijvaV9+gYJdaaE+tXeAPz27g++NDXN9PfinPUvq
DKkpOog8ug9bdJpRTmKv2F/50XigNFZ4TtUq4Pm5OHCOPPxMgZsNMTKfbN+8WpYDyebZaw0jICnt
3ORaWrGMK2K084r4c/UtaebVYARM/zZKDYubaw8v2myEVV1Yc5xQDjMpqAVJqDka3T6JqtmuuJnA
egvCDBE6fSyrjU+TKyoL33nXJk/XuRRpE4MokJF0bDjJOPp4MtWYygmp8heteqa/l4k3U+zAyfrs
XIbVZLKEIHuqZNMg7PElLMfMZRo5Sr5eLc/xojMu+tEYgKsTassVeKrLZmtvgrr3mFQQyw5dCgPh
qRXzG+l93qoXY8CDu+H/YvEXuafbsagV13EQ2xKJq55BYj/RO9/CfR0t29Iba6BVBtEAK77Zy8g2
+UIvSDYOudUf1dDLvGgjx6xx6xJUwoZpM4QZZA6gRrXpVOD8uPJ/0qyMBvO5Fpp+sB1vDjRQM5yl
46htOvMlyp/Jr8PZ95zOhiP6JjXl9CSCUlpg7xjgWz5620ruLEVbTOkKkVUeguApnYSs4yZF2EOX
dlI8npwcSbeEVItHlOxiKdyOlWqO7VOJl1FpzRR72aLjMiM2fUFViLGScM1VUK6VbqLmgJQebQKt
4HI3DFANrYpVFnQLC/PFGItPBBnUP7DTlYYx+zSMh+FCj/fKVywmbCD30uJMNjuRdJ/Im31Y0Upd
lkngRgFrCxKloCal/ozj6U7e7ZgxdoWjDEffKMzl228s0z7tjYyiU/13ullQU+ZT94vAL9RABh69
qT3iSg5yFLJZiiUALqEnVLiRP1fjYH+fO347x5JWuCLTPGAkHaAjXNHis+h6ieApcqdmDckuS/pf
qg+aqaeZV2zcUq3KadB1/HnDxuXZ4ViTEqLW38vE1O1LdD/cMPXPKlbZBb26C5Lai387ShzfeJYc
XoYZykoASpcNqy+hPma+fIYtyyHYut9glXLS3L3HZ7Z8lwSPTByxg1ouLBu9Tz+ZyuXnpmOSDrxe
XGKbe3+JGysUqaAO6Th4/0tfROAmNPy6m/l5KMDCgPT4WdXM5nGnFm6me/MaZr8daLaMsUoIBOro
OY6g3lfxaPWBoG8tvo8swkPxGHXx9eJ53BcOk6C6kkgdV3PTng8XMd22kV6M1A0GIyHCKUmCZzCZ
G+LsKGtkzpwPktg/IJi+V3En6fQXEE4eykye2ZBK9iaFGBXL1Er0YfkTYGtgvDY3vHZn15e5F828
M6vc/KcWasqTPx110IaroNG/S5a5QBeJNo2VK1jMJvoWc9laKABDJ3QpodHOUDCEvdC1kzStZbrx
Nj9ou4y/GKmCuiTybeADuN2EurKPLGgkJ0u7AnNCEoy2B3yScThoq7WXn8uikh/cTOJpDpe/dtry
uvM8f0U6zZ4NfZha25/KHVLqu8Z6sOExF5OvlWwCn5f0eYQ3cuaAkg9n/RWxf2fJZM1bG0FSAs16
+w/Ehx0u8d96SUOBjJlPXlUwunEE6BkQgy+F8ZgMXEMFmaBoj2EwNPIGMVkz5J+CAAPIkTU22Fos
BneJw/wRLjnRUhdc2tnIh18E/rx++DTXiL61/5TZg45JuCxDH1oWWrSvEeSPBrFMCMJ9sqikh9MK
fwdkathn/X35CuS5zz8qVSI3QxibbVRT46mRtTnpixsJdNucvZjyhjed1Rk/IdciF9yYdTdRe8Tp
WEFv8dc5F3QG8TZTnFjm40t05tcpaQaCkQLIUzvDGGwZeflq+yQ2vjJfZvkrJUuTOr+qOQJ5WCqm
a0g25Pil/PmCqx9FIllN2svC7rKsg52h3nohDI+OhS9doN3sVTlvFTsgS55I82nW6qsclfi6j/qE
8vpq8q0Tc3AprzJiQp3sQrgbfY5xmxDDWtgnWzb6MpzC1dsMBfl7gIhv8miKe1A5J3oCQ0aYWgdK
kC327AX15/3YpBYSk/XPXjTn5bul2fKSdgleMNIhnWyNPk4EvtwSCvyEoqvpTn75O61Dz3KnAoAc
9x5FeAgCkFtAbXTYC7uy0K18yaFqpsqmm0Ejver3VL2Bb1IdfkFmqTLv1UE78TBpPfnljbmsf+fH
iHv2dMz8rJjk6zaeyAlKDRKGHyONXMOeN2qkkNRmUmTjMsjO0+Pjv+Li7Jkg1KrZxcaMXVNC4ery
sDM/WwcXOdAorT57dj1Z44gv51Fgtwu4KagJglzHoewga8sd6ENDha15kwTyw5SwepRqr5BDgFSx
c19C6/Q0KE6rt/wU4DrSWmMujqhsbpOa6nI/SfUFykznFHY0HN8W55jG6AlniDF3VD6W8T0ZqYAX
kyWqQ7mwAzAQyCEfc0Txvd4QwiFABV5NAw/KcXaFlHZ5AakXhz+OzVMKAMP0Ndn98XwttpnQRwgh
SXnuK+WPdX+05nFzSICh7p47bGZRUDJydWT19fWGs7YRh1aOzG57WsqX7CBE0KDEp+RNmu+yZl3q
ckbv4ALNRi48q8WNXwDS8GPM5luFMu0RRy3JuC0TqmjAkl8U1FfOBJQBN1lBzQUQme7FlVTPCSfv
XLzmJuHYvmG8Ci6Ev+LifYuh/IXr3+DeI9vtykgxanLQUUqB6E+xSCSj5/+U3qSEKYxEjXVqLJmP
Tlo87y7HP7Fetoo99Y4J263/nZBM3JMVMMdmK9pijnf5O4xz4u7ZjbgGJ5w+Bi/UrfaWh5vlsaEO
Wn33DUc+PQBjqZjsi5aPZO5eWmHa0MTDmGQFe2q0jAi4P/yGQClbllHiw5tDyqZAEhDU4y8cR1sI
VE6ylc/r+H22FbBr93XOFHE4T1Mk0nvD5UJ7RTCC8dpg4yIS2gIy6uV/pHxLXeYYG1fVtAd+5TKa
wZVgD1u0YlJ8fl3BuubjfiQKxbYnegcZZXBoSu1n9ooqrFyMzuzuCW8rbhFtf1MaUoxc91634qHT
VB4qO+Pj/gGkY8FxbxfII33ctsn58btgiEOqu7q5WAr+tmCXO8LOIguDf2GCDEdcwqE3uaMhgkMV
S0TjkEvYDj/uM0Ji1PRTg8S9NOBGyckdTz4Yxd8K4IG/hswQBSRAyTlx4VDhYmYeizd4wGNgQ3Pq
l4+OZYupGa4QP1v8ucjWXTbJJrVDZxSiu39/VPPaSxCy0uN3ZRBq2Dns1PE6OeMM7Fkaig7aDfpL
Tu2pATNKv7b+iiIA6LD2e1iI7DMKWsQhgqHEnCDrF7UfS/7iEx5sSDHryRvYKib8ud6iIpDVxVY5
PLn5Bc1rymNJlD0ogJ3cAqJxv3XJ+tvVsvx80zaZSjirnyrHZN6gwsQ+LZO9ZQSpVaJbWrzLrqfN
uwjWDT+PL+SBGmFIKutTmpl4mXv/GRe67sAlHHy7xlAC/ccMl6LYGcg4+Grr4H6/1ph7HH1GVwPT
nRO03VdAuSOsNK+U/rlMJX8WmqPyDtUm4i1pc0LkQmgGJyb1tUFV807B4xs7mcJA9+2nvYxN/syN
mR8q/hnUlUQ0kA/x2NP7UJcI58bXH9+qbRhcOtX8zpJ5p4UKsOecRV9r/HuEQLA6TgvOh3gurxs4
kFXXJEo6XiurlWlwMlHQVDfns8XNjLyAAUtdXchs9oVbvHHlsMznT9bpCmWwwBncwBdlgX7YQKK9
0TjDE/LTECRK53l8Gv0HKz8RZkvMvnmwXMOsh06e0WSbCPkttq217aFIZZe7an2BmSNqCpIu7L8j
TcTNOwF1Zf8h1llKmYZHIUSq+/NhoFItHSxLEP5dcjcNlLPlJwcXxTwCqrq4DCBZZM5zVhs0vBC0
UjWXQG5hy3tfL05/LQOsqPiWL18vZZUm/IpB+zYC1lbtXV4yVUvWoKw1FvQ4mLp86dqSrCZi2ME7
0CF3Kevi6JIjIG0cIHNybWtgTw+m3JM80jUwzKJa7+Dt/8SPSM0oj1LF6bPKgrSqLQeB65VaHfyY
Smhr8wUlzqunshKC6Xk8osdNNL68htnm+AQFVCLkd3fx80yHrIPae53l97OaAAg/xMeMDGU5i2H8
lth6LAP+xlusPAE0fVNbfMUR8HOerbzqXnsrs8WxiEEaeST+WQ2MgzpL0veZDGBKqQo9jiMa1liT
nqLfgtjcgKMftq+mOHhRa0kY8wudU8axei403nJf3qW/FLZUdOHbJx3zRJ3r4HHcpRCsR/s/3Vlf
bg/XnoKjmepKiIeYYZidaW41gEthRp5E23RlsqKs2tZIuv5zoyIOE6+wqKkfHmSa7IQGpuIUA4DH
0M+S/PbQ+k/k9fIgZ5XaY65vMVpulBtr5JXM5Peon1lI6IQRStCtERSAk0j/O+s9mgnyelFe7qaF
tCsXKBd0Hs0yrFnUhCk3pzCR1jbWKbBkeRDh3C2QHiWqx61oXnEJWS2CXoIrbmj4C1ljHGq1Js1B
ZYjSgPMBFffZvea4ndb3AvW5ydUc19mzz6WnBWlm/Mwlh5ci7T0IDgrKqp9kjNsv9d7SSUp6mGYD
9lSlnrbYCf/emOZV1LbueQlaWrPNkikUbqQIZlEGvgQbxyMvYsy3/Lu7fxAtIXOrHWkw0m9JaTgF
mngBg4Zm//hhYAxStxwLbDaQXzRSIgSeBrQTi90Sv+EUBNnzHlRrtpPPULjrovMVj+69XzKNQDqS
mkPvWYxZ2eTrOuNDSoId7aJJg40ZUVCkmG+zFOzNNgFuSrKioa6BA5vZkNBf/w0/+G2irsFVLQEj
B7XWpu/pSrT6k7BvGNqo+T7w9nzp29Wh1iy6mzqiLdJwNqhljzewEK/nEW5UESrIhE4sDrN4YvrH
vetOUql4aK/FRsAZmR4XAm/zNJWgB8C5T5ESfYGgwLS+ce24XwG2UWsB7XfIjRFzMjB58HS6qrKy
LqZwlMnROBJXrcO0JbIxp8V1YNWuNnZj0TxAOAxJIyPO8mF0HCA/3UyTvgr6KgmjarwWKMm3IITQ
5SunydoUL6+HNOKk9APnvFhwhBB2N84SlGGEATvVzhHUkFvICso0NpSdEvVm/a9Hvj+VFMvJg4yD
mnsmbpC+h3I8EgGyAkhWINdd6+Huh3vBsHvcWiTTzGnrbFwhLcx97z038UHxlzx53RK313Po7S34
zMU5IPBMWYpEUa9rau0wt8dmEXmNcunqq83rroH/WFQXFOP0R+rqoYCy0n5Mu9JXCz/lcR8/v/f0
dyJNw53A5dhWm7qnUj2pVh2AbhgLP0WtIFIY7wcGHiFcQQkJavMUXrDlpDpxUdYVgJcA74Iijz50
sDevZt3kkkDVuODo7SDjGekWDcJHd+fvbtJ3Mbv5OD2OLz+ZK/FI9nHUP4z+7YtUq4F3tc11O6Ep
2WEBdUGmsjiTqZEwnh9svqBBU94vY471SGJvXUjWXeNTsc9qFa7hjrA+xU6qyAMz/tAehoafcUW3
1pZwB2Cmr0nfh82QulGB7dOJOEr91wBjOd2oBQyRPzqsGHiOqlMc/wz1gJJOqd0UFlWR2BqhBapJ
flD0YCBBaDR4uLeG3iuyAtBjwApAb6fbz3e3B17BWRsRHUgiAVBka4DYwPI+rPZy3ZMnGYtoc9M7
N0BRxHR7Rdu6Dof5HxHRBO1YWJ8gbx6Ws4N0se81+lCpw18Smrds+8nb6YMX8jnpbDZYnqWv4hcC
L+TQ/1IpUTvoIsKtatphqH98dgVosGrdPlsWziJdtO2RaL4QM8SChF0mag4V4qqBlWgwBOLuc9Tn
pDxiDkfKNV1CzVqX6zN4W2nkXsHb3wDRyAky+lUIKg77bThvdNv+S01i5Cev19K0s0v3EKSqMiay
YvWAgRaskQXzRygb9Eyn4z1Y6hlCP6ENlSKuzPibgKsPTGkS2EmqiQkm0P7NQppYAxXg19CFanY8
wqVbtt2z4v/yluyDqPC9HoRUlqJ9GYm8sFSpCmkKev+ZfXvw+zNgOh8Vpixjh7T/SGlFwyvyMdri
w1+QRbBOSExmA84SEMJGAeDn5YwIE02YStMPQWTR9Mz/sEOUdmk66VN/KN8HFZKvG3zAO8odMRBO
i6in4xKmRgdGm4l6wfTEok1GJVwNJkOQ3IquNf6cyur84QnUJ64dQu6loMLOOgFTsx7ySQcNPEPk
6g45QFmDOxvY8Kv2/ncbEP+WYmyfmTN23FfVi76ELUmvNQJ6EeaJf9ZXsRJ5YOMMrlWruKiilSUi
IDw1cwZ7JqnQQLbhLfQUJmhLZBrWPpF76neN8dophBLS9jiA/qy8edEj4VcQOMBYF6As/LQJ3BkS
rZ9aq6eToXDkSC2tiDIvkt1NvbIO78Z4xqeGp7vqAW9YCaTqTHJ8wyLT6H0QhpwMWwF60xbNKUe4
ViKx7p77B95m9YAtxrfJiJLS0PrzVTgjhaZ3HrDupnpTRXPULaItV1TvaxB9xuxsA4m5MHF9n9nZ
a2P0LxqmWlpIpRH4ezZCSdxHO9PvHs2auQ2/DkVIHQBiWvpI5OljKB28QDJMHzBySoFQ4EvB+Zan
ylH3xDWTZNt4DCO6TCmswbt4xn87QqbD+6Hhvx+bs6Gwsi+beytvAx7yi+tepNtAtRKUrwXs5F67
uW6KoXdHU+zLP7jWAtY7k5dqrogmRHfrG3xbROb8OJbHRmsM738dPQpRvydVF5+gw3Wp/F9236v/
p2E3UmyGI/jDaFmvjzpRQ1jCTbsq746Mi3qcMsxa0MUilQKk8gV7eMNejyzl8fEBk2b7mn3VQ0MR
BFWfQg1v/NC27iUil78VHuvNXX8whhR5g2IGAVtiSCuRfFbDEWwAFhdfBqJInciGnGh2lfHKRgyr
d7vgWXCQFq2gC6BuoFtHyMU3VcNeAggqU1wPFVrNeI45YDbuLJJTaOBrEq6P7QIB20zhQHcBEDlm
FI4OAaeGwhmHJyW1HfK13ogXu+4LgBuToBWPgd2P7p9DRDB0ccgCRbwYxnSr4y29SZA0kVhdnJRE
JEQWWqgp8NM4GozsJackvFBQ/t1ZMrXaZ1tK5CJMEs8u3kS3Epr5WRS1y2n0um6Zc8hOLHXoLgPY
hniflCJdUVUnWD4uxRqZNGUJuG4EP5GH1FC+jJ+rA0JDIHC7ZIB5fzDwQSk7s2OscqRCAsXSlLBM
W2ov8qAP4X4D3kNaGlsqpgl79Nkk9p0BeuAY0XbEn3D2ljDEJfa0+uOKdezIL3birlFk+eI1Cuvn
YE5OprSjJmKaggdbw4+bwS/Me1JHNWKomS7zbsReN0/sipbHuy45bRcLWCGA/RmB8KghTH8YEWtv
/fh7EYuvzmee/p4Pwv6/JGSFARo6j7Heh6cCrL7UWyPEIvDitIafH7e1MJmJ70277y5in2FAN412
eK/WpHp149CEiHCQFmG6XwBlRcHX2v5J7KFlaTaOFlYk6ruQOjCtVmNM/fAnjH2adbtCKViYL1kd
fXf6odFobUOijsGABdCnQ8MVX360G8q/DRibptmzNfwOLBjtboDxeqFEE6Zj0t8+fqVMhzujsbeR
1ZSNpM9dvCTPjoSqh8loR6udkZhZdsYWAKHsou/uD1hHOrdZGafQOKLJgcIlQpmDriYttt8JXs9c
nbEF1Lh9LPQ7N1CWmqn7lvuWRKiZoQlsxzkLTRiIRicmmNPhjsM6y2soidQZ9wO1y5ARTqbOTObL
1QOXCSJ/00rJ3h7i+zLgDEEHPkENhkdXysJUYhaPYh+zonmjhMZoxEHcENVQqOtIP6Tij6clVoUp
HLN/OzAsR27nSSJWtq2Jx57p6lsWfJ91ajTWMDjqaEa9/gqzzj0kuQDUsDzMdwrjQrcHX7IZOqIO
ZUnwxzKp+dleZ1NEZkMX9vd9xD4Rc/tdh6E6fSfIncIz5iAhUaCGaj4ozfQaK1zcNoRjJEN+QUwc
bn8LB5nhHE5fDR1dALBiS8zkn3cg/3/w4MrFYIy7tzauczBzPW2C8wTgilwZoiD1+8xjVqQTc8xT
82cLUHXJ9mbUdUWQ27tPBFcvpGO0OpwKvsrwXsy0WDGhrqrb6XzlqSQFe5QfpbVKYfRlyjRsuUDQ
Gm1p/gv3/C6dv94im8+scWfjcWvAtXG15wr4osGWmvribM6zOTAwidFz4T+NTodmVF0k77D8j44E
Px44tMuxHIOhy8OY4FNWog3GZl9+VjuVrhljEAtVG8mjfNDs2LSIKo5KAzvuJZcs513X+fJjzg5A
NcaI7w/UlAL3/RS0+5GtJyuo1msQQOQ8T45NcS/aRy9hKO6LuFi7ALNXrs1hOEsiPmG6BhhgekDY
y5/Q3EW5jjA2OgCOD12CWHlU4COwwapcBYPAFdnQI26sMoHOYkT7dr/noh9HMlIlJUF5oh2YM+Ey
/axFhZNFksoREIJm6y+ggai52ynvBTGksP4fMbz5HgcLDXSZQIXbg1A47fXT6JvTlNqXC0i6mts3
3U1nzOxTh5ibRCuaGSTsEDljGjrH++hQmqdMshwoJ+3K5ECkfhtxR38ieEHWbGe2ARy1On6/PSea
Sa9+LFz5hcSJtjs4I+mMOWhEbflNyNEQ88EnJJ7ftSA/DcocjoMPZuPNhDp285KCHI0EGkLIp0Uz
r1IV4jAQiTuSgtglKoErXXs3Yg79JzfyZZIKeIsepSg45B+yjgw+GBT9xxegSVre+9+yroxmqb9k
kVYxLD3GEN0Ppdiy1DSsnp0DWApFZ8aEXzXn1O4nshtx22aAofYkYy1m7DrVulYz2+bMo4ZFuIR8
QCrnGQ/PB2ZNbB5HEcAga3Sm9hSr5qJKG6ee4ZeAin+I3zdLmpnoZe7PwEOddv5a9/JRdFvTRHUQ
KD8BB1bQ1n/Aqc4PYnB3F5EvQqO6CZjrH/NTvwHTuTLL04TmaGSZqFaqvtzuumw6hYhmrOWruDh8
9T4Gex6FFkg6s08ITqzX5whttEaTrWTNfxCsIKUrzhrZZsj9IzzfJ6Xf4s4TxOSYRsO8eeD0huC2
X9an7W/+xzSx+rtBR19txTmwvh0Wu/qwm0FdOclAzjiPkG91CEArsiBmVtNcRUnh93Gj61SsVM0R
bGNSoZiblrfGYL3iNXWKcdI7v9/PdlZlCWKP3nBfxWR/vksaGnc75dySMaOZseABt7WNYF3ddFrr
XFagi0Q2y7ADryHxyNEtGaQ+TO8pjovkIdrlL7Nbpiaam7izoOGocLUbusBIAsHGM8xGIgY/zd9l
zYMAvf3zhfgpJbYdx6HeH/0iHI0vz7Zr8mScmjQlF1Hsxip/90T6bV33Y6Z4NeUQ1ncYVOAE3EsH
UHBUx8d/m1OS/5311VRibXHxr8y0233Kww3omeJS91uP9AavFeem1JMhKBr3/3JwM5H6OgVEPkkk
NSQqFr3Je4vYu++TXS0YtHpy6XV/7Ybq+xyOjVXaAISS6+l0zuMGek3honZvWsEyQqOn2W4BBOgv
VZC7sPBDyqOWWPg4Qd+UjVkFzWa49gJJ6M9X4gF0ewa0sTmsWrB8BdsqQAIi+wW+biRh/HPPeEVO
acpxIsS1AZm7MmJdwazDWlxH7qq2UyPzVeLbLtW2UODy6j3Uyx5rFodRIEwr1MvvM0L4WXqKRCN9
SBsCpjKKWwuD4pqAbNzwggsS9d6xRtRXAijAQ3i0unhBzeCF+oCecsU5+GnqiMf3ybUFFcrtrw5Z
2Si0Ccz9N2f81wpNX0/ZXLIFkPSUBkYeBZeDrBOO1MavQCy0M8I1S8Q3AU9P05sBGhIPEIjOW3+b
9Ixy7zesS6R8TlJER4DOpZAekKq+bAWYomQcNOBd9zMRWRecT4zKT4b+LAXw+aS/14y/AqRS7jTQ
114Ean6VD7BrlUlHUGTmVrv5nsIr+GP8+DW2oq4TGGKQEhsc0N6UrtW9giDJmUhmuUe2I5D/xPg1
ZovpgeQLle2RLU14EhIciOrFy9CqQAR6nxbNRjFLu8pNTYkoUJ4eXmqvDIUdx3C7yj5RyMu00x9T
hHE1YC92wXPa/wJ/KFpy4bz4od1s9fStQHrJNMSOnt7GS+EqKlM0YEu9fIkAMDK0ndLhT0ot9aUu
GJ9Ja780/qBf9uLnMyuCn4+tabea4LX3SeFAJSXsb3EkC7uHjPoOQzkXJUUYwYtS0YN9vGNRD+Uw
MBJ4xAnkoyJoMSRGyNqWFudW1vwY8BUusZyfSMzx9HUflVcdQ06CXj9uLsb/T3NDma+wP36CC4BG
DaBofVUytHwafSK01BO+qhSuxP5bC02hJ1rNs8lyqVRb3ThAF28OvMHvMK+r9NsMlhRMp1+n8etN
yDsN7k/HW+8G4IPTB37iA/eHshCq0M/rpN/3wt6gOLpKRjKyF9gzyKwM9k4ELd/O7Z7dV6ACs5Lz
T/zEiDMGhwnf4a8s9Xm0AFtWH7L8zkm35s/EhctnuGkXbF6nBWTU4+LjRkfwvVZIPxqEMQ6X1A4D
tc1tXJuV0uTnicaj9jKkKcPO/cRGs5WZAaNS33sXlnqBDXQQfs7BqGcTj6Pd3hz6+GU1t12/fDV3
p9qqaj21TzJbkUo4tFkXwolXYxdF1KIXHAudv4S8men/BItNnvGupbBtimCzNpSgvQI11hn5W+dD
aHqqJI1h3x3AT7Lgd5xxqXnFXWeqkD4iEJgZzw84lhthk29tDkQsmz0elEJFUCMER6HWH607Hhpb
ARTywAaXS0bu3jFFBF4zVxOPvNbeDPboKd4PZNW2lfP9EMut4YgobilpaR3ZHmzfAP4/N7jlmnc/
5opuBJky12+oPqUN4Rs5oI31ZAkx9EiiU15hcN2C4JVOJ41Avkg13L0r0U9iBlc2E1G5tSLK1d3c
k8vJ+9o7yfms77x4tekz/zZA+7sJ9O5FaM/ZLzCBeLgKYgIDcrevpmqyO33fJuRtqQVAznQAUsMi
3LYT7EhQud4ZkwpwDNG+djBQUEldD5CfRtoGh0tooDchE7vRVcfFZVlyyAodjppni0sAw7TtKm3l
TxZ7K9Fc52ZAX+Cu/ja7avS2yikKoo3Co4axtuS8B+zaa8wstvCc2l6GkINqvERKfOhG5tP46tp3
vEcGZGbj+tH5yUn//NCHWBX31OFmo+j0z8SJKK1n04mvQYUgJpLAKMGaSISp6cIbmtg07DKy5R4j
gVxt+YOHnnk5lgqnaTnHiPw0PlGWoOrF2VxQu0l/xY4wkcyWUs/fQQ/z2gW8yFH/L3rE5xhJMQ7W
GQxyuR6xb+uFbNYhsibjMp/yJx5dUXtdURCQDmcRhKZJYtzwlAZSIAuU1WVrHq4nxlUE9J5LRw53
fjYE+fFN9heF2N4LQiALoHCMrATD1wP3dKp4U6lKQekYBwe34ekCIj5Gap94SlhRghz87L4f3hSW
+n55jRpSWSKO3bOtOC5ouyUoHxDbbr4P6e26/+aQ+cTJ2AZ1J2c+OOZwkwX90Zop5ChUB8szNeVV
e0RM+w3/QS+t4qQHqZvNElt5yZ0Mj/aUIYwhRqOhksBcuDBw+saBmhNUB0QrvXMwJIsbvIaZC0Nb
k72MSRHFiSHvsXmvYTPO8uajVGK9noyyNSP7tW5gyG/JrK0UNsj84lJBQ5Uy3IQmBJCy+vN8raPK
P7ISxsOG9p4h3qCg2Z6Jl5xNQWkLhwO74AovWuwf9WB+vAVG3AFp7YgHumj3/vIrWQzJ3MJhS+K9
Z3/n8VJEMn8lvGvsx7uvYCWGLUX+/QQg4n85jUfFxGHU/1D+fh4i//j8lWqtROtzwDT0df9TD4pG
B9ePt+0cSs/v2TkQxhmzU11t8fTJEZZCnCH40GotuWavaxOqSzxoc3GAB/N892jkBndKQ6FpltMW
93xncG16OFfgPv1Cpi5gJdY7HUEk67NfEVXIWJTBMkcaQUT2o8Pj6kSXXPMWPBuLLMMK9arf/aho
SPVaBpuz7xLgeQ2RSh32bfiRuwkAYGC4aB2RQUPBEtL7cBgdzaI53zvo7v/69ZgEzwafTmH0LTTg
do2driUISLCsqj8JAecBin3AXwsUelhZJSCaLAnhCOrHVwiqvwd+SqNFMKu7eRWKCzsDNwNbS5v6
D3ZfTNQ23C8ZL8S3D3GIBmstxXzCexMjRgDPJFxvakXyMfaHAVeVMk/Vnzt5lsafZkfME+hI1+8X
xY9rmEzFTTEPI3+BI0BPQpm6dRWfM1A51rN44wWJVND6gux/2sQrwbFlm/zrvklhOMAL2cIij4jU
Zr0VQadg2nwFXhJVupi/FY/wPkkq+aZiBfPJQ5TgR3sLBoZ8lojxnXARbPSHCR+KKceuE4FnPBXC
ULuKbAys9oioaws0sWWtnxBPy7RkHMX7Lsd3WWMWEalP/uNeqMKPLeGZ5XOnGb0Z72WL1dVQjVR7
YB1PSJD/F5b0c/3590TJHwn9h6IQHwnJijMYA76hGRtg8SI0m7foxJx9ep3uAlMZHrTwpDkAKKDP
ASycUrUJFsIJIHxC3F3eQM2Omf+Oy2m64dmNQrddb7T7GcCK69zv7eM0yH5f3QW9R0YVT8/HwNj3
U4T30xLLK9FdEpBmQPbSozyB3oFvRhMiiMK6Qul8DWlZdxbn+Awb+oi3sD55ve1Y4iE3qvC41TtP
6DHp9H7x9W8+G8fIoQ8JhwOkzRMm2nBl5fwuI8OAmia6MQ7fAunHB6Te+j+Ztu3qTtHlLyK+qtRB
e72IApfQ+P2CCnG0MpOX+iDrFzU+lz/gdfZLeIBO3wIJAS28utDsTg11mCIAMZstntUjNWyd2ERP
cLOQmHtHSMDwCFhEaq4KWBr8wQjx68LzDpj3rPYP9Gt0p4FrEQCTaA+lBFW9MRRW2YhGlWA0Dvhz
/K2gcFfhu+wtpv+LaeqegZFh7lqushoFPq6GoPhhhuYdZtpkA1Du4tspeA89O9BREN4ItBFK22vq
9/Oy/WafwL5fs6EZxHOn8mtF9B6N3lQ2oZ4iXI+WjlpVepwnVuiv8Iws8GekyAe9sLnviWXQnykN
RLjRiuOP0Drngx03sr8vn2vcopfdqiUd7oWB9jHS6PdvTtjhe+W4bL86VAg1DN5Fd3LFvdyPREMB
oA4DqRSEPACNVjteRJT5XX8x1fBpQtSDzapp49ewUOB+3KwA/jOIaYhSf4+K3UCX6tgdre/1bFdm
iyerh7EZdAEu8pdaWzYmi4rnzzOA/YtAB81mMMaMxiUV5VljaW0KLgneDJIo5VFEVo/qO7UoTjED
JiWI0To5rc1KvoOmCuIuDpWw8ZtHKasb41CWaCliu5F+mxhYoYiI4SK9O4L98RK5Iw80P25mECMp
IO8gxUmDLn5605BDfXfm8+iPPNV/McFZRRb4pxxU7SMEzlR1hGOsbouFA8xGW5aROjAI8mKI6ONO
O/PTuPFnAiprQf0oZF2VehMAHkQDmHsFrzBpumP+/f+EJaW35zh0pZfl+UfMHzZf7wNdkZjphtn4
a72/IaZzFHRuaPIPNJl/R5p1IyaSluYh51fHIfo6APdc5EV+VDXN//9zsdQcA51/8JV0JX/Fqyt0
Ei5YMjqfU2mZZ47jhInJb46e1lWikYBXGlrQHoqdA+udYePA+zEtEuGukV6ZKwCiKH8lPygeLcPq
ZDAOyt7WDmAhD0iZHJ+BIABLOH7WfleGgtsNph5KB2BLCVcLqkBGwkQ0bdKrO8OJrAHpWpicmgDc
MMY65ClUZqqlj2QrFNcMqCdzmGHWg9gBxBj8CD4jzMCMYUFd4kitUI6eLTYggg/RjYslKHBN932u
ZQ70/CjMERAavry7qg4yzDVDWDAElA9LSTmrtH5hpPrIcIwxINjgXQd96IghUqGwrbu8CZbaXIE5
giAZdLRJwnni+4D8NZXDCDc38RfaX3A3GbMvHg4NcisKAPiKXz0geRADcAhisYTqBaAHtd2t5foO
9OLNVU1vDvYRdXWOJENPsGu8Lk0BapkPAG8lFO6SvtXvwJ9u4MH+cRdsN+McS7HRhk34/aXglHL4
t1KcBY7aT3BX0hDatEwQu9qIqmotPLBfjDJusBRBH0IOvBWPJourPpbOFzX1sMBpiX1jpzD4fbWk
28qdRT24faiyeyQHw8ciF89s8Lz/v57tl4vUozkoeypCETqzGF+NKY4tHc33gjrononokQlo8Vop
AsFj7pEbjXkwazApTMRBgOy8MFnKcwvG0TP36pu6qhDNTTH+gbwR42hbktvXAh6y98bIO9Rj+Jtd
12ClsVEGNMYO+D0Z/1X6b0qGeaqYkG6+utS6VUuZDg0BgCP5weAUqdeWHuK/hjVTJxtFLilU5lny
RGapfQEZSxBZEVSvni3PGo6gqsIlp1JhTijMzY5cm2kX8sxMeuFk9iM13vYtSXk7RK4l7VUPayPy
dgZ31htOMtqEf1EmG6htwiSW1tTxx7mNC5xC8vdkWRGQE1ExQoyGGApUG1sOTkqEs1fItLCXQunm
CBYuGss+hPDxXfRokvmQE2u/JEfWQdtvirWTAisI3dkTCbfgzhBkLAa0jzMi9u5HFMgFOgt5JhCS
P3FEtHN/9RZ1+kOXVIQL4fmzR60kaklBab9NnyJbk8wOvDyQUZOsFS8TZjhLnQiKg0QJ4394WyQG
0O0ZT48YqWTPqVUyHB9rMlc7w+UY4vO6ANTm/KyFc5X6RMaffR3PfxKsJOg55QoW/e8caZPLCOe1
OZyxpT+LeHecKiEJfoTTC3tbb4JOAybyii2LlFvQ1M11fDpeiqF36w9/n0c+K3HLGvsvpzRKoocP
/VSyCzSHzhu2J0UmCiBzKtiD0wNRJLYgiocGH9VcYBFFwauqG4J9V4UTXtsnpASvVFj+4GFYcMT5
YGGpeX6NOMmxhGokxpAzzPHb4Pm+noBbXl3U0RI+onVzHB6SVd1LgImdJZx3rOzpMb/ooIExSbma
KzRdxI+onI21fPcGIzCqJ+WaDBnOQg6+Y81sYckJxubZ1423ND/lbbYnWJElt+uytUTiREx26nPy
V7f0W09IcMszFteQoDotkVMr9u6Jmn6JunQ4cx8rqAXTIA0VzguK75sw0Y7g7JphkjENA8FDNSuJ
0byEnJfv4y9Nb/jZNImyUvjU26AxdukXoZsehgbMzH6pOnzmCoIJc38vOj8QMb4fwUyon58z+Zkm
VrNqqhB2k8EbdHw7OM2Mm8MYyZXBZlUtxIxsMcSBheNeWPthvGSew2HxPAVJJ5dnxx2u7qKAOk0w
5hsj5T757n7fEII9d8qmYmK/xlIHfXgeFLcGGfoZ/XnsN0KbFOW7b9vo2e9h7ldomzdXLQoB5IFK
o3pVIPkoHrYb48t8XC2mtpaT6dXm0OTSlIhfXUxf038RZi6YTkvS7VfRoG4gAWaNJAkN/S7jkiIB
5x9fFeacWzs65cAQqHU1SiLe68SXs/Woq0qGQn9x354hjHT+xjsveBsTIgA5tN9CVVHcUyyq63sw
d3krADKik6VF62/6HPqOP716a6OjFGGlBVoxhHMnBnmt9Q8vh3uAcbKGRF5UYvuESSZt1Iqi/5RB
kCZrkXRXcKEu/4b7rJpc5dpRGmesuWEHGQWNMhgi19fCYUAFxbJgzpxwO+954LVjB1RtAmSQLeCa
ZYk+IMfXYIlAXtOD58LA81ldtOnhT5S3nlFlaaFhpIe8rPeIS0XQDo80Bjd77Xh0FCih9vRfzHSH
OlfccyjTezQ2GGIZdaxxiVkc3DQ8ocTRMMzDjLnszYb0gI5PYxGLyjnhjPdfOJoYH9oP6FqjmZWA
dvcphWas/7HgP9P46k0qwgmFd65sDw/jydPtg8GL5ohNeqKGiXyyKqgUfIdlGNjEJexPA+nzyDpY
cRUqlzUpYQXy68scKAd5XXrgpQTvgPZHxNj3D3w98t00DdxP6qswC6svP6CT4/ShHbu7XLf7rE7J
xvZoCg02oCLmXz3TAXW+ZUZcN5qxOFZvAiosmNR1dFA/giXeNMey6krxLq3FcpkkvkXAfIt0WWSm
+aaz2AfBHTzIyN4KuP/vuLUBvLRNjTYoscYvAd1ooc6HCGurQwVOc04vD+GRtKigz1Ng46Q+X4Vx
gzaEVym16EGV9XKsPszMTFdaoNfmqTTfbTdIY5/kkWgQsX0MjBGZVTpPrF65MWOK7khAsBnfFKAE
0KwV9i2sp/zckoYly11lVjqPLA0YTBtT7BpK2YF514DwSGQ0RY0mk+j17XYTYGOAy70vGwHQeP3Z
uDpy5I3BmmDTm1+gPhwk8CI3j/brxYlYVbwyhsl/BGtnu04aswchvw3ZgwCyVfbrDVZsUKPiAq6T
8RA4zBOljt8rIy+gA+intRpAgkjk/9gYyQKXlamKxfDDKVxVvOPgOGBiWpfZATFPo1XLCnamYb2/
LMgdLBdtvHpANmPd0A5+SGdK7vqd9ukcmlc2kU9n7WaXHxHcHGJMTDSTJMginosYdzssUvckrVQc
UALWTEuUobNqz8V44Pb24kkxu+rbz/boKIS+RJ+BNIN3dAovxPxOTyFwu9qpezZdN7iPuhDe0pSQ
vqUNeaQtCoCKSx+oWmfjJHzO/lbboWyfj8B2+HD4NAur3WOhX/taVPjBWtVK2R/vy+Xkb/2pg2m0
2GUJiwsFb+sScNTyErbiWmE3qaEEcGsPVvzXeQFcwDMZ8z0C1Q2a5JrU+YCwRGcEIf5IaSIT4Q9u
3MldDjK1LmL5ALsPBXeZ19fY8qokK6SU6S3jsib5ZhO9GGrCrY4IidvtmUNlapNP+obOCeSVkHq2
j8QM1M+Nnvf5CKHL4d+0vkdpd5qOHGKqc/RkZ5VrHxBJ9VEDQOXZVewPk1mIji2hzhK69taTDJ9b
b0EhpFcBmJmkyMo4XrzyISPqriIhNSD4Et5WAfJa0Z6wXstNdxdxrIEncmdgIg0r4q6BwnX9X/AS
EKJp6JFd+oK5mtpMN8UJ3G2Mn/u60T1qBlGJgOncma05t7XxdsFMMAN6GaxtbIOuMvQaXSwEu/ku
z2vI0kK9B2lvjcGyCCVGuhONrdGkYwQL/2CabsqNcCY9OV27amJXkq1U9arzK+0NL1eIvUwXaFXt
AiqICUUZ5V91IJDEsVRHdEyYEnunTtXyRVlKgU8gRLSAWO/Vj9qr+bjKZuAh2YySEOmukImvfs0J
eQu5HknOzdUFSGnu4x/NuKFeLzUXn+fCoL+a0Lpje0fYahinqsfJHT5Q4KZ4s1tlaFrlqbKNIhRW
sKA1u2CfHe439AfG/niuAHRMRUxh9na3vrvo4sU+Kgh9UuFopR76C5zju3bb5R/XwSgXqFn/WaCU
/xck47s5FCxSnEOvTHvWRb0DdKoZiPmBJMUp7CZE1UCVsmXmSScofW01RdcBf0simD2FFBP/hsLv
qHJYhMjBnPfNWiO8pcm01w/3GOwz7HfvwwFn1Cse1xfCvnIxmADLZBybAcADqzA0l865oKpgBWzp
lvb9F4BeCCAEZymHZdyj+49wZ6BIgclXoNwDtfemBMvKhtLgDDDJ5CWYqare7jcxLvBk38txQLuX
mav2W0wHBE4gh+XkjHHNt0dPz5hUEOXsFJoUdLHMxAaRE+94hxP76hnwikK+n2Rr5c1hEcWeI9gC
ElWcqi9aXoVJboYnumP9dbE0+w/bu24LU42jAGeF7NLLSkgOdzXQAf5RqtM0sqnOpWYZFCPfrqd3
nrBZHn8qtCbn7XBtRQy9mOQ2GxkyM/ImVRyMNSFZNB+ElZQt60f2/gep1xnKQ9tFgKnTNnUTg6ga
jcPR9bzdvYOhhaEBU+ryZ+q918vp41AFoDlo0W7olmriS8yaUA0guZt3Ig4gn/xREwajsesn2XRe
kW0cylk+ZktXYvKU3FxPzSgKbOkGNNKNk2j/uFUvu4Y3rnPVzVLdjnpUJy7XT8rjIYuwAN5lI54F
9F8qpsvADQ7OIXXJBhcgOjn2nsG8BhJRdy8yLiQf8AXg+pJE/s6M4dVuOXVm4xR47TJ8D6s2oe3h
gqmFZW+/wZXctoOYXsMo0nd33kwYE/gsvZwDUEJvdQuh455sO18nED7nCc+YjkL16HEbEbhnwVV3
9O6H2qVzAmIRHu9wgtSTUReWlz7Z8ORwoxeH3i68mZlrNvdPYGy4lKNW97RLnPLRCj1b2zTNokYZ
cH+yP92nDsNbDK4EkWRe6JYcKtNAyIXSEkIysvJ/1ATPrIiQmTs46waUf1bw6gDYmJRuhhPub4ac
b3WNUy1m7L1yriFaN6j1O2qiB3xRxl+ScPuLB9lyU/LiJqlp1N+Z16ilS3geAzE2a/KW/Pr62QRd
zg3IWPvf2ecPBnJHAzmHK9hz5W6IkHYJWhanMvPVzGjmrJsB7ch+0O/rtYlGX0KecWT+n4+ysm0a
evWLaTH9XjzCEMNVYOt8zws4bkJXvfLPLckVWrHZyvoafxbmbc3BnOnoaXK4GyuMEGXZc+voeN9a
pfvB+agBjqk/8DzKkhBaD+OInrHQES2XLhRA1UptrxcNJ0w0U78GTv2CKC6x1AsqmpYe6v4HTH+O
gyQ+xNwfZOMKvABmY56WNXD2kgwrHLxhVEzxVL8CkqpjP6f6uizPtDTLmmNfLpMTMYaQ90zAC/or
29Txc1emrP/+bBYJ6drHEBQR87keVn57EUTtSpDi3lcwlLqzWCw5PX30geWRIJ2dhyIGNVl+eNRE
8mPw90Y3MnMSf9gZiakwwkyfbfeVVFcqEJ8/bK1RFK2Y/d8p0g3R5oOpD5LyUP681N9qYmhOL8i9
Rl1nYkndpQxgsoG6TU/zSeoA1W5UsqxWG/6QOGraceRd3HcQQhFtavk5ZDkmiyjYhtl0skwspdGI
oZNRaHvmqm4dTE8fwhcPqpiMnPP3HVsZMV2AvTsAv5JDbzNg7DWOqgAr4gZyWNMk4Ltbkgd39NPz
ljOCJc395uVTchDmYKLtScHCAlmm4cpNBwUiDaTknzGwo/aOnmIRon1hqbFdhdPfr0Nws7nWP2DM
71ZBRlDDevtLea0cCeah67fjC6NHE5i501ExDZffiAQwk4+NRQJrDLNqwpISZIfA7VbDHXjjFsDq
mbaCffRvZRha20n1bGS1m/VLX6CG6kosNsvOw/78bWpv4PwptnyOWS3LWBkOIHK1Sy8fwSrGZDjB
dvY+uEY/M89fSnK7mi0aVnB6VHM4v73sQaaJT+qxxmHh3rOfhYMpIuInXisrHIDYk+JXTkXm+YhD
BC+uTJuluftvqeUc8R3/JLWV0xObKfTfD6CJsUNum6iRP5lzsWAoK6YMcBK3cusDk1kBPOMeTj3h
EincThvZHmruQ3UO5bvsOzFeo0A5LpSQsGGZlYcW4wUvO/qamtSJgVG3L2rEnuaDsIoSItj/1m7P
FkMPSAOPuI6EbnEQYItVb+4fGjN4q/lxQjyG7q0RhdaUZlKMcl3pzCtKX0LFYNgSH/4SzNErN4uZ
V9BJHRWSmUoUJCSb6/z/aMbv1eLEKwrirkngVOhblHYSCRgxJrsGo6J3piA82BlVFYbi6TkSJg1l
m3doaA82N2QDqR9ENr1ebsOyqmwlMHC9DYC7BezaeQJRnHQjyl983UEAeF8ZEFRPRovNOYCBJZ08
YAjozXERtfN0T3qjz4FwaCbHEKZZ9VpLBUHFYhhNWY5/JdiZy/M+gKynjyFr11LhpnNfUxQ5Cr8F
/XWA2FQGiOINMwE1GAA2UEPwyaq7tYIb36VpMQUg/GYfU+sIxenisjLTEveN6dU0H224izzijN9Y
1P28hrXSo83DmOV0TuhNJxqZHIPERcO4ubAgenRY1JlDZmJbiZiHsyghEkkTG5wExWPElz5TTB9u
EyzQsppPoBbgMRs1I9KacOoryyjN6BlxEZw4ICdLvLEkctR9G5Yw6n+iWVmn3v6t25q0lXCSRlIY
3RV6GjptHeD2UYi0X/5EgZory9rADqVroqmEL6LJzqJG6zo7ijSDi9xleJ1lX2ehsbX8IaDksWB9
C+XanoxLugIPsC9xKm484/aJLJsFXAbZ1IRvqxfQkwLS5yznXajrGlIU0wY2HJKMh+WUwmelDPEk
uDKIMFnYJ8Sn7MXuHdO9twtSSS88BOroe2bTeZk20s8Y/9HOkp+To5Cg9/HIDIhrDga5l8cowwFL
XerQ08SK2vXoJl+RPfKjzTCZcXhAdVauTFyIquwMT6cNeGTW/i9tU3bP8djsWrW4ir94arbRuTsP
adpWkUj/dJalCo772pIibLoQ2wIP1hMAkAN+LkDUo7ZFbelHtTfFEwYEX32Oe9SSEpe2/CDd8IBc
wMtS8A3RxZSzRfByX/ws2Yyajd66EIIvJxIa0xSdBM/tmhpkvUdAaQNUEFBHzqflmRuSMuuPE0eJ
Z6Q+FmIyP3YEf/aN3ZVuCwaAdWtheWF7zoo/DP11YjTZmlmYXTvn0JRY57ojlLZXzgDdcoYJYEXw
SrQwaGjLsM6J9svsY3mljF0cT/XUQP5a0nCD4/AL0V4tPemMvQJoV9LoOus9N4udH8hhpNoGaVJH
TyM0XM7GudPzlXGyHLkGplSBXuyci0aZmDb8OKMMMK+7mLsIyuX4LZqMQrj4cGbMOiuHO4WfaG02
IW3rNxOo8yT7Q4EHs6jaWHxSIDj4c+7UiuBU1yNid4iBX8yO1SydwX6TogRPgAilSuPXOhwXZlqN
1dgu15E0e10H0uW29dZmEsUuyOH4b2DEGCyC6Rx/rNdVGfOohnTy9UTx1XCLdthqx5ZOS26IceYf
CYKm8DLMgu/KZaeJZhWZVqJ9katlgYeq1Bnp1ioZXdirRjjGZrxiZUprO4T8AGGY+mep8GpgYFC/
mWZJZSG4G6/M+H43A2NfDaE+p+euVGolydrDSZt+361JXx2d/P/INVcKryQTk+4wL/u4TDRH0GYf
nSMnqrP5oVbB21QGXVN9U4hyatOktLS3b6c2IIwAS0Zw+5LQWnjxH1Wc7qVyWkmgDeufbx0vFXVy
7Z9i0FBU9lg995uNXPKOnQWwXcrdyq5Y1gVD5CxvM8mU1JLm3zLuWbbV06g30pJYp7DSllr7oxGa
DV7ZTIiixTLiYfvMw72+8zBdaOcbk+JQP0UZWuJY3yLf7ukhF6szZ6ko8q0ai7OGD6RJETlGVXn6
Z243sAenKtzN/2mDOUwuV60W/1pCAR+VXlv8UA8QX+lNsAr2xlXkxKEBEWhcZpzDCd0sqI4bcZz6
aDaOTHyaLE4g1VtSYy2uryyfWpra0e7CVdx9iunqZI7B4IwlPlQZ/5ZLJnce0A+DgLhFGj9ktKu1
K339g9eXhhRbxBlI2dS9I6WjASbh4Vsqnoh+zthQpEOSWZlRJcy1b8gX4SOBO/hOOByQ0+ehkP9r
8O1cqTzRlpmFeVD3fz7SVJw53th64AKEzqRCUbkQ2zjA5soi4ITVGT3i+10OT8e85CHRwGv5u+Bx
sV2OohXYy2OeOfmIuoEKe8O7nghdz/OzLWZc9zRLx6JNrqJH+ViDTERPKYknrBuOpsRVuU3jHuPJ
HLuDTXTlObejZmwksKYd5GLplwsS8WEMZfsagl0XwVyANaBoAYuwR7Z1APKMRbPjm5T9G/PUoSGd
GcI1jV3CMClCtyDT0f9kHaXlv4LzLDI3F7FRGri+XAuPAAW2XnHq0oo55sqWQaJIa1InOPUK0Zk0
0flPiO1oNCKc39MQuMvu2oRa90id7EE/scEQfZeToMi6Adx+wj6Ueq+PtzDB57Ce0uIWEGEJ4bzk
VBHyohhQKonhOYkYGkT92AxyVweNM1gUTq2ftV5TpdSZyS887WfAgyCqOS+2QqtKyJRge9zs6YYl
kZ1qrw22+RDaz0e0eMskVBLyO05CE0/l9Dlu5joYBoTMH7q6DOTVx6x2b9rBe9+QuVJpb7dCDZhn
JA9pspoMV0JNtgWrcmPtYJlnvFHCTe555wHa4JPccRwal0CyT7ksT3G9wap7TS+y4xR+envoxsDW
Xd2BlAnbaaWc2NccisJsRTVR2evrk48yPsE52PDGI4aIY4/txwVqVWibQ7an1Nq5LdNjUGnhsNhC
5FgPgoboh5Ec4zuGkuNl1w1VC4cOmNOXnZ7QOs7H2rgC5tUVk8tl8GgGV+lFVewvoc2OWNviTC0U
/V/yrq6UP9oIm0riv8wHwmOuxhGKbzoDUabHIFToPRUtruwW6Whykk2Rm53VnRbjaO1FnNkwgWwj
EogGFj0TC6oCHLlJWiDzNaxyuP8f6maMdtbjQDqURH3QOpmPe7QBBcnaCovsTY1ivF7hDitJ9Hvj
jHKJIqSTzD6USmWXdLDz5lnHGA8D/Q5D00acuXqlbf3cndWEwVQhG7iI+ifyG3QTuOZ/ZQovfTmK
xYsXLHVxcGZ8pV2UqVcrJ6Tj4tHEFlgBBhnvo3YoveizVAfzZrRN10XhxnvdmsBXgUROGResh8OD
qzViWLaqzLM1W1lMDAZEatxKh5nD267epwDN/hVaPfie6PNZOFanAxIfDx42yWVApDG3JtxO+fa3
dz/4CrmwblAjsLebasfvzaAY5mTfXbA8v+8YpcXBOewB1sHJmiYTUEFHQloFEeXitQaDcMEHwqmg
XwHfydKalvyFar6OX13Oxe0R4aVlzl6n4b7nJzhVZkYkhvlrAb6e7gTso1cjMhx6PUNZxx4FSOA0
8NInZT60sDQjKIg2aCxXWL+kUVQRzvgJeBmYVBzS6iMKI/PDBnb2lP1IU1twGgn4NdUdMPAmEKPJ
XYAu5ussWNjhXxXi8XU+fe/vjad/qG/HCkr6rYKLjmCZTiiHBeioN2NQDxgsIBZ6IEUYAMM15ys1
GtKm1FQrwWoGdHG4l614PytmAGnMCBn3LaI1AvodchHCvQ7vmjA4zi/A2rxJxKibvBYSB6U/ecvE
KibPYhewuGVWn+E3kyhxqQbtebbeNIokvThAoL5qkQ8ACElrmcUczXXPIUaNxr2jJQQXgVEW7RHV
3vJBFLW+9k1O4MEC4LjSmT5D31PuJ62DG9K8nbujwwMSB6ayGswlvsarwvzpuhYMcLANzMPX4w9t
t5VKgoOVR+idKa6a9S0qi6EiBwWpHtYQnwXzELvOI6HzxiEfVCR+rzxdWtls1pAPvc+gEHzoUQH5
L/oQbyw/qUt76pxHkiilPXgQt/UzkNCtK6DrccyCoXyAp4mlQfqd8ovANeZia3mu6kei6qfMAN+Z
BRSiBR60bTBoT6gRSHNMaK/+4gqtV4urhwfhuUEjdKRe0dq5r92RoyHa2GmxtVPfkRw9D9I6ZStR
PIGn+ohT/UYFOHIGmSu1tT8GztTRjU5qXeIbR61v7vcRVl/9jiDEWn9P6SXRKqqX25mf+tmynCB7
BJlXa0VizFVH4Too7OyeQOxD9SMwMWHAeVDOd1YDSfVxv4FLDrCGjpZMWHKMev0LaqPMw8ew5lsg
8cx6ko5FJvhsFyjXmJP5oUqdQNyJYI3gzPbRQzBsr+t0DEjE71KA8oWLZyHNEiIqhlZQRvKT2DjT
E4D7NnyCz8ttEbSqvEv53ccwUmVXm0SyHG5zi7VKLO3/OgVjozHvZw1RO3Fi6XrPCFXknrsKUK2B
g6WD97zaxsB8jbwOz2DOWMDWy728EsoK8/1aPVw6i58ZoRrHvOLf5CVxYuXd4GJv9CtwTVXpCO3M
FB47cx1C5XTP2GPEUt855dHpjJITvREf4zW6GyMf8liGhGErG8ggZ7hjhQuXC4NLbBnxNR9bAu0w
Ur00UtdMvNAE0xtMTNrdy0qpa1W7tDWSOpUa6Nruu7Um/uLJfhOhOehbqWRzHwJ1UGfzYM5oTdRx
O16KlbGRiItPzCvy4VtwF+Xyf4Yw6/6yq1270eyIgRJV67gLSfnEoHTzLiQrL2JundppLS4KH0tg
V3Esxf3m7TLxMFq1c/vAzCnAg/J8DzFMBf4v6lfvm/X1McWG4I20xLqO0VCT/FHB3CDWAJMfJSPB
Bb73IEIYyhfwZbCWZhSNnkX8qZn7d5pn6CBXfI5zo/H/6Clwq4u+vhxE/r7Z/4oEdYyOX/H0Cy7c
xY7tbov30UGife+l55Ec4ejgm5iQq4fHhAH/uJdyz06qYe57EJWrO353e23nS6ZSUaAN+fYXssn0
IbQ8zDF/uUKUm3T7/KE/Htdp7oKUvKoTYGnBZrE0/YEJnszMlV5jgwT9wQYZgoZ+M8uq420fM9UG
RMc4E0cPMfJhq4jcs33OOke35ZlNTf7u2RD23/sCPcMRD1+dVOGA8TDAd0jBLOtBAleeCSBRYNHY
smbu4eVBosIBDmlEkr03cg2G5BSMHlMkUHQdM2dzjIYTIdlh8BLoAjA+A7rjmF2eycwKShGxxIwr
Uk839pmQpBfFHD0COUFiMfVdVKKw0egx0srmRllH3ZvhQIqPDd/BBc9pyygOk7tVdC+YhGA8ADuC
6A5ohYTSGSd/SX6lxRoAZF/zAwb3uI2887TGd+NnA0uE84HK4ub0jBeIrft3kCma/pekYYtbOrTZ
dHJcmtadcZu+8r3Ud3bXTbg7GwlI80nDl5CPP8RdUbL2uS8x0eGzvnFj2oH0uL+/vz6vMPlnVIRa
st2NZDVPb7BRJVhQAX8rTjDPeBsVUcwhjvuINR6XW01UKFKHAvbxjzWpflpLNoLQzGfBQYo/4KFK
iKSXP9BQ66+ZfXkoAhAu4Zws1/9tHEhLasqBmjHVnLEec4EIADzdlGAWo7F5R5cTROQx6O7S8CsS
ei8WWujViLVGck3En4X+Ldi5bpBlj7CZQXT624rKJh2XZET2WFlxMyKzwsDKM9W5yPLa7Ba+8XkU
7YtlF3pETMuF8dB6/KWv6BqQOmbKtcgg4iHGc9GU8MKbmqT/RUlPJBT9lnO+7Jvf41o7MGo0ppow
hOy0lAl7gqRFaekEHFD2l23VKr5/6uxhr5L8NDqNHZpFqpxNZgj07xoDKVRvn8NVtwWcueo4oJrM
PrZxrWAfbP3w6N/Lx70+T7e9RkqQ3XwK9HgIvPkRAH+GopDC2GEkr/Id1mbT+rfqtA5rx9el+B5B
GrFbxwKw4AJ04HmkCz0Tchh0WC+GX6j0Y/TyEqn8an7oV0EAeU/dphLiyEWj6K2d70wrh7o5nvaL
u3gmXTg8/stWUpjQrhusuAogEQ64L+xeOo28sLqFEJwtMYip4H7nDBlQNKTvPpto3MUd3kdhQ/P0
MQD7ss5cT88SaO47rpBAp+89pckpm53ZVDLLgF/UN9Qy2DWThCtZjH0KNYqgP46o/QEaRR+oxyWO
lmpogKU2xjXgYrKkGsDCsrIQYbMjfjsZl9pkt/oSumPHgJrNfMhn/zJAfy4PWGncL31fE5z+l1j8
FI2KGXNDUIFn2wW3wrGc/h712e5YKkkeRkBPL7uGDCJIaWgPwtPocz/XOTUnKGyxYENaMXsDo0TA
VxoylqirP/zuV3PpsjXhPa8bThPQ8ADyRZNe8vDczmL/K3KHIHH3z21YMaM9FzM02KHvF74aLXjJ
nqNfvqG3S3zwGtOUHJZhp0QG0ZD4lO4cdUZ2wnDP95mCTlAd8SUvmMkUi6wym0p6n5Q0QX0PFpdz
PaKB9UQ2n1kxd3gfxijtyggRp3DUkOOhJYu0dxJB0kwKyKLJ+Y2X3qXWXT+AHbWngkdZWAm0hYhF
GhjnVTPjk1KcI50Gy20QuZFt6FDJlE6au2cNyq7kzH5hCbPqbw9myXHPLzR6dTw7gK/HNYMQ/GyV
d7RNNUpsN78ihUAgqESVMUw/sbw54HXQZ4Zr2C/d+FHdlGKZ3hLYSAdRl3nl7o9g+x7jkE6zxkN2
1+bOPFffJMuI7WR27OSn/BuomQRm6IoPGsKbIm1lweBlmx2S5i9P5NfexLwjYl1Iw/PLxnhuc/S0
1nLHbs8AmRYx+H7nELyyQfJT9OX9zDgm/eO3vJNv3R1l3LWmcwtV9dJQZFbcULlO4tUNJYMsKeCh
3rAEViyo1m3cEu5Nea9bhBfdsuSenknlMPUWcfziYN+O5iN6KZdYxd3eWVBb+aZIhYdGDHj9Qmam
HVwMMg+ylh2l6RzajMWVFOQf7Ne2GR93i6hH7GAXJX5w4carprbZSX4CrrS086NoKbF1vO6SAWFM
R3IslTpWLXImuwVL+GZ9hiC3Q7/JMlnElkkFCOimfA/uJ+QIvB79nrvxSnlei6AGCQAts4ZpddyS
/iZGTWIYrIJFb6/FLTR8g2JMWulwvGkyf1/OJAt/mrUVARu25DoG+u2fmCshN1h6ClflGWMg76cu
UXFfv7u1CmAdAeZagNSBxp5uuEQ9ciKWcvyYH6umVSXEcbxIRUeF0DPeibB6iCdi4AN7PIBjC2A/
i9eTrD1Ovr04DEFEITcK7me7fjfKL7kAoX/CtdDhSPShMfE0374dCu3IDZv0RXlY1ept7Sq48TSs
vjeHDvUA5baAJkk5PLKue3VG2TJaprSQwSv+DcQ+r6wC5Cdkt+iu0imSmr1vtJ1jMBBYjgZp5MlT
6l00ZB9Cw8/lNeYGnDvlb06OJXGwBkhsej7R5IUsqA60oKufNFZgA4OzicsC5k3gKlx5DMG8YT79
1XxmRxayMFzvKB5G2TzHoBgeDAI/cJaoSL0zbBIRD1WL0yN36x6+MwWfc0jcCJ4h8JoP0Aw22UNN
lcPAAbxjftsCE0E+LZY53Vqfc4lx/4VwxVnm0TyUNUIF5NMHXl23dBX1dcfFJcTvW+iwXFaCLSHy
P5U4yrsxM+Oni7sjCa0sS6ZgX4p4yIT+jHmJQLayjZ+o3fhQubf8EPW/bnd6BWVoVeqhGYN/Uim0
d+YKVSnfLpRQFSvqr+zb0bzwUxXZtpNF9mhNWNSc87oC0tI/PWCksH3P/HDe1G/YpF5QrGj7GNP9
OsoWJlVmU48/IFIvHJSa4ZMPAO7VFbK2B7edx0kTAl3l3hVDyuOQTADkPWlo25Lz8BAi9R+WW1jX
MrLJIgsnUGoiWroMVaDwB2w5JIiwAqvpNsur2L/o8NKPOH8Hj/4zNNdqid4vIM4t32+PvtdGAXe+
dt7yIVEsggQlafRnpLAPji2khd6EaGvOv5q3e3VTxVFp5Aq8i5RT872PZJKlv7ujiQ6IhxYJmfe6
Z7x9b2hBZfWu9R346TKJrkxMkIoC2PdnDu17eeQcuydiq3Cq9GqzzSxuxLlEfiZ1/itLdn+5cQU+
Xu6BTHmhsyBS743YVrm8PruIhHjEMyWKe0Vz3M1ZmO2N03ZYh9CAtRpR3eM/9vNsy2V5a3rrsij/
Y4QCvPLqr4NT8eO9HH0gaIycIk++/CsmRjpaZDJpFoNTPdQXkVe+5uN83tdnTWZwmbV/HsNE3znA
kXkij286tpxfc2NZN24+DzRL0rfHAva+K9Ne3xjjToX+nKnBp4VYZ/oWIwPLkb9QqTtkHBgfYXeT
Z95fsUS+sCCfQLtmry80KSbhu/0h5M8lt9IojzVqZLklokqzrZB/W4cY5pbnFQKIJ0t9DYJ5rySp
8z9Mws8G0tVF/v9K9DfPJNPUNFlbVueGAKbsLlxFPlFHj4qM7JeLMLVqzKleJ1xINaV+s3An7gYL
ojvGPquNczYlAfi2mMtJrLmDdvf/NZOZJFHej0UkBmq3lq8PFZDHCFS8g3E8OLuDFbyxrgQ6EeQR
JN/upgaOEG/F7kcoPVyEdzst7jMN2iGiqH41cbiv2tSalJl+nW8Kc9+4gBGiitwXpuIdiFUSUuEJ
iM3icL+qN2Hlbq7MBokZwf3RtGnSumhPpGJ9cQmf+TU8VjcksiL13HjEDzlp3aZMrOwYRAOFimlF
KtupxVDZHRr68jT+Ut/ZQFQrgz4Cl3/g84TS15SUNSuws+VbBbUIYBoLgtwz7txfHM5HWF/MfEmJ
4syyq1JUT5P9gOgj+iaB/UDycEUud8QmWn2qO58fYrwd+roKebtHsREsOzmcUhD0odnY4JC+lDBT
r6YhW+xh5ken+2OLMdQsWsaEoqALd8XvtA+y+1eKbv6IQjH3jP/t8P2SP++7JkUrI6cP8nZ47iaF
k1TsABigqDb/fW8uc8sJercz0JCF1hQ6rnAt4n9As1KK0ox8m6uA3COGPs8COvzpji3uMRp5140e
DZTzj15uuu2m4YZXdR1pUS4XlXq+1C0OfB/qR2pFn+WreS8PuqMftExiquTat8r6l48WX6fyL/NA
kUN/nVHzAMhMxQWdc97Gn/8i7/FE97+OeKphh+c/r+pnnySxr4n6ooUo7ux2BLu756rQDYKshzgH
EoefuCrmfrP/8deyTD2R8p8Lp4PSp5HBMGje7NBJ3T5zPZHDqwvkXEn+h0exo5r9iU89wmj+AmaX
iXRZTsy4NQnw18sAkypQRzWiyciWjAESNPoCf80Knyb73PcTKK+MKx+7JTbiKv/2lHWaIXjZcKjo
rChT3UBszXjx6Qzsx82DLgmDIFuGTZlcitFGI6omYCW/1CnoLmycLhlYrWUBYmP4EOVCJZkoCw+i
dd+yiyNJSYp9RxL0+iVgb3if/8OonaQ2oqrokgAkU33AO2BpBOgdfATc2cFO0Uyx6ZJbWyP3/jpV
IsJtXBI6gUeIaQQd5mrd4SqMgMcMomvh5/hEofOcLlE5LbDgLWz8sxjTMqZuOUNSFPFN8cNckOX8
fDfFTaXQyzic6rEGT0x+DMjhfYha1PJE2+es2cNSPScLDJuMW87SJlzeYDDrtmov4NQexwSXQx7W
vQyyM3rqPu3Kv0KAv19XAjU31mC7JWA//ctL3HI1pTgJUmJyxChWIv4nVh4jhZCKUyG75XmxFQl8
t7YDqbXpz0skrNICmu5KhX9d75pOT84DQ/5sv6T9F4w7KFb6w9tyoN4JUg2Fi45LNUfI5fRcYIBi
4CdbgW70KaAoyThlo++bQjofqYc+ZycpVjpYbRyaHiZvvLkX1VfuO+UW56zJhYulqWOdg6+a7oQ/
Wj20H7+NhtrpIXA3JtQJJfN543DbeHv4mQpEQE1klH39DIZC8Qjk76IfCg8g66D2ZsrhqPNLVCN0
hA+r8qmwAQZ1GUqwYmMZueAFLYMT7D8PcIQshjot7H7HaOM54SRly/z5EWGGFpAShVzYGGhLMoGU
zfb4dmED9gKM/AKaIOZ54BfKjmcaUeA4+nYO/Uyx2V4nT8mDdwtjPT9urQ2vLcWm1oMp/mQPN7hJ
Y/QQxX3Qi95yMxm1W4A996Nw7JbAvBkQiIV9EWdo2qZgm6n5VTnRte5GZYw6+WF9zTowAglxykir
3tt0UYGDIzgQNL76nGfXaVDZZ/gX7T4h+PfuG5MWH/6dWDN1QEueY73Kdl0ODgQT/YNL8EuC+P4y
TfeGallnA2WuBoc3soPFpfLfrMEnENpBhh5jbOYVHxqVnBVew+lIAWNYbC2mMSCLSUmTzIq0LKZA
u8FY4NUWv3Sk/SxQZUhNxfSDfGAPU0mbvUQ5JX9BrshDn0D+XxCY8KkhO2G2sGR68a7izZCX8pLd
HmcWgaPRVOlCUXqTlS3h45Oxm8BDKFr6mMet8rQgbB3ET9MIxEbxeT40Bb46w9ZyHSjajcJmLC7k
zd/a8KMSAb5v+AH0aKC5AGEyvSalgSywhgpFp9muT5nCZ0wUCMQAY1d1god/3dbnpqN8bpJJnxH8
A2pRTPIkwvXTHfCeECl8V+CNbtHQlo02uN+pK2Iu82digEThNoSaNltjpr4AziV/uMMcfaS3saDT
bOEY/y+7LqoOFN/PV8Z1P4W3oSEJ1vIsMymFckfMuVzEMqYxZ0C62qat27nFvRD6yJiCA9iroZYq
k5GN1kWKF40SZi/Cj+UqM8V0ECxy+673+ylZkm9FRIjDoS9TEk47fPmj/wAsWbM4hBS7okjU1bAe
i9l23CCbGCi/0MSfx0Pk88gVZ4iijl/OFO44A8yvOOT6159+KUQvLvTcIZllJKS/5TNrG3aE8Qn4
cMVzRLuO9hqaWeq6muIxbvXUj0vIlwQwza7pDZqy7Qlze6yz8yxTl5T8CxhZw5Vyz8Vtmz+kFXA5
lwm0Ooep5smjXUwU5aWXMKvHVrwq8RqJnJfsaYX9HK27DIG4QWErtz7/hueMTGdSJxx37sBNEf7s
QFjv2hn0L+KahyULKVDUyCqO1RtBM+sO7/rKlhkHogX9VlsuM99k7ckx+8a0SH5XUZucyTiXSkcG
REOD+LQk07Lw9g7gI8JCFyMBSEJVfQF1Z6rse0WeiWuEvSSeZGPaIeroRhaPMoNHgIYFRpr7nxh2
lCOj6s5GufdQE1TmlMR72JXmURdYOk5dx/w3cmOsPUSwn4xiRWDaOHWEz54e4AY0p9SKHD7jAP+U
I77kzkuIQyIdTBpzBWyWyMXFy8CwZCf5uU6pP8WMfVHBUKS7+yV2mlJ3ctEj4+R4ZDZcqQ6hYLZb
wF+Bk0A/ukHXIEgXR6SZd8ySbRa1yF/xto79ulSFaF726bvevBrHQndwDa6U+j+fEH0VIG7WNdBr
kssD44lGa18HPIG+VrLWDSUogJfsCAV30YUUMyce8F8skgNXdqgGfU1UsXqzkhP1b3J/B+bNEMw4
tUvbf5og9grNFhDTN34gtp2EQGru1Snw0fKo+/IZ09g0X8N/vGJqT/VmQyQyxanXx88hxx7O89k6
N1CUPGzPRYa6Cu9CrVw57n/nU66GI2N0NsCPkYTFt8ZKHNHGFok8myJd5edPwCjhWlSoOc9NM0xA
yb/XUMsAfefSYz5lgFz2RxeZsCuj9Ik7HdZd6FhhJiqKh3md2AjUzpMe2d7rGD7AiU2Y6WIQF9PJ
Emk2C6xfUSRTDlhkbTpJFYcOTa/I5UsPrNvWHthFftM2A7PdUc+3SdVCXwrWQd5MhYMSjTqrQlfJ
6rKB2hQiPMZVkOCaXXybIadVDah4E8z6dawN58eFwi2UHIYBA61SYdOIJFdV2HZYHGw0hdl8hPiO
eAFFS6QhHQMoKquce82L2TYq6ORVrD9OWGRK1gdWHcp4oxfNxPd6G6bEFX7uJS69l8VgWs0cyJXk
0CMJwwk0bnJXpunDzOiocN13qWKSimygqc4O1FLof4y+h/1idXrOzaWwfRgXwux5t7vPvBtTWJax
JRvfvO/4FEtcs4U5WE4ZWSOZatAXEka8ic1P3QoY0ZFA9kZGayGq7yGPRqEHo/nRaw3R3rbLiFLy
Wy8TvjQQhOP+vSWLFKIk1f/6C6M0TlgCG3dmgh0bb0qAZrJsKh5gJM3SWSymZYnLGaYSFmmrEMet
T9swDGQy5tfy9ZX4riq1Sfj4zH++SQOdn+DNIbu8fmCahEwykCbUEBiPB6L89DDRXeA653YrXv+e
KHBn/dzkh/cfqmK23AV0RjEqORChlCJbi74NJdl4kEw+IUTDIhvcvPSKCsMoUVrNhMhvNc6elZhM
UgWhDNhLRVhiqjWcVV1Z/s9mwiEOaIbYIndoUpdXMTcaR0wONMcrBrjelyKhPCimt3oG5DWLTnJv
I1C7wmyv6NESEXetnhqQWDaTW4jCAZ6XNU0x4xZHymhHrF2lIYsmtNs9oTckVaFs2CMgvUKOjFqR
Xn1z5Zh2mEeTrvMM40pWB6gobPSK5XM/tFuybyfTd0TdHl3lM2YPUtPERimmRTC1TTQRu1EW5qz4
z14lQDOJLZHiLJq9LbwS7qMeZ5e/Zb+PKaGjaeZE9GNzai5Suk2QjYowLSlBNfN2psUy1WxXlS71
4FegaTrwZOhKIu5rqnOfSb442gLeQS4IcMeN9fcTlpSekQEtHCCZhT2m8+Gwe+qMYtkeo2lulL9A
imQ522mABNIazIy6CfcX5m3VcCjAV08PBeQ/AWKV9VSdc080aIDpm0ZCrvHZ5O+O4EYqmTEMEdpA
UCsI+urrpnHNTT/okBpH+U54/z8B5NFtPvCvO9i1CRszNdiwE+51NDD/UiD6KuN5NpLQXWg2Y93u
Y4ALd71aulXaiSqhOEoNhnMYNsvXA5kdVvJ4Vl9f3Ltl5PNf6BsfY/CQBKGP7ARsKjK6go9I3c0J
nNM2p81abJah+q0C1DA+jF2A1e1fQPz0mZC5Eaqyg/eSlM1wvfIUHv91ypljiFWhAkzIH33u/3LC
XkvGJUd81G7b12m6OvEilObZx8qULm0pO/gr14a+JwGPNOISa/C7LuOaDVnxnN9XsmFsa0UWqfBo
+FzSLn6TE5/QS0FHOXG8IQw4yzAMzzQEGdE77naXFjC7fX0BPsBfooSVQoJGIKlKpBr6aoP6NfQe
uvXy5DyjrITRCeZ9WLDkFxhxvzLTxOhDo7+t7Lz+HSvDx3ZDpsLJUPge/Y/SlVbAoZe5YQHS6cTi
e93sJEmLNxczFybOkX2schuCVIuptU7ZP2Rje7r5HrcOtvKXKwXY8rHh8ntBSEWV+d/qrTuvsgIx
6nVHRWeylEsyZZNaJZqGbER1QfY1UxLnMK7RdCOi3c6g1QErHCZQszTveOZRl2HXMV8eTgGRKB8d
WYeMjsKoJuEss6yfBDzzxbIJ6tY9pk0NUYmtaRw1SF5R0TTcYcx8OtGDuXTdDUk7XywcqP8mt2Si
YGsojca4RAGcxxyTJTNFQAJTaevgi2+AaVaNDV4JRGzQKNoXCGs+t2YAnvxgxsoPygRiGZXOeIdI
MVZvebthH9EFQvbtBo3aOYNYLG8ANuEbju4OB4Pgwgzn3U1HNl1lRw7zVrheV5/W4Fcqj4X6FIf+
wlZD8TIMR8EWcRw8TMfsFeJzBRjNQ1huGcVuzq7a9NtyFAvcgphlYd10V6q/enf+LkZi6LIXc0jc
+lnvWFBizRnJ3NTyqv0llNqQ2/JRrD+JFWWIYZCAoufsWRaoQfhdJveFCeN3T6W/axdSuFkanNb8
cOyxQR00Nu+3MHkAW0dChr6b11qfFUOggunpvBCIrHXmH8Waw03I6scCjJq60Tzh2SdgUZQJmTZy
hnYbAn8w6fvpN/se+1lQvWp1+Wt0s25ny/UKiWcXd8cAFmTAJQIdOmOl8abx7+1GjFleVZjYlCp4
haBlpmiYAxfVEbJ5RA/udU+iRcBi50MFmJijYExjwUTPUuOmZvFMXyxCI1EwpqwnuIJkPNfiF6Y+
UVs/atcqJCUhhoXJEWL6kC9Bv1etUGsqTLggjxSXJvVZfFN+V1NCwIq4uQ245Vcsb/FrYbb+Ov5+
CR5zrtASOEbGyNirjAYtH6Z8KyGuXjbzXLgO3QdR3SISiKi3aLCXtX6wL4zwfUuDLILwvAje+uOv
J3dQWV5CdEHq4aO0piNHkfNVtnJJU3AF38sGqTAkffvAbE2iX7h3kyLvMlo3lHVzANpRMAzmEZYw
UMt0mb2A81iHA80GJSgnQq3ML73uq7rs/2dGbMxE3O7gZUVIhRrCcftJye9FvWZarxdqowP6jqJP
UqqlmQJ8yWcoiDMhC6j3PdkjsS3cydgj1oPXncHyAhMVe3l0aGCOiwdtmmEiYOob60WmE+sLHRoZ
5AT0p4Mo0R3+yfkFuAp1TQ5orEpyEP3cj7lr5xPl3CbDEMEg9a5mMqW0XeE8VhL/ts5eiphzq1Hi
3KE5Yo8Djwb7STn3He/uh9cTRx4dgHJZunzFD/mh9LlFpNclOanXRIeKD2hL3JzvizSi/3NirRlU
dsY7Zr99IdOYcEceaD9veHC4gu1q7iQ1vC/b08RnlqJPy+3V06FXgznozQlX3JikgoplV6HgxyRr
wbCbozqQ3LaDrbyVERP7rvjfkJ5RC/dZYAgPHJ5M19uC4vxakjHRrTCoYK3POsToPmBOGERxoF6u
sMNqb1+NxCb6ctQH/AWUoSFx42QMx9zwUkyvaukeMb73ao4/zeSP9CoLb5xqyMiRLupwGfArIa4n
FglmhsBM48TlkPM/+LqcQ8HNcIxOMVsDAzADlY5ImSZ9Xlw0rfWWJrgjk7TgHi8GaEB3x/Fdg3SO
3+DV5NdeQ1wQboqE+XKv626WpCFdD4HTgI0kTnr/rx50XGbDmLym+WFcKE1/SdJxCd14ji/TTMGT
hOE7215BV0r0z4Znf1zGszecPVY1Ovo9mYcibwJZnLuwpdjDWRFSGNZmV6SmP2d/anJQrVkwANt/
CxjAfN8tRnOKjZrN55AGx7dZDlvHhrisCC+ZQRyiC+gqSWVe1QiTHFstFE/LXqgXcwnUGkB0xFH6
GRFZQkwptpsjFiGE1T6fxD1T9LbM4m1f2eV+z1kD6q751tY1V2JrTc48HF1VqMV3Euwnef7J7UQD
ww3ei0tKzC/6F4ppRUg7IYLeyFJI+Q+Yt5atpEYRabiGcz2qw53X54OzH6lpHmCHvUGWCtBWgrYo
2dvI2/4L6Vfxsxv09Ct7HenxVrmigU4eYALpq8pWnP4Su6t/diL32dxtCFZkB6N73fy7sjnu5KfH
fXdsbD0oJapHM56nRTegBuIr8+dogIVs8oMP1GCCaWI2cTr3QigkZD8pIlcPD8iEx7IbqJ+tZXvJ
mhX6uYqWYkUcIM8wZJYid2ZDnOxAAz+dDOjqatb+O/j84IxmfJn8W5RY9DHsKNXNTDqObt+c1IyU
npVDz53aQH7LZUJ/RjRGzieYafswTgH0eXqAtyQj/mqA48dGLtyfji+5FAgJszrojCiZAA4d9l0u
jDtsnYT2ecAfjhhW/HcOVTeMQgudyVLhv89O9gaBa+Ou3twaeBGPQ5A3MQnzFmbNizbQB8+PnzSV
XH+Mej4iuyKdMpHQ/DA6wJ9UvxJ7CyykhB2ped/kilfIfBKbJSe1SYVDJxQkS+aiNZW+DgD7rLk5
XSncR0ZzqyiUeAwikyzW1GnI12fk7w/yU5D3nUOxVR7TgytrvYjJo8VkJ1IoNSMsGDnS9j7fkqRw
yjLeniPFMDTg6S+4l6sO4QU/ei+JqVTteyiOxiF0YfrG1zKa3MQ68LLkD/TTU6mZ2gol6SG1Ac+W
NBmscEPxrwNqUr+7xQuGlKxf/Zho23o37sOfXLKhvLof+7ASTbufqh/lecScSbyM1bpRyFW9N2eE
tg8DapCpom2oPJhi5wX1Qof3bLyvxoVPLwQ087k6fnsTArCyNfuhOToqdT1obvTQKq03z1F7bBbG
OXOmYiyk9DL81AR31tasH1g8aj//NiimPKwQZpp5oY2GmlMaaRRhJb2w+F/p7jEfZhXXHLe7x3S3
s02C9g6H5TVR9sVgVUQ9Zl1mTV2ta/O38exfNsqG6zcvyIS1FGwFtkkz8nwz2iMTPxGpJmcJqq38
dSq11xJVuA5Ka2371hDTT3VHsvC+yOYNvS8ZBEmomLRa+UPD47F/Rc4PQfmPi9Oa7Lf+0CX1KNId
QLSLBQKjDlgmoKKEnHKEm7XywIip5HNb14KssKuC/BC+7wkCSkZFy3bU6wXqhf8Ph8cqF52FkPsq
dtF4qNBU+J1iYojeJtbd1F9Mfc17x8APLLOJgSVcHDUMKklapulVykUoBl28We/tLuiU2VSnQnRc
tdnj/4zzYpY7jQ8kREk0IKstvWmiDkU62g2KS081Fo+dXqC8gwPhDbqx0QWEM0aqxM29TTqXWK6m
UOWj/UXX3j9XuG3DEr07kz5JyTOBXbokGHbIRzulhPAPNVuIN2CHl4Yr/TLPiOW9J4FI66CR8TqT
LBmbx03mheUfyOFXTJXIg6MswAdwNyjXwe746MfaJDaqd/sUyCXI5GB+8scS3YZ1sp9BrO1OrqQR
qbcIoeS3flVK1Bl0RmfTvoF6QE5z7F0/YlmhNfq0veiZqCTSnUfaDNUKEoxf519EUUs4E+s8GEgL
3HxaRgV6n6geH8bvVbTXbfqhQIujJ8geOymlqXd/jFVnUZVou5Bfb/9No5L7VQNC/9mmPYJX35zt
jAdvhlM+8/ucG6PpddQHygqxcFomKXzNHkSKP9lWlEuk3hsZdE+IMFffTsIbNAkZevEKfpeWR425
t/E3RedlxAK3bzb6ouZr73ogYcidGbVvHQC3rprLT1KkTVri2A8s5BhHVskRhUc4EJDyXs+3uTl2
cTR6ZM54ul4nVyKYvYlTwS9II7urn35wjDykAFVlPSpvtsvHE70eJ5Nj3sbL/mMpQYK4E1rdwB+a
9MSxusEDu8Vsz3sY4wq7cC3/jM0t2Py3s0D+dK1dymnd1gQpAjo+jqDaLbxtxJyDbv2fawK+cBsb
zKwHJbO+F9PB3JnQdlOPLDSVAZalCLBXOuUfbUGZuIt/2VnEArtFTKEU9TMxzR9L7iTqsZtjzGaJ
ZGo41NMUc0uvNReQaVJBkGiQW206VWG2XUlwGigxLh6YtDloSBQKsgizylumPVAbzC7DUiLYTAJ8
bFXyJm8ZVRIZWy5KZsh31mo54yBfYm7lHwlBuFf6j+JbZUGwtr6vAcs+oVo3i9sH1wnc5QmuTxoz
AbhY93rf0g0hEWCRm5r+TpIXlDffIQgQCXiTNh6bI6cUtV0S7RKhsv+PiUVnxTgGprFwPDghv1/a
4tMJsn32UW7x8r+p07dURe0XMeaVPYcpTCymMkH5hgVHi1wOYIlWkrPMIaCjPjz+u3To4QPTCwlS
MmTNGRPgbBQFLoh/g87NR0KyY30RW2NIbkQplLBtSR9MKkKyeOXMGPuiRF3i+9FH1+RPHYku7FI2
jrhFJZdinE26E+qtUWFKmyc77C+Qo+K5eJchA2HfXQLXQ4dWlAdMgLrzfcMqx6SEy4pEcx8ZTQjp
wEF2/uE0ptig1ZAvP2oXgeV9kldgRrHCsTCcE1532+9fFfn2zn4wCrSBxnhWvztA8jYFuwsu15va
Cx/IMuF3VyoXLjw+d23eGyiVKlVJU/MqJcadLG+u9kCMEgr1SfLZaJza+zi6CUmuswjSJlHidSZ/
4IT31wEhtsTggQqqphelbDnaTChfEp3/uEjMcowRbigOBQNa7ZBbTKICZWSTH2iqKd5+faJrSQQA
nq/5Tql0lo9srZeenNrMjmfQtIIAp41iBfB73G0ZgIlA/DyyFUUgkQyey1v4x+HxcF2r6IYnIzNQ
3/FN9iuDXllfSQug4MFrAzj+mA7vquprq0okI/E1aDxC7lmXjE650itwm8YMaQAv5b5PbfeZQfBM
zJsfurYc1P1K6yRQRHAVq5Gz1tC306U2vBoZAn0M6zXJgt2Fqgn66WmLjy10CApcB3jGH8guT9lH
i4jHObkDGd22H/CFnOVt5iIVf0f9Ltnl6DuLnlw5z+p/y5/20SnJbbpvHfUwGGExwW4VtYNBgryV
8tG97fmtrUmpikw3zcXeG+gQLnEdIigO5u5uLhN+DALADRNEfPPYeU6Fugf5Hk+qxVWiBkjxGDvj
+wtlWtXolzI7/lXPYdXiwCo6X6qdSxKA+EBhtwHCSqOOfiBkpl7qzfKuTDgTFVz7HLYRyWQZVgFI
3MuKtKQXSmRRF+BI0bS6YJ5NwWPF19MEvx/x86pXbwgm3O83OjRKYAwiJ7iLj0JplPmxbDv0DHr6
2SwMi5WrbcF8fJwdTMLHKqgI/z5mQHNzKtz934EfOD0qIVr7DCuKdx3Ov9nB5/83fhB3rB0DIER7
fLY8Em5jY3d6IZ2fYJ8qowYUkxppCnJkd9Bze2L3W9jGpTYQmalGVaVSBSJ1mfn+18fNsc5LCL8x
7VImuwy4R7JOV8aFthAnaRh/Q7HgUVenrQy8cByGkyQtlGDdbvFbmJJEXOQOtCgjDYB5xWgtwPRE
cWvGf96Nf4gk+f1mRtYYE125thi0TPi/Z/V0634kz7XlJrxBbVrh50UWHHSAQlL9RvIdXt5N/c+H
HeK6ZGGMo/lFQUyi4LzLVVwmhmhINCAOmkNRkVNW6Xepb8ZESPtDRgvLBMB9mny1VlD9IBFMP1Ds
2C8Vstt9KP62AmvZJTdEMdZoMmP+9W5hOcawCcQBtZxhMQiVZZrO/Fhwx9a/LzfitbqFVASzy7C7
h+6+4ixoCIu2upNVAe1xWiOwN5Uuzq31+1p1Vlu7bLmgOOkrMdieiNlLpe6t1oCc7Rpd/6OqhT/Y
6/rFjwV9CRxXwk3tHWQpurtFwD9shs+yQkOyqcclQ/SDqOEL9v0xVAII6igNRZyEBRstx4V71Kkw
uEOHjYYNsHulB73eIxWwevgZ6o7u9opHI8y6sBf0Qb1ooIhYJ9wFkxAUQNLEyK/pKYExpsjI/Tcj
J8Ym83lw2IXmKM0dlJGjGKdWZWAV6bNnB6Us8zWuJtF+sMXGka5HshuHRVf2eKC8I422mIREqzyD
GMvFgHH+tTQiAK6zmn5RIOadAMzYbxaQ3DIAZyejDJFEQzJlYt0gjMP8cE6hTU57lnYB8yDI5Ghc
AIte9SGd/Xw27RgJiQsqIaeKq7sPXdHLixjQwp1fjxA/hlgBE/JMQlXJn+3Izwo/ocB13EsRK7k8
QRgaWUObg/L4ay9CoHlaQfo79n3q5hNny9wcslvr9VqETvObsRMhBXU/acYH/vxpio2Ixn0S+gZb
ShQbAUEHCCfMV+GHaJU9w8HLCoj2asVMLP1isAw7o8FPKRzEWRpole/99xtbm93JsUHxArzfECj8
0WCUBh3x5ZjpVCzgL3i8sEDjc8oUPMGYNCdVQ+/hdlbJp2HUE7R0P+ikYt/rBsvSihSV/xTTcFuz
j93nNy5Qq1zeAXgmQkWFHjSqWsHxbbl42Xfq6eos9ojRyEbjpm7g7S8uiEpCjhuGfRpH8Z2ZJubZ
5+8xFuj6WeD53hu4/ur1Sf3MfVaxWkOuX4ySdEfmViUy9qFWuXqXI87gqicN6YY7SQ+hmWmHiKib
VYS0ApwPRxaCZAv6ilQ+IOyesnGR15+jZn7HThc05lMRan2hmVVEw3Uv5CfQ07zgvAQvM6nB/pHC
DjJBfjbUsIvIqzpdXb5QZScmzkIVU5rMex9GzX+7rxy3erZ10DPAYrPGXpXCpFHJEK3TOjiRYei9
MyMohNQ9IQATYMIknpDfvjNth4EiYFBkzAY/11OQlYk2V4nMEwXrLGHY7YAsWLw+dJYYU1nOGslD
BivtjMgHNfghvMzAI4eP7lM3/cex+7ZVYAs3KJNcstankftFS0QAMOvbrqq2/KdRGnOMgkmAiYaU
Awnqg2hxW46pt1Fs9HUzmQsnDpSu2LV8/RGMZDq0SDGx2Rj8MJ4BEUvPo+ChFWUtr6ZlJXt6eqvJ
YQ8JRllJ7igAXA94OvcuMHAAq6G7SQtQGQJM7zePcsNzAYeVNlfefUOexkLGJ/L5f4uK5/jDpt/D
tVdTkaIjmKopamL0dLRLCPlmL/BIL0PnJlugZkSPK9qR8XFd1/YCFuAds0rpXfM4V4s0sE3rZsT7
tgli90tSXS+JXAxT44iUxHAgVc/A2MItbD/s87r5nesxTRaU0B7GGSG/MjmwJddOk0q9ppIZzjka
5AmOGDSB3F86pfZxxnxtFD69AOal6s6BJS/LCFe2wNPeAzv4ohhQCwXCdDGr9FfBw7JPEzMvAfSR
4XzS+WnJJrgkPetHuDGTByiQb4AEpqBAyd5M9pU83axI/XpS00l8grwfBBXNH7TEvpqOjvXl7TOx
m9I9oHPEULLYUYqfwlGTx7A8pEXPK6Ne2hVbL1Gwa+PB8h8QyjFlYJ92/bD4j3OfFVAaHzHYwWp7
oLLrvZnOr8LCYYd6f0l7mPQcB78QvnzWgGLveefR+OB7AHot2/q3NJ+BKqOIrNV6ah0WIOaF/z8t
AYVFNATP6/gJcsXXyU+LdOzbIyVCER5R3FpEiTOWlYfRFIx24s739mmlSERxkaJbZP5FiyrRNM1e
Ke9O7F4zOlY4Su3a3VrSZ17KpE4+gQGswsAo9v+BpoaITMysGo5EZH+ivdvZN5WgS/89wt1sKzcX
PBkg03F/Ku+XcV9Oh3Paj4PtviDDCMiC0MTFXVvtPe1D9Jm43Esm3eqB/HwcojB8Ks5lCED9Hmrb
S32JWSovVhl5uXUzcBufUW2/BVzJtMf0x/sJTLQn77jDSRIn5pZFsoqjrv/KjEWt6vrB+R02hXFz
Lvtf/keNyCcZ9ce35kVcGuSfXJU0NHe3wwK4Mv2AOWLWD/JTOOV7YhPmuf7Zns7XKP29Dcm6+Ac2
EeWKgt/iq4eiP5uFpLwMXZZYSMM5ydQ8rsD0o51F8Z0ofYPRHTwUN9ff99JmoHm74r+VDM0neByP
1Wp9QpJT3NbI9UzXmDknhFcF7WeD4ZTuwL01WZlEcj26/XqXNaZC4oE2otR7gBEV9YXsxD2CTAv8
3gpVa6sMC56Cp6Sg2idzJlQ+5KCa6rbrvy8Gj3tyrwFvw2cJW4mE2E65+eRuE+SQrRWL0sgVwweK
HnTAfUa5KzF1+xpiaUKJn3Ci1PP8LsbHjR1kzIRuZXDxpSX0rkGkuAxrsmgPIzVVxqnYu1Wm5bc0
1QOwwEGxr+MP6mNuug/ZBWnnzuJgSxuXul/Z36MsH9xSprTZkM4uyyuPSN9whyHe7Db5sQXySYAC
PS6KdhcAGd8pBh8LoI1xNRjRfxvWT373bNxcyeFy2MvCN2G7SOF8mvc9pclBSTlWUTXrUIgL3h+J
79LF9bLIpiq/P/5bhKwSdfD86hnRLJt2qbd7N9EODBL/bmcvDf/Y/POieYItjhZhNdlLdJRymev/
oDpLtVpriEmb0TeVF8m81eUoTwFllmk6fmPzlw5BFE4aH+AqTQGV7CCtuYkPS7z/R4nDXEsyDHF6
Qt4sgom5OAz+rFXOnTIpqLQeyJovmqaACjvFSjm29EFp8/RyAbLYt7U2GL3WLEZg53WRSXwGNr3c
hpxn3cEf44n6jEhB0aFudhIPNlVC5B9kAJrkOAx7gc/wL/LEacYDMkD4JCP0WPZAORRH5cyI2ETK
Kexxq6yuopT94Xxn9X6nS3RIB+RrJ+PIgerDpAO9Zjte8rwb8I+Ey+MhOq3Y3iqsatvsQ4/eTL5E
FF0w2DDvZ5TAtyE0NcLp9svpS64aZErpISo7cXVkBsBJQF7qbFFhaFsGcgxSY9l1SkjlS5ga4x4R
jlY+efpH0136YNLQYjvjnyxeDtSO1Ky4ku/JXUFuxqTewr7Fh3hnxd5Y61j+bAO1argDQRNHd7Bq
vl1sxqWyza5N9MzzleejfC/a17v1xIIdeO70lciEZ9yu4zb73bPCcsIn9W9N4q9/m7sQgqHj5JI3
spKnFT1bPvS85LfU4i+GPAEym7UjhTV+a0XhiTJDJrAQ+YUXPmyuK+CNNlG9lEyRaQBQTINtEqVY
j3ZtgRGFVOoNQMQpPglnLoD0yAwg/qlvj+OIxZXGH3aokKS72So20apGapP3UtgGRPPhXdL/pi8F
7zack8BV/CAHlaC5/hO/0joFNwNM+iL980ClqsZeIgNqNrK3nF6Fr/oHo1DmYq1T2pgK53/FgOV+
qhz4h43FOcMa7G5RgJCi6IxTf3j2E/Z6ug1ftL65w0lJePI0D8Xw+IssDuSTTq2IPT1K7lmehudV
s3wcAazCb9iVGTUsmJu2Ek8wrYrODpgyoC/e/v4EMSmohwyqbKrTQ0EsyhPSM9JvT6JjgaWXZT3i
3sXBWSH1AjcB76dKrjdTFVkvAIyq9G05mPzi5CeHTy0KrBHsMIkH1PUaojNc4sbFNM7XzDXAORj5
AUOUUWfaMNe9IPJQIuxJdjocGeIo629o7j7FL1mp3ufbnnbpa/YE3bZulS+wK0H0ubGZyjDQv28I
rBGmFlAXL2PYJDbwMBUa1XA1HODjGQgYFHubwNS+UioZatCGGbydxFk+A3bGqTiW4Bj17EAQhJLV
o02N8De4/0Yt18I6CH2hAaVlh508NP6Ws0ipSW+qEUo+YrDwWAMe/6D+oHudkThadymR+ndv/+Kg
7KBwzzBZN7H3V++QeGsfwqPY3isosywhpnWb9X1jrpfw8b40e9pE1X3iQDndD+BK6mFQEQb0ddKY
5j4CSskU8jI6uH4ZgFHhuSFMIqKXVufo83XUz7MhDkmw9CzfpIbTEMDBumLCRW73zdiW9z6PSJKl
30vise5TDv+sf2A1a0J5CL+F+iGILpf+pk8Bofjxm5H+u2bcCIrlfvNlU8CVbnaNgJCHCAkeWJKS
VMrw81HY4H8MnKzd92/JbRS7ncYttvwaAQTyY8v/ykJ5BZAnPsbg5Y9p4Vb0zAKFwy2vKJP+Kvpk
5L3blR5KtqUivQbESYn3PJzNv2HEeOQv3EYlIToO09Ge/kNJ7gszN9AaOkQ52Q8XnhtxYbDSleHu
POXxDiDC5fDmy+8BnOAol3E9TvjTq224BoUjo9gvjos9X66mjCBywh3H95Qm6TmAHrV993yrlt2p
9IpuBjQjrtD443xBV7zyCtRApBrsUDoL3ZwH3ZMBUoevDs83F8bxzxZ1VGHMUIvTBWi4C531MF57
AGTuvinyHZ9AY6G7VgdsPFKuuWgaxSKoCL1E+k8HGnVGWoFhzJoEwXbZuoGLXKBv9NF8ijDNEE7u
9BODZSzq6BqCKvgv4fcVSEbaJVVV7DSXcaRrtIk556mwdBJS/JZ4jFUU2Dq7W8o0M6QP3ZO+F101
fh327/N4Tw47fLP+kBptfPGH6F9mZeCR/v+Mlok2fUWoaEMg059FmEOaR+TBQJoAo22UChz5kngK
9xB0REq2AicreleXqvghvjeOufSfQ7GhmoTA5V5QXAW2QiOjen6h/pc87QxSghxLyFxgUcUOyx01
LUSyGdZkHEz0Rzou8xyDVrSdHNg/UMYDL8XI3B0+ZFQmZ6QNPq4RWHT4SvEJabnD0suafAfo8JNn
PP2Q2iWDNZXV1fKp0afs10dYRuIb856KctDdstqiE0zLbCjmIEZhYHyV8reRKxJt+P8btUZD96LV
BoJZiHENQwhFy3GgamzTG5Vy6fV7qgvohVUady2A03D4o2SpKifT0Ru4xUNPEqjqFeBKv/w+CjQg
sns/v8oqVO/DbZwNAEp9wleEI8AA7qDgsjHjb5JuiopaxB2dbxDKBy1Ku8tuT1kN1psPHWO4A1hC
IU7Cs9SSKLFE+TOUAnZOwfA8q2ohiaK1SRTtQ2gTxrYUhPINzcfrQfxGoYMROzE/A78RcoJUvIYo
3rUhy+/DbZ+pnoBHjZ9oGWhHYq83F1yICRTcMPagTOvRBK1uougpjSe6XfJG8unKA9IM2iwAieBo
Mu35NLkjGRNgbbcSFh8eeQ8qzQUy6hiEqtHBI+nK+GaRZkgVVkc/6ERJUntVR5EdnXGdoIoVHhpp
jo7/EQeVipck3qmxO0cVKLSrtLYHkCq8TcHdcmEpdXeYGY/bt9NfeWzFbEmxctUURMWLaVrw4qMP
6AbCUczJ8dfo4ljVkCXrFvOIFAmWcEv578H9FuPOi6uJxlqOsiy1BL7uQoJT7trUhHG/r0blBz1q
XijfltCUzUF+7nWjfwjNprKLoBPP/G7tPtIbjoq9K8tmJnDP0iS/u631xXMo7ezH+pABUbIjccwJ
Ixp+ZBjQG96WI/uyIC5iEpQrxEv9L5kCP1IHTo7DMxEq/Qo/vZcUqerrJH270kxbiRnaOMFlyuku
Ay47N25bHDWkz8kiGnwQPpgV8UGfOMIWizv4a15+vuM5Uf5px0et8M/tTzLHda/Wtruv0c19o3ir
Q4izfr7OBy5K420seZa3wcofF9SXGUIZNwLhXPquAI5HaGznds9yKSuM9BaIw2kMupcJDCWqwmLm
nwce6SPPohWOYZcecifnCokLfS0UY6tF0NvkWXg8t0apzEEZfEHhXIRjzq//uyWEDWNl8KbUuNG5
6wfzpTfgfbtagZ0pYHaSbHQleIYnDlD+K8NX2udP/75hUIHyQ6qcRiJpMvflqruyjR842RtnQ0FH
V2LcsDWOcZEDcSwNv4hGgKjsXTFWMnGLIbX/jHMEY52/TeF0GKermYhU65ZEX4BN7G4C0X5hGvqc
UCPo43oswq5FOfSO+k2egAIPWK2VGMuk39PeD3z1Er8VNJSoBFyNXPzByRkZctPiVXqaioRsUaiJ
EB+vaeQ5nvrTOE2Ui4NlhKLtXcUtjFjlgAecpDRVjSHZJbLDpiqzFI7Wop3WNPHlkax+oFdzPlhq
Fn3JnGb0WXbodvkFypAl/pKgjeXCfsE2TwvuVpBhaUXpxSkMkXx6Mt6KWbDVjuyR0L85+Qrc8rkX
EiEhx4pYbi0BkSJnQwEXkA8DSyYQ1Y9hDIpYLA2AblXMCi2aTYnEOJ20FdtpVfyr694fS/muE7TP
onkslD8YKqiD+nJFn594sbRuCQVUkfIwDgvNAMVeRS0656jLeliPInYaCoZmeGKFg6PLyAV50RW7
qVWmObS672+i6wmukLw0MlRNmKx3DpwWavJVBYZSlvdtYl0psaZ7X9/052tWtIE5IQjYC3kqxOz9
Kd1oSlHGKO0tggi9LFkW2HAIPCYnoHOqBYylzjj+cSTsVepsTS9UqM1iuT9Mzw0Y7lwEN6Q/r0zI
l8FnUMqtOAAyX8Cer3vGYHwpp1xOzbF9XmIoGNef/g2xuT3a/lJtClMhp9buuuIDV5+a1AJ6pNma
51KwPCY+o4N+p+/iFho2TOaxeBbYkS8JLiG+A9r5ZMsS+WweBBSxaxPDG0AmDpPHbPecYKFl+ZtI
ZXu+2R3Gxd7uRu1fNkk4pWQRqaE5QV2f6TGmlOyP+6QeTsA+Fl6GhsVHOHgvM8X3Q/+4IEzWyH1C
j0gETY7P8RAG3xSoF5d0GHHxDEXsEdzQHBvhqcPiVHgIMHpbCvZ6tpcKUBM3FdYEZJ2cHO9Xrioq
oVjkyMdddKEgb7/VYYE9HNuD+OEfpz8v8ruBarw7hGdi8196yxvEwJYCazjr7mlaQvii5vTtI0R9
mmnZQe6EK+rzhjhOmct1ckW5awMNJFzptrWi7+yU9mF5fPlzlmnmckyzV39l+vz4x7LjP4k6hdJc
DOq5w+whBefN14dIoCbrosssRfPSCjTMCX70K2M4S/0Kb2Mm64/RCZ+2uf3h3Qq6Ma2zLaSCP/rr
hy3gE8XugwLy3lnQaAfl3EgQf70RnDzj1DBadmDZr7G2FO8Dg0pKJFlNZPPxyo89i1m190s2y0z6
UFpJJzpw3FH3SEeiV3gkWvQ9jiMumCNrUyhS5EgctxolDdC7aFXTDx1yxfu7tHlHTwdYIftQU9JN
cjunzlfXhFaZ7SQTJ72K9b651Rjht6Kzdo8FF6sb6kKMPQUAmKR03f5DxYrwGblhVC1v8XONTUgJ
BStAFVakDJ5Yhk5lrURZ0ze9zFPTCKbJsiHi7HDqW5RcYEeenEHQifwpvgnF9+W7EqDl+/0ETgg/
4eVD43PU6YtCYPPpXQzn9hew0Nrowk5PzcLY0BJSXpy+T5dqrDNf03xrXktEvd8ZJwXh9GWWi8O3
H+HSOU2X/rFoCjASqruHnxoR1bqnuWgYD7myb5yDunFwd3OhRsrxmmAZvJr/HFtvVyjcJWuHx8vV
cIbalVpdg1HGWgYXgzbmhGY8qblys8TX17FJftoobkKGPDi0iEOpo0HsyxoTtjLZSHR4DNJML2Tz
+JsAAs+yZikH6R9WGVSkcD9PcH8bE+H2gAHCGPb5Oxitw7ooNG8mBGJwfXizb2uogOej9a9ELxtH
WkS7KAfvsqc0jikok03dM7ENN2UVpAQYR1pT3X8XB897UZ+dao8DyyE9DqkmU9tnnhI8AM3E1dyY
VjoMmWyJNflmoBlXUsXj2tw7pEUAMbvAOzlv4bkzGAGYtKSwS2N+QfckOBmGm/jEXodToYt4BsMm
PAPirWMiRLYLhB39MorlgIVfTGVnHbqiCtUoinTnI01oI3+WFHaIzIBIW7idW0wQvCRYgYCROffL
eNr+fDyh1sz26Z8uZ6DBrtZXTlkV48eDcmfJedD9/OGQxrXchngjIerEyZm0FToVRBwidmFLQObS
7WWOW8OtoPMTnJUvJAcxOzd5r31xIKBvqwsoMMo25z3IneB2RpUZp6v5fzs75K5YLYuMsmnuQoZY
eWfQ5b873hDQaLoSfXds+mCsc7JxbdOhPLfnikuZhTx1BeeCs9Z74HjktgwTiZFNLqaH57vM9T9g
0tcyH9DfdwkSFEQwWLE+v29ZgLukaAR9PGGmnApT82dVXEN4IbiFzJWNWtgPskSmOB1yUTVAbP0U
91S2U7i6SVuPr/5yPLe1eIgXrMXblHjPuULk/7mH+xWBk7njmIiXjwKEfB17tOPCf+FcgypPF+kF
eUDiawclPXMxc2/Bps6q7sM3wGmNRhGafCci25dyg7wZuUs1EV0FZYQNSPLy3YhUy1WvmOTT6gGM
rUFreDYFtKeeQcYjj7Nz0OerjjT1G+vzPTA5e6sOcYV6K21fattlfjCA0zu1z34TdsPyqZnF88zt
b4vxMa7lIX8+nQcDfWaITP4bqN5UiocrZUtUDmTBFcJvzRjeq9L3jIjqhj+PVCVtghJeuqQpXS5t
PE5YePoCDqKU9V/drPww5RyH+ORSG6Y4o+OhYPuuYIB/i6DwHvhWnjb/a02Ycs+aXakU3vfNqhHo
4PvMJ9BK78mIrnj3TToGupArU5SmCO60Rmae57DdCIzoatr0bj3+pkCZtUStS4A/NqPv+qqkDVrK
M8g9ovGAxhAIr4rsoq1JUL3mR23NLyfPq0VLwszumNip5TKAWWzvx0r4u5LKmHb6mDG02LuLxTls
AJ6u38EFVh1rh9Jx0Ugy9+DnC1P4yBY7CUmDF4TRRZgo7/odgyBBvVnXXqV7MMCycKAag7e9nBY+
IQhEm95mi0qgNRtIlL74jqOw7NkAGbgzZwo6PaiPq5C6QNVFKQUsf6BTUQm6gBIMZ2QPlJuX2n6N
8LJ7J2PypRpjbA6QFcs6dwtaWRx7ErNj+JgNVDG/KQ2YsPSsuE0wcxJyL4FtqgwLKQZ60jkbIfZO
/sZH1NvDrUJ4b/Mu0R3kfgObxdwyv5X3sUzTnFm4HZioIix6EPqt2tPpKot6Jn4B+vR8g6eDvrQR
ZzQKtK91+ldUO0iU8qhzmcqX1Y4zQLGxEHvss1Hns820J7ULwywz1HwRN4sGSc36kOz9jwTGvTBo
ep7nodDRUv4oPcZkEYghXMu0JwAckyD6D6tp8s07fwnUxVCxOgZIOLpekzYX8Ipmn+IKVob3HVY4
faO9Jh1Eg0OgMA5cNv4VjFWMJv5YeeI/mhRq450W3vox+w+O5tlNvelOyNBSxU6sV4ckPXwCtRso
VtCWcDz02b0j9Zu/O0OJ5fVdOJoYr63Nnr8DuDj3YrDIycG6qi2GHZH9GgvIQYVaFarO1jGwcOlU
RmNBsIUw5rkesElIh02ooylAFFYh9yXfNmJGQMIpGIIpaO+3iRp0NwxghD1dneqLOiqj5f2jLfTv
CWxOM2snEMYbgLNCKU7rEjbZf+axa8Bt1y96ejcI5sZif9KUWI6pdH8ZwyTTZShM0g+VJBuJ0A1j
c15AOMFjj/wDmV1Ok8oYk/4E/UsL+MRLahpXUCll58U9ndH6iJX7v396ptk1T2mfBJcSNdJbMLLD
YZrxaNPIAdqdCJ6hJ4RKbwWzKAr1KuddaUF9M8pG8y7U1zGIr3idBnLLHVs3bIyiS4gBHPz+wB5q
VxSUCUmF7IMTJ0cj+euduOOwrNAUn6FeIRlJkoyU6FiftpKm/zXGatRvZt9lBgHg40xNBdVy/Yn7
6rZtD4Q8hioLbeWHnvdZCf/97qE4h3LpFn+dYIxy+7lr/ctAPVmbswRZZU4b9w7ypqCbGyEHAJL0
jNbKquYwp1BYB4SzHxNnsRHxsieGj4w2CQnBNAdem5EalSCsEBSUkNYEta3Gkd10UF7C8bofMSLr
XNTnx4THDz0WJWmlkQbTIaVtHCXcTmlYNynYukmPcDgNO5rk4+YhOFyrVr/GbqW8As4dUhNGxhOz
Jcl/nPHbdsDw2BvV1i/SHvOUV0CuGfeOKhPf8OxUtQaSrnkT/R8dG5/4VqzytVI6/51jEKWZtMbO
oqAAG5e0juPnhSSG85qYRMlDpW8A8s0xiP8B3Tvl8c8j2Yty9q0kF4MXdCVJ5Noyh9dD8hJJa1Ad
kQkIBw7kIcSOleUVUxXqzcdBqAoujGb1EKtHe4ptzbWjroEi0VxysHE7ZGM7nP/xBipo/ck5y9UW
rJicbdoW5cgtW16k88NlKsavWvJfcFwmKTha6+fgsNMktYghCscApgcg6fVN+9BqNgeOvlFSprHM
OlmiS0X5BHQkFkDdsslxWHgRj2B9aGmlRQPwCunUvTgbOOo0aANtlt7+uX7OOfQ/CjDbOoOjESfR
p8oApXLP7LpFFL6/tO3fQdCIcQhuUK2yK8f2eIkv4F7F1Ig/eZ24nFp94f/kOoJEITGosXrnNeXf
n/GgoBxtPE8X7fEKZJdGi/Jw9yU/X7DHVzg4DeYJrUUVZQpbon7UNuhSV+aaxp2NfWYO3nw/6Wth
97r8ajfMTcpiS0jEGFThhSIj6kB8YRXnGA/sVJRvDA8DMlaZQuHNNaQtz2YI7jI7DmxL7yor4Hi6
bsu8MsHGzDev8l4RLgDXmspPpXzNfnC5JePfeRDUF5aKyxe5M6iu5fSTY9c0XQj95v5W2qwsSgbv
8fkunvZ3qRbUeYIlNbWGG1DrUlrUzol8XABym84BJwbILHNWm7XqPyEu968rtcVHY3d+fhOpN9FH
IbtlWf6NEOavnQIp0bU9KC60KqTLCNPWNm+0MdzgAyZcdl/zvE7GB2VEF63aThRWy5xw1Xf2DxAF
eyy6DBdHNhqSFFyY4wJOP+KhtHqb5S5qFVm3vatopbC6VHc9pGxLjNW6fn9goH8O1VQtZYrA9sjC
SazfvAdOHDA20+nj2K/EODpCqw3LtFKtxw923QOVY82mJCC+j5N6F9Hhpm93Rmmsqs6RZWN+FKlX
fK3AmdmA8dbHgZCsSsTWDBF7P1L9hxi8K1GSzJR8tkS5A78i383v4wG7ouiBOeRXMIlYpoImA2Zn
EqR6zNjWX4unT40okIbYtoeBtuwuHKqWIh5Px6ojzMAkdfAYETqXXqdwSD02GZ1fe9Q0vAhC992y
hCivzGwVZJ/RwF2oqjscJk0QFq3DPBMwJcYdQVHou7Jo++HCZT4P3AKCX9nTsXlwWF7L+cGuZSdE
OMxzhBczj7zLhlpd361T/IqvI9LbFhIjGFxJ2VZZ/wtyUwGq2UHShYpbV7zUt0FXmfAmqVPPqLLx
Z91drKBtuMguT5EtDcDFeBLcDT6u9gw3CNqPP1iNJvH7ku/9QIt6/sWwYNWvqNCJXP2pP7H8HLBh
gtiTC8wmTMm9Wko3kNqTM8C5ISH9Ig7Lz7JCgYGUyZMfZD8mUAJQ0Zuz2TP8hQ8ICxIWwF9tMAsU
1ovqPrVOszQkIsGfVvIobNKXO7wQCxyB4OSbC1DMhxJhx/G49lS3TgRfyH4vHrKi+6+5FypVwn2H
/T9jGFG9wjJjBjjX9xnvjQnyWDFGHhrnCkJLwawZGQnIhdhLtEdcYmauC5UUdJQJauvIAlhaQ26J
fG16sp94BkcWBXZVUuHWAJL9U8YeFJmm6/T4pGTbQTGyPKgjfzZdIzgrz9JbyzPEsjg8hnUTj0sI
ibI9nkovDdqP/0lfi8NVxQQJne/J1eKnaCrRel1PQZkMpy4zCdXrnjFgvqHs8SyTnO0ZuFT2yqIk
oTWJABEG6BNg9Eu+WvKtpzaBcAKAte7CPMywbBlES04y/VJaGvK1gQcpc2t9tqXwHKDBnCbpOUK4
dveXiOVTXQslmKTRSGWC7aqQi9nhju8LLMsaMTGf6cO8uTy3npeCNgnUzr1QDPLvoG7pggcA4ERv
RfA1cJGEdyj+gWze8QlrGxnl0wPZQAn4oNpgq5KnVdH3zezcEWZiVIvb+lGNZsEE5qIKH0gFw8AB
8t1ijHnJVjJ74pFjSIF90cCHE0LQLghx9Hw6+BTd8FyO0yrDKrfTxqzT3i9avks4/cRiHaNLqINp
rtEey2sSRmiSjb6XL84alw7qg5edqravFvzQJDj3FtZkTqXVrMexDWuK357AF6Er3jzaZ9ymiMit
I+SCzpnQhd4SKByqqkoHrzZNUb0QaLGHKk0wv5RxGV+RZRDaMvtrr81Lz6kjWIxm2NrP6kB1Xbxz
0G7HN9/+Hf4sghE/0hiu/WgHuKwP9JOo2TqtfdXcBLyesm51y0PnhaHIW+86xXxChs/Q7TvqmZFB
AaBMMjhfdgirhq9veROFg79Y04bwy8/0nEtNgtey6rCciEEzKsNSvJfA4fXZxbSY6WdFT77R2Yo/
djL+SIs4cK+++YTFkiJfg8qZyglLXpCe7RKgH8W3VMdDPRydzDPUOxM37fD+iGGssXjs/GNJtqMC
9T2FaQaBlhpZ3tuBI7oHDAlMt93hIhgIhj0ABv8A8cyoEY4cVI+AvNnQqXaJl9gBL4YeXS7/Ee1T
6mAglrDBiv2doxCgAk8Yd2nU8f8qzuc63m8g8nnx9u2yj5+hcjtxoCk/p+kKX3DDEf4CGzvtDr6D
hhH4LHd3FZ01z0qijkOOJJ+A8Zu78erqGZfxOAZI06Psx+GOahQGUhNpRiyJYaYkayfThvmpwUFF
VQayctdp7qkURXicwRX9XsvnEjJQThV59peIVIGagygtOcRR5sCiX8X8YGvcHk8zPsgJI0kudhrW
zUDnCwwN+OS9U8ZgJn8nlM2k4P+tZIA19YizXkugyizlnHVB12fdGGECtd3o8hXbHQPWSIUTPuRW
uhAScqeFVQMu1HwGGECAsXcQ0DUWeVpeFj4qz3AtcBVB9lSzzRF36Wt2ZgzYjeOjl+4PzasvCIhS
VU4vN/S3kXDxPN/0kidd682aGwpdxt1+JzV/D/par1SeZsaQajCX/Jp0YLqPSUTnJW+e9iXbjkox
iOwJQ62QWjgYif0A2Rud1skb2KZSP58dcZoBRrdXH9c1MP959flROBT9pr2QE20wR3oyDoGxxR4R
13tt40eu7CEwNd8JiuAGay/i5Y/ECj9678+n93qzY4xgLKdxbauRRofGhzPAG1PO9TjpoUy44enV
6L5+n8WhWcNeviYJWb5dA/xaBrsipCt+BRmAAQLTfELIYWzk3fkdkXw+qbEGQq5YVY+nllwTrMHU
OfdkWmyRFX3XuyvqLslB3gZaEUlzL/g0XCdBmAe1CElD6PPGr3jVMwaFxCxHMqkZr8PcEuwuaTR+
VdKHxdeGM+pnVbs8isQAFFTAqDCv0mAS12RHBBk5ZiHS21XaDB1ZnsIrwXmg245uztcUWsbbVzBT
sG70lbH3KlfGS9c+McJsEuM+We24v5/4gb1c/Q/rLevaHWEKPNrDC+g+WpkNGp9TWR/PTu4YqBRR
pLRvDp7ZU3zmd4carMaXpJ6wqADPGzczmGv+fD+adx3s9kYcmsdI7tmO5MadBKs3/xH2fjuYO6uT
023Ko91wAWlEzJJ4hIgv8jMhkc/ekMFEyT1/u4HE3CJ1N6H9yX0Iyfq1vWVxWAyih6KjWTn0tqjT
+B4lupuco+9dj2WeVX8Ensenm4owhJXiGS1liqR1FNLlKZ8mgT+CN/pMy4FKYgLqyQMwsOaZs/uV
d4CnP3XCM+x5kwY04+2192Z8nfUd59t9RlV2YNhNNVeEXuZ7zUgi5hPgsMSh74RA4D34pRSjeOcl
4hxJV+PcYA5PSf+nCGmuWJVdh4UANMRCywtpxRmELT/9DbuRwdeA4yx08lLxk6S3nRAUb6jsO9II
Xe92yKYiORY5tBKgGHu/O32yJM/XsKDFu8UgbBSB4ZyxoIkkNLi74M87W5Uv5xF1TQYzYGb8M8YU
VuBkBx5bu7SIx5qVO2FzREwXoMCAQx8DeFg54hizD/t9fQsSpKPgMFggRAqT8Lc33CiuwYLYxW04
1a1HPvVn0JGKzkH2jatDd+YpsY2u/gvPh0bkC/Svlxo2wwrC5sn6evdc7RDsxfpc4IgI7EswFcG9
hlcWunmD90FbYFRfEp7oRSzrq5u98DkiqaJAWyQFc6xUhA3Nuf+pmvE9pB31KPPBH8lm1lQ6gfqa
6UcsgSsvV+MVA6vCudnHDbEs86BqPwylgXVnGgh9l+PmIeCCZjFuE0rZGbyi//A5BSORg9EyUHou
2J5Fzq3AR4/3yZ+ltWXDMEHG5UY7N1WH586a7X/9hkt4wXYO2NDch9+u1uqAE3Izr2NYIcdaYk4K
3DmYbDN5KBDTTVMPK+KSbqcqClcgPHkraO6oC4ARZTUGiHqH8BxlbS4W8uY4fQNMEWRL+7UMJuBh
66/TXyl7KZq4qQ9/Yra0i7Kay4XPbM9SdQT1Y8nbe0m0H3yzDOJW1qzQILkY4z8PRzByZ8ObFy8F
gAkVvq6PCChi4A/NXb8iYf06rz8F6gftHQiBHreQY8TfNr2ZqkMd7Hxald/1hYEbp1mmxqQvVKlX
LDuR6Gm6gtrh21hmAiLBpkv5d3sh4+yjmzoMy6EFDcN8bBYxNazDZTcwAZECjbg1W01pxchpFFSx
2g4ytlbqj+bnDxTS/dpnqn43Fu2XfeY0ykmBBpyLxSO9mONNTOjceJu9tFlkE03iep+GSq1V+Apr
T4wC7J5TKnm/QDCGjzDSgkPg+kNtS+Gj17l5CRQp8rlEUHvxby9hruIetdhWU/RfMyC4QXjJB8B5
+QeJfFHeaOvyIhPlWqy3s1xLaMMgkfswZAAoz8inds2U1Hq9xa4xQSwv/3ECGbvr8+a4An/I0/af
iPLeAUc1hqHvz9gcGyMJyNebh0AQaxW22Tw5KugGioVU98D4YcIDMCCOyZKerv/KeBCuIuKxA8n6
ufEPEGZT02OyrynPpNmrtAmYsVqy5eJU4rdzw3jH+ND41r1UiBcnc9giKxBWceYtTEfQ7R7qFoK7
hSJoQLS5sfXJmGYUXNxPxH58TMA4Kap0uHtLtvgrJqv+h6L1955l0xvEJuwA9yelnG/hOBBKw4po
bR1dHnCSkA8F6uAEfXuv1gOmI0kTCTlT5qkQsLAa9yCSCBRNJZtsyaN/JXgictii10Fk7ndlStER
5Z33+4+I7yNrgEEFQ2rrmh3GJKhQAjh8y7p+vCuNPPkfb2umkMzvIi8To8WZTZDlxWIilUkZlbdm
FI2Nefe0eB5qqe7yIpIDwz9pdP57T14r2mSUtdq5UQxuJB/hh4LCuRG9YSBEpmwJIo9tyoUxi3II
Q5cmF9FPBB9hOKPlxYagTFYpfyV9SeidNqzh3Lu9Ry/gMGGFl/IP7nJ3+HbkeGMFIBPk7DDcixQV
EPUQH8aLzM01LMsUKx2ibSyScB/O8ex06sWwS0hpifJNvvch90TSjSXobxCGd/pDdcQ3x7qQUpqy
L/7gHJisjsmlcNCTxSpQpsuR1U7D2Og0c2/RQUS6RLh4NsISMuHTaB0fUFLea8+Yv9OLGWZSOkAF
GVeqFCzC84lZzwBRV1dV86j1Wm9sy5b3x872Qnn85GLU7f+420g7uDmLX+tocDzf0P1L7+eYvYWe
nlq27vhn/kK65tgW8GMVtbR9ppVb4JV4Ucze4AEg8r+Sp66dWnAK5Fmnpza/FLqV93M2j5VLZKKN
tbgkUoaWBY5VPsz+m2zwJITQSERL3BlA9So/6td81AZ3943ygJzfNGjTTspJd8rG1T0DQr0+MOgF
I80w6vHIIbzZDskmjy6d9vlwKJ0gkcjaH6FZkGzdPZemwDTg2n9a1IPgyxeicLjdjwa3C9BNU6ga
nuNBl2f5+GueioURT4FymcWT75nOKsdLOp2fVKG+Ry5vYRQRFQMQeOCZ5JUzflQfK0RCWzBV8F2p
UPFohefY6aq19Od0VZG6zBRR8mmo8/6D4PG+h9FzV16R14RCCao7r4yboTqzahlvY9F/1vn/Pljj
o2tOEZ3xO1TkkeaKR6XMSTjy8MZUL8Fz4gbcVRYP9ZJ8yHt4ajjbenFTiTmMl2w2a1gcZXuIcQKb
TsZ4GCymKd/Hf3x+xT6jHaCVENXV+ufIXrH8byGguVyg7yFAXFnF7UMtAgJGCynW8zE4UJK5DDNP
TYL9OBCCuMkHVbC9Y+TH6d18gAoiBHLTyLqK2aoD8TzzMLp+uwCOe8z5HPbZvEeCf2qCmE6BkQz3
FQIfChC1TLzx8oSCIIUQCAqAtGK9WjMFBRzEneip5JIr9o2hjWdxXzdUXD6RDGCg1ZyjhW1R3ovt
wJ9GNeMbUfQPgy65XhexaG2MuDgQcU4wHulFra6oLdxOuJVWNJe26PCP9bwgs29JQCVAE3qcm8bc
8EQXwwOjoSuIY3TJW9dIqVDZ3/1znpf5adB0Nv+WEw6ImJz2zLOge52pqAv5lmhezen4P62dRJzh
0UJkSYnchpa7ZAhKTAFf6eZ/LCpowvqWEM+QzFSqxyjwT+3N9evOUwO3Q7+WAlnPGWNoR0pn7HzY
S/AQtucewzc1JUqNtoIG3nwQYpgTxa1etcTTPsF8XTwk9iTn2ckC1Pt23DDWAhOrp4xaVDuUOMFY
J10kLWhxkYztwxNQrdmh7fBHsOsfOuWGyhRO+Zc+0B+5FTOyDBGIiXweMzu+tM7F0wkyqiMGVSCu
Bz075g4E7NnWXr5DJlCsNUx297z7mebAneXOVcJOt/I4TgpdGd5JyxSMUemB0o89SlSZtL7sqaLL
7zJH7vJ4FSz2QTxm7CwE3qK0bqkZqmlKYvbz5DJ4wr71mW/lZrD71x+DQP0F7TFL0wFvEwP1wilM
HsXr5zpDCJHzMFV9LMCT5yNU/IgyBB00LE++8irbJsNfxkrJE/TgDcCRivjw2l+t9Zfr+KTgGQH+
DKACrZwmTYozeU9Smf1iJW+K5BNIiI4Nc4+KHK1hO7KbSiTtVHbrZcWmWN/m8ITj22EtrloziRt3
axeAt+I2ECwI7zNn/PBCnqu6KOODeZK2/kqjCLEdFsqWfsCqIpW7RQIHS806GrWhTN7tkRWsX/yd
oieTqW2F6FhGS+6GfYxJIWn8WQ6R08vOZzPCelQ587iP+jv6/KSy0zZsOiJTSLpqV9jHapFdER3E
NiqMP24wNLGGp7EOdqd+1SBigF3CTi4ASxRdArSJnXPbJjkZX6xjbsqvCVlf4K+x2UCn0k/xBxcZ
FKcO10TFCuALQc/24HEY1oXdKglVOYSyMz0DB3RBlUR1OXSjycjECpsgJA77YSMNnCnVjXTN5Q+F
YSwdjOmEMZFNb/rXzmE4oI41bZgZoGfWB8ZG6BYWhDuH9bSwtkZVpRr8vuEHYdJKO0Dx68Y4JQ88
Ky5RL4wptH2U39T0tpAnM7dy5yJ3cg3qlTeJwYPvyCQ0HujiCnLBmnYR1go2ddvvWcYCD8PZjn1S
i8uQt1r4rs0RpYfZakzrd/o9e3KdGzoJwosdCXldbgmmBNv6TfOoICzwVh4L+z9UqunRyEw7/Vqx
mnKtRfVYjcV0VPeWRWW+Z/HvfQwfv42JwvZpmd2iCFAXdqur4S1dniFb0luEc6fBFN9JGJ2WgyCC
04nVLw3FTT08GXgrH1+weOhpEK6JD9sBKuuAihQZIEsbB+MvXevdTo9oxje44IAna8Iysa+LUerj
5raoa3G+5SjlSgkXIn15WTSeDIEp4TElmbKkXfr0JHFbm4i11GlXi/cBkyhfXn0GjU/TZzDOxkic
VpQngscXerCFzGoagbU+V/9N8HqyOsJgZfWVAe3+WDcnF7YaWZOiMKm/bYnoM7a/9BolDyheOj7o
42mRWLMlLGSz4fhUjQB+LiJamD8QF9rzPM/zSiAcLiL1YChLrOwCmyREGIee+IErQ8/I5KVRZW7I
qxQZ0NhTFlmmrW3X8zS9oUqA54vuIZwW9wEPZLfgVNk4XJICN40zudKDGEmYu3MBpztbajqarfOh
iie6YpoDNTO4Ei3phwHqZU4TgtsgxHDNuTrar+D1s4Ogto0lMnxy5uyWJzJt4jqFVAUEtQHr4pb5
eh3gIS71McNlcgkyPubxhEGMik07Pzezpcjja25LDd7kRX1SAwalTNx0sHVGLjXODLAeLNoVlk6G
nPhJZ+zJPX2DWAvjEPFe2eRNOGMlI06UpSeuN/Up62xf366/d0XVucC/jiRb4CL1wSdEQbm+hHW2
R0nARhZUjR5MOyBySaGHEj101tCKCwNNFsdQ4IFh7JumK7ZCgO2T+JqKOVNGUu4emHFo2tKxZNry
ZP6/D1NvowgZvrEZXIhxS1hwRF4llvPO79nXNz60JacfCSEejPSOHLIoZT40cO8OLHauRVMssZfD
GktuAkzn2u09wGa8Q2Rv3maHBW7o0zUVJmuVeETY2NIdeSfcNo6r7rVVZXMx+1ApkzRS+yWWOn3d
bZ1WTsTTjN5udhclmFSkyw4lI95bAyXNDM3WLH4ZAB8kc19OQAGOCXsVTEHk/Y2nUvKLrW5d/iDW
K59RSiABVzBGYNr5X/nGWCoB4eb9jzx5FmgGtT5Gb7sPgeVsroS0DJFRkFizwN5979ZTqC4Uz5br
vMgtBUmNK2K2Lg/0Ebf5U44chlQUtQOvlansisi1CLiuVk5UNkxQEb3zHULSXBGeOKorpSSUnJmT
gAu8LXivSV2hunCu1ybHrnz2cD4bt5CL+w/hYNTJBVL98gYucv7kC9XUZzJKd6l19gojTYyn7CBH
5uxfzgs9oW8DTWx4JrmOjuGuiimSnOVzS0CpjZqJbmLZrpzWpIT6Ai7+qwy598HMhSSGCu3tFlpc
9D+zG8HaY6JQKacdm9I1otoi0J2gZGattqiQGLO6DEoOhox4ELuIwM5nura3sxxVOB7ju0RgE+hQ
9K+5l10rUkATnPqXgka3Qr5DlvD5QLj9MvhSnfTUoN+BwRirt57CiNz5uvpeDKgz+8AQOvBemiba
Roww2wOIgmvzOt+7ocRME8dVH6axwp58w+YevfcvYOed2xJsENtEA9YnH8nW9apgo4Rj10TM+flT
477KfTOK0dIy4/NzwD1bnl/DON95KZjMbvoBSQw/4W1D+VWAOErfOczYsBill3EkoCefsbMOxDtG
PtEXaue1FCMgHpeV06nCnBqOlEEC1zEyg3Rh1SfAlTJ4NM2y3CzLVvlQDjuI+IqbOCHTcqhjaDCS
2Tn+NtDJLlzXzUXCz5KqefAhC7WPq6QGIXsq4SeGp0BZH1LsMcYCGpB3HCAwJJDtGPeEIqnYFNBB
lSGC66FLNKYWg348LmrPBqb0T31dQFDxghRmoFWij/FSM8D1WThmPMgsBXXNcOgZ+sFq0hShOJIx
aEMar/KKM6SwNUWOYhNX01q7dvpqqL10yXBW3sbEU8L0PeMsTGOwDtbfTwTFazHN+IrJfeu0lm5W
TL+HvBd6NjngHER6qh45GVjPpxVbpNE/H1qH27vBX4n0YORsIhbeZd2jSnRGyLELlFuy4wU1gjln
UnDyoBcgWX0KrRFWdVJIFPR4eXCphs0jY/HnSbjGR/WG2ITD8SihbwMa2h9tUGHkhkqkBvODgxuf
1KkTfo/f6G4A0TkFMLS0ILzYpoFTOg3AFItqnTrXi7HeIdy/qxCTGYDBkTv114sb/Q7eGoVZ5dYr
kURqdfgMyY9kbKF0kCftr3vCiNEaJLkg6rIvzcAe6PXn3C4o1SoCpUvTiTYCnOG+Wu9R7sEYZi91
1TSBr+BianzhrDYraNnkMbNM7e9AEEehTTwA807KzU6cI7nsyhASCrgdCV4aT7JxjxHxxTu2/6rt
6jTCVVfYMp5t6SIAns5cfjq2anXH3Thvy9jOMkLM7lstX/Bzh6pTpNcgsaHcOkHNDBXsWVSI2JMK
51A5cOgDgJ6CxkuGdwiWJi6AhefrwaPvqpvQ0I7LmY8FUeR/uailkWAkb2GKuqctXHbtE0K01IRd
QhT1MW2ZhooP8xYbm2W6ag6NafLnCtjbIqRSz7PRr30atvEIOKNIUt1h/fTaLVmBRVtCbc6MEdnc
69+XCag0yTeheAK43V72tmYWFS2csHZ+Dv4dA5hrgYLMrBQRvQwzNGx/TbEXZejhuFbtfcFPyeTF
KtEVnxgigpR8zjQ2fTy+N4ov0IK9q+GK0EEsD/mHTB4sFmUwkrX75DJsBRGKbjCXZ388CFDFvBfP
fub3V4oz9D0ntZLY+WpOJsELqpTtlVUEVxm9o5UBzqJlI2mSh0A3Dvzn4h9fm6SG8hbhq6/XU8ux
WYhObP7R6L5Pds11Lpo0+cMmpwxpPPUv4GIZseSsGJKgy5FOehXKqjHNlXiwJ4/cmmEVASjVl9A8
Ve12Mu34Uh8vSUiycbpXp/Q5sLLUSuVmmDy8ABASIQm7e7kOjk21Tjl1OD7+H/jB1Vq9SGjImnVZ
ifPkXhYG54ZqTRfbqo/7v9rE2UO31VZzFop5YRX27NhqDDwAP8sh/8tVhg9EVY0/SjUugkb8YsT5
MlmfRRXkXsYFr47W8ejJgzNou5XknXoziGH7K/OmbfmJg/5oQv31O4EXSp3b3osEUU6YgrdfTZsw
AAn04RxhAIF+9ppZ6/F3j/iJhREqhKo0/OtI5o+4qAynQc7JEHAxnSnKzLU4uC6rv1mTWkrJUqLd
dlCefTCPDhG4TciQHFuODWHoY/sdDI3cfzwZ7D16Re+wPWsbP2fBmhP7JhYxHr5Agac/OkvlcDIn
BOJtyYLVpqYuHZKP/oE7iDHSUkE76I9JCruI9IucLCF3U2MZqfxCFHKCSfKUQkJyKpKNFlQ8nN94
Rp89XxL2J6SsgFsEiG0OVdavkAJELpLx1DTAzODalJf1UgGbeBoIjXTqq2RTH99h9A/Ef/nrm/zC
JisMA202SevXwhGz/V5lvwZIF/18b2aMtzSHQAHFlLDI1pAsDNT3b63u30HFHBponrBm2kNbxI5n
6BlMQkG1kFs5+lJfDU7EY/5ViIllId/0iVouNQ9722fJJlOnddnwp5pg/ICcVlDdJg5dokc2I0j0
GqGRYDqjo+inRKwx99HdYt90pQldtvAPlRJTHukNfDBXyQQKXSeX/KZy0PoPyrPhixmtAsU1cRHo
j4CXixCOvzpi3WHd9n4djUu42Do+Ufs46eXJX0d/tNuLytCbYK87JI454p8C8tUBY0I1sNhLaVF2
/WHjqwnatkRDPQxQpHiNFvfaRf5OdWCcF2T9baBFsJoiUTQa+ZqMN9gu7R2go0s/SpHw/Q9liQEF
Ec/oA2sMWYDOrJPEuS5VM+6MZIiJwSlvTmG1RuuwaAC3kKwYb8IxEcVv4Op1oG0gVQyxfliP89nP
mRojyA21YuzBnpzsNiMM8XJh3G+0ynHWBC9Zcxd7YUzzvSZuTOIYI9IMVOoNi1+TtApMxRH3DsZz
af8yRPckW6p1fZUaPEQBZCYmE2N6oYMdq2I+barpbbEWUAbUccEmnVy/4XR/7jX7vByEiMX9m9aK
yjBY/hH4ZwMStfp5pRLlLdP1UjAxXYfDheGoJ6lSi7aq0si6VMcu+zJGG8jiObXhX+3MUpZdAFZw
P4Y7pb6K3Znlv9UD3Uw2L7o7k22omvMLSyh0xOKEI3jgqXtF00Sv4ZozH+RUhDD7rB1P9FuTU3dm
2Re6aLxGOSpJZ92M8ZXlJqWhSWMXJ10MQ9j+/J6UGTDPbF4AwyhplZ6w24oPrqcLt21VW6IWQSI1
A6qg1qragyNzJcHdAKIHQjMWTK8C2MFyiAWhwd+kdfRvG525VJ3hCZ7XPmcagt35/KEco4znAyHZ
nvjAKbHIg2Jg6DQYDpeQFWLvcQHu2L8Bo4Dter/rsTwp18JaBZXEX73MPix6N/UPj+u+hQR8uZuQ
zD99+Y2Nmv88kfsRGi7F40K2lgLkomZGH+nCjB9rIPYoBnruuvYtvYutesaMvIozjYAmi/rth1UH
oY9UEgQvY0cXOvx4rUC7qwJisFa7De8pHhEVR+bDVMNlZyX4tNAI9Z5xXRp80l0MnWf7aHFD+Nfm
XHR+/4YjPVzc+vvTriNn7HUXs26Qa1YGFVZx2A2uVbipgZMEv1/YZ28er11CQebN9ifrrIV9TnxY
k5Etie9341wAGfdZPobbwek7ho43pGq8Oqyntl9GOmqH+TdKUcV3fLNsac2WbUijQSLhDmQMYLpM
42Dm/aVU7ArqoWBJnP9miRBJzJCt2E3FTrUo7ngcli4bdwitepZUGeDW6NoKjAQhzc5e68vTrYJB
XwSYrIVXXa0zxTyh5p4ErGnGZVx5CiP6kHcFVdsLaD8kXZSWfk8bbdlMnFsn71wNtlFbzNRYSMze
lz3jq+JKiBtuu2Kub3gyPIe1Rfr1VadchAuaZ0z63b/mDxm5L97M8XhCI8xExvePOJn5PpxpZ1rZ
BkXkgRVpasyfo5UgLq5KU4n6OaN+bqWYqUHaTZ4INWW3CCaOe5RYac8iBU4WLBVznkvE8S2a6udy
/vvmwsW+BzEe9RS/xbXFioyXzigZzz4RFESr4VcMZilaQxJe39XLIlvSIi23W2Of0R+uu+9drjEf
vJu2eQjtDw2NzC/6AW1od2LvECmyed0tzXg+q14jnJPjx4OZYjAKvwwfILT78EfzXOnfOXABeQwO
p6O8GA4FTiUuBBauSwor25EroKje6X8roR6U9u4tDAFamZbcQE1t5gzaD1I4wf67z5RDQAFqBYtL
z+B2zMJlvZd1+w4WFy+qQ2YEvwLtvgp2VxA8ZAL1akO891fhtHvOettwrhFAudtsq6uyoCrgBOwI
sNnPX6JBoone71hYIpP5MG9ruFP33I97GJZAH9Seu6OjQPq7wONHil8MTMNLee5YoJcdrSlrvddX
6dyUfAX/Ps74q8pLKWbVxYQz1XIJwaYjkAPQWxcanMTXh9w/eYXrD/+PISNaJQbFTTny/v1McEyH
QIESNDCzMOp0WCZYlavteQA228AVGRHIFj1GePJPEsqA0lrrvzp8M+NWQmbdK6EroSM+EU9SDOeZ
FqzxL5pQcjPCSpyjonWQ33wQkgIX/wljspilXpSoYGe+yWkEhkYdxCyM1nQxcci+H9p9AWdCadCZ
qRHPzpt1Ikve/Hn5Jb2B2lg/zMSGZTjhEqBF8svr3bjIlIa0PF8qyotCLPMZeqlbIqzqxf+Vw597
SjX4kGxRsjErPuuQsbPTV/C2LokoAcMM2ze1FV0vUOe3COIDTOi0smEpa7/eHwNtgu0b43YhhrQw
IOn6CRtKns5r9LiHndy9bI1WXenKDmRX9tkZKtSRhuADQ8VgUb+j+na6vsas0/iSSwrMdCw/ouIE
Gn3JrYwAcbpoqAsetq1oa8hKzSm7nLssVSL7F9cpld+P+X46hZI94Zm8fvJ43ZkSiRZ8Dc0Xqw9v
P19s23oi8pCGJECG5wudrSDlsAcX2zXEno/phDqiLyXrDJFmsmbLHh/idhjzbeWDoNAG7YG/RRCU
raPM7elcKomsKuCUlAw/oOELklwA0nbaacxd+QbRJ9ynECIl/bz8K3bYS9WOGfnbIJq0yjURbXpU
j8/3KwYp5wxPgdPScBotK+EGee4NzqfRiF33Bfi/YvxjEOtbPwKrRugQ6zOKJXutrMiYIhivQ0gp
+pAkJ8ObTqcNjGajjmosOSc2IlOD/Sd8qWoU1CnY9YWDszSHDGo++FB8gh0KQTQJaBqvY92k13Gt
dcC5J1v6xmEgbalREPRLA1mSvkJ67clqJFxuXRkZC/TF5QPl5bty7QCnXnh3A446I8QOeyo6g0r0
IpKf5CgcR34n0Rz4apMAoy0jP2yHgkGZ8e8wYJUS5gIpxGU+EDiKGNfKsmxdnB7Jqmw8Zg6Cj0GT
fRj8xQTSOp0znlsQcGVCEOMoxwb8tczBXWyA/sXnRu69rRIGIKwvVQvNCyhyezB24975Pxb1lpqd
Yfl66XMMuaFc/FqpaR1Qp42R3YRRXLsrHpDcqr3fOlLDBfjFElRAFzDW6kkCUT17Yj5nbI3m7zgq
mG+puxu8tflAH6WhSCCmUTy9xa4KqS0fXR+r3X1xInGi8VXLVYENLOrM+Bf/2cI+ZA+j3dg0ghYy
W44guZB+PlaFtqhV12ujG/8KYWpzOzaR6bFgakgUWRetr9qAIkPdPbKxYvsghb0+gr1OYhOooJyN
zC0rLLiEURja3+cUB4BQnXySzUUXlsfKW9oPRTvzkFZRtfO4gkQtrM9rH8pyEjDnWosEZ7PqhaIg
aacZvK5ARbGvr41c4yRlnmQArl+TvsMRsBNSkKEVy5X3ec/YHsDJ5Z4m94lRPQ7MCRNZMQO2ncim
EYVr8rbtcPvEhbmhZc5lrTrTe+ou4qmrVvFxUQ4/plxJJCLeZTbwBdaIKqxWGP4pNTOozwY5A2X4
sX9+yZX6WrcYkORY2Muf4ThDK4NV6rTmg456KC8hQ2vFHhYuj8DrMFdDsmY6I2ulRz2b0jjHMR3N
cbH8wFAfsML5of5/YSPmxTMbYRCPpGXdbQiAo+PZX/io/SE/uc2g8CROPl/xgRXbSxV25IIwXXT4
Np4aWX2t9EE0gLm2esMQXYOkdtfbAhXjnH5w9R38I+rHRIuwOBrt8ymLFsFNSJZ0qYc5VHf6Sjs/
/G2sEQ7xJPWplACxbLgAyPchbg5Pjpg0NW0hKX10y4qn6cUGwp+avuMyG5NcxN96J558qLLPahbX
9rRokmqYmRh0jC0nz+URBpO8r7OGC4B8Zb3ObsY64FFLq1Yvi6XVUThcbrSBNPbS1Ea5wHr2xt0M
NEEEWYQakeVLmtiU1tdSNcNpChdCx2u8T3uCAiPuCAgFbmQvaBFyc/8KMRTtbC61WMvaIzEkj6Df
C44y37Vx88v+r67hh+rsHOTgWIQJq7ExFH9PeGP63vO/fDtBQXNomRwn6o8gDGGjhC9XjyhPY/XR
66ZbC2BGHnKmXcAIX8/ndnFDFtPbs+RJ6HrjOKxH9AH5n6/HXp9GVTYtpGMK6LJr8+Hf2u3PAATD
YNsyNLDMFSvT6tSXGO9gANm+P1+4/TbxWit7XcQjRssz+OrUuKuVBA42PpS72KILZSmHSR9LKKBA
dKclvg8QGlllfXMgsVb3recslSK+9jmg6ixbIiZBLevXEzkeixsZ7A36I4Z3t3SiHQAW2XxDjJ5W
3O9/sPeb0JQUescJ3qSy3GMKHYonq8b7XsRNKeSEg02UnQ05Y0EMRkGgN+zn/7aiXACxBCcOqw3I
883nhTsNUNZ5x9Ecx+pTWMevMzJrFa4acfLkf+gnec9xJO/rKe+dEHUt3AjYSo1SdrHiOFLLgpYA
CXPC/MiwxAYN3ASWfr40O4ej5U0+uEgIhIF3DRtFle3ugANzT/U72NzVjkwiQDQ/P3PD7A9QdjwJ
Vh5B+PQm+6sLclaJN96UftfY5fytLnxaPNb9Fl5ioXF00Qz7nzFzYkthtShJi7iCIbMz/pu9jwJ4
0aQH1QQn0RWObYHwLvu8RpPMaRV7ASO5BigO1yuEBrHbmj4IPhjY03WuZli8NtOdMZKMZAXqL1LO
MbjJL3vpwWl5XcgveEPUQWpGI5OBEQX3rluY1tXHPIvZnWSPn6b2Q6if3/dwv+sDHRHYhSFK9faW
tsAGzTEArNxIrAp3/aQoThGE87ncAFYcHz9uVstfScc2MM/fDxk2J0ZWm8tasIGl4wJ+irCLa3FJ
8YCxUF6KtUeP5hMMH8+Q5IX3eC0A39OCpQSvsJ58UgASDCwtGBOxuLDxXxlV33U5tnttRoyjonCZ
JE/b1tHGXgge3CV9Qyd964B1mDEH+kLy8Nha8Fz7m7HMteSw6zqpWTzwn10FDmXqCBq3m/PqUY35
tMX0/rnK9j7tUPh1d94vxQRuONnDE7MAWqK9YdJXKGMd3wol2tSkPgzbRnLCiSWClL4fzWwAC47N
n66KhlXwoBEXYznw2TW5CkgcnCPOyZkf6zoG5hQYLPSJ8v+MBleioFthPuJ+1TuGref5mnrdmPbt
x0K1ASysQZ3XW0o2u6i0fRAjvbn8NH1N5lyBMxBHEJNrj19anbBSXek9fAHDNy3ln+l9R6iei0kS
k5IsX86W4+9ZZL59V5pXaN/eQjXcCRC3B9LwQlgVPmiz5h/OqonYShMMROm6HLDJk9UQXqzxPCHS
fjD6IFijANsU3W1qbfWSjRA41y1PFTnTWow8M0j899VsNAu0z/f4mw5Wz5qU5GCi3OjIMqOReV7E
vL6ScBiaqll4dlTIstFIl8YMND9/Xqgkmi4txskBcNXkrrAm9uXMHqSv1Flc8VS3TS/3v3LFUUie
ibBUiVm8iaYJMwU+vijafKDbk1Rp1uB2Zr/6DJ7nQRugVWMWepELT1hvKuafgm1pV6cvuLOV0VGG
6q379Xo2rniDDPKf7WJWNE/j8DJiWgXYPfqM1kiE6lftLYGdHshHfhwL7vPZ0P/7V5cbSY8GE434
CioVOQ88ZIePj23J8uFmfPDIu5f80S8oCii+oCSYAMTrgTWGOy6gZgPZ1I0qqPsSQLsB/IMb6reS
FAAIiijn2BmvlEXxsFkBWUaOd2PheMyRLCIxV4K53MrEkuZAqfFuzhN1IBK1uZfK96zxUMDx6WZ4
oyeLNJC5TRT/Qmunw9USEVbYTe2HIvn3mCykf6XJWLT0E3MTaoj4VWGoQ3rteHlh+EgNDp6IIy+r
u93zlRz0V95d5PFmDbQSvGheBvsrUZpagrWe+tzQYBtK0PYP8vTBGya0RkO+RHas7iigf3pjrdfM
0iL6rvF0cpz2PUJ8bGJTAWjO+LLOPmGlmKRwBIfiIcQiqhqR24aXFQYgUYNxFE5j/NNdkiDXOg2w
XQnTDl+qUgTTchdPN7FEcW4/9btjJLQaDdq9ybkOtXgABfghBnvDeIys5F/D8Ln+UeRQimiIQwW0
Qis7WL2oBogBRL0d/VVUR+HoGPeqazYE00CdUtyq6BPS5l/MrK1puJx/k6//jOd73X+qs0SDBCXu
DewhCTkx43YgVDvSsFIlWblaIBNzD1rFeYLjRZ1hkVKvYnaM59uQEml1C+5jrhNYPqfGpXq6//zt
hzr/OW9bjhoxM/WRVOO/BimsR1K9QGjLPSA7AOWfS4B49+E1NgBEhVsOEHmkJBtlHfcDUYs+HxYq
lrKVI+X41hAChGYHhykZYmVmHZGE7f/ZWSTxQ0cuNibdVQhzaPJCrlDqhUR2rttmsuaWQ4YDqmmG
/OR9kNS+vIjN3to47JqW0t7o909BQ/NH0D8RmIBDhYb9aABlUk81mjF+jw8nRFEXsB9rpcqReRAG
KfcFJvLtIA4HCq86NE1ENkxrlgWfj4HfQeirNo+3gHFflQys3PMttHk+CRw8Dw9RQ31yIElG5n2B
A8NZKc/hhBpHHi1TulManBEVeEkNZlyml8y68VQ0ib5gnanj0/GYhUvOMIPxliD9IepOtIwhR28e
O/u6p+ECm7C4z0g0rlSqez9bkzaddqJicr9I0X2SRCw/SatNK1akXgxWnTdug5VCM0Hn/wFQ/iQJ
xd9mEmw2PsZiPQuFksdnLoh9Iort7e1rhoL2aJ+FKir5QmrT4ZEMP1UwnRdrbTGtURKbsNySM9Jq
Qm1kWDw4OSZkAKpYxhkmp3djoDhnl9Mi2DRZMASRUbp1dpWfPIVqE4q9lRwgwFUn251J9ZRIQIVq
ibs2vpft7mgZcwJ+SwGXNMAEMegj36FTcIX7eDHtSgY+GMtCJ/kDC0FiCyuOGmUx2MqvNsbXh0Op
B+9NgJgAs3RY7ecJLSiXK38cVMIZV36mRRHiQl8Bl4ACCQNkgKLvZympDtNUzVv3wHLrJpG4xiMl
uwqnNKIqh7TvgCq6jSdtdskXgaqkMTVBtWy+qccZpW8fBzJ7XI4ZS0jSGBxivY5W9CYwkJaG1HPy
QWKT7ZTd4RRnDjhvsbCGsMDsSfhrWJdtsia0pOKCm71Ra+N/6bu2gVWYMW6O7tYJVftpmhYxOOxA
SX7/uCYHqT34mtMTsGXRdzTxBGNKB455n0ugVbrfZ4cJyzibsWdLVLXt2cw+aneBF9C1xHzLq04O
SAKBGltojcja04btNYhhDTCacfcfCZpahYU5Lrh03lwUyjF6OpTybIk0d0zLnD2KgCuBriUaQVvO
J7CMJ3k8RpYiBl+JAAkemyc5agOIQZRgd49jPQ9dzSTas0LYnMqqsDqohm4pexJkEzwNqKDTGwxh
rRhTkhmirNnJDH5FS1N1wekastuSkRDjCGuZvaPKxfMkmpP1Cj+4sjZNDwIla+Rkmp2k8K+jn1cc
PRqGXm1js05y8Xh+u8ZWaxyBl8Atnc9RlsziDhRB/yMmF0jMaWbq9tiXZINDz7uO8pfXdEAICZpi
iT7wkPnAN4lnRjOtjr7A/c5BSwtiJYGn8aV9C0wtmMmWCVcsmvOxpG82CXNlQoUxZdFr3/BS4jxL
5DMed54+FU1fI8tQedjd9+q4vIfSSFnl+NJZ0eVL8go9WWl4za0W1LMR6NO57wL5JKeGSJOQg1oK
InQ8pKBAHrXChyf8fJoomrEQTSUZxHsy4pEI81mrnXjmR8dVropGOaMGN/BShEPawGa9GtwpaSgA
gRRBoNMj35mIhbQjfFExhMomvWgk/hDHGAetzUtRxR7jX6Y3TV0kskRMdjo+pp+st2wudccV4tig
t5tZ7J6f9c8WGzADBvgnCirDWEGGwj5anjqaicBFAI6OAt3wKDKNxeJ60sbWRJVNrsrAS0bSVRW8
NeHl+fKvYHHKkhzDfgVU7thU56Za3cN2zilwGJ/feVXkv6ME9ZS/SxKZ9XYZvipe5iqIOjM9vb5x
Xqt4tB/UaWDKPXacpcaTNcUgdJGgPyxQSbtBkF+mhEBedED077wjLY4PGbetiqK6EsCgm3XS5+Ko
kyBhQC87weTP9vhOxMwC0G1kBPVStVGkj/RXpkS1l4rWHnPyKPD88vSD2uAGpdhb1QPwH3g5RHaW
ABs2ukYqHIFYy6/varteOoDiMu7cVLgGjsLNHd3lUkhSThYR2anjxej6oadrYqnoUQee86R9LfoY
GjA1ZGKEmfdD+FiqvF/CjC4qASJzlNDoEQPsCaeIMPvXzeS72GnEOBNuHK3pyVS+L+mVJmlJu/2m
SkfeWilH5S6Wb+XFcor61xZxVYDF71nVprMoIilIIQztq77uPqqbLw3Cdd2+8xRQaDPL92CkUYdf
b1Tofkn3zIwoLXdQ0XyU/ZIyOeo8HO+kaG4rWMGijcSX6XQ4eBX0DjeeAqd/01MXDgtC9jYW4oAW
16sqpdcNgEFfe2+A5q+608SL27QDKm5uRhjJgI/nUrx9UjcDE/0LeSSxcyA0m2bRS88t9rQ0ohi3
bMwBBqo4581WDM/PT+kcoTQLSfFMaG+elALBQabXuDFOXmrKwBXLGa22KCyZJAafaItxJQmx+7Yz
snfF757JsJYFPxyxzyQDrhGpgJF0ZqNsjMjSzOYcj6SWGS+ELw7CW4NXvKSKxfRVX+74IjGPxuJq
LfVh3shOhnloxIAw4TuH4tY2PXx2o5F65WarIrg2IWSvX0ScKe6r5tqaaWmXm1vc1pnFcLBdbeEk
tKTX0i8M+FBO8Z8Pk8P8Lm4LN/VoYRYW3/iK1M5q7ZESQgAu094vrHSNNdDkTuJojD1oSeTRa2ZX
Jds4tZ+KWJq4Stln+XHjbxxwagL8V6Ng3v7lJX052yvPaNc6s33BoMdPaTRCQq6q3sXgBl2wwAMi
tRObZEKL6QOsZD4tUNn/DGod+fMWaOPpa2u7QvcWN8Gp7vQbmciVT47ripk4GwkUmNTnsvoxqWCq
gFhQwRmU2YfxzesT4qUPwnHIpgUMi3B3iVPeIcaZjgcn8N06pQpVXW+2kXBuHcnqcG74wqxKeeP9
qlome1GcVhtZ8ltucmIeqvnQAy0wpcwYEmljSb7nyLORNV6LdfHBpFrXgkTf5zKifIriEtoVVFeW
oq+2o+yhsIgPxOJVHejjlwceDAKg1ACBfIuw+VSZIRHdT5i8xcsLEuIyh/oPc5w1LDkQwd3LCj8r
S3EQJ9XGmqG+HI9747SvwzuiiMGHBhWSnSli/6/weDR6IMqlSZB1QdPCDfHwM//EolLsAQvnoMPu
xkUtNk+yTcQER+QFUP4BOxJfk2GOHAYSrCu9e2ZKhhrA/d65ZZenZcNnFcdzHKeQngns6GiXimOH
NtR9O5vWOknf/jUTCaHq/U0qGrlxVLN+W4RbuttvTMT8nKVw0IxVLmY1bukRzsavc9zfRPQPlh6y
HhbGJyjhZxaN3I/6xBbLucxS6lfVH535aXIVACCsSM9BLURHCLF+pyXruGl1QjrZCDTRj5GgJKMv
TPQNZK0O3f5lU+PRJFp8UthQYZoOG8+NdJhVPEzD7eC8WHMK0ShlBQaSvzowBfPydiFGHWDShHAE
EBn+aH79NiwMSRP2iIZhsur/e7m0BBCJWX8gvxd1fUHbVJSsbcw0CD2N/g0zig01eal/5CrP5M3p
rK+BUOfDSCowbd8AEh5AZceEl68VOEJqKUfMDPmdRoHplsn7VOj1YdfSXlwaaGvsRZS3/oHL5rHy
7C2KyMpwibEYIdUOCQbnIysli18SH8ogOnp4+rMxEA75L70J7iNnAhMHe/i+5DhFcdJXmr/6HQ3i
2oudvjkopHJeXx86le+ux2YWv2fQG6/XmKzxCc/08t5modQozZBj72lkrPJhywdquT6k96K+X7Mp
e2o3+4hzCGkDUHlf7etLPtRQPuXLFieS5O00dMm9/guX1WV3cZuEpqfUI74wwL8KAxqxPPTgizQx
jkPM+yYoHpLgiseMMoSVemey907W5Vcu6C1/7vpQ4NzybBnLiW2VdT4MTaI+2WrsTxX38G/FsgNY
5qSdig+LCfEq0ap9WScPRa9kybCHJYbHUnGd7WpXN69KzSkD+LlZX3PyI8uke4mwLHrkWekPL5mE
A+CEMwKUKcLFpbc9Iwi+MT74DlzA0HZgkXngySuL3KhHwJehT83Js9Cq70sNZ4sLYjTK26USDXc1
uohwdWQygnXlKuDrRyvjKCf5LLxfNcDr28LrCr7znqeeRYznqV13Ejlyy4h+T4hAeXCmRKP1Oj3g
GOfEj2q1pibbzS6RYsH2HxYqkSP4Zo8SepKkULyYzDYqdLNajggrn7VbVKporarZuUJOIp0en3ip
RnlBvjp7dUd556+7LaxKTZ2LNYST7/EaJ/FxvQahuXITsp+9WZlZc3HKaeNya03C+1f42OTXsy0b
8Ut4ytOWQGutIL7o9o27zvLX74eWbqcf4GYloEZNzpDQp5SosUq4gU2Y0h+mCTiQJqcRqRVub29x
7COnZ1UOH+Z0bRK+XsStnOUAL8U4ZEKlIp7MFLc2lUj8OUgcgewogsQX7BD3RilUpyMxI8FKVvhY
f+hfHrUfOR1/ErOIp0CyxoGFUglOU8E48WEEQTjmnfr1aBX2/6nzMpDFoLRE6y6EiiMRUWqyvJRS
81OR0NjDrOKBSiaSDZ1CSnc15A/kxIJg6EDTPICPt3uxH6OXQimSSUzMVHzs0AV0/CgbLRzM8V8a
1sclS03/4M3WhYxgGBfUpzPEUzru15osXprj4Dt7jMDdq7qrINpqBqDjmSRijLObnuW+PMGtlppL
F8+vlT4BTpGnW565Zo2xhgBcvAmk3cwed0H4bMWovnU2ukyLmTCIfhBnABywLuhWjYTkZN4SuZ18
MhwAvDXt4z2qO4EBr0FnzmyagrLZDS9NP3l5eVgPhnNE0PnQmqv+Il5zjZ5tjNL5+ZFNhuTWLF0v
HkRtQzaXC/OxBz2UNmfhTVAAoriEmMdgy0lWIcU+QUGOkqR0cho/Q6S544zqzTgVaM7QPLSioLBI
CMjUgMIysRDeIvmwKvzrmBFx9mC0unD+UZyPDMB0T8ARruSaEGvc56NzS8Z1+hKOY6P9SaDP8Ltu
6JRAmG9V+5Jt6oXDMAp+SodqYWTRw++3G2+uw99rbPv8H8U7YEgEvKqMi/lzjowAmhvudF6DDivD
hZ1KsQP+uKFn7v9MOLxeXfkiFBAWHY2S6VagX3AIBreoi0fPusI94DBSvXEgynvmvTaiAA6NhKb7
lBXdgxcNp4Z957SKgkuy/fRPgAdLnt2Jzy9BtBuHjWU52S0n8Hw7/XSDmuHE2K1kpybSn9dXuuOx
wK7NsCBZ6SUL8D6mPx5QS44C5jLlBKcITbNM4TUyKPEOPzRYB3ooq6RoUA/CSvNkKByYqTQK17ua
fqF7nZCY7fOk2UXIOKdWCFiRabq4aNOgg/cgyFkI/cFt1dKmLh56NY/vFar6rcabmyiJ5e7ywaRu
FV5fBYgl/Faq6BsN7VP70Tijd3OqoBkDgEyuC500g4xIPBNgnlSmOxhAd81rm1Mk9AjM2HbiVy3D
C+pqxIOtBefr5MMRHucDsG554SbZQNGm8JCZwBU/U9b/BAaACs+QuSryhq3AGxGoCcElMvTuo8NA
GTdelotg0/AKewboU14fU4sKSIDdbVDE6QoctykFA+dJw0je1JB30Hr10C8e6Wm8OOrXhiDR/Xy7
ZbzJ9JsQgBTgL8XzQoxelu75IDfGWQ8exOlKLvUmbV0VFW/+jmrmLs3t/zhCkJY7syZ0U+JwBgTQ
IH+pnNz8VtCXa0OAy8crlUeeDnOlT6g8gT4BjqjdrBbj/uBWkd7SANDnvIUxZcUawfq0KiiGBZ6C
OZED2uql7lycA5OTbTkfDSVden8XCb57pNzuij2Ss3v1ICdGxfuKiBlxVF27Uq8YNZ7xrRN0CfiI
Jqzfzg9ukMP62V3jZJ6bx/SkzUueqpceVEeQkzaC6idYZ64cHTTxvZinYZ2eV42GnBU1QFGFeKz5
vQATLT2shP0DkHik+fftjH409GIIsJtmBF0xxFDAo/LfnFavrjCGB1YlgAMUx+d86tcnWUlD+ele
2haIViI2sUqqvxvvo7hSZmubUSE0iq6Yi+cfbg19wDtqWjOuMg2gJqmLslcluKFzO4NCivPy31eu
I4BVjPm/u/hOe4xhgVMO8oEf9hc/Y8NrwLahpHdZ0BjRLudpNjqHgq/QHTWNSZ1+kQvjIdb7Fh/F
Q/u4UQDIUp07Ipf6E3sGwmb6EonfnettyjOYM0LfrU8IWrX31iJGcSZ6d9fbql42UEPOYTVOaPeH
OJAru5r1V0SvBOg7kA5WZo22URdITywuo/59qI+YHo3FBIfzyFNWrDIfWVxLHaB52WdInv7HBXTv
hDcg324kLmMvVaUYsgjY0P647dYG+o2KK2JGoTjDFo8A7MYf2zwknYhdnIILQI2vGT8MbwbP1pxB
8NDdX22kfziN5FZl92o4jQS/YYlxAGJzBNcoAa67Qad4gvZTCw5bkeEteBo08s57WdUSxajB1F5X
9o5M7MkqLLyPVo9R6urWkVPA/+Uci9SV+sfoyUdbqcfCMuH3UOsbHJIjJ1+GMgtR5FGzWin3WhIc
N8Ylh2crVjI+VQeFLt0Zi9hV8+/NBNp/Z32EP5rW7tP4uekAPWXJ3ncK6gcEcvVSJXUJ/CI8D3V4
8epGFg0hvR6Zb47x4IR+7/KfHzBPEe8mZwPJxEr0IpvXLs2Zb5krQCBS5FgjSlbku59XksSrAV4g
pn+wDuJ6n/qX2ybrYAIWQluCEQBH9/jwDnEfO81XExA6dJuh7g+Z2ww3U39xx2ZpCFDWFuC2vclA
pfgP+Oq5SIM26Rm8QkARgjn29B2ifKVnXs/IwsqxBBq9A+87Zms+p4WHL7D1Z+xfUHT8TZ3IxMFy
+UtkNGFNnDcezIxdmTjxru+1OzTGKPrdklfFPqJPxhMfiXd58iPMqklr1aqcVXJ+9CVJEgg2a0+c
a8ujjs6j0tiJKthOW57EbJLl0nE5O169/hAJmzBJVtT8IJPPjvEvjM8/pdpSn/h1eF7Bjw64Pj9D
KgQVuVAyiuxwoMT266CJ48aCAMRYwWI1DXMAXtzfQEvp9aPQAairfPyoQHUZZicp8Im5yHCvfs4y
bw95GuI45CAQHBKOiTa5NS5xBTW5YosNC/Qwpq1qgNiEndapjXhUBblyFlLtO7Os+igVmuk/EMr0
rlA23br1I2xvam9Qu/vDQP48mg8adnNE7IC5sOtMPcFATOyRpwbPyxEEqgRH02cbo4WJUh+uIyMR
IkmgyLVLYZl2vBFe0gFrOBnYDExxPl5vV2eaHpQlmD7cI0z1hC3D/2EIiLhIa8Q8kxxal9jZRXhe
ibsc6VlHA63NeEGQkv0OK92OHS+GaCfebyEdD55EKSjRqQiPgpO+H7XjJVfQYHSsjzLCi3SJbAO0
BUXIYGxa4Nc3VR/ZnscFfXtXHxOSp9AG3ZYE1IjxWwprkhd2p64Qju9lPNHMgsxapsSRLnBCy9K/
w1t2H/C2NTKWkBZPj28bpihfVReSud8jm40tLTBkq1tjckhV+ul6y3czw+Mb1mT+MeCp7Ic/N42W
P7SsTnoLb3M+IyQkBTvYzxXPLYCUqbGKzpp0TysKZFdZpvv2VxsetrD9C5lG4cAdSQTW/nk9JoY8
VDNFH6xr6Eb0EEPpW0TVPGU4xM7VAMyOk2VZWG8EFAH0pXfjoPKzdoplMlF8sTF9doItvOxiaCat
HXgpvBWxqX87mV4arq9v/+WEficVegSNN2xl6q7KF4qWjhGrlKgaAuzNDOHhckM7o0h6XT1mw98s
s/qWgjnsL0RoxMiUaGkQ9DHKj4nX0zviPWgsa6ulxSrRhTeN1rGdxy4oqq36Po7Qq9wRgjwkZLms
Gx1xDUZn48hFCsdYMh4VxRVZvo0kv4Jdu0wn9lrPEy6uvMzOeBihJn4og5+ghBArpCm1LS0pIhJA
pkRBFXcKYE2aYzNOM7o/91OB1ssm6JvQpxFry/ASQSxgcjFN9pzcv87pMw5aAQyx+nuYokNh1C2D
05mQrij0uu1ZVAEZWQQuTmkRY9oQrxRr2p6g7I+0Ay9MGsNL7ynuw5IT7XsKp/08VwrCZ5HEkGu7
vSXzXp8GLT4q3vwEcIwrA3GsPbu8k+LUueNO3oePX36P0ZGTwHA8rJ8ChhqmXMySCbgSHEvGiX7k
TNCiDStDXk3ouZ0lISw3Z31TjIi/T+anh/DTZmtygBIs12IR135Y2mbGqUmv5+4FhoBKTZYeRrVt
h8C25jK7QC0ZPJbnF9cMPGFdARznVIs1lPOJlUvHm0T02A3rSHuo3m8vlFEa+ja1NxyjE+TGwv0E
X4LckjZLgMsXM45gCdW0JtGStPFgNukab31zYLyKALtQtNgklt3TTly45V0ej0hXX6ZR2gOF8BPH
DQLGG/5RlkaipU56z/EmAbeIG/8ldH8G/8RWgcgQrXhPIY2MQiWXtQNgQtpB09PbkViFJ0TvlWqc
C0gIsclcIGE7RldL5NHVCm+kG1uIU9asGDLgut98fEDGROQSU3yhi37Qvn4/qX0kzRq5fZt0JvuL
MP+O1UTKnU6xeu/hiyJXAWUYuaalxT3lpdAQxremTbo4j73XvbEm0WbG8Dchaj8cxqIIB60ER+yz
SKS/yVZbjmx1U8uQZmF2mbpCEqD+PdgdXEjFF1fTOQlePMfDmoY4j+06EskpJK4efHicfmKvRs0Z
F+fQd5U6T0YVKBh4l0OT3bmoB8ob1o4xgnuSrsPspBwA7zpO5ATe+WMHvfzEektYcIHoM5yllUKe
PPbkN3wo21i57xUhFD8ahq39gNrfik4DWiRIIXiSK6YrdnU4+C5c+yjPs+z+Q8BoqVI4GEGKMjmE
XZK35L5Kzot20uwowhQdqSbB/3g+B2ikKzGGPrWhuioog9r1n3k9OisK5lXvi0JIcB6IJKHtNF9O
AYJfVCcyykLN/d73WrC6eBdHhQW1qdwI1I/B4Sw51og6WA2FML67ghDxuZ8oYtsWPRlv8OOqio6Z
al5wUnE5a9LY8NAz+yIOuaMG+botX4/plb5WVn/zhL8IoT+rkSeYOr9ias7wZyoTCZNY6ZaPgZPx
VXRvaDIJa7NAbXD+lOAgCHUxsByNmtqATNpsSkS0jc/ZT8WGJZGpZio7KmbTCrOAzPmjYgbGu2vQ
sVAhE3Unk41N248gOS9rQuAT0gBgc6Wu51S2ZzKPaUCZOctplEpAhhgQfwxBh/Kmfyp4yUj7rPlD
lrIorNDKE9dZI8tVm/KBBGVih8djJTavfFzoL76MevDbOZDuu6nTqXMmx1vD8mWOOpq73a6JsYk1
fna+FHlbZffSU/+XXYkJvS8OyhmPrkk8xm+TXVHNJKAlHMWXRe4DMgDPHpVGECxGxzbCAWkk+gex
OiO2QW74tZnoLzDmHjK4mnQxAlMBnpnWeDp+L5J1d49f/8UMeaWMHRehLjT2KNCUiq1JGDIwq5Ua
WAFCtOPT78hxPxZpnOzrNfoV6kaumxVpjyWV5M65WXW2AislIwrPQ3p2miox2RHbtLZqrw5yjGoQ
4HQXAklrRuzw0+YdizSfwBRXubCyPwJMdmWpFvKdRtdTUfLDm++9ZqOLzFcf01yusJwv2IXRxhFH
SvmDUOZ1ke3IEP3Yq4AKlgtRTluGQvmQLNOGHZeWTmMpw+qf7sMdZTOedpUaqxf1Kv62a48/m4O1
KpuFVSh4YYYVpSo2O2D9eEubtdS3oZfCB2nGdSxx4FbD5Q05EUAJrpGWSJV0aeQFmI0vXrr5SuI4
sHvrRhUaNLIca+RccFfwrNbYPfZm1ry7jxn1BqoaSzl0X5jwkABY+x5/WSWObzaSzdbUq4/QAbfa
70O+vlOBETL74ueVNy7P8/w5MbQrxXs5EAJ4NoRm19O1swRdarlCT3D4PfeVqb0Q2qt3+5eLvg0I
j87wAqRRQPBcffbB0/zwL/tszoElpv4krQpuBUsIPm1ZCuzVEF0fOHMkv22lHMf3Wf7VkJL+QZb6
YUjZjhCFS7D2P+GzBr+bYWcRss4pAET7hdzeinpvqRDLBn3vig3P7/3tKZ7NV0gJHodWvuOtF6PJ
/pF5uHmCYD1qOs+aCJdel9W6ilC8zC0YErE5pRlQp2BM4akaqLKwlC976Wo8GS5gErSWgq2lhVHN
51bhdk4pD09dUDsyeCZFn8IhWayRHhyS/qyuzGty5i59eDsgGhNIkBcGUisKYWqyUNK619o3ZG4s
Ys7Z9Wb3zTK0qnBdTNV+/Tp+RKtx2ipd27mAC+3Z4n2O4jXCVyr0z70a+EzDoJeMauLkBndYujjs
6crkmFewe8+CAbD8095+TZeNX4kndkB5b1viAHFQI5fUKgcd/JJ+Z4IV3w1URw0bW1GN8Ga0P+fL
XXIdnSlFCpfey/mLq3XJTDIRP2HMQEmhWlRTOPH6+I4bTMoi2aDdadfBtyKYIhrvTt+8abg/pDVH
GuIjHaQKQFCDbP11yjufvQapeXczoTMCpliVd6PbSlxzYWENkCuNxmOfMYYGJv/DyBCShLo8aONS
RjRs6KsqUF+wblSTJ2dH4sstbwv0esbxA6/F18M3zUYQjtqEh/ZxD1KWJqKCfTOPNE77IGsZciz9
u0vWpzqKtJ8Hkf2agGfAHh6Z8nrVZ7Rk2zDXwvYmxQMZbp+w+hdBD3pRGOYGpvIW5GxWReHpiLiX
ra5nU/J+r/daZlzUQEwXnGa8Z4NijFruH+OyqjkkKhW2gDIadjs60hVrXMepFK42gOstDjh0BosR
s8twAmNwHFVKft2oc8ukylYYMdm6ET7ivbRvMiIMHOWk9IHDOa+OSv+/uh5zRkjn+5IWsTju9g33
u3wJVXv6xBnY279HBHo0uvVrXk0D+dSCcQ5+JSydNtWtp2KeATv4pupTo4F6DGspbHKjwdKciS7p
wVJrtS/cc2fdikjztKl75Lp9KpBXSXFZ0NlrXz2DNa0SVaRhPkIsa1UDgo4jtkExCE+DtlG+TTfC
aM/9WFLkMxAyhHcJzHWJS41/ssI/imErJhpPhUCG4cko/Q8Yt3AeErczBhK7/GzS3yHPkBqQeg9K
1f3yzds78l2J4lI8pm8MsALsqPHX658QJcc28+PziBUJ7SucoWjaG3P7vF3fHlK6Je92kb63oR1x
fFp/GGSc0yi9kc6jUeWzzkT4EeBYft4Ia2Gt3ekXSFT/dkQP4wTcdDliSRTGiOzkzt8FDVI74sj1
VtDau+HNyWC3eIOGOkP0tm3m1xmUxI2Hx8PgodwwCNbGtNjtYpvem3t9wDWBU5V5j8ZnASWIgYOX
bHIxWi8/1Ul6Runw8odj1oXHVFLtheXPKJyvnJ54Pn7p+hrvC9uYjDIzemQGrMmE9oIhoNO/3MHi
p8iSATE1Ed7i3B8yIVK9u/j/EVY0OIuzhICvlVzrZ/XY+LxIJ4li77/Uh0lNfT3pdShqF6td9C0J
1e/viFevzRpBuPvpwjpiT/sd+NcqLR2QQjXZVn4XGKT+1IxtkGGQL4o8X/P9jsYx14uwfAldwJQB
rWKldS+GEDCJOSJHHqWD671utsxE73H/XmyXyOAhVFrjItDhQHRey8lRZfSWi8+cgIaaOC4RGdjh
zM9GOasUJRcf9fBJqrzpVCREyKR3vEo7/vNf0BzXxT4f/hr5IHFVdJ+WA5IwWON4xEPV/yOKC4uZ
Y4NX9cH5h/UXKaTpqYtI/42BRPiysG4ZRp7JvGpgR5icczunGZQ698NrCHt92XTxw8JyBb6xrSZ2
vwlt88wQLy6tCEDd7b9fOi0h7gOEhRn0mnkYF+YO1qU/IqS1cF83OXhpGhPFIdpWrv1UjCVBTADK
2mwEsm7CmzVgzhU5xXtxViEmxAfs/CjsOhOay7+skZ6PaqBuq7JYyvxfpcumxvh/RmGRIFUwj/w+
DjyLJZ8AYbsI2t/EeduBqu+ZOID1V4Sl9uEbmG3exHJuQEQ/++DQ66jWOdDmhB1gFvTJDVGIoBlS
oORbfC1RaqmOUbJ9b7zsMADUuEos1oZY0CVWwQ06/ExP7elZ5op7bXFyN3XCpVVEqotWLB+XAC3F
Viwy49J6JEriB7O66kS6obSKdry3yJOMbWHvJoxcDFiaQPlfy3tjNKT9SbTFplTLNE43p+a+51RA
1CtLbdG7xpTs0rdW38lTMVRJC7Qv433a3TUncpllhFjFa7+O8SkuUqHKTJyW6emxNTawsUwQYD6C
fMd1VlD4XJJVsHm1Ufk+4TP/WdqyckLjRCh+x7lmBQ4zOfKBFklacROSPu5ptLnB8Jczd4DK+OLb
mnxS82qF625QG17FFpCEdoQWziCSc8HxF4jFukTG4kcJhrmOSASuFBzaupNH0OLB14mKcdRODQ6d
KJ52GQnVr5U9VVDbLiVJX7/FO7FhD/K1SV6a/Im17WudVkrHAwcnkj1FARszwlM4UZRSL5QBJDSI
ytqkai5OrpjuB8GOuCcET1yHyhCGYPDwPObumqr1C338gEjgW371CUAxHo+wQtQhyES3YmsAu+xg
/ZFTv/kf/92N91cBxotNCoOn1rcmVDYuP1fHE4MFmpqRJQBBxRqz9rohWBjlACHQSWUZCqZ/YtuB
KmBU3bREWTffMLu+OAqYgFRuGScwxaUAu8sdUS0FaCgLuKk7p+jg/U1pwwloKJSLKWJk2GHpRFAA
V8wp0Vua8KL4qwlNWOJTuSxTciMybPPAK5G1A/A+xHm0qG5S4XGyqo/jt/lvB4paL+kZ4DgX8Wqm
2ui62rI4pLNjMFkDbVxPjuvD8xXkrATrRoM4ge/RgQHXZQrHAEd7HrUpUsrwX6lsVetO5aHqlIZX
iImMnf7O0kXuQ0gV+kAcSGYdfSL48dR1EeRN5WETatD0T5RedVMTtLACiWXbQ9HBxWbkMPrsFF/3
pc3tOagpn+lDPw5JPx1yCz8hLwA4XAWypgMYyGODbENvYzaTlpkSWguXVtjt/6j2E5GOKRaLLdsF
HXiwB+9ukgtM2p9xYZoSmfvTbuFQRRJ8u/uDob4OhY4iWiGz0+y3LMHGP8J59/nM8Zx7JlZqlxjc
HuvxF+RAFBp5y37Z1NIGh3OHYDGmZc8qstYVYV5XPW1Ltetd2/tCQYn6D6lBLM78OTqnFGZKkYKH
HHTosbioB535SWA1dkkLMkXEvgpLopNGEUTfGtCH6PwhhY+NtbyDXyqgEwKi/vF0z7ZSeb0TCSJr
tWyRsTtp7NKURbqRoMcf3Sb44v4oWuyM7KuPriUFATe6zen8UtjmmQ2nepiju/nWUdVsHS7bUhyi
aEuvvua4BVxU0wVknQN13JWymIrtH8IdSA+QgQa/y5SZtyF/ahRTwjdUfr9xE8RiNdTGgn9CMSUu
Yqz9+tbnFXMv5u8bpLpNjOQ2geyXJilLFGfwNnESpGtUQv8mIwsJu9kV7snvHMAeVz9goqAsC/4J
5979gcU06rr2fD3r1xaR77wSGOxH1Vz03TUf5fdUvc1KLmSukYkl+tx6cVdyHQDSHDCDHkT1+2U9
XIHyo8x6sAgIpjNrX40isg/xFRu8IRpOmvKO7dZScDC3hErn4ItgRKdIZYCDyB11VPXXD17qdJDI
Nf1VV9oSazJo/BdntOiMhP1zo1nd8hlDmmUhiRZon7K9UYxFb+Uy/lX7BE4cxykgih+zmPNKNLNn
qQY2MrY5Wf03wwxBmMgIJiIrxDFbUBBIEGkoNApVAZHHhnRs15TC4krWAr3j+DPCzxWxvijB52GL
xy1HANNIZaBiXSRUfWAA/zkKGaxtu7Cr6/RTrovSFSKcSsgpXDqoXz4p/k+3VhbaebtIMbwkvmIn
HgHy2s+JhXVhPUbCVYnIG+DgL0GNPM3FXa2c8t4GNxqlsEmo7BX0nePP9LUZvmBWB7FpL6YVCQC9
MIaG/0BLprrx6Jmag7neQqjI9R/41truGwXbxtu6oY8HzzugtHE0/WEfTzfrS6ZDUzCRbkY/kqf1
OVlgho2QHNiaAKcgK4at6/pT6JbhRopCCBEc0DUUvTrQM6UDLkCgm98LENAAd+l2fo2GHB9aPp49
qS5lddNaTDzuPy0jO4WniSvW3h8uKYJ/CRHosqzgYxwE7zAw0O75MUucuzbNXIPww2KVIwfz6Ubx
h+6I6PWKEBs3uRN4WV33M0Pmgt3mO9PwrDdW2AFWcB37GvXX6I10kqvYErXCBKhTiMpwbu/glwnh
gRT/8ZFHv4XfxOBMBdn+1hdGEEIRp7HA01VLW86Zs6s5jQflEx1zaI3v/dhyKQRHRgO0ThqPL8TB
8zpbyTDFGLTJPRaQfVF+x76D7Zmv6gDOaZszJgiFZLMI9OSTlEMTj7nPu4MaWv29tNJngtNm0f9t
kt6ClnXaV3VuQ6NFX8lHbOfQVtB+27BBT2B/YEW+MZoPptxNod6T14V6XpZ4CR1WGbD+PY2dVLZZ
9V1fP1QM1MyS6djfq96XrNCAB3RqNIc5dUAIJgYqYDsf6C0BwFXzecKsao+9VsTpHFnO7CKuIqtv
+NZ3B44Gx7jMrJ7AidlD7HmmA3vj9bnONondp8Tv77W8ngmLmJoXAh/ZEAr8lxLglURFZBLCx+LZ
C4Usrz7bM/aeZAvkepShgIsKsAgsl2/TXKiZyXca0Cc/J/JjMRQ3HRaUzKMKmcy04Xk6eErupXpu
6ulvruXDAbZLMrHrqL2gMwrYVfgEZrDSH9WFGGEwUm9X4pKSYWeBWSgwqR8SNpYHIdBGMs5lkjBE
WRmSYtp+Abx1r1awvZepUXvVkwHmbaRVfK+xTBUFRjL6rpgILZ55kXQEtwAUcAhIGKDP/2686Ywr
u8HaFOCfCod0Nr1rmbaeWre3uw5q9I1cgOOe7BkQJChKLsOpV68tbmw9uBHM9+zvJckmBDzCPU/X
Oo+ozWunmQ9pxxXHiXbXHpHBsWO4X8i3SzGua4+RWA8Cqdz9CvEQrbiloV6RixJj8lrQK7BG8PK+
G6FX9tJxrWYMhGz9s7/vgv2Y/US1g08bNVE2TzLmSOyNcSybCRLzBAFskLmQNefCG/iRWzvj/A2E
3PBfWWO6rB1+t1OIHf3zh0IElL6stHBMGdmf4WmKjAFUf1YnGYvBsW0TnbTrTT8t7E8KJpSyIuNU
gKN/4ORHPRsQL+WufP1hMpeP78I32JHIKIQGx2J6tghTCdkMI2GsDH1nsfI9sNesMtLGEHmvgzAg
Hd6OJcJ0QTMO2mMXU5the3QUQrwsgkVYD+z9hVbfC9DhWMbFDI7F8JENf3EYcT8Vg6s6AV407UXJ
AmPPPSPDMxqeE3ftVbytj68GkXBPKIRFk7lFm+UPnX9EnujP+M6otpYWyPIweTefeMZG+Y9IN1V5
24qcA4i/+5xN2gtAkDcTKJBnY0QXsQct9S2cVOfQQwVvvUJhVvl+kZ9QWZRk7nqcD7yVTJaUcYXI
ex37zzXD5UZQWdrZUusBzJ6/DTHFwaOY3VpSj1A1Ewm7KakqU2T+n9oFM0Nrl3wCkinrQPZEFmLR
ltPu8RA7W6+wV0zYNSbG96Vik8WAdxYMKlVlrUgFyJcyrsCXVK2K2rbS8XBUWVw2KsJd+OGknGHV
rhxNt8EBtFclq1NdePMdz3+TXCGz3LL6vM6iJi/5A4AzoMjsTTymgcxBdrg4bSl1v/ZA1VA+v4or
BhSmW3Q7aC3VUzEWKMOtL9NSxdxMTDO9eV2695FvVsnM6sCcTsdHt0pJCARffztfXG06SqpuyPjI
+naPd+QuWehtZLYjosWDItg7rvW42GL4dBk6ZIeG8ZwPCsoPnuKiqIHK2STXYnNyjv0yn+D0O5CB
F2bWCqLYRULfx7njOGAImjg/JFqndnnOODigJz6kMVSviX/ncIkDNMegOCvPJBBXBDY8c5hnTk2h
IeDqjIK4D8Ez2lsQZnZ/+BOB4B3jApMxPD4lrinZJVo3E695dOna60D8ByLPHboosvDAlUl1YgNb
malbeKoFlm9KBVpZGO3KnfOqQzwj1HmEKZb2hZVQ8/oktFPY3KKmdQoLMjSXziABzcMlETHs1h87
mxZ5LJjl8lCiU6bLuHHO+pZUFdwS0Ep2ki/gUPSnVgCirA0RLPJTJR2FUVkUjGvDFkL7MdjWsXXd
TFRJd6vHERzzK7MVrZNzVUi8mmz/8ppDXGBQ7UYhFoIru/VRi6YJGlakiveNqDI6IjWkezzoq8Rp
xOhMTyUo4bVoxEZtaAAomvTgWIRZPk1d+GpoErd1v5mbkweiCx/bJxVODwS/SPTw/i0BGP3iEEEm
OrtOMfHHWT48DtqK0AZqK2OI88Lycw3qo1m/nNC9DYiOFayW9zceTBfChJtcCueSHNxU420xov7h
zEXatkbyze7pGYqRsIlMDXhV8zRky53aFrk9uT+J57wP0QWpWkiRKrjVHZzKgC+WZlstqQVjVU95
ApAv1jhmj3dBr6y6PoTMxdadZ6gW40C2pqWL/OTPlY202eygEuk14qHFUy6Hz18NwV110mlG+CDj
BBqE2KhRQFZjw6EWyEn2fBW738xHrKtaSmxL5NMsPEtMNGyW+dCUcRNdympGzFo8+08LS2B8Cn/6
jCmnbPfKOv0kIOTWUQ+/2U+Z6zdQ9sRH3oVD+Gx7ezCN9uBp7gMbe+uTu612uh82+IGzsNoWbCgv
pj8AHueh09RFnRoZIyW02+ylUM1RRVJgbBKi5IV3ldez6XQ/nUcLjnCU5+/hORrr0XqcPzuK8jNN
AqLFRwakzmqnv63hD/9sb2kQC3vRETRhzsNVBWLv/MWtroPTAOBTpzfiUTOyiNebztpOLXmBXlZu
eZnxzMyPM3eEDu21GNxFbTVoik5V4kn8gIJTl71RX9SEZ66MeDHajZFrII7kUiYfhBCrlS/Nzdd+
8GHl3zlnnrceJ5rHbKXZPgFoVRwXxDgFJon1uctb39jZZb2LEa8PimjMs9IFD8ntvwrCBv19VzpP
mLh9byYmOLV4P9P6ImVWYFMkjTdzYgDaUf/C0MlhZnezI0Rf4EQdG1DyryWzuvmd2xd3lDIsR6RF
QFRGbU6bmdaenfMIKt2EcCibSoSym3GxfvOu6ZHNqm95PizmnsIN+MBnMMmnU33uL6t6L9eCs+lB
I2HsuOwCXYDGOSlW8JYYHfso+EMlOFC8fcOH4ud6quiJv4oGuYVA6KslzZaUC9vPMvqSxWmW580E
lDt/yvVE0Us/gULlWF8rZgsCw/kFDMnZn4j59xGp5SeIHIzWYAh46Gj1cZvTGtFilDbW+wUMzYUt
6tEgZ7AZOrLTXLyb+6ii5fHfV7x1iU3/+PzKczyR3JhqASc8kwbV4GlT5iYIpP1YzYsxI+vZf7qS
o/s6UiKKlC1n/ycqb/TILPIIj64jxkcxLPiprgLvxa66fwt//kkv7s+hz/m5AZa+PZAhYy980n7R
ci3gU+Gk2MxnCP3h6cXO0a+uDUwb2qIwAEBhMa5y6A0WjzagKy07HCHfgqRWgenxrx73jyiY0mgu
Bj8ScnrN8sXU0JktK2Ouy/Dl8ZsjAwSCxZtX227SvZlbnSbBazYdGHLFTYUAEbgxMiwMJljxFho5
myTAbvVqg5ycAu4XyMg683Kos4xftx7c8/haoWlTcuA7YFmxxWAm3W6jFzs0D6xdB3GFj0rPsucq
L5qX4IiYyo7PrOSxSeaxXxgj9MWxqTFLJQTLdj7XlM6m9JWsKxeaUpZkMsrWV+hr6+NVggEdvPjw
nIfU3xl7CTJWg+uraOA5ud9QBvu8aF2JZBfxyBPIQhlzzZy1GFLn1d54nolAR6R2WNqBI4tlBQzi
FnjHmWIL9iIlUGUuzI6E+LOLuYmgMHNZynMNUu8lv61FHFfF10Qn4uJ6YrLy0tH+QlvgmrElyDwL
rOASvutp4sqh/GZFXNhktq5Hz0yhqbj1E8ZmOHlvVUdyaSRk9VVnecjsThEfa0wF1/hB1CkbWz1g
E7p0oZr7yul8fMU3dZSBM6+p8lnywQOKWYyWmyJrC3dDxnhLKfOrpxMWTPXbFuIZ0fUs9YKBGHjV
qG4GS/3rg/q40YwClCM7x3yasUyh9/ZNZJPTVjvj+TGPjWPrhVFtoYb0sXIFuC0Qqydu7g/hdQbM
7KbsLBZO3nKutENxgSJlr5y5trROF/++BaHopQC6EFmIaWlIuTiCUVGTvxEiTgZqerLdJ3/5tZ2h
V6IeXo6DRvwXCDd99nRdW94U+Kb8PdJPZa9qycm9KyjAiFA3PoqXtBDGMKLLOtve1muKvc9nidTe
GKhHhGmLnCGVG4P9H3C9rDiqXhr5LhEABokD6iNxFPiV3LKT8fX1Sj1VjMg/ninj1EV7ijVymHUF
a9qWCAC5s3+n+AELBmHrp/YZbeCFuNhVIrM/KLsUm7X6pmlHLBOtwt/taSgORuYiHkcNKzWL6GkY
NprJoPZQoM4zQCezV1MUqDJVSR3eIkGOADrKlsCLfqS58dSKVlSuNKT67WcA948Z0MoG/EHjdz8J
JJcc+6/VY7SXoT7K92RtQ3ioIbEPNZFeSTGlU/vZXH/5R4SWLiipvT4Z//s2d2/9Wljw25izMffH
XteCfoYEkZlk1+/hlpf4S4WP22QyIzaUn4Zo68CiSQP1/ZqC4JZFpkMUAxKayjyUlXO3vDvrJ5My
fA/WZwz11hpne1HbwvzjU+TOmGTtrcDnn7eJtfcfGx6+dxfoENjurnj3jnRJV2EtwXnEOl0ZiNJJ
HXWdvLuPiVL+kMDNHUTyIQlK59pcnRX0p9y6Jzc0NruUpHDNjbo9OaENyyF+zobvERWRVpi5yVyB
SsDCisEHnNmhjMsY+jFrelGWQOG5PsjmnlJA5A2kLXsIc/AuigZkRSL6V3TkIAa40shCv98r1qME
BsPj0WyZv+dYAfZMoktnkiEeGGi8JdH8wqVFnPchJNwyJ/pcmgKAuwN08VoLgdQYBwfVoVP2CDU3
sgI23hMYgfjsofko2kTkBPbUX7msoHALFobUq5OFTwa7qucNKKVWNjhMyYHksXnMiVohEpfLaBnV
LBlRuiX4Ns1yXx2kWudlAeyz6KlAZvAggwEhLZ0uj8s3fvkQbi0lixbbD/QH9GCa2Iwolcs5KoWy
SaLPX594FyQ9Dj10cQOKJoE8DcRoHXyXge/LD5sP4JMtR1VJE3g8fAINRnLvg6kTROSUAfT56vvW
c6GVOF9QV2I0NsoquKzOGRwmbvRVdekyxH7lDRml0DxRrRie60DmuXMeSRRLXb4cFwR8S3E7UjOi
AdA3f2eah5Kw6TOQWdL1OitPWInxs2Zj4DlS0qv6lP+eu7WMCPbxos19gSd1SR+XmrFjosHMTZmI
z82UPDdOdAn01S+9vRxDtb1PoR1ijfdjrqdm2bLmY1xQpkerniYDImPLrW0yYGG6zeYWsZO3dm1q
qghMpKT59t/2YJGYjL8iIK8qLQor7wdrhNn0vlr7LIo5y2BUFlcE4Y8gCydRlzTd6L6pJlypetZN
Hoeaw0Wv5oYptHMd/WlPjQENsqvGFj6vwdQ8hTX7lW0/ewFUBbU3RNcEW13P0tx9Xj6YcBO2n+Tc
vuP8v7gLh3XxUMSSxSkki3tc8Yve27lzdrgq8zwnA7v3If9VdnuRklivgS9ska1muyXliq8He117
qTm/Mp0DceyEH9qDx/Ul9R9S9QAGYEPRA/oXkQ7R8GID8WyfR68cm4cWfKH0B9/Gbd4ZQxng93Yq
D2rzWP15qbWhXtShquEWsqzsDKuIqgLv6TINdj7y0Ad/GKlzXASeS0NuQ1Nie9GxwiImcK1bZ3bA
RMjN9Jm3WsPP4RBLuLurskqnjgIJxbg10Kiv86dNtyAUxMLF1hcWjSOnINj8Pyj8S0YgzX4ls2xt
JBWzsYGKpaKI9TcN/RSiGCEeevyXMcilFWLY3Ig7RQTt2VqwxzlODQNfiKHfdZx2UFnf2lq47M7A
FUtYI3MssR+ukEwSxfoYFxSQUU7nXMrA3gspSvyWxT2nOZQAYvJaNXpK7RZBgFrR5pcNck4jRzyu
tr5z+9abR7xtnDTkTzzGZfwK957I8XkizW5f8UccWaM8XvNco3+3tNmeOxheTNlqdi2nnVou4caf
UpNT6gHeLSr8vfhdOjQxyp3i7PXkofJ8MzxwqpqRzfrwTss2PI2wRZf+j6dYe9ay+IbVgLjz/UKF
q1vusojvNX+UQBcsbncW6BmuL/joi+3K1qKJoNOz5nGNSDN4wr8E41ZMyujW6nXp8+uql4gpBBFr
EquXMhX1CnKhfDMcgpT4CJw6nX3IfQtrLyIsSBR6vTThP66Uz8upYpZREXBxmiN9K0YcXIl67F2Z
G+6cJOn/Qn7oJKx/9zJV/L+x9BeAEL+8auv3aYGO7IDH6F6mdxwQCck3FjCN9HLIXFBxI405z3kY
YOSHE1NRsmJYn7yyC3oi5MeM0QMAyL+6MQ4O7YXNF06dSffnEDkj2/3gdtPPqopcgmZWOMbIlwVv
ASJCueqIVN//JJL7aK8aVAndjfKQUk3N/J5Wha6KX+VQNaa+aTLZfCLP8w89B9qrIbViTuO/mbH+
NGmfSY2Aqt+adxZSboX8Go69jPZHT8Zro/Z43DETs6ZoyYhXgXh7K+xZU1HH+gEKJgV6PCsCMrHi
OaASCQCJJEb07qeCHfqmjW16Bp1XMYHI2tNNHSHLFqOaXTU1DTesllMIjMMQy9kliR9S2KDvQ/jj
XY7323iJcdyMeOQ273wkbK77m/XJxFhVlRPrFpQfw1jBr987pM3aZqFJXd9tq2rjW9nsEZTbBzf0
9OHnLZsHNmv9ygTgTRPOSdxVWVQY6NibgGDchpsVYCU7Hct5FhwaPXIisC2Tq94HOv6VBd0zMN6w
F2QdsqjyAkuzKdk3nmh7NJkY1rwB4yzwY9QbdmXKp8GdoXDbLtDpsA///AsvtZ40DhEcvPkVOvip
dA3JXD5djFJsdETQx2PD8z9QXntVdRm8QYih08mjBV7UR8kSzjZl8fuZDvp8lLB0fWv4RTxVoubR
Urn5UBPobmMPXnJHrbg7Z2++x3sSweOfVxtPytW8G8uNbRrf0DJL+FXm40hnS1Xrfnv37LONF9Gw
ha2oSau+767lKFKoCl17PLF3Z9ArA6KXWaZ3wuKmeQbaTd7neCtNqcqEVJFhlOAjZEt/hzfbgf5A
t2COco8PE506pWLkKtmT2sGYoJNeojqFaf0gSea0CDz8RQ7TxYH5x9ybwVCgSn3tkFCn/p4FJv3g
gJeujOi4ciD+BmydUGBM6xKjldczsn3UzpRiweGPJ2Wn9amSffoz6hpxsVoyfgOaE+hQGNci9W75
bJF/muqrW0a+M3EZkWcWbbKdkeKwqDBekrN3gI5jENAE1F8VPAosOYwxBmsc3jW0Mdgy8vMYx8FB
OajRE+rzdObsuTAkuCNdEOCcUI0y/lr3E8B/9Qx4ip3wziEivWyq6rb+//DNGcuS7fbXpGwxTTHJ
EbuTdY7V+pG1Ao3jcoCAZapo2IenkXmPCDFoWj9Xg01tfV+FgP2Mw9WvhctrbXCwz0l5EL8kO3Ff
kOOw5JxbVxmGLq+4l7MB/ATtvDPollzizFiNfNdbJ1QyWrNGimm9kojUHkBi8vutXjBzyF0sOdDK
t/wE3Z32W/x4NXiLk3XeriYVDPmRlLjgcaYV5R3wHOjBl39tM3jW07MSvmXlsU+YbPlwAxZ6h8Ei
ETiOuElu3YFOOnorp1OYUFZToPYllBxnjU+45xwufd5sAkL03cvfF8Pchawjt2EzIU+okRv6lAJx
hyjtRBRffIhOESuqcTSB/C2+DhXVVBvjEwl+ueaICjFif243Z6V3aQnaozUTrd63K1Zzs8ktVRTk
xCAcJ/j09z7wlmHRnqCBRGFw80g8Kh0edty8/ZDiR4+qH9GLLjuUckwXSD/PLhiim0FMm2Of5Hql
R09DMdRi+DtxoLP35sxLh0ZclQ4E2phd8c+/pE5Lmn4AcjVWRBa7a5S8icCKxaVA7lfAENfi9A/q
PBqdZa9j8caXoDMWcu1nIXQyjRiTpE8euN1u66t4iHoV9MkTQvsBt7GNmhCmvidQ+AJSdfgyoEOi
JajaxQcxZ3YD8cDBTH3xBdYtHrl9EhC63NY0XfPCJePTERCIDba8i2lKu4KTl7XAB1Px0vckhKJR
5hWWVUrxhDidWVipH/wC97TascarPDVKiRquxzQI2xM+RshPigQ97KcQrKWHz1JRC8fBH32QaPU9
3QRif2kYEOlyxKBqbIO2ukhVqMu9Kcv7XrWloRJhlJyViH+NExBJ92YumiAE9twj+rXRV5rtUch4
2JlfYTMewl51Scxy08yWtAT+HLqx6xC3lYLtlcy6UGtyhAJgIISlQGj3JJHZYDOogK91kXvnCk/2
E9Xr3LUg9g+4+NBNwbOJLjSGjtELim1JcFMKM17+NVdVNVpGtafLzZ0iV2+MRi+HzaMkhnTo20H2
25qoyDFu5GFjQoweXXIysDN5wjTBEFaiWhrph81Ke3GYd86wT6EL10o+RY73WRq/FmAstgSxzG3n
CHD1YOIXZluGMKMAP022yZl4Yi3ZEniRbqpJXKpHoFcqyNrRLMrvqbQRdPf9kvZ9T1QspBnQJBMu
QtlTnvQ0inBq2zPxxxs+TscO7pvpubZYRXgCgY3f8XOt252GQY3drBljR+XHMnGstntHtKXDpT2V
/D8zqwRbRDnyN3N1uosEsiQHkBzAMXN+50+JLvgUzDHYFTjcPN1hf3dFnOu+5Bqna76dReFfQNI4
PhOta8Bo84TkzE2kZWeBYrrKYqgvw6L0qedjbNairikEruSgEYn6I9beozUkWChXe0eZ/P8S4+F3
/SBPvMALyjIdF14Fcfis2iKoPCp/CNF5WBZnNrqySR6y3EHJP/suozYl0R1+xLpBFwgXr5Tk0i/f
BBQxbEZQKADsTn6mAcFTViNaJVRb12QlNlnmRH0zgijvX9GJdGMPtzGVhHcZkZXX5e/JbiITdpya
JUceMZVk1h2Ixe1FVOxp+8JRgDnfHHVzRUKQVFjbyej3rs4K1XgLXSP4lbupLeZN1LRCC9FQ0bRS
sj+dsODn0NvJUuRMutXMHOTdEeRSmKbO7B5KSjQdZMCa2Zy3qoCVlAcudJaShXMiiPIX1Tywu9AH
VEd54YKNCShGdTE0LD1MRsFPyDkh4ZTxKQSr4VGOfzCPqNatWBt5f7oT/VyGop9kT7eHoZjnT6nk
CbvNswfu2KJbfD75PJmMSVWzGhmtErcmFqfu7L9TeMMj7SisljuIa+va39z75R7+z0BZQ5OL6iNs
EIPZzdAZ8am1xWUK7wvYN4RtFEPo6UL4cfEA+J/YmgSapGSn8N2feq3KlkEFBtcVVvITUdYZ5DUx
XPO2jzQtR030bf+TJy9BWbwsGVimM6p4oUtjZ9FsXC1V1rC6ZYmoaqgmCU1b8WxtcS2el6s1Ek9z
GUeEUH/tB0SKpbrxoJHVtiD1XRGYEIzbiNb/uxte0C5D8QatzPi+n9Nh4HUzy0hsLx/0tJDwasQ1
h2kAHpaKUXxDSdfhbFfXwxWaIEOXnF+AtSTh+k14/iUPBUdA+Ox3cIJ0AoUFArUJjNDbanZms/8v
2qic5dK32SikTr0/c5lQDnARQvMZtBADCqJYEZaTnxtrTJrzjz2U0N2fb3BOD6SZUWuEPcPyBiKJ
sUa3IqmP8leviNO0pXQft0YIP3oyer9dFcejqRmxyUkuC3TWA0QBOiVklpwUmL/benQ7ccNHPc6B
ESLamgGO/7GGbhsAEleUeceFylzd0XXM1o3qx8+lU8vvwdydl5AWB7BQGuOD3v1zeI06lUL2zBJt
3VIADmC7YKsXGgCpbTKUKdytgteYE4Ui6FxgmmUHuhanbI+7UDdeszasdYGCmaAh7tu3qcXQgITD
swW22sVfa0z+1n6iAYAHokE8CYj034v5aqSXiSM1fhI3ahQKK6RCFnO2pKHbaaPUPwuA3Zo+nJ0I
+t2tLSAJY4Gxpa7rzYK5glmgFZli6sOcZmcL8BXTVoibZCKHcDVodEQYIGKKtzfy1tNrgTz5S00K
c9wjp2ouh2dl56hY7Z2z5hI8ZOm9ewzeKQ+eUC0zdEbXk5OH6Ffvhfj7kLwnVldRpq8keM3B0vOe
TG+g6v7PG3yfGhiRgJ/v0IwE2tFD+YyZFlde4rxS9vbpkLEQlMlCOgylfktjlVuK//epfcuXglwE
lfUzetav9GnJ0Vdh3JZNQDeYGuz9dWW6uOI+JRe7gftXNNW6+A6fcC01lHoUK72/Z4Z5N1BNTJs5
m8DUQSQHLI+Y8uJyqDsVITqQBYYNWkfw9rNisEKji9rfZdM42tUodtDblQs/getQaaNLNjC3D65W
swdkdnlSr4QetOZ5QrKXZtXyLxinwC4ywSe5WIIm1Owsk1GSrfk7iZiUiNLlxAQEjJSL5z/F1KHy
IyO3X5V7OcWBJqmYmisTD0Pp4kqI8cupebRwH7/lw3xTXaprW7ZdFyKMWd65wpsHU4cmyeVzpU6K
WSPFhlcQXwsaSnrGizgud6Sn+enXEyMIggMoEOPw+7y6ZdssXx4cW9fiH79MBYZHbYUZxL4SKLOj
QdNpBnjJqhl7iAQcCqhmRdBAmLdTDD91FE0tdM5FxfUYibg9PuFiCgCnxzxayUELBOj63FQ45Agk
eOYcj+J0+Jb2+foVjOEtngae3iBx9BtNyMmv1bnILbrGNqF7lIiRW32HG/oVu2K3TNH5jO60Bqs0
v0DXhccZqujrMnsHye5GgWDHcKsBZXKaz9ro/aeIWc3bWFODKz8OAsz5AiHiyuHcoUYSFoMF1E79
0d6kj4iovnwXx2eWaLd9C3Jm+0PwlEpeM/VoBx51XD+DITdhg0kh5z0dolEkumfw6LYy921biwJj
0bbRy/GZv+qa0COSBy888NBCL1GVuWL6LSPauYJqVAnXCRvzAR7o9Mu+QP7iouTn9Kj1I8zopo+P
+JwEGnhDBvBqko2U5Fd1M5NKveuGLRpdQ3uTxyYsNLfKUW9UP75RWE81dGhTvHBzZ40DVB1GudV0
nb3CppqI8D5m+CW1tQeV0ul+f/g+GfIMfAKAhvnQ7UmtAwLbRS8WijMWPAeYmJFOTYr3vavHinT1
c9VBSEVRwXnCDhC7AQ9zGXcS4+8aftCQ5hPFA5FCXM0mALWA5/+9iGLVbo+xk71Mm2C9KIu6gLWR
jEmQrkKQganTBmGQ7JkMZrl4kQd7oSyX1X4eBw5HMh2DY1yi9snNC2QlzNY43vb+bahSrQdnVWM+
mhhzZOjJDYbcfIZV9rC1jKdBzYzdmNfCgYY9im83Qe+FdszMCkG2QVri+HBnK9FkReegs9W28q5n
pFhhRWtyzl1PS5ejaO15dzJdkAwwjm8uU3AyqxeEJwmiYOjJhOC6KbGu10s+roHkQ2AT+MZHPPOn
9qyG/UvN48mZ32f4dz+xLgfuQmqUhgIXBDY8KWUB7RtQ7mv+LMEYULwfKuXNNvEiUWIWkGYirETg
g+Xc1vk62Lhk6JFRtkIvCZAkbsRjbtVOjD/2WfRUEBmzsq5GqMU9Caxs/5xgSyqwXSgTt5PlXohh
HoDJltf9McoEWyUguolOmuzoHepAAnPTiSI/EsaiXq4+xp4WEJ4gQTJ/hXlsbKD3peTsKBrVfKPV
qEDE67KQoQjf28P6ap/k60kThg2x70n99lvdqYfDAf3f3Vkygme5lcdjqSmdZRrw8mx0VcCj2D8l
Mp2NZUcAuhFa+svy9E5ZhZSDRd2GLH0Ub6StgICkU0KUdZvLS+dO3/8d8BbqPrqDXr+pVrf6vOtA
wjiF01mY/ik1+32GHguwgYph3gjivbPw7LCWlwhIgoj3PnY6VYwrWnLsLBbL0u+8wI3Ci3ZZbH2G
fTLHW8zIFMDdWQFL61DoAuF4jIfNtOYz2ILL1IVZlCVhOVQIfH5i/Vhosft9IeJdLGd0qhzwq58p
M94eYmacojGxJRSrhmLgAoQPyVA2FHGv2/ZC+7ftzMiHs62LnYY3EpWXnrocvPHq3UDgFsGCiUan
pBq/t+5FhcG+Z3d7aHQVDuGY08CvZnFcj3RfM9Xk8Fdsfx4JOlZ3/tj4jmsYjLzIH/cwKN0VR03f
s0lYI9u/NC3fh8kT5/FFGDaemrIqlS8HGTIjZUSEjXSIBzQYMSyEmekbwN36oLuXRhJ4tK5FEQsT
aYeMIgdHhpa6e7IA8WUyOxDIFaVkvsLTCzy/yzh+V+nVontGy+vsS2Q8QJOYoSmYdPt+SW7o0N4Y
oCizDRWiN6p58LIiGdWsU9Qy/oOrbYMqQ684yQHS/H2KN18wLtlwa7EDI2OuA5QXAxXytIkKFh+Q
jffXByKVAHen7iXKfULfsMRa2jfUFyBkknzte7Vh66bOLLSMY9IhEIpKjIcUy+oBeDHqotcmJ80X
h7PisrPs1iwfgughrTkiCA1fKzLAS1qFUmWFRmUiWR34Obx4x8x+JyJTUzpsJkNlzLmYQvfaQmC/
ZDKndXZbXtUXZ/9a4S/QcDqVdff90iMHkRpjhHtyJGYRiIb4cAGe+mxQpBEfoATE2o8Aaf8cb5Jf
7z+2P6bzba0a6OVsy83S6hEAw4rqoj5KIa3FFYnAmOi36SVv9zP9pZGWcmRulKx/uESDBBSPZ5xM
n9Mn6j+D92HsUlEaHT+hGI4fM59z24DB1tfMSRwZBBNqV1LPRke6HEWKs5PBnopscEelVO21xgDM
Jrnpavs5Z32C1m7ekgnoqXjYLLJ96VmFcOkxZPRO0O67puzwNFRls95POwWewmcWzUwQBuHyA015
qEYrpwbYdkKDdxX0NizNJKe2f1bp/smx7BZIw09ki5P9vxyDJ7ZJJ+0vARWxEJ0JqmbX61k7uuQ4
tqPgcZLUdX4Sd8x67aTGxdttbE1/Hg2Z/rsKRWgoPKcqqJRJIo0jbMwjEbOEYwY6OjfBTw+69hFW
SWF/Mrn8EoJkXN8/V7jktd0Z9FP0JbHqd2AvNTuEizsmjTaweSza4OQdvVggABxDY/kQSmZ5+sCo
asjGoqWiZqFLRSci2QRl7PxJ8ZNWbtjz3N5GbfJ1k4kjIfgf0LUJ16CCxjdlu1MjQ/7Ra+K+IhiQ
GIkgrf4u8vQUARG/e2WTVRCB4cdaJ+dITzH7CuxJTtmuY0pPc+0ikWT/Fj5Md2tyWSfsE+K4kl+x
OOWN9KHMCaarfGO/RlPDpNpuVCjTDGHADTk+RcHW21X1EroLG2ECdS22VvNtLQhyqmW2nTGkcVk6
+qPfNin50CGl+rbKTii64StwwkEGK5NM2izJ0L9oL59U4MBHQ9Sxgef8pu5vvao4gKfubsE99WYu
ybQItFWAzdwO29dglrt/dqsr2yhRj1i6vqBTjEpQQfwUr+JSpwdxcLFlrnInp2NrdP/ib6DqHWgL
Aj8F+4ajKgORovZSz4PzOeK+soOmbQYST33jR/jDc50eXVTKJjTOwqbamMQ7RDlhvl1p3Dv56rRE
4WV34bK5+4dxNdzyehDPV8qPj/rxCiXv4oGcOa7XiYFR0s5Hwf2Y21wcApc77WoX1p3rS0G2KqVh
/msbz1szu0DN2r9bqkdkQvX2GPqEsDn+lmSxE7OnwLPcndqWY2p0xtS2V5Ku3YQ0TkaERWb/kaMB
UVmyJR0aZZDJ0fTW5YRiE3VBJzDxfFuuiBei7yv6VHiKpPuPsI+t6Kwory4Bkj3hjrerNDMGu9Dw
J9lJePmKUw/cRysxoAsRCyFBb5amdM93PUX4qcdKvQWneFhSO6weFOb/KUKxZxvf0TaSrqXlSL4v
RtWNOK9PFVDUnpgKpsuFm/fLa/n3zUNDhOAYUWD1X6Dsm3ekPIt6NDMwpxt9NJdkRAHV8mYK5vCn
EgptYDOQyaxTd/lL0O1v9TCbojQ9CVMiLDAexPkZCGwPfAvmmUa8LZ4pqs/xaEPWbsk6D4I+TR0V
HHoVDLcuPU0WduKi21wOsaYFwrGgz1R4RRG4beId1yayd4lwcBRzfNEei6oKL3+L5/ns9D7COp46
s2KRojIV6ZKrNWOI0nMq315d/EadZSwZJpdaV4wokmA9t1YP28UmbTOOyK+ZyVveBvq3IaEN4105
n5S9xRtB3x9UroBK7+xWHSFwsioNcdgSIUIjvO+W7a9SWtkqnDQvMKfyr+sUTHxa4aP1XxoKFbdO
qElhsFMj++kH+K7JXrwHYIZEqVsH20gkFZI/tkOFkTg8d1MZli0fo5qKHBncRu8xWTNduj0+ZVmG
F+wHcAfLAEuWSI2lAeigmfSIR6wbU2YR5KKdJmu9yDqp5TWa4HAjdb3IMTjDbTKbKbz6rJghffM0
cORwqhP3YiwzUOGJIsvvqwaNDHuIvNEJ26iWQ6CUxgPEwYMyVOgqZK3BXL0dBI7td2kzatkJfGCh
pa3fzX72FdUUsg3gJpPOcU0okoS4m8/8EekgwTVOWzVNIvi6ZcjWNaVjptp+xclZLBEtrC7GmqRa
EpyJ+5L38P5r1ofJMtUI9JnKhf2scjQKPP/DD1/dPCSKNqqyYvRS/klcc6Foz0aGrJp0WnGb83iU
peMN/X87lgf0fQJV3dW9wdpuE+alOutIKue9jgaH6coqxRZidyF+eedhuHnCcMnClXHTZ1ULd9Yh
nNMbII/prXCIqM5peLk51l/AVII45e6hjr9DRlRj6+A/8t5CjjHUE4pltgn3lddilTQ1mK0+1XXH
xS5NwEVuKG/d8pHe2noPwJMweCmAt+m+JY+9MvPkEY3iCSAtu8GTPl3NDLzzlGN+oNoPT2TKCSM0
0vQbLNIKtaCWJWoWWn79tXV+O/MFyijWBxaPzCoZhzwak967Z5YrxlUYZlKwtlbSaMShWC0yzi/L
c4vfUf5ZXC89pEBN/orsjNKyhFlWqU9+mIYbHzZyGaIm/kZI9HRs/0kmfVvGAW3qUIzxdjiEBa9L
cNgiEouF2HFqkPohGI9PnXxWtJsTlvWRXQ5MWklW4sc/j19cfN+Ruuvsu9QHH9CrG2G2JQZMhcsL
GDSncF9/5n8uh+XxbhjIVV7kmH/MZ1e7hXjM0d5xijZ0z0EWkG8X+F3E5TgFDh0cf1UmOALm+8PF
zXaP8jQ1d0NpGrjuWAmsRUruMbG5mzsxwNVXKHIF7GQ/xXgYSDbYbHvALE5Zy9LnOJKr9Uv851wY
UecNPf0hP3zOM2xbG4FjVEtAKVEzPzi1mel7LuHikf5jB2PF23mQyfp60yGlJ34+nfF3oMnTYpfZ
b9ajx91ubhYtTcnsdm6CTMT5tcdBqvmNcjb/2D/FXki7hzk9wS2ItlVCNU/v0tLF2T08mUhLrg+y
LGmmVN2rCBNS8520bNKk9lZqHp19SFhmjHNNiwMQErFmzedZQYyZqY4T0EanRHC+hsHuDD+CRFJy
ilC4nM6dk4TAAzzctK0JZtLwJget+OYe2MUMykGLmQqybY+3+Nw0k1XVnRaMiqTpXDBdRBWAAl/c
UhBI/pTTiROfaMLkQbBa/BCzgF4UvdCsCsdK8FkDpn6czVXJBzJInAC6vstMJtnGdU/tJRQ+e2EC
xxARlNk4lOVQnpm/jrSBU9TXBB5Pz808gv+q55AWUH+H0a3bSkk4kNL7L/eO9iKfTzUrIIysdmt3
Tr1quFk8e8dXGnf01Wl0V87jb0jD5AHWl/8b0EQ04XooJrFNLWjWrsy49zWrQ+7KyDyTs4IuvDlI
135YBSCavJEYhGyskaVqZ5Y8XPkp7ilN6HQDpTc6eXwj/2IdQbH11sSpKiPOhIHMHfszcpKfVKLB
y80BxFQihVDbVyB7od0HRTSod9v59u+W2EeC3MjFK2cdlv3lsNllbbR3WQe3ETBJMG1ZuirEPky/
twjzZvHyxrHegCE+ZNJ+6o4rDY+ZLhit7mOrZY+4ux0MQaPFxWSGHZbnF8+RUrvXuiw+eEY+QzDQ
9L+uW8fJVEDc3W0GgHaMwfyxnvvu62yCbzTznYVdSvjAVZgp/fazhAMyLKmTLfCqfeMBGvyPmrnr
uugiR9SvQ/nJWVDCr89mWY0lhRMRlz8J8iCiUovwgiBRjhTJx4+hMp0Pw7FPSZptvdXRZ7BwhJjT
xj48bojTO/YUZ5wRXRUJbuM+MjiIYGCWEk9B/MjRMZw+pGc64kKbkWm+4k91LqaMgfDuQYDtTJsH
cymCbYS+SWL7yoyxwE8bfgc2hYDxMiwkulisP3C5wrA29F1IDE+rQ5INO2DTMphXnp0fiGTPRVsa
rTZ56YBPMjyY2p6hwWCFXHal/E4InkBBP+a50feq2SgM5JZ8tRer1cAqyK3mFkulQ0AOFqhOuclw
ifaBbP10UcAWUlHduFVus2QzEVbT8Gzz9CJPXy5lF/xiWODncrxjGVA8APQQV68VnzeaeuBJJdrB
XXUNzr8n01v+AWAnpybf9apZyC774P2O2XxRLwrudMwbpAG5rwPedwSlDv0lO5ONBYB0eW297cQ9
gSsftDAnQDcrhBbv4j10KAROQIdxmuh78/A40gECNQlBWibRvIFzM7OAMdrVZ9jI6Go5LDaeFS3y
Y1mrldHHnTfENSqT6+2NiWDsUeOvrh3VPK6GoaEfmEW9DOyIk9Nvy1C/TfwRde/zuFAMVkDiC79a
DHcvAxpU7zVesI37djA3pjq/ZMCTqZtsyLbF7a7A7WPwowX9keBJK2KHdoqpK+a/iSjd64+bo5FF
MI2MBgwxYuGJGR+Bkmi18kBTYeBGKfhqm/8VQRsZYB4h2pRFN9kpbkJy+Ja1igKeWKvZYwjbRyhe
pFMtZn/EoCwz8MuGDlpWr1DBIniLG0bXau8vL4MlXKKrrXiU95GGGcKmycwK+C+x9BML6W5L1OBE
ny4ZjYhDzHRNrrVuNVYYWmCLsnTBlXJFKs1/Uaens7fA61v4JwUXLugefSmYLoBeSstX/x/qw5dP
VxlKzNqvJAMynS/CE2cit3VmRzrnKRwK6ArZxWNojSTb92DXEcFQaRXpcqaP4MGfNdfPuncnsN3Y
9M4iwJYGyRB52vAg6YmELBgZIIVPnflAkutTQB7p7tpiN9+0Gutzwo5sWxs0vHQKhacsE8k8y9bv
17NVSdh/IFrik419V2kMyu4D/uH9WWpY4Zgj6hjM6zsP0A4tUYArEDFIgSK5FM2f3Jzx/e5LERMT
wVn/tEoUmDv4UKnC/EsRTfpFMjFDmrTS8G4yhsPYD2C18fR6L/p9Zd8eui3lTbUXqaBZC59Rn1gS
qivxQSyxPlq24ggAxVL7cQjjYcuesgn0rFNIKk3n6YQ8b902rMLp5FfzFQ5+U7zB2Dn9bIGpPHgr
dKS7IUVXJ9AcNSzd6RgjBGzHqoBK+55nJZfhnoomO4GRNjN+ysdEWHt4m9gn4ps5chuqIj5tduYX
i2Iak7z7tI59b06h1BoK1++imXQvWHeDIQD7fLrsXxjxSZUrNv11aBmBYc6AEUhrSRPx0Yy84Lmb
Y1m3s+T7CFCdxpAcEMrpe0RCyyJIkKYg8RO0uyngF99o/3C3lASBZv8kFe9vgCQTm8MZRWwDcAZN
2yaebCyQsmqsrLLo8VkMyYzC3NapxGrId8AQKUS//D5hpyazhJNYiXMJz4+LJqAjAlXYyJmJqs3Q
0LRKk0ivp4Vc2bMbnmNDOwAfcSMFeeTqnsPLlFVbBnMmUrnVc36VGM0CfTY5J3/ecZtLTIoZaOde
0Edm/ak1zM5FWeQFWaGYwo0LKGuoFtXwqpFZONEr/3yykh02sJYl5IMPjL8iICni3pRbzepaY4d7
qiW4kO03JElADcm2yVgQ8wEg5b5J/hIp7PeDbWKk+qJNr2cGbJocjMQ3xhj1r6aXB3vnAseH+N9b
vcDQKvGQTmcl/nP++rpHHJQzFrRbVqUdjBnpK9NlUsQqf32e/S/NOMYita+M4buaw12qIimmnOkP
9e//EUYTb/feWV1cCRHoMv7C9biixtHrMRTW3sWWOtHPQEhiZiswcoQkgGdXYoEAuWbmOWAMygeP
FedIoEpTR20N0iTfWqB7WRRGyw/VfAX0RrTIZi36EIYYaHZGTPaU/qay+zEzHMlzWtqDiGFypYuu
zJTzL0QBcs1MejPEhzDpy0SqQHEy4Ox8P16iWitiPo+M7f/QhTZZdmuvasdp5zVRVe4Wpbtn4YN6
ZUoNKd4i+IRSOBqrotIyZzqgx1++D3y7qBb4gaDmtkBE3LFYg3w1Omx2Rgt5VXxnx3bNRwTvroWI
VHFTKY9fjjzVXsoStPZG4cxO7p9Omyj46pSQ88kES62JA0yTrOvAOXTdZvXtU3OwJSMh3HuMkfrl
R0zpj19c1es8a1uA4S4NXpUcg+gZl7x/TkcHAEE+p/myhCUYJh4zdhSIJw7Nz1TyKLd3gLCLWAPU
c1cED75BLNxtNzdfFf1feG0STl3RBzUGXGn4yF4Q555BsCvhhvpRmQ54qJ9Uhp777XxokqvvKEKn
39IOawgHP2G67cM9x9ZSeGRRe+WZI8TKTyz4eAfUotE5zL5/+Se959X4wL/zoJq7Ra+8qMT+ujrY
EH8dLn2f/l1Q2QJIzoE6yg/8PDnPthwsrKaha4+Dt3Wswl8Hj2WCil7xp5ZgIwlHLBhRNyAqJ2Lb
wwG9OHMxHovgQw11Y2jGTmOBmqXLDn4GJTDbICMQNKZ3t9ifc3Erky0UZAT7qgMPZwP66szalokv
gfmIuIql0msw+EpBZ3Ij101+h3PaKV6qaz0BOgJ5Ml2giZvSvpfPei1etJfCKOGFL+oEl1HYxI1K
G3iaVZvA1hzuDfvw42lELSmECjgPS4gF1OjEj+L+LxmloEBnHVNwQDU2Km53v8+4DXi+rjcfSwbe
WdN9rlij28csfFQthVJoT7WjZraah7z9UGk20WUm5s6n9JNMGoM6njy7B+qIKTNuFG3gpYR+GJw8
uiYWBrZjPTDNq25kYE8Ck0WI3XEJx9UcIU5z5eh6kjpjkpUrI2KcjEuYedU7kd4Dn2N5DKv8PiN5
snAyNunkh4gZK+G0K+YiMQaiTzMFet/PsaCb3+orQK15a0+1doacuzooSIXUDjJNgQAxXjRmerXY
Ot7qNrzSGcFRnC9GYf5S65fazCVv7MqVLcy3o+NbpccgELpEDbAP5tXgpM04fBAn+Qw6+Xq70zFB
yl3f9A2GbeDrz/lwCnpsKVyC03bpT7gPCxMSGrRvXfUOlu0dkzSFz3fZAqINkNfEks3MWYGdog5X
Mhl+V9tIAFgv8NBgyJWYF8iNHA+1/8xyGDcUuRe7wfcH2plOPtMUdpxqmVrAKEce9gocEenZ79Op
c1I9qwxwyV8Jusjh2Nj3E2NaaotAxupiZQG9TE811iD9mJJ1khUW+lfFjTRjTqIDGjKowtEyKW9V
47K8Jb8xLMUaSd/FEoFg5aB8Xiq2xliGdth0JVVA7lvqr+cXWgGQQWYMoDNtIXaOtGAd8obJBeRr
uyes2x1NuErq1s6IJ8NwAf8x1SbgTAygj7RMGmxtxIn92SfwZgomZMbv7vAULr0ouYt9OyhjNkHZ
sV/XAFSr4yXbPUvulkbXlCruB3KbFAUS0BFozazhvDfz6ghsB4L5QHM1L0LqKcDoZTbcrYfDbZ5c
NCYLP57gTKsYCwkjeN2COyeZBellUz3Vndo5DAM9eKWI8PWvQAhbfmEv+yEVNZNgvI8ESm5+/6bg
ONZEGUZDI5oG0vUIMdRgErjVsfMf48x8fLG+A2bQluBmQzLWH8m/ayK1Zb7JaY2M7PeZf2noe8oR
3nHdhYd2BYjvwJ85TJLPWXcjtFv8GEYnb8LHmprSF06C4ZetiK3i/sWZN3Y5LH1aJCefmbvYKM2G
dIGsfmBK3nRUEbP+XwtL+4vS9k3XS6DbcDdxe8maDvSR2m098pOuEgrYKfQ/ovlTj/v5CZQH1gJ8
FXatH59eJry5/6mNSS0ukeYl1NBjp6gQ6bf2x1sNVRfQVnDwOl97qHa2BAqhv2UYzQsqnNpMX3st
t5j5e20VqwzVS4n0g1S8Hw5Hri93ELGsXMGH5A8yBNyr3U2iu8cm9fu+zndGugprI+uqx4DGY+it
d8aMgXLSxGEw1C96CRlMyOfmPY7FMtlWNBdIc9vyLziaQgCndhA/BqRLGfe3CW1AdrhlMuA9XAIJ
PSR20kYFlFe2J3DN86TPSF6iwfZ4dVRwwxJOkVQp4FelLKct6Nm4RE+JRYPVlSyoRgR1bgADoE1K
277UhZXaG/Ban7tKzeoYEY7Y4nnVQdfwlybJWeocrDHdedzCeToc37mo6IniJgxtcNQg6+UY3XdZ
6u3vPj2GFob8TqnF2JLMy01ltMsjlMVfGikShk5H2U1fVj53PxDfjtDGxA+ZxnWmFBtk5wv9nzIh
P6uVrmLeosmDJPKi65N4DqUG66PebYvShdZIzZAE3LWhPYX8J9gAe3yMFlRq1dFQY5tYuZBSgq8K
Pvc3HOXD+HttM0YytNyt/TJQgTDtVoHXUlJ+4Bl4GECU+xcK1+hIu5VpZcdErjx1qajWf4FgNoCM
U8L6iUCCtjWKr9qAtKWoheKh6/p7qMsZinVVO5ABGx63poUMNlB4QIR2Ml3lfm0UQOCrnHc8Z6T3
8KgmRtE4EKz1zlFhf4Oa5lI7kRYP2UtqRx+UpMcTgPkyFtS8Pq50vF/IErBK+YMqM3zZPgy4VMj+
hsOlKR+MK7NMuXJGuljk/7w/I35WtRpRIz2VjErwCAqgbI0Af6A3z3vOK7KXEmZHShRMk1m5Jzj8
VL6HN1R7RssvLGT44wgJTEHcSEKEu4estL4LjgzXqNOzAbX8++lOqjRB0vlBaADx7DPKnS6QLq3R
2sViEPvsk2kEqE/Tt1uV40odIn9Np/HAV9Q9xPuYw6YQiMeHoTx6ceNegN6uImDiK4OpZ0HRiqak
g02iksbHVX7h0ogehQ2EvJQbgugdqiBLZQpQ+v+2UnbQf/95IbV016HjGmms2EQCnTSUOjz3Y7DL
HQ6y7SJ3jMD1bPBz/B6UlRHaxphusD6m8GxzJ89J0saXKI/s4V5cJt1/0zoKCv4eVBVOW9vagFnd
FFPnCkk+9ObH4XDHaZYi7qmuOgOEvAZWlP7MPAJVkQIcwix2y5WvT73yJoO3eFuISYqVHSSSCq8p
fmHTrItqQNy0+RiGNL/U1yCIfExH2Zbacg3GiBmMbmvltCdFU5nQIhfyAepg8OQ/aJRkfOC32vUA
dCIACWtwDo4G4z048YQwSwLHRYhIJOkN+M48SCDC+kPtw8N2CEwEtTNljZP1/wNmKfGsOJmXD0YZ
Vb1GGGhbr3aaiIosiqViPOfsUdjmqm/i49yYZDXBEYmGR3bPVsuKgDZbQx144pvTqkUCytwp4WpO
wmCtQ0jOJXCSWtRt+PWRRPIsHcix9YD+H0oJzNv4otHE0Qp1ihZsvgIsDvoOOnuUZQrwgfriD6x1
r7a8EXcif+fcOHBuZGDfQ6iE+xCQmx6VD1As20I4Jt+GmXlVpU5C2uUmxD90tTcMI+wudTiDmwa3
lHL6SJxAIU6ihSGFy3PRs0sn+G+aCQNOEAf3Sf7tGpEUH7a2trxdFJFT3CsewKlq3704Jy9AUnmn
xjg0cVHLbwRFsniXhzTj5s5ZNlr0PA395KZ+dBVMJSUPreef6EvfcxASetXWz0Wk3W8FwgAARmb6
VrfycpgR+ZhaPBu0Ocbt2v95qhI+5O+8HOjuQYKLpaV+JgzLNMTb5aFEK2F6/LexWju16kPzbPPN
v0n0mmD+ZnOFOrJiAH0QDwuVAW7K3eyWbKyxr4nIBGuQ0qP1vVUWTFCDeGLsUHBedP9YRcnAba1S
6Lx1hnEgD9mgy8aY5ZJ1Q2wp16ndaaOVxaX8EmpOLJis2+ZDoXtjllnyLkSeBxz6zYnXbARmQV5x
HuYpYUd/Bj/9NSzqoxpCHdKDETpr+cAYHEqvBmwXpvrzscpWEIhBP7mOe4E53Ab9swc4ptcgAK4S
MHh5ZKEuFDe4byp7Hch0MK5n5m2g3EoYr0U8pgpm3DZyU1FahbLMSXC+Rrn9nKYSYfncNhkzfz/j
KVBdcsOIrwZtgE9a/x7WgxPlQsJGgC1ggZoaqV8PtbVpfP3brwBwJmEcl+IF3Ht1rFvqMgFN5Zh7
JdV25pdHpdEMIb4Qkw+v8HeI9ySu14B1u5RG/F4cy+b9P60IgYAoClNZOnfMb/je1SrG0iiF9efl
YNPXs0B6aq7SYX7GbyV5IXciimkCctlH4yMiE9Gu4kyF3H2ZFiP93NyQ0MSEeTWei3u4Dc2HjCXv
uDAMuxw4suTyqj5Z2DOSJKht5/ApB+NGwcyZrT8otelQSWJWWSPnCr7VivFJm7tv//6gTpzqvmcv
jnxmHyfIqG3LlWz4hjGj4kv5hNexTY6XRhPfaX+gjZDOI2N1xLviNg8T1OD9q7h5nz3RTMHB9+Xp
ncfoGUNoyEf86ICHUrKwHNEinZnZN7papnLQSR+iVUHTA1Vdt1Iw/EJKh5HrUNGAs9t2bGRZ9ekR
Pk3AqxGrgLFevb6ZWxNSQwtHmsnisEzuP302ksPK/8wvn+k2fGOwQrq44+SDsvkflEJEL+0pqgaa
VAaGF2C8tZ8X8iy4FSNDANpmumC7FXr0GXyEAdywgZIkq1H7nSALgdLJjMn1bZ31HV65ZU/mgALo
cxosvjbK9de6n+NQgzdflfKNlFNEjV9KhLLTqNmSQzxZvy8/Lp3Aw64bbvpKy/KdnC5kDKDMLx9H
duBOteqjAM+Fjd5vw/zy1hUELrycp7qNUM7APZ77fvj/vGiHU2SOYLoPyQcm5h5nDbQ8+Uw5Aj/V
1uCKv2UfwHH9YjSjVA9Fx8MKVhKXDXWxIetoY616LpSnoW/5UGfhx/WRDvroBtt2j6BR/5TfAMnA
P8ohY62XWvVeKVwIex2gJ79L2flg+h7WMrpeiuFOX4bqo1ToIP8Y2dVjuZJzzl9SZl0UmU7YcaKd
G6DZV6QaLOv2sWyVRid/hacdMhwwPgu3CDdZcpaRLqoPPJCwXh04ODpOHcYtLetCvrHF5p1GK5Ng
RKOyVoixxqyGauch4UbaFDG556OENpExM66wqbilqrfaw8rRifJUU59L//jZUnf3zT7w9860Cdig
oXFEuj42pRGqF1mSLG71onjl4JGoPOBGO7ZnxHcSCzIvAmJpe2oTYmSG+bpidzfoAp/4SF/xHnyG
5fRHha+7rUdEkgmd604PdTfz/mxRpBXL6rjNqizD++/pV/rC3BYnGj/+MyFiNHKwzUw9QF/jKaSh
pZOFNpkc+RsunM5oW7ehxxOtieGJvqDbRyM67pxRU/Eew0i6ExBy1P0AsOFWzX7e1cSeglBf/otS
N3FJe1o53EZYwjoR4loSqvgW34mbGUIYJpGq6A+BqxR3THvBDxBZaDGIBE+bWAR346gTN+WKeBxY
w5qYRaZH99UcugNf2NsAIyWO0AzDLdYWoSQDkumjzhaey65FTJQqAQGmHhS0+8SY2jL0quymKHo/
jVkDcS0wxBOU3ynacVf+QhGgrMlESCF/D9ePuf6TnNdo32YvEykwK9Om4utxwVM9feTXNMjHy5ZC
Kp/M2eaDAMDsxxOtTab4K79jBd0vfXF5O9+/ZEDbv8C1Ar0+7uohfSABvNNuQD1fToc+ceG/NhsL
74OMgaod31dKSmuQxrfCppiDYkT+m3AOkoH97rhupp7470DblexPan/n5QaMOBceMwvEL6Qb6CJX
kPwTYG6ngDCqaiI7hmXUXgUgIeS4+cpnz4PKVNeajJ1jb+sZ9qGBmaP7FjNUI3VC4/7QZpssmm5s
gOCEOif0PKIRYiH8iCfRETMPQTun6bS9C+mMUiMFXJD77OGFaRYayCkVLKCQWX81v6ujkFkV9TR+
BlNS07vsYwhc1zUm+O1dHgDBD/yfdrNe29+2hALcum3BMv4f2HwBSMGCipHIvzW+OGWEWSXuexlU
/PdiLYJ3bzH8U2lezieksoCeGRco9u6PsKwmvF6QIjcC77bR9/Xz9p3u3JlpRu68T83FJDQO2ktX
sgGSKNoNYnfI21OBNIQJytre8cqcfqi3s8yWco0u2rC1v4GFKPSh95gn1kF07N32NP1Z2ksei3SS
4L7jmiWvmdbqfeFfRjurQrz9g0Hn6YpZFydOCpcOtUN7+j1C5mITxoVaN+/C7VNCinKsENe7LChu
bB0iZyl/QqjUIJfbS+s6xR+04LPPNW19odbTqm8Rk3n8V4yKJxyjZzNc1wwclHn7vxl/IRwIy6Cm
GtRr1iowRcRUbt+rLEeTCytKzjz9OOgQBUxgRky/Nz15Xz6ii8adzqPV+4fXd0zCtyCpWJgwiSTK
YfeVCkoixu+ic01qYazxI1WOv03l3paWKCOBsPwWhipT28VdcxNCc2UdMPPgz5/r6Wi6Yx/ifcJa
+Y2uV6IrfUqhSQ7zbQiD6ClihGXZmVXofpW6zTrobSTPdyH1lUqzi5WquB1MeY5+S8Z3odV7qbFc
l7qrKL07CoVlIA2OgfAE7DBaQeDBSCt72tzlqkKIf+QsGwnggwgJEXtWnm5z+D3apMyccZDL1tfF
JMo6ouwDrrn/B36DF+MJcPAlt0ENHee1nsOUqnmpomPHhUSpCE4rYtij0pvPMWDQujQOdQ8AXpBi
ds6iwEO59ZShH4DFbah5plfDsGKnjboLzn6UlsjX4DaIHFTqSUl6NunevyzmIiCoDOxXOjzFMwjj
VCLTRjOrCv49w20W2PCs0sppG+Eia9L+/hBNF4A4+BMuEgdF56VJmPKYoBYd7LA0RHrPmI8eY+w9
J9X4q8ZaqD04pyIZirE1CqAzGSrGMf1euZci/mSNpNOqWAfqorphKrUmOMi64OZQ1q7i196UJv2z
onhWSQHS8AEeAtevYTp7808QgOjbTgqdpBU/8n3Q2E8Y9kDBNNu5I1kIUJwstdksYh1ZJ5XGZnQ8
nHUitDwIj2RrRA8PLb6VdQfVQ0dnzqODEDPbbQzBUDqV2tlBgBUdIRNFg6d8hKvzsaNO0DOMPdAR
d4ny8cpbMbBXM9MRP3qnOi+mCC+9LFfwJ8DkaDzvrsd9ikKz+DWKJJlyr+boZWL9/8abEL+xJYYi
7qv37BmFtPIDQi+eewih4iJUwOB6IUPLdkSkLGWPcSbKEEAI3cerVArndxzjnrPqryMlib9C3p8Q
ahy4Uvpq9G2ihOGmRqnj/lcnj0fI7/eINeUh3/XKYaD4KP5YJPGIJ+sTGHkqcNw4yIFA7yxzgaYG
O1U3prkUfWp1dzG62lkSd598CMOgh4VdjXRAFpVyJrDmyTw9yhWhgOQYmxY2qGCsBEdi+iYTBWF4
x3bE8L9pSLZu7XN0hV76A4RgOBlmbeg+Yo10zc9z6H90BN9UA9A2Y4f475uKLB+vT1ojqjb+2TNt
PemDrV0D0FzEIDuLgT89IijazrWuWvMASuMC/r3NsFYiBdGeZFQUNsN0ycoXVH8AP7ERapedMxA7
NNf5cBtexplJRCNLzTv7HOShG0R+QlFFVhcmUJVAUKKUQyBdxHOpCeazkmY95UfYIwTf0sa3Mzza
gj4OhqHklrQ5v47khZjCMfWGdmLBYq7xB1PkiEdOpzY8FWy7QjcUKvcIRl+Vcav9VWSS3sEL2Ip2
YHt9WBWim1YFMVcV+gHSY8o1IToe0Ow/mn2kaagsZrq3yjWdvAbghiibRrmHq5SSbpJWPKZczDAr
q/6zAhCkRN+isHh4C4f2+lmbSJovPeqobN4LHo5+QE1RoxLBMa6nkaS1m2cUoFSfEWEti1JDLWW5
HFKL4Hl17b1KPOyw2Hjrz45SMXkNhMZZ1BCYKN0G0uOciLVU6LpARH1QHdddeQdcNvB6pXc6MVch
MgfLDAS1/RK0tCSHkxXkMlzpk+C/oA/9EQC1IvRUf3+RONkcP9Z9EWRuL4GuNNqocyO4Z0N42d2K
I/GFBIuzmhNEaSHH1YqvDldUlQExnbu5B5IHdvc7CrcMNGxfUbf0xAlyVydPPkkEPZ+ZnTcO1U6b
LR5z/JdampP168yn7PHuXIDR58VN/ofqM65oXsxXMtTTw3KeTiEx84AOx6wIU5zoVyVg3RpVVqtn
NANTf8U6FjEssnhd9HAwS1Uj8de+EUhDZQBOcwh/8P1I6SD3Sb7Y4htKbgaVUnN8zIIo2pQ8UMZD
KZXK1Fan8m5Q6UMf3/3yVJBm9SUaRWwvYM9QIcaO30oeVKSAaW1RPDMwsHl+M86r8kOeuB7PvGq4
UbgVVn9J8Sp/OM75SXUS60D3og6HiIX8cLdjN2l2zrN5y5nuTnh9BSwiT0uGRshz3nPPVCIYow+a
rwdFpyKrToGWQfWeyRyQbBd+ov93zn16m7y3oxM4j7vjoPyvEt3blPAG4rL3txSZrDjUL7C/k6ns
1vtGE7eiAj8ZW+gutvFjORiuW8yRuOPlCQmdXnZxPDzmtuy7RiTwHoYnAmNdE0Dh9QAuyrEexNcz
NTp9jANrXoAS7ghqC8MZvE1hKLcDbe+gtZzZ5NPWzBZOcMHiY5MJMjJUmoeR2YPm7tkz6SWYmURH
30JyZCImbp2w2cqV/jMImpwnl5R1zVA29K8ZUeeHXJoEhjYB6Zkg4d7YYEo4ZyGMmCP9VC3Q+wck
fJz1WD2YIlJxGtDBjV8usytdyeyEpyqhUXxiiqYBIFLnq15mVbgXCe0Xs9aSpfTBMZ60p4XVNMpu
3BbR4s/pumT32rTs4i8S1Dg7UC3c4lbCTAFa8Np0qzwr+RWNthQ6LmGujDErE+mWX+/U74UvwQLF
VTeyhzyfVCLSg2hyz7h04PUC89+z21B32KUWM3N3IIBVOTjH5yF6sOxrr1O9Dx9xL8+oYFmEFZIZ
4HaIx4NWWEh97Eo2OOZQzOnq21QCG0232sjO92/SAF0ETfmjns2sh7DSYh8c9WmcQLhN2WVPxbJ4
vUJfvCVXJe2nraYeBBZpS9NY104XX7aG+nwibQ2arxYSsLxHmFeAd0PhkwbtvrBLvWaNaOs5PyGe
xxFlzV2GspU6X0LvMGYx7c4oCB/v31ajjLjNNtRydL5Z4tQbf+zDKYcGH6uzWmJ0Ktoj2rGoa8Xg
WY9JO/VqMUoBDwm2ID3DEN7SQxOo2Osinq4qSJaqbCyT9U4eHa6VS4M5eYRhIf2ciQksmpMkAhgc
tD4/Je3J9JiQmC1VO9Hou8rR2rYuaOtk6YQenDcJwAG6CV0GJ0FBiJgGwohQjQKwszyYZgGN/cm4
5popJuXxsAuy990+BWxheUs4aDr+M60801SCrXIjSQz+js7wZQ8KTxvROOnEV0WAb51mYn63BpyQ
E9+mknNt3PwjZl6jn7rnIbLbPykRsuk/AkQ1Ly9RE4/loCKWesWF6goyUJ9ahiefW+WFWvibJ9d/
y9UslcYUKaHqyyG4y2mWB/jbul+XQq9HQ9lelYVgUnphxP84ENVvxS9YKsGa51ydWyI2h6yNPRog
VCmdtF88PtYd8/NIWJTTB7dgZax+k/50fnrfgstPv446nWXY0ak43u1eC1w7nBYkkQgE8beqFy2s
mwCjoeeiKTTaQZXV26VnfB6xN1MH3OQvSXRRGNOjj3Vy3TIN7KWUg+1o2yemm1IqK7oRtxOoJcuD
la/5ga8o/KKc4BlBfCrpTDmx+7zABuRgGJjlIq92qigSj5KqSfrjNSHyF9cxG0TufLi5d316jNk5
PlbMyHqYhZAQCimeIeLzHwpDt8tA1+IQUEZd53h0STxOEmmkfu36exU5vt69w6waWA0+OzBeSi3+
aQdErORBUrHxQltSwL2WWqZ5Iw0MCqQUFChfteKmpKkichp1bhJb/7gfuT8tfRaX0LVWZzP+/eJl
2rtboVZVvCOA69RnIJwCtK+RlDiTlb9gEMDqvcSL3epo1Tmd6Ue+QVW5RxedQYzCMVyE1jblSTtg
3ZHixsVvUs0X5KhCiUmrhBAiRQuQ8m4sdYut09pE3ESMEV3jWzaByGqag1RIWmLW0QvOFHo7/SN7
vmmbFDo4A5xfLRtQPOcRGOdtmF8VsEmwKMp/3yW7EK1sBwQualgCcBedB0heRawPloOfi4L9P1yN
7Kez4KP7Nj7m3lTlwXXUkZJmhlzZio9jXStu01YYRpwkt7wVWCDb6fZzgkOxW6rlD0EtocGN+E2/
kl+iC4dFOSw9dmz5x/8YnP8e1U3kvZXpbd8zk8Yb/DEKYZsbOhowDKDRNc50QEaoO/WxsRoeCb9j
fmUonxkDTpzwCUSn9gW/2bT9JEZfuaTJ8Uq3+rXdytL2TJ9h2c/Rs2isxXmE4hvAAU9kKP3qs2Q/
19pCSV7WNr0xAW8lWc3HbT4OMhP4ge8g6yKMJ/yuFklqq5Y4eJU0AwjBQMm4UnGLmSA7hPr/dfHx
ZNINrDYAr3JOtmWdKyaqEblvtvVmre7z12BacjWrO+U8b7rnNEz2evYwrn6uAYUXggkoQt2K1rF5
YIoX0dPOTtgCcf+KdFoz87tzHJ8QkId7B0YLggH2mY5VrG3+4YCoRbbu7ajSB7f+oNBashHwig4b
l3SRorrEmPwkoxTVqeXwpLZPp0d5oY+Pp8alMagjqMX2LhYVI8A4kYloYeGelxejRXraA8sm+nJV
Kuysf0avbF1+QUIsb2XOH4sEGAhxhFCC7EuGkex0gIRELpvbELda7xVGBGTsFArWGYoz9/5Pbwzl
XVFThoNrSj+ImoMDMoDeb1Bn9aXuoEvnrk5LpObJcdCfOzpu5NFzEeNbmsmDHO68b3whQoHYg/ny
BVIr8lsQiLqDCnDWWFSEW8PF2b4MP5E3fTJv8zFUJCSRqetgoN6NMP7Tqg04BILEjvxVYCDoQRZO
EjUW4EAg7E8Gq7/jDXRZuAWthVZP9XsSK37KJSn+f8ra4hrER4yKOHmjvYmM50Xb4JKRTL3hFHxQ
ssrfnobLNAb3GsI38MB0VRYtEeJl8yKbO7dfYacNe1Mcq5+CdMuCS41QFpGsuXx9trI9qtf3gEoo
QTTZimOyhkOyIxtT6Yyc3jnhqjfj7cfetmR7lRLwAFTS5EOHy8iVo3Rpxk/QlV/D74hAU3YM1A0+
uWkSoUWl+niaDAMoIObqA2Mk7zoXGzXK91XEZDDYCxWYMrgA23uWY0+ZBhkE4qbOBWn0Rfc8OUoX
TMsGXq+2uT8DEEokFeV0fHJvUFWcnSTwshLDPokTxbyDMSVtLCjjDerjXtrwE7LiBEz6W8LSuGDC
fCNE923KytbT396HZrRC8DKmAA4EYqZ7wpOPaPWXksxULXWe5uiJuRVSzUNTO+oTv9yAXnvWNNsC
v7M4O0WIlFvEx8XnUO5xMedu5xvUy2BVwHv4NMDGjqca2CoZkzZLeg8QxBm5bxcEUaCAyyXdeqSc
9s1oye55BoHjUJuuyE1iGLribompsTk0lcaWf1gfC5dGapbGdXgYa6Dca2dkkWkvnE7M96QYNNqy
Bojz/LCLV+EbZI95OClth6VUwgBzgrMAFp2y3c0MNVv5XOXaVTKW7G4MKkjffsat/2Xy9OVPeIUd
e+di4if5mbsruv2R84lyoaNzfG/0XqJFFEELCIW9VrpCO9/EgcZlhLKeBFrErPix+E4Przd3DkRU
lLeamldcGwBNNKRN2VWnS9fl97dDz23HGoXqBAL9MiMKBUSbK6V+uMCH3E/rzBJOfpFnIBXgUYQ0
xEzJ6dspitc+z5lZ15hraGxlNAcAvWGoKmUnveevuA7E3KvLKa+097W+MLF7mChAhpNe1XXH64yW
fbArgWbBKrOITSsMZukUKsoTFgJ0HV1J1m8cye/EFzbAGxNwEWXeDsG9RTTA8B2kidy2+czP1hil
jPsGcfzKFzRr2SRVKcKPan79v61fL5EiznIxNaPH1GDZq7c+eor1tobbr74gtavti+iX9F+7Ugp/
xITQSCRZC3hmANGOmUXP+QVdIfsRDmz9mDOVCcGx/zPGKEn7mmDpMQzXLRi/fAbfOHggbN8TwRpt
wg/D4hh6HQURY4ObEQAArrfcI2kLFZXA7ArQOnRX256g/Ro3WajJmhuvChGi9K32JiRis+IhJq8T
KlOxH26KXsa3xD4vyOZsdk8hYdsA41UfYVkfI9WwQeU6BnjoJ1ZeiFzMYaTros5f2Bvf66Tb/cSi
JB+i/APbabU1pX93VMqgZknNTcMaQgXV8cEV7uMg1N+XMFHwuURU9gF3je/9/2iAxGJHZfdyE7wn
5vNxg7aFIwmTtOd5obBlVGY4Pj9UFG+17FkgZqf6xkqXhRm7zJytPoKCGnw4XG2jBLizxvPpFVKQ
aTZzFk37l4g10CUPGmXfSCkCqJEhOYcMj+CVlcPMIGTF+n/q80PsQWZJSHWGHnjVamvpYJAXKGRe
FqeCY7TY//ODUzE9X7M8qv+H0yHUNedeSj2BGGXyYdj5mvVSyBY88zj45dX5RwNwQpwTN+ZcMF0Y
bIAXzhpkveSBRJaX9cdvByG46Ul7pBCwuXvzxm1k55WQpLTyBaUnHKqap1IKs61IUaRAsVRFABKT
9Ihl//sQCNOznXmdvf+TiRNyifg5jpHBzkfO3zqTv6snIVD8zABnh4WMDAM0aGjCzQZs2RklfUmF
j/psiZQ461lCPohC+vc1+yeY8bJgxhsbqPxfiSYW9qsYUrAeAzkUems0f/sDMKN6CjzEV7AItjk5
tJ+Wsp6OPnD3oKXakgS5gdINz/MgG/pqAsjQHllRG8Gr3tsNBIVcWHzYd27cCWvZwvBr2l5ynEZg
W602Fyyrf76ZDjfTq7HA6qQBzUDaDriIKFbsk/cn7turq7PTBGrWwwlqNPmVLAq6nZN1X+yQNeCz
9V6kyeHk4xXplIrgTKRzg6sl3EO5WqFjLg99ftYtcQjICKxpJvFF0Wsh92qCuUYC66ig7CdI2i0i
Be2KwJTDhhGR4vTQyfXBb7Tb9UHDD2kNHBhONm2ZqzMGkhcKE+GD/YvrmjyVghNqA7V548la4+l5
ifNrA070QUt3Cs5tiUZbuEh34QFdQcDVtDnOUR8TeYLrNXB6FtVjrmUGKRtxTeEZOKacn2nx2tRD
hom9jstoe7zF+p7hoLJ3rZiOFhkAi2iTYa2uaKB0tvBG3j9TP3KtvLsfYPiVAZPHpwbiN5rqDblt
2wo1CSnz6jtIrRuiSm68F0Et4UKJVRWly8XkLo2YDLi+v8wqvK/q8OAkX2kkT4jTooPivuU2/rhL
gY5Yn6zx6Nu9L7Aj76pBAfIQ5VQWP8348iWm3YOzY1YUdaF63pUZ60KFykYWia35/d8ip9s47O9F
bxYuGO/EoUPSWHrIkxSQM1KDY35SqdefHidC4YwydWJEN2d0WFffCgFluz6jTK+gspqRxphD6aqf
BiulgOv4teYqFytyFzXhY8vsR8IG9pfUaMUFs+rH3MW9tBTNbFc1NeUS2HM1bWhKjOlV7rGuZX+k
6YvyzCmlMmkMlkcaifs1zlC3SuhsGC6yd3LXx5gk8QERr2VI+qi1Qcdoejhh0q108H+99JOrQRlq
0/ombdS7N9MvgesR8ulEvMO2a9+KaAi/zhpLQn5vPHsnCNXIk4lP1sRfMDkEOM4SexV2wgMLOox9
hzjk0XhKjwj+iau/jnbWTvFMP7gn24boeMXRMJrEzH51Rxik4tvXIYZ+aiMiuRfu68G09Px6mJR1
AMoYWDDHL/O+zihRTNH+3fVOLZ6OaiqVXkF9YSSx+KhNwTAj6bcwlvIK+0NXGkA7IKeV+RNRicK8
NCstwBLp1WYvio+eXiv8o51yCZFX5Cj/OJKjisY0Gi+DbeKT4zLkf6fKLwFh7tNso3VIARLnh6eu
9zWzjScia+f/tlY9BjNn2AfXk9hdWE8vIFXrUiZ7ggT3aBxECgVy7xn3P6CH2xdM6E9P2tsfPWoQ
RF3L+RGsX7CBNQN2sPfLJbYAQ9ZsimHAp/jQ7pJqHZjxXglQ4N7os3lJYD6JMzuj50d0di11ca6o
PusLREZ6gjP8Oninqo5XQkW+Btq0AzJm1HPlRrSKEjI/Cpq4Tihk4GkBmRRcM1wtg9+X2h+9taNT
3VoFo7+V6ZcwuX4mT8vlejUdpqFH3XrRO244ymIcxcZF8ckXyOJzzCKQ9xqRnwA4mX5S1Yj1z+QQ
qkTwwQmY7Ke0IMPUs9rjrE5w3Fi+v3YIwpYjF253vz0IGDiKm1K2i+FqTUys3IctrB6IFysTeIjP
XpoRBnDGY8O1FR/mt6J9TrXWuceDXbzUA2gKeKk++b7hpw/L5/2ShpRgfL44Si2TASWKV+CWbDZj
qNPqahRxjQnQ5DMQq+D+k6gRzD0tIBFOEnq+OQnsvdZwdXsR54K4F6vhibhPGMMx8X1nRJZ1rYT4
zw7sgmeWYN/liQlqaMhleZzUEkXOpYK82+zD2yN77BBW27l3CRs5E8tzLJxWXYroWaCO5FYnQlYu
9GfS5cfk7oo7bTRjAGBtZ0dMbMr0o3monbWpAuTtIvYCLy/SsJYTXNc8wDP7nJbzu2s0hlJ89xlm
XAhgexpWAJgqnEtLv7QxWD8aYU9A8gwzz861Iv32rtORbX9Z3j3/bLtcmA6oHCKfoL5cpO4YBSdB
2DgW3ziuT8igPpz0f+GfVDQeDOdqA0DUspVCQUZyGJAiM749Xwa4jp+oMRxGs715BVtv7XmnRpQU
TLkJp5/aIf7RTbukCQxoM10w5+AY2lciXK5BoZkDVJaA/EevpCqnnqLm7tvRbwhE4QsGzsmLACot
P68p0bPTyUU/AqHi5dZ4k7i08kqviRga/YzBhye+u5kc27CTYGMLmALMiGfnwzZq3Jsgmp9tyIRw
yjua0z2eVpSQ1gpuoFZq7sw6/e7RvdWqx4sqAvgXCTu+dfArNfR7lqrw58EYeCEz2NWvaivrgiIl
yNU1h5uN/cj2KpeuU9gYwIgl1xyLxXGXombAUDGppbWs+jiOZjDIeFT3BaPVewAZHj5eckxSeGji
u4VQkq3I1V0EtrmEN0tlfNSyWgwGgv0k/5ICK9obS/BwF+cMKESOCrX4Me7jIWSnNlJRx3c+wAVr
sbFf/F5K4okQ5EfCUQVCE2hBr+d7SQHjPhBK32dX5N7BwKLGRrKpCOSww0e4/fCVp70mtKlP+iR2
fsixqgZcAbyaZBzyVtbZA6Ykoe0DdVjAK4re8ylKiVK9WV/vnNpi7Sv/77HVmZQzwgWsjWS3H+UC
M0sIaDmy0ePODAhBQjCS6nKURGtqgrWiST+2VuCcjUR4FIcDTqShXmP1Urb2WW3jNFGI8wC4fwpZ
n/gt7sn0NzwBvyM4Wuifvxg+e2tY6jYFZHdZMcbpG9H9jGrIYUC73SBVtRmFkUn6ZongY98KPZ5o
z2a/9WfrWqGZ1Akq8m4OhuPs6pdGetxmzSIUg78W4b2bEMx3IQu6JGGyZQlufDam3o+nkxHC7WFG
64Oj5g3xv4SQerc9C/2rLlFDlK6cCZuSXd3KO93N35Vq1IlWnux0Ag+lb7LfDEE7+Z+nfFwzmfTi
9XOH3DJBI8qHyfKuLZ5cH/n3jT5p05VY3e0ZlfDPFwNgVbrqz9oZ+w+kgXQtN+0EBvGsJsKrRKUw
qmkGrUkD7889VIt3NGihMH2O2m3w7C7pg4TY3TZ5lXL5ps720qMy/rOsC581iDS49GhVCM130Inf
Pozjpfwj8z8AloSPb/dmcW7w/bouWOKD+ThScUX6UPtPId1w9ia6tGiIaN/60luLHnnvmcucohQ5
zaq/7RgaN+SM1unZ+ZWZITsGmHCqBCULDOqX3koUJkl0sKvGXQ7CX73hN5fhNx4U+14uSxPsbo9u
nWexZd4BNY0X3kH0SLEKnhOmnq4QAsB9KcORjoEo4TSygSze2PkajeU2lb8qD+jLxCavaz06yoLb
tTjqo0tQmOmTPn7WkeWm3UACwGlAN4mYnB7V7QQxTcfRcB8z9kVFNXesKAqcH6zculapLjHKAo0i
92Hd59LJvKZwHCtuc02Z4pEJRyq6d7jlj5TucUoyriMI3PJ2Cmdyz3/opfDMHWP2INvDK2ZxSb6a
zn2B/RzUYPX0gBH+TnPsF4G6mwuZ59W4Y9IUX5XrhQ6RpnJ1N/czHLIYCTg1hwAMrShZQxjCsHLk
7yLzo0PoxugVPbZJfTbtmBjaFdI3R96TBpf2aF4Yoyobbe0hwIvFZzsnbTJmOwA2nwG7enZuaQMf
ntCMmw0lec0H0thbk5VPQbdG/58la5QCEsYfFuVB/S7JWSAic9UVb2VmkL4izZoleiw1YmgO7K27
F5VNVvlXmNFFa5wEEwdZfsT4g+mQtdkudzayqvzmJJ9ONZDaWlsnx14esbzW/+z4i0Pvdk2ejIvO
bw3DqVFPssNpKrBJeFq+RNUqr6quO9t/n9czzBR59mSlMj8UnaUxR0LMK2ApmrMfOFLnbDR3PsbP
4xtx0KWbF17Pq7yoocgl+4baRekXyc4Vm1j9tIqiN5ZBsJpjIYiY3SvyFgyKcrAai1N1zLxPd7Pa
SgMpoOSfxrdYSaCSToGMBpKhra4pHsSgCLpBkl+7PstwsIOzglwob6Sx1RmgTzEvcf7M307DbaAt
Ij3fkN4U8CnTKsBOOLsgqNtGrRdS8QmgrZbsBfUfnD/NPht4FatTphvIzBWUWU3O36IyFLJnwgP0
4JH3eHRnyLdimqBXe9Z3fkxaCbjN9aSooMI2+pqfT/oXJWFLcvk0i80OqzIcSCX3bbjDdVRjeNdo
8WGjYBTrQL+hgUneZmSnPMgQF5hEK3zkgliu7UNIw+Com9aXwcsMvDrQLVj3aLuqnwqpCVdFv6EF
g/VcTRXclVqqOtHgvztT90eAd7nVNbaTC57n/xa/eMNQE6Dk6CHQsZWl8wVY63apgUk8zBpRSQon
ZDsKiXJjeyWsugeifK3EP0Nfx1ggcP7oOQfFCkPHfCMu1YgNqA7pPKxDTTdTM67u1xdtf7S6FFon
Is4ieeKSeSbKk4SFS4Z2OtrthaunctueVE1Yf/42dwuezR4joiQ0PfGd5yKRnuzD54Cbv25WiUMJ
ALEsR4KzzLZT5s1wXOLi0Yt3CDsBbW3aBb/zKVN5Zl0jtc9rXR6mN4x37jAu+3s3X44S/dKhi04u
3+qaVUelt5QrqYPBBDZVApdl7WVqTJ5HRqtU95btNds5ATIiw+iUxwzBau8M2264B/KKBvz9Kk20
Z3duMRWjqd0rAISWH+nq3c0a+QxfTV1vKNE6eSukTBYHTUFqTNF+y6GlCIpRmHnb78p8U1WbiSg4
NO1Aoqx2PhcrzYMtC/nhKCkOd8DeZMgwy9T0VUAm0yYGbBaed26Z5nzKj+qjyS0yH0w9/x6USi9m
HcIOWWGtqL3Izv8n5lQS5xrLR6P0WKN5CL99U/Q4z6w1atUy7nRetAb7GC/XUMVcwB5B55Y3FjiE
EXHRPkVRKt1LGXNGsSa86CgFOQoCegh10MuJPXnaSD5VoTH5ZSMgdnP8EEfAB3t0zLzsWUh6jTz7
GKgwLBN/ntTbswe6orkYTk64Qdoq8eOazSaKh14MjIkpX3qeHPJD0y+9apLPcqZ7XCdKkp3JINFS
Rbiib6gotbir7q1mjZzDJ9ulnbrf5pM2W2W+Igyw5bNHaM9WexpgSg6bHw/PesLp/pFmSzfiP5uO
nfraHJUEsmPTVE/BzdhfB1+r7IhTYzoLgOr96mAq5stFfezmRtuPzT+V9vgH7B21QDz/QnqP/iBr
i09SVqXPoypzM6fU5ZEr3APMPBAEyTAtybuWq2XiETTQn2u/2BeDQnsCGasOlbnK1oFgD1pP6XYD
nSTbP3HdOmm7PCtgwfDo7bF5v25UL59tHVRiAwTQOao81iF6DpLy3442HLV4qsU+WhAR4bTaxMEu
sM32vHQDBBVYIlAnEeuYPn0p66/9b8VwdPSh55KYR5umTmpZ5OB0mXm71rEkHzjL9DMThBWvSrwM
8NVmfEtjnR+pamdiavxop6LWJNX0PgSSJETUvRBjrMZwjbSRGjlYImEcHSDVJ+is/Ilh28ykRYH8
2Gpy3Wto+JqASsc+GyRM5v7QTUAGfcigO8r/qmpyugaodH3rDak9cxt0wchV6H2EJ0P3+7ZG2WMw
2qn72DJYBFJX+pcgbmWrVEwk2bCo6surkpB0sLkkK8inT98Mg7Su2t4KkFW/d9eCZaUT657ljZ6k
ZZ60DFWcJwmZwq9pp7zhccA1AEJYZtNBjv1I4Qdbvu7Sm5Svl4e6I5dkJoOZqds61aMAnB7g1cvZ
Oby2V3bXbT5CN2O1EXfpO/4iDQwM1Dg/OYAFCeEZSDlK83wx/2aGMR8dsvG/8dWd2JaYhYjxwqmM
kGexxYy/gTCqIVT90BRVLeLuDa/g0i5orX5D3H+9K2V32J4VgAcQ0D1ODSkjGQQDDitJMS+RmtZH
eMqo6j9cQIg7jDz6XeYFPc/Rcqy9Kv9w4vnEaLJgUgey6EGIwx7e8VpggzYNcquZxC+Um9U4yfDR
y4MTz2aWQLyNj1USdasGwuYGo2llGUeZZJULlDj5YA/hEYomEvkeJyLaZX1Nb7d2v+0lPEPfZcyV
XoM0EbWwli6K8FOXHXgn/MwODyLyf3jOpXxw3GH3Vw6wxb/VHT4kI1Zv3EKf5aRaAYAeWYjIfvmD
S3rqdXBr+3dp5R3MKa5tYXHLZYgf/0Nn6oZYdGSWXXegXLOLB7I0vxR8gOFP6mSqVR+kxV14TvA1
Ydqwmz5g0cz3zB9cAqEz4uW8JzrWy7Rqzw9wS0jjr0JyOv30fm/czkINSJ2fu4hbjfj7Y3kL0Gn4
3dTP2YxAj8GF/flXKCGXRwldA/0Nt19uRzJORo994vAVn2i50RUwzK166cQaER9IPXx4bXhzdzfw
2J7IIRiHEnIjcje8rpMVLyCJxustYoPTxuj0XSLYg6BsryLB3rJPI6TOuQkh5NsBVwDX7ScGMHL8
IVFv9ZTE1PSBT1QljB2pEXVnPmD7qVPnBCZWI4n+W2CrIYVqb4hqKF/h5INDSmcFmbZ8DmyI7PBt
NgVR
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    j_2_fu_60 : out STD_LOGIC;
    \j_2_fu_60_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_data_reg_138_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln81_fu_107_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    img_inp_TVALID_int_regslice : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \axi_data_reg_138_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat : entity is "scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat";
end scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_9 : STD_LOGIC;
  signal \^j_2_fu_60\ : STD_LOGIC;
  signal \^j_2_fu_60_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal j_3_fu_113_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln81_fu_107_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_107_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_107_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_107_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  j_2_fu_60 <= \^j_2_fu_60\;
  \j_2_fu_60_reg[11]_0\(11 downto 0) <= \^j_2_fu_60_reg[11]_0\(11 downto 0);
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^j_2_fu_60\,
      I1 => Q(2),
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\axi_data_reg_138[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000DD00"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => in_mat_data_full_n,
      I2 => img_inp_TVALID_int_regslice,
      I3 => \^co\(0),
      I4 => ap_loop_init_int_reg_0,
      O => p_1_in
    );
\axi_data_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(0),
      Q => \axi_data_reg_138_reg[23]_0\(0),
      R => '0'
    );
\axi_data_reg_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(10),
      Q => \axi_data_reg_138_reg[23]_0\(10),
      R => '0'
    );
\axi_data_reg_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(11),
      Q => \axi_data_reg_138_reg[23]_0\(11),
      R => '0'
    );
\axi_data_reg_138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(12),
      Q => \axi_data_reg_138_reg[23]_0\(12),
      R => '0'
    );
\axi_data_reg_138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(13),
      Q => \axi_data_reg_138_reg[23]_0\(13),
      R => '0'
    );
\axi_data_reg_138_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(14),
      Q => \axi_data_reg_138_reg[23]_0\(14),
      R => '0'
    );
\axi_data_reg_138_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(15),
      Q => \axi_data_reg_138_reg[23]_0\(15),
      R => '0'
    );
\axi_data_reg_138_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(16),
      Q => \axi_data_reg_138_reg[23]_0\(16),
      R => '0'
    );
\axi_data_reg_138_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(17),
      Q => \axi_data_reg_138_reg[23]_0\(17),
      R => '0'
    );
\axi_data_reg_138_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(18),
      Q => \axi_data_reg_138_reg[23]_0\(18),
      R => '0'
    );
\axi_data_reg_138_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(19),
      Q => \axi_data_reg_138_reg[23]_0\(19),
      R => '0'
    );
\axi_data_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(1),
      Q => \axi_data_reg_138_reg[23]_0\(1),
      R => '0'
    );
\axi_data_reg_138_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(20),
      Q => \axi_data_reg_138_reg[23]_0\(20),
      R => '0'
    );
\axi_data_reg_138_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(21),
      Q => \axi_data_reg_138_reg[23]_0\(21),
      R => '0'
    );
\axi_data_reg_138_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(22),
      Q => \axi_data_reg_138_reg[23]_0\(22),
      R => '0'
    );
\axi_data_reg_138_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(23),
      Q => \axi_data_reg_138_reg[23]_0\(23),
      R => '0'
    );
\axi_data_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(2),
      Q => \axi_data_reg_138_reg[23]_0\(2),
      R => '0'
    );
\axi_data_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(3),
      Q => \axi_data_reg_138_reg[23]_0\(3),
      R => '0'
    );
\axi_data_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(4),
      Q => \axi_data_reg_138_reg[23]_0\(4),
      R => '0'
    );
\axi_data_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(5),
      Q => \axi_data_reg_138_reg[23]_0\(5),
      R => '0'
    );
\axi_data_reg_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(6),
      Q => \axi_data_reg_138_reg[23]_0\(6),
      R => '0'
    );
\axi_data_reg_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(7),
      Q => \axi_data_reg_138_reg[23]_0\(7),
      R => '0'
    );
\axi_data_reg_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(8),
      Q => \axi_data_reg_138_reg[23]_0\(8),
      R => '0'
    );
\axi_data_reg_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \axi_data_reg_138_reg[23]_1\(9),
      Q => \axi_data_reg_138_reg[23]_0\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_20
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]_0\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_rst_n => ap_rst_n,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
      \icmp_ln81_fu_107_p2_carry__0\(11 downto 0) => \icmp_ln81_fu_107_p2_carry__0_0\(11 downto 0),
      in_mat_data_full_n => in_mat_data_full_n,
      \j_2_fu_60_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \j_2_fu_60_reg[11]\(11 downto 0) => j_3_fu_113_p2(11 downto 0),
      \j_2_fu_60_reg[11]_0\(11 downto 0) => \^j_2_fu_60_reg[11]_0\(11 downto 0),
      push_0 => push_0
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FFF888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\(0),
      I1 => Q(1),
      I2 => \^co\(0),
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => in_mat_data_full_n,
      I5 => ap_loop_init_int_reg_0,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln81_fu_107_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln81_fu_107_p2_carry_n_9,
      CO(2) => icmp_ln81_fu_107_p2_carry_n_10,
      CO(1) => icmp_ln81_fu_107_p2_carry_n_11,
      CO(0) => icmp_ln81_fu_107_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      O(3 downto 0) => NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\icmp_ln81_fu_107_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln81_fu_107_p2_carry_n_9,
      CO(3) => \icmp_ln81_fu_107_p2_carry__0_n_9\,
      CO(2) => \icmp_ln81_fu_107_p2_carry__0_n_10\,
      CO(1) => \icmp_ln81_fu_107_p2_carry__0_n_11\,
      CO(0) => \icmp_ln81_fu_107_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      O(3 downto 0) => \NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln81_fu_107_p2_carry__1_0\(3 downto 0)
    );
\icmp_ln81_fu_107_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln81_fu_107_p2_carry__0_n_9\,
      CO(3) => \icmp_ln81_fu_107_p2_carry__1_n_9\,
      CO(2) => \icmp_ln81_fu_107_p2_carry__1_n_10\,
      CO(1) => \icmp_ln81_fu_107_p2_carry__1_n_11\,
      CO(0) => \icmp_ln81_fu_107_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln81_fu_107_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln81_fu_107_p2_carry__1_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln81_fu_107_p2_carry__2_n_10\,
      CO(1) => \icmp_ln81_fu_107_p2_carry__2_n_11\,
      CO(0) => \icmp_ln81_fu_107_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \j_2_fu_60_reg[0]_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \j_2_fu_60_reg[0]_1\(3 downto 0)
    );
\j_2_fu_60[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => in_mat_data_full_n,
      I2 => img_inp_TVALID_int_regslice,
      I3 => \^co\(0),
      I4 => ap_loop_init_int_reg_0,
      O => \^j_2_fu_60\
    );
\j_2_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(0),
      Q => \^j_2_fu_60_reg[11]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(10),
      Q => \^j_2_fu_60_reg[11]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(11),
      Q => \^j_2_fu_60_reg[11]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(1),
      Q => \^j_2_fu_60_reg[11]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(2),
      Q => \^j_2_fu_60_reg[11]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(3),
      Q => \^j_2_fu_60_reg[11]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(4),
      Q => \^j_2_fu_60_reg[11]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(5),
      Q => \^j_2_fu_60_reg[11]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(6),
      Q => \^j_2_fu_60_reg[11]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(7),
      Q => \^j_2_fu_60_reg[11]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(8),
      Q => \^j_2_fu_60_reg[11]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
\j_2_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^j_2_fu_60\,
      D => j_3_fu_113_p2(9),
      Q => \^j_2_fu_60_reg[11]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP is
  port (
    icmp_ln104_reg_211 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg : out STD_LOGIC;
    \trunc_ln105_reg_206_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    shift_c_empty_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    \icmp_ln81_fu_111_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln104_reg_211[0]_i_18_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buf_reg_201_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln104_reg_211[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rev_reg_170 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP : entity is "scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP";
end scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_9 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal buf_reg_201 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal col_6_fu_117_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal col_fu_58 : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready : STD_LOGIC;
  signal icmp_ln104_fu_162_p2 : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_10_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_11_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_12_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_13_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_14_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_15_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_16_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_17_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_18_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_19_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_20_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_21_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_22_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_23_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_24_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_25_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_26_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_27_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_28_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_7_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_8_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_9_n_9\ : STD_LOGIC;
  signal icmp_ln81_fu_111_p2 : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_9 : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[6]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[6]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[6]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_6_n_9\ : STD_LOGIC;
  signal NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_12\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_13\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_14\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_8\ : label is "soft_lutpair185";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln81_fu_111_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_111_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[0]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[3]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[3]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[4]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[5]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[7]_i_6\ : label is "soft_lutpair182";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp0_iter3_reg_0 <= \^ap_enable_reg_pp0_iter3_reg_0\;
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => Q(2),
      I1 => p_dst_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => dst_1_data_full_n,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => push
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCC8088"
    )
        port map (
      I0 => p_dst_data_empty_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => dst_1_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_9
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_9,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => p_dst_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => dst_1_data_full_n,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => ap_enable_reg_pp0_iter3_i_1_n_9
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_9,
      Q => \^ap_enable_reg_pp0_iter3_reg_0\,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\buf_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(0),
      Q => buf_reg_201(0),
      R => '0'
    );
\buf_reg_201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(1),
      Q => buf_reg_201(1),
      R => '0'
    );
\buf_reg_201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(2),
      Q => buf_reg_201(2),
      R => '0'
    );
\buf_reg_201_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(3),
      Q => buf_reg_201(3),
      R => '0'
    );
\buf_reg_201_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(4),
      Q => buf_reg_201(4),
      R => '0'
    );
\buf_reg_201_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(5),
      Q => buf_reg_201(5),
      R => '0'
    );
\buf_reg_201_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(6),
      Q => buf_reg_201(6),
      R => '0'
    );
\buf_reg_201_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(7),
      Q => buf_reg_201(7),
      R => '0'
    );
\buf_reg_201_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(8),
      Q => buf_reg_201(8),
      R => '0'
    );
\buf_reg_201_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buf_reg_201_reg[9]_0\(9),
      Q => buf_reg_201(9),
      R => '0'
    );
\col_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(0),
      Q => \col_fu_58_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(10),
      Q => \col_fu_58_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(11),
      Q => \col_fu_58_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(12),
      Q => \col_fu_58_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(1),
      Q => \col_fu_58_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(2),
      Q => \col_fu_58_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(3),
      Q => \col_fu_58_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(4),
      Q => \col_fu_58_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(5),
      Q => \col_fu_58_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(6),
      Q => \col_fu_58_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(7),
      Q => \col_fu_58_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(8),
      Q => \col_fu_58_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_58,
      D => col_6_fu_117_p2(9),
      Q => \col_fu_58_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => Q(2),
      I1 => p_dst_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => dst_1_data_full_n,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \ap_CS_fsm_reg[2]_0\
    );
flow_control_loop_pipe_sequential_init_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_19
     port map (
      CO(0) => icmp_ln81_fu_111_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      E(0) => col_fu_58,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1_reg_0\,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_9,
      \col_fu_58_reg[0]\ => \^ap_enable_reg_pp0_iter3_reg_0\,
      \col_fu_58_reg[12]\(12 downto 0) => col_6_fu_117_p2(12 downto 0),
      \col_fu_58_reg[12]_0\(12) => \col_fu_58_reg_n_9_[12]\,
      \col_fu_58_reg[12]_0\(11) => \col_fu_58_reg_n_9_[11]\,
      \col_fu_58_reg[12]_0\(10) => \col_fu_58_reg_n_9_[10]\,
      \col_fu_58_reg[12]_0\(9) => \col_fu_58_reg_n_9_[9]\,
      \col_fu_58_reg[12]_0\(8) => \col_fu_58_reg_n_9_[8]\,
      \col_fu_58_reg[12]_0\(7) => \col_fu_58_reg_n_9_[7]\,
      \col_fu_58_reg[12]_0\(6) => \col_fu_58_reg_n_9_[6]\,
      \col_fu_58_reg[12]_0\(5) => \col_fu_58_reg_n_9_[5]\,
      \col_fu_58_reg[12]_0\(4) => \col_fu_58_reg_n_9_[4]\,
      \col_fu_58_reg[12]_0\(3) => \col_fu_58_reg_n_9_[3]\,
      \col_fu_58_reg[12]_0\(2) => \col_fu_58_reg_n_9_[2]\,
      \col_fu_58_reg[12]_0\(1) => \col_fu_58_reg_n_9_[1]\,
      \col_fu_58_reg[12]_0\(0) => \col_fu_58_reg_n_9_[0]\,
      dst_1_data_full_n => dst_1_data_full_n,
      empty_n_reg => \^e\(0),
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0(0) => CO(0),
      \icmp_ln81_fu_111_p2_carry__0\(13 downto 0) => \icmp_ln81_fu_111_p2_carry__0_0\(13 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      shift_c_empty_n => shift_c_empty_n,
      \width_reg_160_reg[13]\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \width_reg_160_reg[13]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \width_reg_160_reg[13]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \width_reg_160_reg[13]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      \width_reg_160_reg[13]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      \width_reg_160_reg[13]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_29
    );
\icmp_ln104_reg_211[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FB00FB00FFFF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_3_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_4_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_6_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      O => icmp_ln104_fu_162_p2
    );
\icmp_ln104_reg_211[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => buf_reg_201(3),
      I2 => buf_reg_201(2),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I5 => \icmp_ln104_reg_211[0]_i_22_n_9\,
      O => \icmp_ln104_reg_211[0]_i_10_n_9\
    );
\icmp_ln104_reg_211[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I2 => buf_reg_201(0),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(8),
      O => \icmp_ln104_reg_211[0]_i_11_n_9\
    );
\icmp_ln104_reg_211[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00ACAC"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => buf_reg_201(9),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I3 => buf_reg_201(5),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \icmp_ln104_reg_211[0]_i_12_n_9\
    );
\icmp_ln104_reg_211[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => buf_reg_201(9),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(5),
      O => \icmp_ln104_reg_211[0]_i_13_n_9\
    );
\icmp_ln104_reg_211[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_reg_201(3),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I2 => buf_reg_201(7),
      O => \icmp_ln104_reg_211[0]_i_14_n_9\
    );
\icmp_ln104_reg_211[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAEAAAA"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_13_n_9\,
      I1 => buf_reg_201(6),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      O => \icmp_ln104_reg_211[0]_i_15_n_9\
    );
\icmp_ln104_reg_211[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(30),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(10),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(24),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(13),
      O => \icmp_ln104_reg_211[0]_i_16_n_9\
    );
\icmp_ln104_reg_211[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(12),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(25),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(8),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(26),
      I4 => \icmp_ln104_reg_211[0]_i_23_n_9\,
      O => \icmp_ln104_reg_211[0]_i_17_n_9\
    );
\icmp_ln104_reg_211[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_24_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_25_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(7),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(4),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(29),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(17),
      O => \icmp_ln104_reg_211[0]_i_18_n_9\
    );
\icmp_ln104_reg_211[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(15),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(5),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(13),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(11),
      O => \icmp_ln104_reg_211[0]_i_19_n_9\
    );
\icmp_ln104_reg_211[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFFFF7F7FFF0"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_8_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_9_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_10_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_11_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I5 => \icmp_ln104_reg_211[0]_i_12_n_9\,
      O => \icmp_ln104_reg_211[0]_i_2_n_9\
    );
\icmp_ln104_reg_211[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(10),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(12),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(8),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(21),
      I4 => \icmp_ln104_reg_211[0]_i_26_n_9\,
      O => \icmp_ln104_reg_211[0]_i_20_n_9\
    );
\icmp_ln104_reg_211[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_27_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_28_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(7),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(6),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(29),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(27),
      O => \icmp_ln104_reg_211[0]_i_21_n_9\
    );
\icmp_ln104_reg_211[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8A8A8A80"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I1 => buf_reg_201(0),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I3 => buf_reg_201(8),
      I4 => buf_reg_201(7),
      I5 => buf_reg_201(6),
      O => \icmp_ln104_reg_211[0]_i_22_n_9\
    );
\icmp_ln104_reg_211[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(28),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(21),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(20),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(15),
      O => \icmp_ln104_reg_211[0]_i_23_n_9\
    );
\icmp_ln104_reg_211[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(6),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(5),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(14),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(27),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(18),
      I5 => rev_reg_170,
      O => \icmp_ln104_reg_211[0]_i_24_n_9\
    );
\icmp_ln104_reg_211[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(31),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(11),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(19),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(9),
      O => \icmp_ln104_reg_211[0]_i_25_n_9\
    );
\icmp_ln104_reg_211[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(26),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(24),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(30),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(19),
      O => \icmp_ln104_reg_211[0]_i_26_n_9\
    );
\icmp_ln104_reg_211[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => rev_reg_170,
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(4),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(25),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(18),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(20),
      O => \icmp_ln104_reg_211[0]_i_27_n_9\
    );
\icmp_ln104_reg_211[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(31),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(16),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(28),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(14),
      O => \icmp_ln104_reg_211[0]_i_28_n_9\
    );
\icmp_ln104_reg_211[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABBBBB"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I1 => \icmp_ln104_reg_211[0]_i_13_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_14_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      O => \icmp_ln104_reg_211[0]_i_3_n_9\
    );
\icmp_ln104_reg_211[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFF0F0D0D0"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_11_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_15_n_9\,
      I3 => \trunc_ln105_reg_206[7]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_12_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      O => \icmp_ln104_reg_211[0]_i_4_n_9\
    );
\icmp_ln104_reg_211[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(16),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(22),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(23),
      I3 => \icmp_ln104_reg_211[0]_i_16_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_17_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_18_n_9\,
      O => \icmp_ln104_reg_211[0]_i_5_n_9\
    );
\icmp_ln104_reg_211[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEEFFEFFFEF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I2 => buf_reg_201(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => buf_reg_201(8),
      O => \icmp_ln104_reg_211[0]_i_6_n_9\
    );
\icmp_ln104_reg_211[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(17),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(22),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(23),
      I3 => \icmp_ln104_reg_211[0]_i_19_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_20_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_21_n_9\,
      O => \icmp_ln104_reg_211[0]_i_7_n_9\
    );
\icmp_ln104_reg_211[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I1 => buf_reg_201(7),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(3),
      O => \icmp_ln104_reg_211[0]_i_8_n_9\
    );
\icmp_ln104_reg_211[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I1 => buf_reg_201(6),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(2),
      O => \icmp_ln104_reg_211[0]_i_9_n_9\
    );
\icmp_ln104_reg_211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => icmp_ln104_fu_162_p2,
      Q => icmp_ln104_reg_211,
      R => '0'
    );
icmp_ln81_fu_111_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln81_fu_111_p2_carry_n_9,
      CO(2) => icmp_ln81_fu_111_p2_carry_n_10,
      CO(1) => icmp_ln81_fu_111_p2_carry_n_11,
      CO(0) => icmp_ln81_fu_111_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      O(3 downto 0) => NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_23
    );
\icmp_ln81_fu_111_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln81_fu_111_p2_carry_n_9,
      CO(3) => icmp_ln81_fu_111_p2,
      CO(2) => \icmp_ln81_fu_111_p2_carry__0_n_10\,
      CO(1) => \icmp_ln81_fu_111_p2_carry__0_n_11\,
      CO(0) => \icmp_ln81_fu_111_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln81_fu_111_p2_carry__0_i_1_n_9\,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      O(3 downto 0) => \NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln81_fu_111_p2_carry__0_i_5_n_9\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_29
    );
\icmp_ln81_fu_111_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0_0\(15),
      I1 => \icmp_ln81_fu_111_p2_carry__0_0\(14),
      O => \icmp_ln81_fu_111_p2_carry__0_i_1_n_9\
    );
\icmp_ln81_fu_111_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0_0\(14),
      I1 => \icmp_ln81_fu_111_p2_carry__0_0\(15),
      O => \icmp_ln81_fu_111_p2_carry__0_i_5_n_9\
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => push_1,
      I4 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => push_1,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \^e\(0),
      I4 => Q(2),
      I5 => \mOutPtr_reg[1]\,
      O => \mOutPtr_reg[0]\
    );
\trunc_ln105_reg_206[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I1 => \trunc_ln105_reg_206[0]_i_2_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I3 => \trunc_ln105_reg_206[0]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      O => \trunc_ln105_reg_206[0]_i_1_n_9\
    );
\trunc_ln105_reg_206[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \trunc_ln105_reg_206[1]_i_3_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I2 => \trunc_ln105_reg_206[2]_i_4_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I4 => \trunc_ln105_reg_206[0]_i_4_n_9\,
      O => \trunc_ln105_reg_206[0]_i_2_n_9\
    );
\trunc_ln105_reg_206[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I2 => buf_reg_201(0),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \trunc_ln105_reg_206[0]_i_3_n_9\
    );
\trunc_ln105_reg_206[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(8),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => buf_reg_201(0),
      O => \trunc_ln105_reg_206[0]_i_4_n_9\
    );
\trunc_ln105_reg_206[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[1]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[2]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[1]_i_3_n_9\,
      O => \trunc_ln105_reg_206[1]_i_1_n_9\
    );
\trunc_ln105_reg_206[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => buf_reg_201(0),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(1),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \trunc_ln105_reg_206[1]_i_2_n_9\
    );
\trunc_ln105_reg_206[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_201(7),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(3),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I5 => \trunc_ln105_reg_206[1]_i_4_n_9\,
      O => \trunc_ln105_reg_206[1]_i_3_n_9\
    );
\trunc_ln105_reg_206[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_201(5),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => buf_reg_201(1),
      O => \trunc_ln105_reg_206[1]_i_4_n_9\
    );
\trunc_ln105_reg_206[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444F44"
    )
        port map (
      I0 => \trunc_ln105_reg_206[2]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[2]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[3]_i_3_n_9\,
      O => \trunc_ln105_reg_206[2]_i_1_n_9\
    );
\trunc_ln105_reg_206[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I2 => buf_reg_201(1),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I5 => \trunc_ln105_reg_206[3]_i_4_n_9\,
      O => \trunc_ln105_reg_206[2]_i_2_n_9\
    );
\trunc_ln105_reg_206[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_201(8),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(4),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I5 => \trunc_ln105_reg_206[2]_i_4_n_9\,
      O => \trunc_ln105_reg_206[2]_i_3_n_9\
    );
\trunc_ln105_reg_206[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => buf_reg_201(6),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(2),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[2]_i_4_n_9\
    );
\trunc_ln105_reg_206[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[3]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[4]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[3]_i_3_n_9\,
      O => \trunc_ln105_reg_206[3]_i_1_n_9\
    );
\trunc_ln105_reg_206[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[3]_i_4_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[4]_i_4_n_9\,
      O => \trunc_ln105_reg_206[3]_i_2_n_9\
    );
\trunc_ln105_reg_206[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_201(9),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(5),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I5 => \trunc_ln105_reg_206[3]_i_5_n_9\,
      O => \trunc_ln105_reg_206[3]_i_3_n_9\
    );
\trunc_ln105_reg_206[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => buf_reg_201(0),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      O => \trunc_ln105_reg_206[3]_i_4_n_9\
    );
\trunc_ln105_reg_206[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => buf_reg_201(7),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(3),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[3]_i_5_n_9\
    );
\trunc_ln105_reg_206[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[4]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[5]_i_4_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[4]_i_3_n_9\,
      O => \trunc_ln105_reg_206[4]_i_1_n_9\
    );
\trunc_ln105_reg_206[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[4]_i_4_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[5]_i_5_n_9\,
      O => \trunc_ln105_reg_206[4]_i_2_n_9\
    );
\trunc_ln105_reg_206[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => buf_reg_201(6),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => buf_reg_201(8),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I4 => buf_reg_201(4),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[4]_i_3_n_9\
    );
\trunc_ln105_reg_206[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(3),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      O => \trunc_ln105_reg_206[4]_i_4_n_9\
    );
\trunc_ln105_reg_206[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[5]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[5]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[5]_i_4_n_9\,
      O => \trunc_ln105_reg_206[5]_i_1_n_9\
    );
\trunc_ln105_reg_206[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[5]_i_5_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[6]_i_2_n_9\,
      O => \trunc_ln105_reg_206[5]_i_2_n_9\
    );
\trunc_ln105_reg_206[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => buf_reg_201(8),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I3 => buf_reg_201(6),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      O => \trunc_ln105_reg_206[5]_i_3_n_9\
    );
\trunc_ln105_reg_206[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => buf_reg_201(7),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => buf_reg_201(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I4 => buf_reg_201(5),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[5]_i_4_n_9\
    );
\trunc_ln105_reg_206[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => buf_reg_201(2),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => buf_reg_201(4),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(0),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \trunc_ln105_reg_206[5]_i_5_n_9\
    );
\trunc_ln105_reg_206[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2070"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I1 => \trunc_ln105_reg_206[6]_i_2_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I3 => \trunc_ln105_reg_206[7]_i_2_n_9\,
      I4 => \trunc_ln105_reg_206[6]_i_3_n_9\,
      O => \trunc_ln105_reg_206[6]_i_1_n_9\
    );
\trunc_ln105_reg_206[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => buf_reg_201(3),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => buf_reg_201(1),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I5 => buf_reg_201(5),
      O => \trunc_ln105_reg_206[6]_i_2_n_9\
    );
\trunc_ln105_reg_206[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[7]_i_5_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I2 => \trunc_ln105_reg_206[5]_i_3_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      O => \trunc_ln105_reg_206[6]_i_3_n_9\
    );
\trunc_ln105_reg_206[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \trunc_ln105_reg_206[7]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[7]_i_3_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I4 => \trunc_ln105_reg_206[7]_i_4_n_9\,
      O => \trunc_ln105_reg_206[7]_i_1_n_9\
    );
\trunc_ln105_reg_206[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFCFDD0000"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I2 => buf_reg_201(0),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I5 => \icmp_ln104_reg_211[0]_i_9_n_9\,
      O => \trunc_ln105_reg_206[7]_i_2_n_9\
    );
\trunc_ln105_reg_206[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I3 => buf_reg_201(5),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I5 => \icmp_ln104_reg_211[0]_i_8_n_9\,
      O => \trunc_ln105_reg_206[7]_i_3_n_9\
    );
\trunc_ln105_reg_206[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020232"
    )
        port map (
      I0 => \trunc_ln105_reg_206[7]_i_5_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I3 => \trunc_ln105_reg_206[7]_i_6_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      O => \trunc_ln105_reg_206[7]_i_4_n_9\
    );
\trunc_ln105_reg_206[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => buf_reg_201(9),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I3 => buf_reg_201(7),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      O => \trunc_ln105_reg_206[7]_i_5_n_9\
    );
\trunc_ln105_reg_206[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I2 => buf_reg_201(8),
      O => \trunc_ln105_reg_206[7]_i_6_n_9\
    );
\trunc_ln105_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[0]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(0),
      R => '0'
    );
\trunc_ln105_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[1]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(1),
      R => '0'
    );
\trunc_ln105_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[2]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(2),
      R => '0'
    );
\trunc_ln105_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[3]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(3),
      R => '0'
    );
\trunc_ln105_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[4]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(4),
      R => '0'
    );
\trunc_ln105_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[5]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(5),
      R => '0'
    );
\trunc_ln105_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[6]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(6),
      R => '0'
    );
\trunc_ln105_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \trunc_ln105_reg_206[7]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S is
  port (
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    p_dst_data_empty_n : out STD_LOGIC;
    p_dst_data_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S : entity is "scharr_accel_fifo_w16_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S is
  signal \empty_n_i_1__11_n_9\ : STD_LOGIC;
  signal \full_n_i_1__11_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
  signal \^p_dst_data_empty_n\ : STD_LOGIC;
  signal \^p_dst_data_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
  p_dst_data_empty_n <= \^p_dst_data_empty_n\;
  p_dst_data_full_n <= \^p_dst_data_full_n\;
U_scharr_accel_fifo_w16_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S_ShiftReg
     port map (
      D(9 downto 0) => D(9 downto 0),
      \SRL_SIG_reg[0][9]_0\(9 downto 0) => \SRL_SIG_reg[0][9]\(9 downto 0),
      ap_clk => ap_clk,
      \buf_reg_201_reg[9]\ => \^moutptr_reg[1]_0\,
      \buf_reg_201_reg[9]_0\ => \^moutptr_reg[0]_0\,
      push => push
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => \^p_dst_data_empty_n\,
      O => \empty_n_i_1__11_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_9\,
      Q => \^p_dst_data_empty_n\,
      R => SS(0)
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => push,
      I3 => empty_n_reg_0,
      I4 => \^p_dst_data_full_n\,
      O => \full_n_i_1__11_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_9\,
      Q => \^p_dst_data_full_n\,
      S => SS(0)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[1]_1\,
      Q => \^moutptr_reg[1]_0\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    in_mat_data_empty_n : out STD_LOGIC;
    in_mat_data_full_n : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    d1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmp_i_i603_i_reg_614_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    cmp_i_i603_i_reg_614 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S : entity is "scharr_accel_fifo_w24_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S is
  signal empty_n_i_1_n_9 : STD_LOGIC;
  signal full_n_i_1_n_9 : STD_LOGIC;
  signal \^in_mat_data_empty_n\ : STD_LOGIC;
  signal \^in_mat_data_full_n\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of full_n_i_1 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair193";
begin
  in_mat_data_empty_n <= \^in_mat_data_empty_n\;
  in_mat_data_full_n <= \^in_mat_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_scharr_accel_fifo_w24_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S_ShiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      ap_clk => ap_clk,
      cmp_i_i603_i_reg_614 => cmp_i_i603_i_reg_614,
      \cmp_i_i603_i_reg_614_reg[0]\(23 downto 0) => \cmp_i_i603_i_reg_614_reg[0]\(23 downto 0),
      d1(23 downto 0) => d1(23 downto 0),
      push => push,
      ram_reg_0 => \mOutPtr_reg_n_9_[1]\,
      ram_reg_2 => ram_reg_2,
      ram_reg_2_0 => \^moutptr_reg[0]_0\,
      ram_reg_2_1 => ram_reg_2_0
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in_mat_data_empty_n\,
      I1 => ap_enable_reg_pp0_iter1,
      O => ap_block_pp0_stage0_subdone
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => \^in_mat_data_empty_n\,
      O => empty_n_i_1_n_9
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_9,
      Q => \^in_mat_data_empty_n\,
      R => SS(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => push,
      I3 => empty_n_reg_0,
      I4 => \^in_mat_data_full_n\,
      O => full_n_i_1_n_9
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_9,
      Q => \^in_mat_data_full_n\,
      S => SS(0)
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => push,
      I2 => empty_n_reg_0,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S is
  port (
    in_mat_cols_c15_channel_empty_n : out STD_LOGIC;
    in_mat_cols_c15_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c15_channel : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln81_fu_107_p2_carry : in STD_LOGIC;
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S : entity is "scharr_accel_fifo_w32_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S is
  signal \empty_n_i_1__10_n_9\ : STD_LOGIC;
  signal \full_n_i_1__10_n_9\ : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_i_11_n_9 : STD_LOGIC;
  signal \^in_mat_cols_c15_channel_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c15_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_9\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  in_mat_cols_c15_channel_empty_n <= \^in_mat_cols_c15_channel_empty_n\;
  in_mat_cols_c15_channel_full_n <= \^in_mat_cols_c15_channel_full_n\;
U_scharr_accel_fifo_w32_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_15
     port map (
      D(15 downto 0) => D(15 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][15]_0\(3 downto 0) => \SRL_SIG_reg[0][15]\(3 downto 0),
      \SRL_SIG_reg[0][23]_0\(3 downto 0) => \SRL_SIG_reg[0][23]\(3 downto 0),
      \SRL_SIG_reg[0][31]_0\(3 downto 0) => \SRL_SIG_reg[0][31]\(3 downto 0),
      \SRL_SIG_reg[0][31]_1\(3 downto 0) => \SRL_SIG_reg[0][31]_0\(3 downto 0),
      \SRL_SIG_reg[0][31]_2\(31 downto 0) => \SRL_SIG_reg[0][31]_1\(31 downto 0),
      \SRL_SIG_reg[1][22]_0\(3 downto 0) => \SRL_SIG_reg[1][22]\(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_loop_init_int => ap_loop_init_int,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_in_mat_cols_c15_channel => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      icmp_ln81_fu_107_p2_carry => icmp_ln81_fu_107_p2_carry,
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(11 downto 0) => \icmp_ln81_fu_107_p2_carry__0_i_7\(11 downto 0),
      \icmp_ln81_fu_107_p2_carry__0_i_7_1\ => icmp_ln81_fu_107_p2_carry_i_11_n_9,
      in_mat_cols_c15_channel_full_n => \^in_mat_cols_c15_channel_full_n\,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      push => push
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^in_mat_cols_c15_channel_empty_n\,
      I5 => push,
      O => \empty_n_i_1__10_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_9\,
      Q => \^in_mat_cols_c15_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => full_n_reg_0,
      I4 => \^in_mat_cols_c15_channel_empty_n\,
      I5 => \^in_mat_cols_c15_channel_full_n\,
      O => \full_n_i_1__10_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_9\,
      Q => \^in_mat_cols_c15_channel_full_n\,
      S => SS(0)
    );
icmp_ln81_fu_107_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => icmp_ln81_fu_107_p2_carry_i_11_n_9
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \^in_mat_cols_c15_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => push,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__0_n_9\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^in_mat_cols_c15_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__0_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_9\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_9\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_1 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_empty_n : out STD_LOGIC;
    in_mat_cols_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_1 : entity is "scharr_accel_fifo_w32_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_1;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_1 is
  signal \empty_n_i_1__2_n_9\ : STD_LOGIC;
  signal \full_n_i_1__2_n_9\ : STD_LOGIC;
  signal \^in_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__3_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  in_mat_cols_c_empty_n <= \^in_mat_cols_c_empty_n\;
  in_mat_cols_c_full_n <= \^in_mat_cols_c_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_scharr_accel_fifo_w32_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_14
     port map (
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      \img_width_reg_73_reg[15]\ => \^moutptr_reg[0]_0\(0),
      mOutPtr(0) => mOutPtr(1),
      push => push
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0F0"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      I4 => push,
      O => \empty_n_i_1__2_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_9\,
      Q => \^in_mat_cols_c_empty_n\,
      R => SS(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFF00008888"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      I1 => \^in_mat_cols_c_empty_n\,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr(1),
      I4 => push,
      I5 => \^in_mat_cols_c_full_n\,
      O => \full_n_i_1__2_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_9\,
      Q => \^in_mat_cols_c_full_n\,
      S => SS(0)
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__3_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_9\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_2 is
  port (
    in_mat_rows_c14_channel_empty_n : out STD_LOGIC;
    in_mat_rows_c14_channel_full_n : out STD_LOGIC;
    sel : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_76_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c14_channel : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_2 : entity is "scharr_accel_fifo_w32_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_2 is
  signal U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60 : STD_LOGIC;
  signal U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61 : STD_LOGIC;
  signal U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62 : STD_LOGIC;
  signal \full_n_i_1__9_n_9\ : STD_LOGIC;
  signal icmp_ln79_fu_141_p2_carry_i_9_n_9 : STD_LOGIC;
  signal \^in_mat_rows_c14_channel_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c14_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal push : STD_LOGIC;
begin
  in_mat_rows_c14_channel_empty_n <= \^in_mat_rows_c14_channel_empty_n\;
  in_mat_rows_c14_channel_full_n <= \^in_mat_rows_c14_channel_full_n\;
U_scharr_accel_fifo_w32_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg_13
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][15]_0\(3 downto 0) => \SRL_SIG_reg[0][15]\(3 downto 0),
      \SRL_SIG_reg[0][23]_0\(3 downto 0) => \SRL_SIG_reg[0][23]\(3 downto 0),
      \SRL_SIG_reg[0][31]_0\(3 downto 0) => \SRL_SIG_reg[0][31]\(3 downto 0),
      \SRL_SIG_reg[0][31]_1\(3 downto 0) => \SRL_SIG_reg[0][31]_0\(3 downto 0),
      \SRL_SIG_reg[0][31]_2\(31 downto 0) => \SRL_SIG_reg[0][31]_1\(31 downto 0),
      \SRL_SIG_reg[1][14]_0\(3 downto 0) => \SRL_SIG_reg[1][14]\(3 downto 0),
      \SRL_SIG_reg[1][22]_0\(3 downto 0) => \SRL_SIG_reg[1][22]\(3 downto 0),
      \SRL_SIG_reg[1][7]_0\(3 downto 0) => \SRL_SIG_reg[1][7]\(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_in_mat_rows_c14_channel => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      empty_n_reg => empty_n_reg_0,
      empty_n_reg_0 => U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62,
      empty_n_reg_1 => \^in_mat_rows_c14_channel_empty_n\,
      \i_fu_76_reg[7]\(3 downto 0) => \i_fu_76_reg[7]\(3 downto 0),
      \icmp_ln79_fu_141_p2_carry__0\ => icmp_ln79_fu_141_p2_carry_i_9_n_9,
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_rows_c14_channel_full_n => \^in_mat_rows_c14_channel_full_n\,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      \mOutPtr_reg[0]\ => U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60,
      \mOutPtr_reg[0]_0\ => U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61,
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push,
      sel => sel,
      start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60,
      Q => \^in_mat_rows_c14_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => full_n_reg_0,
      I4 => \^in_mat_rows_c14_channel_empty_n\,
      I5 => \^in_mat_rows_c14_channel_full_n\,
      O => \full_n_i_1__9_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_9\,
      Q => \^in_mat_rows_c14_channel_full_n\,
      S => SS(0)
    );
icmp_ln79_fu_141_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => icmp_ln79_fu_141_p2_carry_i_9_n_9
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_3 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_rows_c_empty_n : out STD_LOGIC;
    in_mat_rows_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_3 : entity is "scharr_accel_fifo_w32_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_3;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_3 is
  signal \empty_n_i_1__1_n_9\ : STD_LOGIC;
  signal \full_n_i_1__1_n_9\ : STD_LOGIC;
  signal \^in_mat_rows_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__2_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  in_mat_rows_c_empty_n <= \^in_mat_rows_c_empty_n\;
  in_mat_rows_c_full_n <= \^in_mat_rows_c_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_scharr_accel_fifo_w32_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      \img_height_reg_68_reg[15]\ => \^moutptr_reg[0]_0\(0),
      mOutPtr(0) => mOutPtr(1),
      push => push
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr(1),
      I3 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      I4 => \^in_mat_rows_c_empty_n\,
      O => \empty_n_i_1__1_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_9\,
      Q => \^in_mat_rows_c_empty_n\,
      R => SS(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFF00008888"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      I1 => \^in_mat_rows_c_empty_n\,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr(1),
      I4 => push,
      I5 => \^in_mat_rows_c_full_n\,
      O => \full_n_i_1__1_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_9\,
      Q => \^in_mat_rows_c_full_n\,
      S => SS(0)
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => \^in_mat_rows_c_empty_n\,
      I3 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__2_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_9\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S is
  port (
    p_dstgx_cols_channel_empty_n : out STD_LOGIC;
    p_dstgx_cols_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c15_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3 : in STD_LOGIC;
    in_mat_cols_c15_channel_full_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S : entity is "scharr_accel_fifo_w32_d4_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S is
  signal \empty_n_i_1__13_n_9\ : STD_LOGIC;
  signal \full_n_i_1__13_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \^p_dstgx_cols_channel_empty_n\ : STD_LOGIC;
  signal \^p_dstgx_cols_channel_full_n\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  p_dstgx_cols_channel_empty_n <= \^p_dstgx_cols_channel_empty_n\;
  p_dstgx_cols_channel_full_n <= \^p_dstgx_cols_channel_full_n\;
U_scharr_accel_fifo_w32_d4_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg_11
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_p_dstgx_cols_channel => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      \empty_reg_439_reg[15]\ => \^p_dstgx_cols_channel_full_n\,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F115F1F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      I1 => \^p_dstgx_cols_channel_full_n\,
      I2 => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      I3 => ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3,
      I4 => in_mat_cols_c15_channel_full_n,
      O => ap_sync_reg_channel_write_p_dstgx_cols_channel_reg
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      I3 => \mOutPtr_reg[2]_0\,
      I4 => push,
      I5 => \^p_dstgx_cols_channel_empty_n\,
      O => \empty_n_i_1__13_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_9\,
      Q => \^p_dstgx_cols_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => push,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \^p_dstgx_cols_channel_full_n\,
      O => \full_n_i_1__13_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_9\,
      Q => \^p_dstgx_cols_channel_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => \^p_dstgx_cols_channel_empty_n\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => push,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E77777781888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^p_dstgx_cols_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_7 is
  port (
    p_dstgx_rows_channel_empty_n : out STD_LOGIC;
    p_dstgx_rows_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_rows_channel : out STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0 : in STD_LOGIC;
    \trunc_ln119_reg_424_reg[15]\ : in STD_LOGIC;
    in_mat_rows_c14_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c14_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_7 : entity is "scharr_accel_fifo_w32_d4_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_7;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_7 is
  signal \^ap_sync_reg_channel_write_dst_1_rows_channel_reg\ : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9 : STD_LOGIC;
  signal \empty_n_i_1__12_n_9\ : STD_LOGIC;
  signal \full_n_i_1__12_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \^p_dstgx_rows_channel_empty_n\ : STD_LOGIC;
  signal \^p_dstgx_rows_channel_full_n\ : STD_LOGIC;
  signal push_0 : STD_LOGIC;
begin
  ap_sync_reg_channel_write_dst_1_rows_channel_reg <= \^ap_sync_reg_channel_write_dst_1_rows_channel_reg\;
  p_dstgx_rows_channel_empty_n <= \^p_dstgx_rows_channel_empty_n\;
  p_dstgx_rows_channel_full_n <= \^p_dstgx_rows_channel_full_n\;
U_scharr_accel_fifo_w32_d4_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push_0 => push_0,
      \trunc_ln119_reg_424_reg[15]\ => \trunc_ln119_reg_424_reg[15]\,
      \trunc_ln119_reg_424_reg[15]_0\ => \^p_dstgx_rows_channel_full_n\
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA22A2"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_dst_1_rows_channel_reg\,
      I1 => ap_rst_n,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001110FFFFFFFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9,
      I1 => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
      I2 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I3 => push,
      I4 => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0,
      I5 => ap_rst_n,
      O => \^ap_sync_reg_channel_write_dst_1_rows_channel_reg\
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DCDFF"
    )
        port map (
      I0 => \^p_dstgx_rows_channel_full_n\,
      I1 => ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0,
      I2 => \trunc_ln119_reg_424_reg[15]\,
      I3 => in_mat_rows_c14_channel_full_n,
      I4 => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      I5 => ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1,
      O => ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      I3 => \mOutPtr_reg[2]_0\,
      I4 => push_0,
      I5 => \^p_dstgx_rows_channel_empty_n\,
      O => \empty_n_i_1__12_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_9\,
      Q => \^p_dstgx_rows_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => push_0,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \^p_dstgx_rows_channel_full_n\,
      O => \full_n_i_1__12_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_9\,
      Q => \^p_dstgx_rows_channel_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => \^p_dstgx_rows_channel_empty_n\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => push_0,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E77777781888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push_0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^p_dstgx_rows_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push_0,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S is
  port (
    alpha_c_empty_n : out STD_LOGIC;
    alpha_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S : entity is "scharr_accel_fifo_w32_d5_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S is
  signal \^alpha_c_empty_n\ : STD_LOGIC;
  signal \^alpha_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_9\ : STD_LOGIC;
  signal \full_n_i_1__3_n_9\ : STD_LOGIC;
  signal \full_n_i_2__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair91";
begin
  alpha_c_empty_n <= \^alpha_c_empty_n\;
  alpha_c_full_n <= \^alpha_c_full_n\;
U_scharr_accel_fifo_w32_d5_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_21
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      \alpha_read_reg_374_reg[31]\(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \out\(31 downto 0) => \out\(31 downto 0),
      push => push
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => \empty_n_i_2__0_n_9\,
      I3 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I4 => push,
      I5 => \^alpha_c_empty_n\,
      O => \empty_n_i_1__3_n_9\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__0_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_9\,
      Q => \^alpha_c_empty_n\,
      R => SS(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => push,
      I1 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I2 => \full_n_i_2__1_n_9\,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(3),
      I5 => \^alpha_c_full_n\,
      O => \full_n_i_1__3_n_9\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \full_n_i_2__1_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_9\,
      Q => \^alpha_c_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAA65"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I2 => push,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__4_n_9\
    );
\mOutPtr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA96AAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => push,
      I5 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      O => p_1_out(3)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__4_n_9\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_4 is
  port (
    p_dst_cols_channel_empty_n : out STD_LOGIC;
    p_dst_cols_channel_full_n : out STD_LOGIC;
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_4 : entity is "scharr_accel_fifo_w32_d5_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_4;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_4 is
  signal \empty_n_i_1__6_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_9\ : STD_LOGIC;
  signal \full_n_i_1__6_n_9\ : STD_LOGIC;
  signal \full_n_i_3__0_n_9\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_dst_cols_channel_empty_n\ : STD_LOGIC;
  signal \^p_dst_cols_channel_full_n\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \full_n_i_1__6\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__2\ : label is "soft_lutpair196";
begin
  p_dst_cols_channel_empty_n <= \^p_dst_cols_channel_empty_n\;
  p_dst_cols_channel_full_n <= \^p_dst_cols_channel_full_n\;
  push <= \^push\;
U_scharr_accel_fifo_w32_d5_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg_12
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      p_dst_cols_channel_full_n => \^p_dst_cols_channel_full_n\,
      sel => \^push\
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => \empty_n_i_2__3_n_9\,
      I3 => empty_n_reg_0,
      I4 => \^push\,
      I5 => \^p_dst_cols_channel_empty_n\,
      O => \empty_n_i_1__6_n_9\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__3_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_9\,
      Q => \^p_dst_cols_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => full_n,
      I1 => \full_n_i_3__0_n_9\,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(3),
      I4 => \^p_dst_cols_channel_full_n\,
      O => \full_n_i_1__6_n_9\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => \^p_dst_cols_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^push\,
      I4 => mOutPtr_reg(0),
      I5 => mOutPtr_reg(1),
      O => \full_n_i_3__0_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_9\,
      Q => \^p_dst_cols_channel_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FFDF00DF0020FF"
    )
        port map (
      I0 => \^p_dst_cols_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^push\,
      I4 => mOutPtr_reg(0),
      I5 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__3_n_9\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^push\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_cols_channel_empty_n\,
      O => \mOutPtr[3]_i_1__2_n_9\
    );
\mOutPtr[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr17_out,
      O => p_1_out(3)
    );
\mOutPtr[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^push\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_cols_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => \mOutPtr[2]_i_1__3_n_9\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_5 is
  port (
    p_dst_rows_channel_empty_n : out STD_LOGIC;
    p_dst_rows_channel_full_n : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_p_dst_rows_channel : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_5 : entity is "scharr_accel_fifo_w32_d5_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_5;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_5 is
  signal \empty_n_i_1__5_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_9\ : STD_LOGIC;
  signal \full_n_i_1__5_n_9\ : STD_LOGIC;
  signal full_n_i_3_n_9 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_dst_rows_channel_empty_n\ : STD_LOGIC;
  signal \^p_dst_rows_channel_full_n\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \full_n_i_1__5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair199";
begin
  p_dst_rows_channel_empty_n <= \^p_dst_rows_channel_empty_n\;
  p_dst_rows_channel_full_n <= \^p_dst_rows_channel_full_n\;
  push <= \^push\;
U_scharr_accel_fifo_w32_d5_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_ShiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_p_dst_rows_channel => ap_sync_reg_channel_write_p_dst_rows_channel,
      \height_reg_165_reg[0]\ => \^p_dst_rows_channel_full_n\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      sel => \^push\
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055F7"
    )
        port map (
      I0 => \^p_dst_rows_channel_full_n\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_p_dst_rows_channel,
      O => full_n_reg_0
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => \empty_n_i_2__2_n_9\,
      I3 => empty_n_reg_0,
      I4 => \^push\,
      I5 => \^p_dst_rows_channel_empty_n\,
      O => \empty_n_i_1__5_n_9\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__2_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_9\,
      Q => \^p_dst_rows_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => full_n,
      I1 => full_n_i_3_n_9,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(3),
      I4 => \^p_dst_rows_channel_full_n\,
      O => \full_n_i_1__5_n_9\
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => \^p_dst_rows_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^push\,
      I4 => mOutPtr_reg(0),
      I5 => mOutPtr_reg(1),
      O => full_n_i_3_n_9
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_9\,
      Q => \^p_dst_rows_channel_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FFDF00DF0020FF"
    )
        port map (
      I0 => \^p_dst_rows_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^push\,
      I4 => mOutPtr_reg(0),
      I5 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_9\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^push\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_rows_channel_empty_n\,
      O => \mOutPtr[3]_i_1__0_n_9\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr17_out,
      O => p_1_out(3)
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^push\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_rows_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => \mOutPtr[2]_i_1__2_n_9\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S is
  port (
    dst_1_cols_channel_empty_n : out STD_LOGIC;
    dst_1_cols_channel_full_n : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4 : in STD_LOGIC;
    p_dst_cols_channel_full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S : entity is "scharr_accel_fifo_w32_d6_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S is
  signal \^dst_1_cols_channel_empty_n\ : STD_LOGIC;
  signal \^dst_1_cols_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__5_n_9\ : STD_LOGIC;
  signal \full_n_i_1__8_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__1\ : label is "soft_lutpair189";
begin
  dst_1_cols_channel_empty_n <= \^dst_1_cols_channel_empty_n\;
  dst_1_cols_channel_full_n <= \^dst_1_cols_channel_full_n\;
  push <= \^push\;
U_scharr_accel_fifo_w32_d6_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_18
     port map (
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(3 downto 0) => ap_clk_0(3 downto 0),
      ap_clk_1(3 downto 0) => ap_clk_1(3 downto 0),
      ap_clk_10(3 downto 0) => ap_clk_10(3 downto 0),
      ap_clk_11(2 downto 0) => ap_clk_11(2 downto 0),
      ap_clk_2(3 downto 0) => ap_clk_2(3 downto 0),
      ap_clk_3(1 downto 0) => ap_clk_3(1 downto 0),
      ap_clk_4(3 downto 0) => ap_clk_4(3 downto 0),
      ap_clk_5(3 downto 0) => ap_clk_5(3 downto 0),
      ap_clk_6(3 downto 0) => ap_clk_6(3 downto 0),
      ap_clk_7(3 downto 0) => ap_clk_7(3 downto 0),
      ap_clk_8(3 downto 0) => ap_clk_8(3 downto 0),
      ap_clk_9(3 downto 0) => ap_clk_9(3 downto 0),
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      empty_n_reg => \^dst_1_cols_channel_full_n\,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(30 downto 0) => \out\(30 downto 0),
      sel => \^push\
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F115F1F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I1 => \^dst_1_cols_channel_full_n\,
      I2 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I3 => ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4,
      I4 => p_dst_cols_channel_full_n,
      O => ap_sync_reg_channel_write_dst_1_cols_channel_reg
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFFEFF00"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \empty_n_i_2__5_n_9\,
      I3 => \^push\,
      I4 => \^dst_1_cols_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \empty_n_i_1__8_n_9\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      O => \empty_n_i_2__5_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_9\,
      Q => \^dst_1_cols_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \empty_n_i_2__5_n_9\,
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => \^push\,
      I4 => full_n_reg_0,
      I5 => \^dst_1_cols_channel_full_n\,
      O => \full_n_i_1__8_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_9\,
      Q => \^dst_1_cols_channel_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr_reg[3]_0\,
      I2 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => \mOutPtr_reg[3]_0\,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_0 is
  port (
    dst_1_rows_channel_empty_n : out STD_LOGIC;
    dst_1_rows_channel_full_n : out STD_LOGIC;
    push : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    \icmp_ln104_fu_131_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    empty_n_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \icmp_ln104_fu_131_p2_carry__2_i_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_0 : entity is "scharr_accel_fifo_w32_d6_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_0;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_0 is
  signal \^dst_1_rows_channel_empty_n\ : STD_LOGIC;
  signal \^dst_1_rows_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_9\ : STD_LOGIC;
  signal \full_n_i_1__7_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair191";
begin
  dst_1_rows_channel_empty_n <= \^dst_1_rows_channel_empty_n\;
  dst_1_rows_channel_full_n <= \^dst_1_rows_channel_full_n\;
  push <= \^push\;
U_scharr_accel_fifo_w32_d6_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg_16
     port map (
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(3 downto 0) => ap_clk_0(3 downto 0),
      ap_clk_1(2 downto 0) => ap_clk_1(2 downto 0),
      ap_clk_2(3 downto 0) => ap_clk_2(3 downto 0),
      ap_clk_3(1 downto 0) => ap_clk_3(1 downto 0),
      ap_clk_4(3 downto 0) => ap_clk_4(3 downto 0),
      ap_clk_5(3 downto 0) => ap_clk_5(3 downto 0),
      ap_clk_6(3 downto 0) => ap_clk_6(3 downto 0),
      ap_clk_7(3 downto 0) => ap_clk_7(3 downto 0),
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      dst_1_rows_channel_full_n => \^dst_1_rows_channel_full_n\,
      \icmp_ln104_fu_131_p2_carry__0\(11 downto 0) => \icmp_ln104_fu_131_p2_carry__0\(11 downto 0),
      \icmp_ln104_fu_131_p2_carry__2_i_1_0\(31 downto 0) => \icmp_ln104_fu_131_p2_carry__2_i_1\(31 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0),
      sel => \^push\
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFFEFF00"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \empty_n_i_2__4_n_9\,
      I3 => \^push\,
      I4 => \^dst_1_rows_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \empty_n_i_1__7_n_9\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      O => \empty_n_i_2__4_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_9\,
      Q => \^dst_1_rows_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \empty_n_i_2__4_n_9\,
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => \^push\,
      I4 => full_n_reg_0,
      I5 => \^dst_1_rows_channel_full_n\,
      O => \full_n_i_1__7_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_9\,
      Q => \^dst_1_rows_channel_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr_reg[3]_0\,
      I2 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => \mOutPtr_reg[3]_0\,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_9 is
  port (
    shift_c_empty_n : out STD_LOGIC;
    shift_c_full_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_shift_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_shift_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rev_fu_108_p2 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read : in STD_LOGIC;
    alpha_c_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_9 : entity is "scharr_accel_fifo_w32_d6_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_9;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_9 is
  signal \empty_n_i_1__4_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_9\ : STD_LOGIC;
  signal \full_n_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shift_c_empty_n\ : STD_LOGIC;
  signal \^shift_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair205";
begin
  shift_c_empty_n <= \^shift_c_empty_n\;
  shift_c_full_n <= \^shift_c_full_n\;
U_scharr_accel_fifo_w32_d6_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_ShiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \int_shift_reg[11]\(3 downto 0) => \int_shift_reg[11]\(3 downto 0),
      \int_shift_reg[15]\(3 downto 0) => \int_shift_reg[15]\(3 downto 0),
      \int_shift_reg[19]\(3 downto 0) => \int_shift_reg[19]\(3 downto 0),
      \int_shift_reg[23]\(3 downto 0) => \int_shift_reg[23]\(3 downto 0),
      \int_shift_reg[27]\(3 downto 0) => \int_shift_reg[27]\(3 downto 0),
      \int_shift_reg[31]\(3 downto 0) => \int_shift_reg[31]\(3 downto 0),
      \int_shift_reg[7]\(3 downto 0) => \int_shift_reg[7]\(3 downto 0),
      \out\(30 downto 0) => \out\(30 downto 0),
      push => push,
      rev_fu_108_p2 => rev_fu_108_p2
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \empty_n_i_2__1_n_9\,
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I4 => push,
      I5 => \^shift_c_empty_n\,
      O => \empty_n_i_1__4_n_9\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      O => \empty_n_i_2__1_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_9\,
      Q => \^shift_c_empty_n\,
      R => SS(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00F000F0"
    )
        port map (
      I0 => \empty_n_i_2__1_n_9\,
      I1 => mOutPtr_reg(2),
      I2 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I3 => push,
      I4 => mOutPtr_reg(1),
      I5 => \^shift_c_full_n\,
      O => \full_n_i_1__4_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_9\,
      Q => \^shift_c_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I3 => mOutPtr_reg(1),
      O => p_1_out(1)
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \^shift_c_full_n\,
      I1 => alpha_c_full_n,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_start,
      I4 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      O => \mOutPtr[3]_i_1__4_n_9\
    );
\mOutPtr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA9A9AAA9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => push,
      I4 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I5 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => p_1_out(1),
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S is
  port (
    dst_1_data_empty_n : out STD_LOGIC;
    dst_1_data_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    img_out_TREADY_int_regslice : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln104_reg_211 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S : entity is "scharr_accel_fifo_w8_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S is
  signal \^dst_1_data_empty_n\ : STD_LOGIC;
  signal \^dst_1_data_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__14_n_9\ : STD_LOGIC;
  signal \full_n_i_1__14_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
begin
  dst_1_data_empty_n <= \^dst_1_data_empty_n\;
  dst_1_data_full_n <= \^dst_1_data_full_n\;
U_scharr_accel_fifo_w8_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_17
     port map (
      \B_V_data_1_payload_B_reg[0]\ => \mOutPtr_reg_n_9_[1]\,
      \B_V_data_1_payload_B_reg[0]_0\ => \mOutPtr_reg_n_9_[0]\,
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      dst_1_data_full_n => \^dst_1_data_full_n\,
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      p_dst_data_empty_n => p_dst_data_empty_n,
      push => push
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[1]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => push,
      I4 => \^dst_1_data_empty_n\,
      O => \empty_n_i_1__14_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_9\,
      Q => \^dst_1_data_empty_n\,
      R => SS(0)
    );
\full_n_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[1]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => push,
      I3 => B_V_data_1_sel_wr01_out,
      I4 => \^dst_1_data_full_n\,
      O => \full_n_i_1__14_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_9\,
      Q => \^dst_1_data_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => push,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => img_out_TREADY_int_regslice,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => \^dst_1_data_empty_n\,
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBBBBBBB24444444"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_6 is
  port (
    p_dstgx_data_empty_n : out STD_LOGIC;
    p_dstgx_data_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_6 : entity is "scharr_accel_fifo_w8_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_6;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_6 is
  signal \empty_n_i_1__15_n_9\ : STD_LOGIC;
  signal \full_n_i_1__15_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^p_dstgx_data_empty_n\ : STD_LOGIC;
  signal \^p_dstgx_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__15\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair202";
begin
  p_dstgx_data_empty_n <= \^p_dstgx_data_empty_n\;
  p_dstgx_data_full_n <= \^p_dstgx_data_full_n\;
U_scharr_accel_fifo_w8_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg_10
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      p_reg_reg => \mOutPtr_reg_n_9_[1]\,
      p_reg_reg_0 => \mOutPtr_reg_n_9_[0]\
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFF00008888"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgx_data_full_n\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg_n_9_[0]\,
      I4 => full_n_reg_0,
      I5 => \^p_dstgx_data_empty_n\,
      O => \empty_n_i_1__15_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_9\,
      Q => \^p_dstgx_data_empty_n\,
      R => SS(0)
    );
\full_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCC4"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgx_data_full_n\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg_n_9_[0]\,
      I4 => full_n_reg_0,
      O => \full_n_i_1__15_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_9\,
      Q => \^p_dstgx_data_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgx_data_full_n\,
      I2 => full_n_reg_0,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__11_n_9\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F87F0780"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgx_data_full_n\,
      I2 => \mOutPtr_reg_n_9_[0]\,
      I3 => full_n_reg_0,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__11_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_8 is
  port (
    p_dstgy_data_empty_n : out STD_LOGIC;
    p_dstgy_data_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_8 : entity is "scharr_accel_fifo_w8_d2_S";
end scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_8;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_8 is
  signal \empty_n_i_1__16_n_9\ : STD_LOGIC;
  signal \full_n_i_1__16_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^p_dstgy_data_empty_n\ : STD_LOGIC;
  signal \^p_dstgy_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__16\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair204";
begin
  p_dstgy_data_empty_n <= \^p_dstgy_data_empty_n\;
  p_dstgy_data_full_n <= \^p_dstgy_data_full_n\;
U_scharr_accel_fifo_w8_d2_S_ShiftReg: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_ShiftReg
     port map (
      B(7 downto 0) => B(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \ap_CS_fsm_reg[8]\ => \^p_dstgy_data_full_n\,
      ap_clk => ap_clk,
      full_n_reg => full_n_reg_0,
      mul_ln78_reg_194_reg => \mOutPtr_reg_n_9_[1]\,
      mul_ln78_reg_194_reg_0 => \mOutPtr_reg_n_9_[0]\,
      p_dstgx_data_full_n => p_dstgx_data_full_n
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFF00008888"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgy_data_full_n\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg_n_9_[0]\,
      I4 => full_n_reg_1,
      I5 => \^p_dstgy_data_empty_n\,
      O => \empty_n_i_1__16_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_9\,
      Q => \^p_dstgy_data_empty_n\,
      R => SS(0)
    );
\full_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCC4"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgy_data_full_n\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg_n_9_[0]\,
      I4 => full_n_reg_1,
      O => \full_n_i_1__16_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_9\,
      Q => \^p_dstgy_data_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgy_data_full_n\,
      I2 => full_n_reg_1,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__12_n_9\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F87F0780"
    )
        port map (
      I0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      I1 => \^p_dstgy_data_full_n\,
      I2 => \mOutPtr_reg_n_9_[0]\,
      I3 => full_n_reg_1,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__12_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__12_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1 : entity is "scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1";
end scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1 is
begin
scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0
     port map (
      D(9 downto 0) => D(9 downto 0),
      P(31 downto 0) => P(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter4_reg => ap_block_pp0_stage0_subdone,
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(23 downto 0) => p_reg_reg_0(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharr3x3_1_3_16_0_s is
  port (
    ap_ce_reg : out STD_LOGIC;
    ap_ce_reg_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \S00_2_reg_346_reg[10]\ : out STD_LOGIC;
    \S00_2_reg_346_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln166_2_reg_374_reg[13]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_g_fu_272_p2__1_carry__1\ : out STD_LOGIC;
    \tmp361_reg_349_pp0_iter2_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \S00_2_reg_346_reg[15]\ : out STD_LOGIC;
    \temp_g_fu_272_p2__1_carry__2\ : out STD_LOGIC;
    \ap_return_1_int_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC;
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    ap_ce_reg_reg_5 : out STD_LOGIC;
    ap_ce_reg_reg_6 : out STD_LOGIC;
    ap_ce_reg_reg_7 : out STD_LOGIC;
    ap_ce_reg_reg_8 : out STD_LOGIC;
    ap_ce_reg_reg_9 : out STD_LOGIC;
    ap_ce_reg_reg_10 : out STD_LOGIC;
    ap_ce_reg_reg_11 : out STD_LOGIC;
    ap_ce_reg_reg_12 : out STD_LOGIC;
    ap_ce_reg_reg_13 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \src_buf1_1_val_int_reg_reg[0]_0\ : in STD_LOGIC;
    \src_buf1_1_val_int_reg_reg[0]_1\ : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    \src_buf1_1_val_int_reg_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_buf1_2_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_buf2_0_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_buf2_2_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_buf3_0_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_buf3_2_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_buf1_1_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_buf3_1_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_1_int_reg_reg[6]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharr3x3_1_3_16_0_s : entity is "scharr_accel_xFScharr3x3_1_3_16_0_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharr3x3_1_3_16_0_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharr3x3_1_3_16_0_s is
  signal M01_fu_90_p3 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal M01_fu_90_p3_5 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal add_ln155_3_reg_354 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal add_ln155_3_reg_354_4 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal add_ln168_3_reg_359_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal \^ap_ce_reg_0\ : STD_LOGIC;
  signal ap_return_0_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_1_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFGradientX_16_0_s_fu_82_ap_return : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_xFGradientX_16_0_s_fu_82_n_26 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_27 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_28 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_29 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_30 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_31 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_32 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_33 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_34 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_35 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_56 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_57 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_58 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_59 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_60 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_61 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_62 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_63 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_64 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_81 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_82 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_83 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_84 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_9 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_94 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_95 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_96 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_97 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_82_n_98 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_ap_return : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_10 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_11 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_12 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_13 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_14 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_15 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_16 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_33 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_34 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_35 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_36 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_53 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_54 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_55 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_56 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_57 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_58 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_59 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_60 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_61 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_62 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_63 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_64 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_65 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_66 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_69 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_n_70 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_92_vb2_val : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFGradientX_16_0_s_fu_92_vm2_val : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFGradientX_16_0_s_fu_92_vt2_val : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFGradientY_16_0_s_fu_102_ap_return : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_xFGradientY_16_0_s_fu_102_n_40 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_102_n_41 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_102_n_42 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_102_n_43 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_102_n_44 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_102_n_45 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_102_n_46 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_102_n_47 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_112_ap_return : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf1_2_val_int_reg_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf2_2_val_int_reg_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf3_2_val_int_reg_reg_n_9_[7]\ : STD_LOGIC;
  signal tmp_2_fu_214_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_4_fu_240_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_6_fu_268_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_7_fu_283_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_s_fu_186_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln162_reg_369 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln166_fu_174_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln207_fu_122_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln208_1_fu_138_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln210_fu_152_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln214_fu_168_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln217_fu_177_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_int_reg_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_read_reg_305 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_read_reg_305_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb2_val_read_reg_298_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb2_val_read_reg_298_pp0_iter1_reg_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vt0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vt0_val_int_reg_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_ce_reg <= \^ap_ce_reg\;
  ap_ce_reg_0 <= \^ap_ce_reg_0\;
ap_ce_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA222"
    )
        port map (
      I0 => \src_buf1_1_val_int_reg_reg[0]_0\,
      I1 => \src_buf1_1_val_int_reg_reg[0]_1\,
      I2 => p_dstgx_data_full_n,
      I3 => p_dstgy_data_full_n,
      I4 => \src_buf1_1_val_int_reg_reg[0]_2\,
      O => \^ap_block_pp0_stage0_subdone\
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_block_pp0_stage0_subdone\,
      Q => \^ap_ce_reg_0\,
      R => '0'
    );
\ap_return_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_82_ap_return(0),
      Q => ap_return_0_int_reg(0),
      R => '0'
    );
\ap_return_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_82_ap_return(1),
      Q => ap_return_0_int_reg(1),
      R => '0'
    );
\ap_return_0_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_82_ap_return(2),
      Q => ap_return_0_int_reg(2),
      R => '0'
    );
\ap_return_0_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_82_ap_return(3),
      Q => ap_return_0_int_reg(3),
      R => '0'
    );
\ap_return_0_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_82_ap_return(4),
      Q => ap_return_0_int_reg(4),
      R => '0'
    );
\ap_return_0_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_82_ap_return(5),
      Q => ap_return_0_int_reg(5),
      R => '0'
    );
\ap_return_0_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_82_ap_return(6),
      Q => ap_return_0_int_reg(6),
      R => '0'
    );
\ap_return_0_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientX_16_0_s_fu_92_ap_return,
      Q => ap_return_0_int_reg(7),
      R => '0'
    );
\ap_return_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_102_ap_return(0),
      Q => ap_return_1_int_reg(0),
      R => '0'
    );
\ap_return_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_102_ap_return(1),
      Q => ap_return_1_int_reg(1),
      R => '0'
    );
\ap_return_1_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_102_ap_return(2),
      Q => ap_return_1_int_reg(2),
      R => '0'
    );
\ap_return_1_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_102_ap_return(3),
      Q => ap_return_1_int_reg(3),
      R => '0'
    );
\ap_return_1_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_102_ap_return(4),
      Q => ap_return_1_int_reg(4),
      R => '0'
    );
\ap_return_1_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_102_ap_return(5),
      Q => ap_return_1_int_reg(5),
      R => '0'
    );
\ap_return_1_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_102_ap_return(6),
      Q => ap_return_1_int_reg(6),
      R => '0'
    );
\ap_return_1_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_0\,
      D => grp_xFGradientY_16_0_s_fu_112_ap_return,
      Q => ap_return_1_int_reg(7),
      R => '0'
    );
grp_xFGradientX_16_0_s_fu_82: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_29
     port map (
      D(6 downto 0) => grp_xFGradientX_16_0_s_fu_82_ap_return(6 downto 0),
      DI(0) => grp_xFGradientX_16_0_s_fu_82_n_82,
      \GradientValuesX_reg_750_reg[6]\(6 downto 0) => ap_return_0_int_reg(6 downto 0),
      O(0) => \S00_2_reg_346_reg[10]_0\(0),
      Q(7) => \src_buf3_2_val_int_reg_reg_n_9_[7]\,
      Q(6) => \src_buf3_2_val_int_reg_reg_n_9_[6]\,
      Q(5) => \src_buf3_2_val_int_reg_reg_n_9_[5]\,
      Q(4) => \src_buf3_2_val_int_reg_reg_n_9_[4]\,
      Q(3) => \src_buf3_2_val_int_reg_reg_n_9_[3]\,
      Q(2) => \src_buf3_2_val_int_reg_reg_n_9_[2]\,
      Q(1) => \src_buf3_2_val_int_reg_reg_n_9_[1]\,
      Q(0) => \src_buf3_2_val_int_reg_reg_n_9_[0]\,
      S(2) => grp_xFGradientX_16_0_s_fu_82_n_56,
      S(1) => grp_xFGradientX_16_0_s_fu_82_n_57,
      S(0) => grp_xFGradientX_16_0_s_fu_82_n_58,
      \S00_2_reg_346_reg[10]_0\ => \S00_2_reg_346_reg[10]\,
      \S00_2_reg_346_reg[15]_0\(2 downto 0) => O(2 downto 0),
      \S00_2_reg_346_reg[15]_1\ => \S00_2_reg_346_reg[15]\,
      \add_ln155_3_reg_354_reg[11]\(6 downto 0) => M01_fu_90_p3(9 downto 3),
      \add_ln168_reg_379_reg[3]\(0) => add_ln168_3_reg_359_pp0_iter1_reg(1),
      ap_ce_reg_reg => ap_ce_reg_reg_7,
      ap_ce_reg_reg_0 => ap_ce_reg_reg_8,
      ap_ce_reg_reg_1 => ap_ce_reg_reg_9,
      ap_ce_reg_reg_2 => ap_ce_reg_reg_10,
      ap_ce_reg_reg_3 => ap_ce_reg_reg_11,
      ap_ce_reg_reg_4 => ap_ce_reg_reg_12,
      ap_ce_reg_reg_5 => ap_ce_reg_reg_13,
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[6]\ => \ap_return_0_int_reg_reg[6]_0\,
      \ap_return_int_reg_reg[0]_0\ => \^ap_ce_reg\,
      \temp_g_2_fu_213_p2__1_carry_i_4\(0) => add_ln155_3_reg_354(2),
      \tmp3_reg_344_reg[3]\(3) => grp_xFGradientY_16_0_s_fu_102_n_40,
      \tmp3_reg_344_reg[3]\(2) => grp_xFGradientY_16_0_s_fu_102_n_41,
      \tmp3_reg_344_reg[3]\(1) => grp_xFGradientY_16_0_s_fu_102_n_42,
      \tmp3_reg_344_reg[3]\(0) => grp_xFGradientY_16_0_s_fu_102_n_43,
      \tmp3_reg_344_reg[7]\(3) => grp_xFGradientY_16_0_s_fu_102_n_44,
      \tmp3_reg_344_reg[7]\(2) => grp_xFGradientY_16_0_s_fu_102_n_45,
      \tmp3_reg_344_reg[7]\(1) => grp_xFGradientY_16_0_s_fu_102_n_46,
      \tmp3_reg_344_reg[7]\(0) => grp_xFGradientY_16_0_s_fu_102_n_47,
      trunc_ln162_reg_369(1 downto 0) => trunc_ln162_reg_369(1 downto 0),
      trunc_ln166_fu_174_p1(8 downto 0) => trunc_ln166_fu_174_p1(8 downto 0),
      vb0_val_int_reg(7 downto 0) => vb0_val_int_reg(7 downto 0),
      \vb0_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln210_fu_152_p1(7 downto 0),
      vb0_val_read_reg_305(7 downto 0) => vb0_val_read_reg_305(7 downto 0),
      \vb0_val_read_reg_305_reg[2]_0\ => grp_xFGradientX_16_0_s_fu_82_n_81,
      \vb2_val_int_reg_reg[0]_0\ => grp_xFGradientX_16_0_s_fu_82_n_32,
      \vb2_val_int_reg_reg[1]_0\ => grp_xFGradientX_16_0_s_fu_82_n_33,
      \vb2_val_int_reg_reg[2]_0\ => grp_xFGradientX_16_0_s_fu_82_n_31,
      \vb2_val_int_reg_reg[3]_0\ => grp_xFGradientX_16_0_s_fu_82_n_30,
      \vb2_val_int_reg_reg[4]_0\ => grp_xFGradientX_16_0_s_fu_82_n_29,
      \vb2_val_int_reg_reg[5]_0\ => grp_xFGradientX_16_0_s_fu_82_n_35,
      \vb2_val_int_reg_reg[6]_0\ => grp_xFGradientX_16_0_s_fu_82_n_28,
      \vb2_val_int_reg_reg[7]_0\ => grp_xFGradientX_16_0_s_fu_82_n_9,
      vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0) => vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0),
      \vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0\(1) => grp_xFGradientX_16_0_s_fu_82_n_83,
      \vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0\(0) => grp_xFGradientX_16_0_s_fu_82_n_84,
      \vm0_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln208_1_fu_138_p1(7 downto 0),
      \vm2_val_int_reg_reg[0]_0\ => \^ap_ce_reg_0\,
      \vm2_val_int_reg_reg[7]_0\(7) => \src_buf2_2_val_int_reg_reg_n_9_[7]\,
      \vm2_val_int_reg_reg[7]_0\(6) => \src_buf2_2_val_int_reg_reg_n_9_[6]\,
      \vm2_val_int_reg_reg[7]_0\(5) => \src_buf2_2_val_int_reg_reg_n_9_[5]\,
      \vm2_val_int_reg_reg[7]_0\(4) => \src_buf2_2_val_int_reg_reg_n_9_[4]\,
      \vm2_val_int_reg_reg[7]_0\(3) => \src_buf2_2_val_int_reg_reg_n_9_[3]\,
      \vm2_val_int_reg_reg[7]_0\(2) => \src_buf2_2_val_int_reg_reg_n_9_[2]\,
      \vm2_val_int_reg_reg[7]_0\(1) => \src_buf2_2_val_int_reg_reg_n_9_[1]\,
      \vm2_val_int_reg_reg[7]_0\(0) => \src_buf2_2_val_int_reg_reg_n_9_[0]\,
      vt0_val_int_reg(7 downto 0) => vt0_val_int_reg(7 downto 0),
      \vt0_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln207_fu_122_p1(7 downto 0),
      \vt1_val_int_reg_reg[3]\(3) => grp_xFGradientX_16_0_s_fu_82_n_59,
      \vt1_val_int_reg_reg[3]\(2) => grp_xFGradientX_16_0_s_fu_82_n_60,
      \vt1_val_int_reg_reg[3]\(1) => grp_xFGradientX_16_0_s_fu_82_n_61,
      \vt1_val_int_reg_reg[3]\(0) => grp_xFGradientX_16_0_s_fu_82_n_62,
      \vt2_val_int_reg_reg[0]_0\ => grp_xFGradientX_16_0_s_fu_82_n_34,
      \vt2_val_int_reg_reg[6]_0\ => grp_xFGradientX_16_0_s_fu_82_n_27,
      \vt2_val_int_reg_reg[6]_1\(1) => grp_xFGradientX_16_0_s_fu_82_n_63,
      \vt2_val_int_reg_reg[6]_1\(0) => grp_xFGradientX_16_0_s_fu_82_n_64,
      \vt2_val_int_reg_reg[6]_2\(3) => grp_xFGradientX_16_0_s_fu_82_n_94,
      \vt2_val_int_reg_reg[6]_2\(2) => grp_xFGradientX_16_0_s_fu_82_n_95,
      \vt2_val_int_reg_reg[6]_2\(1) => grp_xFGradientX_16_0_s_fu_82_n_96,
      \vt2_val_int_reg_reg[6]_2\(0) => grp_xFGradientX_16_0_s_fu_82_n_97,
      \vt2_val_int_reg_reg[7]_0\ => grp_xFGradientX_16_0_s_fu_82_n_26,
      \vt2_val_int_reg_reg[7]_1\(0) => grp_xFGradientX_16_0_s_fu_82_n_98,
      \vt2_val_int_reg_reg[7]_2\(7) => \src_buf1_2_val_int_reg_reg_n_9_[7]\,
      \vt2_val_int_reg_reg[7]_2\(6) => \src_buf1_2_val_int_reg_reg_n_9_[6]\,
      \vt2_val_int_reg_reg[7]_2\(5) => \src_buf1_2_val_int_reg_reg_n_9_[5]\,
      \vt2_val_int_reg_reg[7]_2\(4) => \src_buf1_2_val_int_reg_reg_n_9_[4]\,
      \vt2_val_int_reg_reg[7]_2\(3) => \src_buf1_2_val_int_reg_reg_n_9_[3]\,
      \vt2_val_int_reg_reg[7]_2\(2) => \src_buf1_2_val_int_reg_reg_n_9_[2]\,
      \vt2_val_int_reg_reg[7]_2\(1) => \src_buf1_2_val_int_reg_reg_n_9_[1]\,
      \vt2_val_int_reg_reg[7]_2\(0) => \src_buf1_2_val_int_reg_reg_n_9_[0]\
    );
grp_xFGradientX_16_0_s_fu_92: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s_30
     port map (
      D(0) => D(0),
      DI(3) => grp_xFGradientX_16_0_s_fu_92_n_62,
      DI(2) => grp_xFGradientX_16_0_s_fu_92_n_63,
      DI(1) => grp_xFGradientX_16_0_s_fu_92_n_64,
      DI(0) => grp_xFGradientX_16_0_s_fu_92_n_65,
      \GradientValuesX_reg_750_reg[7]\(0) => ap_return_0_int_reg(7),
      Q(7 downto 0) => grp_xFGradientX_16_0_s_fu_92_vb2_val(7 downto 0),
      S(2) => grp_xFGradientX_16_0_s_fu_92_n_53,
      S(1) => grp_xFGradientX_16_0_s_fu_92_n_54,
      S(0) => grp_xFGradientX_16_0_s_fu_92_n_55,
      \add_ln155_3_reg_354_reg[11]\(6 downto 0) => M01_fu_90_p3_5(9 downto 3),
      ap_ce_reg_reg_0 => \^ap_ce_reg\,
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[0]_0\(0) => grp_xFGradientX_16_0_s_fu_92_ap_return,
      \temp_g_2_fu_213_p2__1_carry_i_4__0\(0) => add_ln155_3_reg_354_4(2),
      vb0_val_int_reg(7 downto 0) => vb0_val_int_reg_3(7 downto 0),
      \vb0_val_int_reg_reg[7]_0\(7 downto 0) => tmp_4_fu_240_p4(7 downto 0),
      vb0_val_read_reg_305(7 downto 0) => vb0_val_read_reg_305_1(7 downto 0),
      \vb0_val_read_reg_305_reg[2]_0\ => grp_xFGradientX_16_0_s_fu_92_n_69,
      \vb0_val_read_reg_305_reg[2]_1\ => grp_xFGradientX_16_0_s_fu_92_n_70,
      \vb2_val_int_reg_reg[0]_0\ => grp_xFGradientX_16_0_s_fu_92_n_35,
      \vb2_val_int_reg_reg[1]_0\ => grp_xFGradientX_16_0_s_fu_92_n_10,
      \vb2_val_int_reg_reg[2]_0\ => grp_xFGradientX_16_0_s_fu_92_n_11,
      \vb2_val_int_reg_reg[3]_0\ => grp_xFGradientX_16_0_s_fu_92_n_12,
      \vb2_val_int_reg_reg[4]_0\ => grp_xFGradientX_16_0_s_fu_92_n_13,
      \vb2_val_int_reg_reg[5]_0\ => grp_xFGradientX_16_0_s_fu_92_n_14,
      \vb2_val_int_reg_reg[6]_0\ => grp_xFGradientX_16_0_s_fu_92_n_15,
      \vb2_val_int_reg_reg[7]_0\ => grp_xFGradientX_16_0_s_fu_92_n_16,
      vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0) => vb2_val_read_reg_298_pp0_iter1_reg_0(7 downto 0),
      \vm0_val_int_reg_reg[7]_0\(7 downto 0) => tmp_2_fu_214_p4(7 downto 0),
      \vm2_val_int_reg_reg[0]_0\ => \^ap_ce_reg_0\,
      \vm2_val_int_reg_reg[7]_0\(7 downto 0) => grp_xFGradientX_16_0_s_fu_92_vm2_val(7 downto 0),
      vt0_val_int_reg(7 downto 0) => vt0_val_int_reg_2(7 downto 0),
      \vt0_val_int_reg_reg[7]_0\(7 downto 0) => tmp_s_fu_186_p4(7 downto 0),
      \vt1_val_int_reg_reg[3]\(3) => grp_xFGradientX_16_0_s_fu_92_n_56,
      \vt1_val_int_reg_reg[3]\(2) => grp_xFGradientX_16_0_s_fu_92_n_57,
      \vt1_val_int_reg_reg[3]\(1) => grp_xFGradientX_16_0_s_fu_92_n_58,
      \vt1_val_int_reg_reg[3]\(0) => grp_xFGradientX_16_0_s_fu_92_n_59,
      \vt2_val_int_reg_reg[0]_0\ => grp_xFGradientX_16_0_s_fu_92_n_36,
      \vt2_val_int_reg_reg[6]_0\ => grp_xFGradientX_16_0_s_fu_92_n_33,
      \vt2_val_int_reg_reg[6]_1\(1) => grp_xFGradientX_16_0_s_fu_92_n_60,
      \vt2_val_int_reg_reg[6]_1\(0) => grp_xFGradientX_16_0_s_fu_92_n_61,
      \vt2_val_int_reg_reg[7]_0\ => grp_xFGradientX_16_0_s_fu_92_n_34,
      \vt2_val_int_reg_reg[7]_1\(0) => grp_xFGradientX_16_0_s_fu_92_n_66,
      \vt2_val_int_reg_reg[7]_2\(7 downto 0) => grp_xFGradientX_16_0_s_fu_92_vt2_val(7 downto 0)
    );
grp_xFGradientY_16_0_s_fu_102: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_31
     port map (
      D(6 downto 0) => grp_xFGradientY_16_0_s_fu_102_ap_return(6 downto 0),
      DI(0) => grp_xFGradientX_16_0_s_fu_82_n_82,
      E(0) => \^ap_ce_reg\,
      \GradientValuesY_reg_756_reg[6]\(6 downto 0) => ap_return_1_int_reg(6 downto 0),
      O(0) => \tmp361_reg_349_pp0_iter2_reg_reg[13]\(0),
      Q(6 downto 0) => M01_fu_90_p3(9 downto 3),
      S(3) => grp_xFGradientX_16_0_s_fu_82_n_56,
      S(2) => grp_xFGradientX_16_0_s_fu_82_n_57,
      S(1) => grp_xFGradientX_16_0_s_fu_82_n_58,
      S(0) => grp_xFGradientX_16_0_s_fu_82_n_34,
      \add_ln155_3_reg_354_reg[11]_0\(0) => grp_xFGradientX_16_0_s_fu_82_n_98,
      \add_ln155_3_reg_354_reg[11]_1\(1) => grp_xFGradientX_16_0_s_fu_82_n_63,
      \add_ln155_3_reg_354_reg[11]_1\(0) => grp_xFGradientX_16_0_s_fu_82_n_64,
      \add_ln155_3_reg_354_reg[11]_2\ => grp_xFGradientX_16_0_s_fu_82_n_26,
      \add_ln155_3_reg_354_reg[11]_3\ => grp_xFGradientX_16_0_s_fu_82_n_27,
      \add_ln155_3_reg_354_reg[2]_0\(0) => add_ln155_3_reg_354(2),
      \add_ln155_3_reg_354_reg[7]_0\(3) => grp_xFGradientX_16_0_s_fu_82_n_94,
      \add_ln155_3_reg_354_reg[7]_0\(2) => grp_xFGradientX_16_0_s_fu_82_n_95,
      \add_ln155_3_reg_354_reg[7]_0\(1) => grp_xFGradientX_16_0_s_fu_82_n_96,
      \add_ln155_3_reg_354_reg[7]_0\(0) => grp_xFGradientX_16_0_s_fu_82_n_97,
      \add_ln155_3_reg_354_reg[7]_1\(3) => grp_xFGradientX_16_0_s_fu_82_n_59,
      \add_ln155_3_reg_354_reg[7]_1\(2) => grp_xFGradientX_16_0_s_fu_82_n_60,
      \add_ln155_3_reg_354_reg[7]_1\(1) => grp_xFGradientX_16_0_s_fu_82_n_61,
      \add_ln155_3_reg_354_reg[7]_1\(0) => grp_xFGradientX_16_0_s_fu_82_n_62,
      \add_ln166_2_reg_374_reg[13]_0\(2 downto 0) => \add_ln166_2_reg_374_reg[13]\(2 downto 0),
      \add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0\(0) => add_ln168_3_reg_359_pp0_iter1_reg(1),
      \add_ln168_reg_379_reg[3]_0\(1) => grp_xFGradientX_16_0_s_fu_82_n_83,
      \add_ln168_reg_379_reg[3]_0\(0) => grp_xFGradientX_16_0_s_fu_82_n_84,
      ap_ce_reg_reg => ap_ce_reg_reg_0,
      ap_ce_reg_reg_0 => ap_ce_reg_reg_1,
      ap_ce_reg_reg_1 => ap_ce_reg_reg_2,
      ap_ce_reg_reg_2 => ap_ce_reg_reg_3,
      ap_ce_reg_reg_3 => ap_ce_reg_reg_4,
      ap_ce_reg_reg_4 => ap_ce_reg_reg_5,
      ap_ce_reg_reg_5 => ap_ce_reg_reg_6,
      ap_clk => ap_clk,
      \ap_return_1_int_reg_reg[6]\ => \ap_return_1_int_reg_reg[6]_0\,
      \temp_g_fu_272_p2__1_carry__1_0\ => \temp_g_fu_272_p2__1_carry__1\,
      \temp_g_fu_272_p2__1_carry__2_0\ => \temp_g_fu_272_p2__1_carry__2\,
      \tmp3_reg_344_reg[3]_0\ => grp_xFGradientX_16_0_s_fu_82_n_32,
      \tmp3_reg_344_reg[3]_1\ => grp_xFGradientX_16_0_s_fu_82_n_33,
      \tmp3_reg_344_reg[3]_2\ => grp_xFGradientX_16_0_s_fu_82_n_31,
      \tmp3_reg_344_reg[3]_3\ => grp_xFGradientX_16_0_s_fu_82_n_30,
      \tmp3_reg_344_reg[7]_0\ => grp_xFGradientX_16_0_s_fu_82_n_29,
      \tmp3_reg_344_reg[7]_1\ => grp_xFGradientX_16_0_s_fu_82_n_35,
      \tmp3_reg_344_reg[7]_2\ => grp_xFGradientX_16_0_s_fu_82_n_28,
      \tmp3_reg_344_reg[7]_3\ => grp_xFGradientX_16_0_s_fu_82_n_9,
      \tmp3_reg_344_reg[8]_0\(8 downto 0) => trunc_ln166_fu_174_p1(8 downto 0),
      \trunc_ln162_reg_369_reg[1]_0\(1 downto 0) => trunc_ln162_reg_369(1 downto 0),
      \trunc_ln162_reg_369_reg[4]_0\ => grp_xFGradientX_16_0_s_fu_82_n_81,
      vb0_val_int_reg(7 downto 0) => vb0_val_int_reg(7 downto 0),
      \vb0_val_int_reg_reg[3]\(3) => grp_xFGradientY_16_0_s_fu_102_n_40,
      \vb0_val_int_reg_reg[3]\(2) => grp_xFGradientY_16_0_s_fu_102_n_41,
      \vb0_val_int_reg_reg[3]\(1) => grp_xFGradientY_16_0_s_fu_102_n_42,
      \vb0_val_int_reg_reg[3]\(0) => grp_xFGradientY_16_0_s_fu_102_n_43,
      \vb0_val_int_reg_reg[7]\(3) => grp_xFGradientY_16_0_s_fu_102_n_44,
      \vb0_val_int_reg_reg[7]\(2) => grp_xFGradientY_16_0_s_fu_102_n_45,
      \vb0_val_int_reg_reg[7]\(1) => grp_xFGradientY_16_0_s_fu_102_n_46,
      \vb0_val_int_reg_reg[7]\(0) => grp_xFGradientY_16_0_s_fu_102_n_47,
      vb0_val_read_reg_305(7 downto 0) => vb0_val_read_reg_305(7 downto 0),
      \vb1_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln217_fu_177_p1(7 downto 0),
      vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0) => vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0),
      \vt0_val_read_reg_333_reg[7]_0\(7 downto 0) => vt0_val_int_reg(7 downto 0),
      \vt1_val_int_reg_reg[0]_0\(0) => \^ap_ce_reg_0\,
      \vt1_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln214_fu_168_p1(7 downto 0)
    );
grp_xFGradientY_16_0_s_fu_112: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s_32
     port map (
      D(0) => grp_xFGradientY_16_0_s_fu_112_ap_return,
      DI(3) => grp_xFGradientX_16_0_s_fu_92_n_62,
      DI(2) => grp_xFGradientX_16_0_s_fu_92_n_63,
      DI(1) => grp_xFGradientX_16_0_s_fu_92_n_64,
      DI(0) => grp_xFGradientX_16_0_s_fu_92_n_65,
      \GradientValuesY_reg_756_reg[7]\(0) => ap_return_1_int_reg(7),
      Q(6 downto 0) => M01_fu_90_p3_5(9 downto 3),
      S(3) => grp_xFGradientX_16_0_s_fu_92_n_53,
      S(2) => grp_xFGradientX_16_0_s_fu_92_n_54,
      S(1) => grp_xFGradientX_16_0_s_fu_92_n_55,
      S(0) => grp_xFGradientX_16_0_s_fu_92_n_36,
      \add_ln155_3_reg_354_reg[11]_0\(0) => grp_xFGradientX_16_0_s_fu_92_n_66,
      \add_ln155_3_reg_354_reg[11]_1\(1) => grp_xFGradientX_16_0_s_fu_92_n_60,
      \add_ln155_3_reg_354_reg[11]_1\(0) => grp_xFGradientX_16_0_s_fu_92_n_61,
      \add_ln155_3_reg_354_reg[11]_2\ => grp_xFGradientX_16_0_s_fu_92_n_34,
      \add_ln155_3_reg_354_reg[11]_3\ => grp_xFGradientX_16_0_s_fu_92_n_33,
      \add_ln155_3_reg_354_reg[2]_0\(0) => add_ln155_3_reg_354_4(2),
      \add_ln155_3_reg_354_reg[7]_0\(3) => grp_xFGradientX_16_0_s_fu_92_n_56,
      \add_ln155_3_reg_354_reg[7]_0\(2) => grp_xFGradientX_16_0_s_fu_92_n_57,
      \add_ln155_3_reg_354_reg[7]_0\(1) => grp_xFGradientX_16_0_s_fu_92_n_58,
      \add_ln155_3_reg_354_reg[7]_0\(0) => grp_xFGradientX_16_0_s_fu_92_n_59,
      ap_clk => ap_clk,
      \ap_return_1_int_reg_reg[7]\(0) => \ap_return_1_int_reg_reg[7]_0\(0),
      \temp_g_2_reg_364_reg[4]_0\ => grp_xFGradientX_16_0_s_fu_92_n_70,
      \temp_g_2_reg_364_reg[4]_1\ => grp_xFGradientX_16_0_s_fu_92_n_69,
      \tmp3_reg_344_reg[3]_0\ => grp_xFGradientX_16_0_s_fu_92_n_35,
      \tmp3_reg_344_reg[3]_1\ => grp_xFGradientX_16_0_s_fu_92_n_10,
      \tmp3_reg_344_reg[3]_2\ => grp_xFGradientX_16_0_s_fu_92_n_11,
      \tmp3_reg_344_reg[3]_3\ => grp_xFGradientX_16_0_s_fu_92_n_12,
      \tmp3_reg_344_reg[7]_0\ => grp_xFGradientX_16_0_s_fu_92_n_13,
      \tmp3_reg_344_reg[7]_1\ => grp_xFGradientX_16_0_s_fu_92_n_14,
      \tmp3_reg_344_reg[7]_2\ => grp_xFGradientX_16_0_s_fu_92_n_15,
      \tmp3_reg_344_reg[7]_3\ => grp_xFGradientX_16_0_s_fu_92_n_16,
      \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0\ => \^ap_ce_reg\,
      vb0_val_int_reg(7 downto 0) => vb0_val_int_reg_3(7 downto 0),
      vb0_val_read_reg_305(7 downto 0) => vb0_val_read_reg_305_1(7 downto 0),
      \vb1_val_int_reg_reg[7]_0\(7 downto 0) => tmp_7_fu_283_p4(7 downto 0),
      vb2_val_read_reg_298_pp0_iter1_reg(7 downto 0) => vb2_val_read_reg_298_pp0_iter1_reg_0(7 downto 0),
      \vt0_val_read_reg_333_reg[7]_0\(7 downto 0) => vt0_val_int_reg_2(7 downto 0),
      \vt1_val_int_reg_reg[0]_0\(0) => \^ap_ce_reg_0\,
      \vt1_val_int_reg_reg[7]_0\(7 downto 0) => tmp_6_fu_268_p4(7 downto 0)
    );
\src_buf1_0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(0),
      Q => trunc_ln207_fu_122_p1(0),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(8),
      Q => tmp_s_fu_186_p4(0),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(9),
      Q => tmp_s_fu_186_p4(1),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(10),
      Q => tmp_s_fu_186_p4(2),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(11),
      Q => tmp_s_fu_186_p4(3),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(1),
      Q => trunc_ln207_fu_122_p1(1),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(12),
      Q => tmp_s_fu_186_p4(4),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(13),
      Q => tmp_s_fu_186_p4(5),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(14),
      Q => tmp_s_fu_186_p4(6),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(15),
      Q => tmp_s_fu_186_p4(7),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(2),
      Q => trunc_ln207_fu_122_p1(2),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(3),
      Q => trunc_ln207_fu_122_p1(3),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(4),
      Q => trunc_ln207_fu_122_p1(4),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(5),
      Q => trunc_ln207_fu_122_p1(5),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(6),
      Q => trunc_ln207_fu_122_p1(6),
      R => '0'
    );
\src_buf1_0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(7),
      Q => trunc_ln207_fu_122_p1(7),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(0),
      Q => trunc_ln214_fu_168_p1(0),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(8),
      Q => tmp_6_fu_268_p4(0),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(9),
      Q => tmp_6_fu_268_p4(1),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(10),
      Q => tmp_6_fu_268_p4(2),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(11),
      Q => tmp_6_fu_268_p4(3),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(1),
      Q => trunc_ln214_fu_168_p1(1),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(12),
      Q => tmp_6_fu_268_p4(4),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(13),
      Q => tmp_6_fu_268_p4(5),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(14),
      Q => tmp_6_fu_268_p4(6),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(15),
      Q => tmp_6_fu_268_p4(7),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(2),
      Q => trunc_ln214_fu_168_p1(2),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(3),
      Q => trunc_ln214_fu_168_p1(3),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(4),
      Q => trunc_ln214_fu_168_p1(4),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(5),
      Q => trunc_ln214_fu_168_p1(5),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(6),
      Q => trunc_ln214_fu_168_p1(6),
      R => '0'
    );
\src_buf1_1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_1_val_int_reg_reg[23]_0\(7),
      Q => trunc_ln214_fu_168_p1(7),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(0),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[0]\,
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(8),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(0),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(9),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(1),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(10),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(2),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(11),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(3),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(1),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[1]\,
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(12),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(4),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(13),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(5),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(14),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(6),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(15),
      Q => grp_xFGradientX_16_0_s_fu_92_vt2_val(7),
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(2),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[2]\,
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(3),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[3]\,
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(4),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[4]\,
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(5),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(6),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[6]\,
      R => '0'
    );
\src_buf1_2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf1_2_val_int_reg_reg[23]_0\(7),
      Q => \src_buf1_2_val_int_reg_reg_n_9_[7]\,
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(0),
      Q => trunc_ln208_1_fu_138_p1(0),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(8),
      Q => tmp_2_fu_214_p4(0),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(9),
      Q => tmp_2_fu_214_p4(1),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(10),
      Q => tmp_2_fu_214_p4(2),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(11),
      Q => tmp_2_fu_214_p4(3),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(1),
      Q => trunc_ln208_1_fu_138_p1(1),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(12),
      Q => tmp_2_fu_214_p4(4),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(13),
      Q => tmp_2_fu_214_p4(5),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(14),
      Q => tmp_2_fu_214_p4(6),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(15),
      Q => tmp_2_fu_214_p4(7),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(2),
      Q => trunc_ln208_1_fu_138_p1(2),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(3),
      Q => trunc_ln208_1_fu_138_p1(3),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(4),
      Q => trunc_ln208_1_fu_138_p1(4),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(5),
      Q => trunc_ln208_1_fu_138_p1(5),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(6),
      Q => trunc_ln208_1_fu_138_p1(6),
      R => '0'
    );
\src_buf2_0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_0_val_int_reg_reg[23]_0\(7),
      Q => trunc_ln208_1_fu_138_p1(7),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(0),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[0]\,
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(8),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(0),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(9),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(1),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(10),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(2),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(11),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(3),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(1),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[1]\,
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(12),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(4),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(13),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(5),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(14),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(6),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(15),
      Q => grp_xFGradientX_16_0_s_fu_92_vm2_val(7),
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(2),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[2]\,
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(3),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[3]\,
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(4),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[4]\,
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(5),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(6),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[6]\,
      R => '0'
    );
\src_buf2_2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf2_2_val_int_reg_reg[23]_0\(7),
      Q => \src_buf2_2_val_int_reg_reg_n_9_[7]\,
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(0),
      Q => trunc_ln210_fu_152_p1(0),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(8),
      Q => tmp_4_fu_240_p4(0),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(9),
      Q => tmp_4_fu_240_p4(1),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(10),
      Q => tmp_4_fu_240_p4(2),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(11),
      Q => tmp_4_fu_240_p4(3),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(1),
      Q => trunc_ln210_fu_152_p1(1),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(12),
      Q => tmp_4_fu_240_p4(4),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(13),
      Q => tmp_4_fu_240_p4(5),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(14),
      Q => tmp_4_fu_240_p4(6),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(15),
      Q => tmp_4_fu_240_p4(7),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(2),
      Q => trunc_ln210_fu_152_p1(2),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(3),
      Q => trunc_ln210_fu_152_p1(3),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(4),
      Q => trunc_ln210_fu_152_p1(4),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(5),
      Q => trunc_ln210_fu_152_p1(5),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(6),
      Q => trunc_ln210_fu_152_p1(6),
      R => '0'
    );
\src_buf3_0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_0_val_int_reg_reg[23]_0\(7),
      Q => trunc_ln210_fu_152_p1(7),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(0),
      Q => trunc_ln217_fu_177_p1(0),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(8),
      Q => tmp_7_fu_283_p4(0),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(9),
      Q => tmp_7_fu_283_p4(1),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(10),
      Q => tmp_7_fu_283_p4(2),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(11),
      Q => tmp_7_fu_283_p4(3),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(1),
      Q => trunc_ln217_fu_177_p1(1),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(12),
      Q => tmp_7_fu_283_p4(4),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(13),
      Q => tmp_7_fu_283_p4(5),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(14),
      Q => tmp_7_fu_283_p4(6),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(15),
      Q => tmp_7_fu_283_p4(7),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(2),
      Q => trunc_ln217_fu_177_p1(2),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(3),
      Q => trunc_ln217_fu_177_p1(3),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(4),
      Q => trunc_ln217_fu_177_p1(4),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(5),
      Q => trunc_ln217_fu_177_p1(5),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(6),
      Q => trunc_ln217_fu_177_p1(6),
      R => '0'
    );
\src_buf3_1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_1_val_int_reg_reg[23]_0\(7),
      Q => trunc_ln217_fu_177_p1(7),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(0),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[0]\,
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(8),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(0),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(9),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(1),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(10),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(2),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(11),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(3),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(1),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[1]\,
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(12),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(4),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(13),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(5),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(14),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(6),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(15),
      Q => grp_xFGradientX_16_0_s_fu_92_vb2_val(7),
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(2),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[2]\,
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(3),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[3]\,
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(4),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[4]\,
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(5),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[5]\,
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(6),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[6]\,
      R => '0'
    );
\src_buf3_2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \src_buf3_2_val_int_reg_reg[23]_0\(7),
      Q => \src_buf3_2_val_int_reg_reg_n_9_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we1 : out STD_LOGIC;
    buf_1_we1 : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    zext_ln392_reg_146_reg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln386_fu_114_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop : entity is "scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop is
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal col_4_fu_120_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal col_fu_50 : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln386_fu_114_p2 : STD_LOGIC;
  signal \icmp_ln386_fu_114_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln386_fu_114_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln386_fu_114_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln386_fu_114_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln386_fu_114_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln386_fu_114_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln386_fu_114_p2_carry_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ram_reg_0_i_26_n_9 : STD_LOGIC;
  signal \zext_ln392_reg_146[0]_i_1_n_9\ : STD_LOGIC;
  signal \^zext_ln392_reg_146_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_icmp_ln386_fu_114_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln386_fu_114_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln386_fu_114_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln386_fu_114_p2_carry__0\ : label is 11;
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  zext_ln392_reg_146_reg(11 downto 0) <= \^zext_ln392_reg_146_reg\(11 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\col_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(0),
      Q => \col_fu_50_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(10),
      Q => \col_fu_50_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(11),
      Q => \col_fu_50_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(12),
      Q => \col_fu_50_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(1),
      Q => \col_fu_50_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(2),
      Q => \col_fu_50_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(3),
      Q => \col_fu_50_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(4),
      Q => \col_fu_50_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(5),
      Q => \col_fu_50_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(6),
      Q => \col_fu_50_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(7),
      Q => \col_fu_50_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(8),
      Q => \col_fu_50_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\col_fu_50_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(9),
      Q => \col_fu_50_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
flow_control_loop_pipe_sequential_init_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_33
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      CO(0) => icmp_ln386_fu_114_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      E(0) => col_fu_50,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SS(0) => SS(0),
      address1(11 downto 0) => address1(11 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_44,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_9,
      \col_fu_50_reg[0]\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \col_fu_50_reg[12]\(12 downto 0) => col_4_fu_120_p2(12 downto 0),
      \col_fu_50_reg[12]_0\(12) => \col_fu_50_reg_n_9_[12]\,
      \col_fu_50_reg[12]_0\(11) => \col_fu_50_reg_n_9_[11]\,
      \col_fu_50_reg[12]_0\(10) => \col_fu_50_reg_n_9_[10]\,
      \col_fu_50_reg[12]_0\(9) => \col_fu_50_reg_n_9_[9]\,
      \col_fu_50_reg[12]_0\(8) => \col_fu_50_reg_n_9_[8]\,
      \col_fu_50_reg[12]_0\(7) => \col_fu_50_reg_n_9_[7]\,
      \col_fu_50_reg[12]_0\(6) => \col_fu_50_reg_n_9_[6]\,
      \col_fu_50_reg[12]_0\(5) => \col_fu_50_reg_n_9_[5]\,
      \col_fu_50_reg[12]_0\(4) => \col_fu_50_reg_n_9_[4]\,
      \col_fu_50_reg[12]_0\(3) => \col_fu_50_reg_n_9_[3]\,
      \col_fu_50_reg[12]_0\(2) => \col_fu_50_reg_n_9_[2]\,
      \col_fu_50_reg[12]_0\(1) => \col_fu_50_reg_n_9_[1]\,
      \col_fu_50_reg[12]_0\(0) => \col_fu_50_reg_n_9_[0]\,
      \col_fu_50_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      \col_fu_50_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      \col_fu_50_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      \col_fu_50_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      \col_fu_50_reg[6]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      \col_fu_50_reg[6]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      \col_fu_50_reg[6]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      \col_fu_50_reg[6]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_59,
      grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      \icmp_ln386_fu_114_p2_carry__0\(15 downto 0) => \icmp_ln386_fu_114_p2_carry__0_0\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      p_1_in => p_1_in,
      ram_reg_2 => ram_reg_2,
      ram_reg_2_0 => ram_reg_0_i_26_n_9,
      we1 => we1
    );
icmp_ln386_fu_114_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln386_fu_114_p2_carry_n_9,
      CO(2) => icmp_ln386_fu_114_p2_carry_n_10,
      CO(1) => icmp_ln386_fu_114_p2_carry_n_11,
      CO(0) => icmp_ln386_fu_114_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      O(3 downto 0) => NLW_icmp_ln386_fu_114_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_39
    );
\icmp_ln386_fu_114_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln386_fu_114_p2_carry_n_9,
      CO(3) => icmp_ln386_fu_114_p2,
      CO(2) => \icmp_ln386_fu_114_p2_carry__0_n_10\,
      CO(1) => \icmp_ln386_fu_114_p2_carry__0_n_11\,
      CO(0) => \icmp_ln386_fu_114_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      O(3 downto 0) => \NLW_icmp_ln386_fu_114_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_0,
      O => buf_1_we1
    );
ram_reg_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => in_mat_data_empty_n,
      I2 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => ram_reg_0_i_26_n_9
    );
\zext_ln392_reg_146[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88080000"
    )
        port map (
      I0 => \col_fu_50_reg_n_9_[0]\,
      I1 => flow_control_loop_pipe_sequential_init_U_n_44,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => in_mat_data_empty_n,
      I4 => icmp_ln386_fu_114_p2,
      I5 => \^zext_ln392_reg_146_reg\(0),
      O => \zext_ln392_reg_146[0]_i_1_n_9\
    );
\zext_ln392_reg_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln392_reg_146[0]_i_1_n_9\,
      Q => \^zext_ln392_reg_146_reg\(0),
      R => '0'
    );
\zext_ln392_reg_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[10]\,
      Q => \^zext_ln392_reg_146_reg\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[11]\,
      Q => \^zext_ln392_reg_146_reg\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[1]\,
      Q => \^zext_ln392_reg_146_reg\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[2]\,
      Q => \^zext_ln392_reg_146_reg\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[3]\,
      Q => \^zext_ln392_reg_146_reg\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[4]\,
      Q => \^zext_ln392_reg_146_reg\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[5]\,
      Q => \^zext_ln392_reg_146_reg\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[6]\,
      Q => \^zext_ln392_reg_146_reg\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[7]\,
      Q => \^zext_ln392_reg_146_reg\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[8]\,
      Q => \^zext_ln392_reg_146_reg\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
\zext_ln392_reg_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[9]\,
      Q => \^zext_ln392_reg_146_reg\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_59
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2 is
  port (
    \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter5_reg : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \S00_2_reg_346_reg[13]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    q_fu_80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GradientValuesX_fu_72_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_fu_68_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \ref_tmp_reg_770_reg[0]_0\ : in STD_LOGIC;
    \GradientValuesY_fu_68_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_fu_72_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ref_tmp_reg_770_reg[7]_0\ : in STD_LOGIC;
    \trunc_ln469_reg_743_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln470_reg_749_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln467_reg_754_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln475_reg_760_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln472_reg_765_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2 : entity is "scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2 is
  signal GradientValuesY_fu_68 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9 : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter5_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_34 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_35 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_36 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_37 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_38 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_39 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_40 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_41 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_42 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_43 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_44 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_45 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_46 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_47 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_48 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_49 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_50 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_51 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_52 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_53 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_54 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_55 : STD_LOGIC;
  signal grp_xFGradientX_16_0_s_fu_140_n_56 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_16 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_17 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_18 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_19 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_20 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_21 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_22 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_23 : STD_LOGIC;
  signal grp_xFGradientY_16_0_s_fu_153_n_24 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready : STD_LOGIC;
  signal i_4_fu_194_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_fu_760 : STD_LOGIC;
  signal i_fu_761 : STD_LOGIC;
  signal \i_fu_76_reg_n_9_[0]\ : STD_LOGIC;
  signal \i_fu_76_reg_n_9_[1]\ : STD_LOGIC;
  signal icmp_ln466_fu_188_p2 : STD_LOGIC;
  signal \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9\ : STD_LOGIC;
  signal \^icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal q_1_fu_679_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^q_fu_80\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ref_tmp1_reg_775 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ref_tmp_reg_770 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_g_2_reg_364 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal trunc_ln162_reg_369 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal trunc_ln467_reg_754 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln469_reg_743 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln470_reg_749 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln472_reg_765 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln475_reg_760 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_int_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vb0_val_read_reg_305 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vb0_val_read_reg_305_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vt0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/icmp_ln466_reg_739_pp0_iter3_reg_reg ";
  attribute srl_name of \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4 ";
begin
  ap_loop_exit_ready_pp0_iter5_reg <= \^ap_loop_exit_ready_pp0_iter5_reg\;
  \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\ <= \^icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\;
  q_fu_80(1 downto 0) <= \^q_fu_80\(1 downto 0);
\GradientValuesX_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \GradientValuesX_fu_72_reg[7]_0\(0),
      R => '0'
    );
\GradientValuesX_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \GradientValuesX_fu_72_reg[7]_0\(1),
      R => '0'
    );
\GradientValuesX_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \GradientValuesX_fu_72_reg[7]_0\(2),
      R => '0'
    );
\GradientValuesX_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \GradientValuesX_fu_72_reg[7]_0\(3),
      R => '0'
    );
\GradientValuesX_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \GradientValuesX_fu_72_reg[7]_0\(4),
      R => '0'
    );
\GradientValuesX_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \GradientValuesX_fu_72_reg[7]_0\(5),
      R => '0'
    );
\GradientValuesX_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \GradientValuesX_fu_72_reg[7]_0\(6),
      R => '0'
    );
\GradientValuesX_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \GradientValuesX_fu_72_reg[7]_0\(7),
      R => '0'
    );
\GradientValuesY_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \GradientValuesY_fu_68_reg[7]_0\(0),
      R => '0'
    );
\GradientValuesY_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \GradientValuesY_fu_68_reg[7]_0\(1),
      R => '0'
    );
\GradientValuesY_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \GradientValuesY_fu_68_reg[7]_0\(2),
      R => '0'
    );
\GradientValuesY_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \GradientValuesY_fu_68_reg[7]_0\(3),
      R => '0'
    );
\GradientValuesY_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \GradientValuesY_fu_68_reg[7]_0\(4),
      R => '0'
    );
\GradientValuesY_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \GradientValuesY_fu_68_reg[7]_0\(5),
      R => '0'
    );
\GradientValuesY_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \GradientValuesY_fu_68_reg[7]_0\(6),
      R => '0'
    );
\GradientValuesY_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \GradientValuesY_fu_68_reg[7]_0\(7),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_760,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9
    );
\ap_loop_exit_ready_pp0_iter5_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9,
      Q => \^ap_loop_exit_ready_pp0_iter5_reg\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_27
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => GradientValuesY_fu_68,
      \GradientValuesX_fu_72_reg[7]\(7 downto 0) => \GradientValuesX_fu_72_reg[7]_1\(7 downto 0),
      \GradientValuesY_fu_68_reg[7]\(7 downto 0) => \GradientValuesY_fu_68_reg[7]_1\(7 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[7]\ => \^ap_loop_exit_ready_pp0_iter5_reg\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready,
      grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      i_4_fu_194_p2(1 downto 0) => i_4_fu_194_p2(1 downto 0),
      i_fu_760 => i_fu_760,
      \i_fu_76_reg[0]\(0) => i_fu_761,
      icmp_ln466_fu_188_p2 => icmp_ln466_fu_188_p2,
      p_0_in(0) => p_0_in(3),
      q_1_fu_679_p2(0) => q_1_fu_679_p2(4),
      q_fu_80(1 downto 0) => \^q_fu_80\(1 downto 0),
      ref_tmp1_reg_775(7 downto 0) => ref_tmp1_reg_775(7 downto 0),
      \ref_tmp1_reg_775_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_13,
      \ref_tmp1_reg_775_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_14,
      \ref_tmp1_reg_775_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_15,
      \ref_tmp1_reg_775_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_16,
      \ref_tmp1_reg_775_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      \ref_tmp1_reg_775_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      \ref_tmp1_reg_775_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      \ref_tmp1_reg_775_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      ref_tmp_reg_770(7 downto 0) => ref_tmp_reg_770(7 downto 0),
      \ref_tmp_reg_770_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_21,
      \ref_tmp_reg_770_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ref_tmp_reg_770_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_23,
      \ref_tmp_reg_770_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_24,
      \ref_tmp_reg_770_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_25,
      \ref_tmp_reg_770_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      \ref_tmp_reg_770_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_27,
      \ref_tmp_reg_770_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \trunc_ln469_reg_743_reg[7]\ => \i_fu_76_reg_n_9_[0]\,
      \trunc_ln469_reg_743_reg[7]_0\ => \i_fu_76_reg_n_9_[1]\
    );
grp_xFGradientX_16_0_s_fu_140: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFGradientX_16_0_s
     port map (
      DI(2) => grp_xFGradientX_16_0_s_fu_140_n_50,
      DI(1) => grp_xFGradientX_16_0_s_fu_140_n_51,
      DI(0) => grp_xFGradientX_16_0_s_fu_140_n_52,
      Q(7 downto 0) => trunc_ln469_reg_743(7 downto 0),
      S(2) => grp_xFGradientX_16_0_s_fu_140_n_35,
      S(1) => grp_xFGradientX_16_0_s_fu_140_n_36,
      S(0) => grp_xFGradientX_16_0_s_fu_140_n_37,
      \S00_2_reg_346_reg[13]_0\(5 downto 0) => \S00_2_reg_346_reg[13]\(5 downto 0),
      \S00_2_reg_346_reg[15]_0\ => grp_xFGradientX_16_0_s_fu_140_n_34,
      \S00_2_reg_346_reg[15]_1\ => grp_xFGradientX_16_0_s_fu_140_n_42,
      \S00_2_reg_346_reg[15]_2\ => grp_xFGradientX_16_0_s_fu_140_n_43,
      \S00_2_reg_346_reg[15]_3\ => grp_xFGradientX_16_0_s_fu_140_n_44,
      \S00_2_reg_346_reg[15]_4\ => grp_xFGradientX_16_0_s_fu_140_n_45,
      \S00_2_reg_346_reg[15]_5\ => grp_xFGradientX_16_0_s_fu_140_n_46,
      \S00_2_reg_346_reg[15]_6\ => grp_xFGradientX_16_0_s_fu_140_n_47,
      \S00_2_reg_346_reg[15]_7\ => grp_xFGradientX_16_0_s_fu_140_n_48,
      \S00_2_reg_346_reg[15]_8\ => grp_xFGradientX_16_0_s_fu_140_n_49,
      ap_clk => ap_clk,
      \ref_tmp_reg_770_reg[0]\ => \ref_tmp_reg_770_reg[0]_0\,
      \ref_tmp_reg_770_reg[0]_0\ => \^icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\,
      temp_g_2_reg_364(0) => temp_g_2_reg_364(8),
      trunc_ln162_reg_369(5 downto 0) => trunc_ln162_reg_369(7 downto 2),
      \vb0_val_int_reg_reg[6]_0\(6 downto 0) => vb0_val_int_reg(6 downto 0),
      \vb0_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln467_reg_754(7 downto 0),
      vb0_val_read_reg_305(7 downto 0) => vb0_val_read_reg_305(7 downto 0),
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(3) => grp_xFGradientX_16_0_s_fu_140_n_38,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(2) => grp_xFGradientX_16_0_s_fu_140_n_39,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(1) => grp_xFGradientX_16_0_s_fu_140_n_40,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0\(0) => grp_xFGradientX_16_0_s_fu_140_n_41,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(3) => grp_xFGradientX_16_0_s_fu_140_n_53,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(2) => grp_xFGradientX_16_0_s_fu_140_n_54,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(1) => grp_xFGradientX_16_0_s_fu_140_n_55,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1\(0) => grp_xFGradientX_16_0_s_fu_140_n_56,
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(1) => vb0_val_read_reg_305_pp0_iter1_reg(7),
      \vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0\(0) => vb0_val_read_reg_305_pp0_iter1_reg(0),
      \vm0_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln470_reg_749(7 downto 0),
      vt0_val_int_reg(7 downto 0) => vt0_val_int_reg(7 downto 0)
    );
grp_xFGradientY_16_0_s_fu_153: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFGradientY_16_0_s
     port map (
      DI(2) => grp_xFGradientX_16_0_s_fu_140_n_50,
      DI(1) => grp_xFGradientX_16_0_s_fu_140_n_51,
      DI(0) => grp_xFGradientX_16_0_s_fu_140_n_52,
      Q(7 downto 0) => trunc_ln472_reg_765(7 downto 0),
      S(2) => grp_xFGradientX_16_0_s_fu_140_n_35,
      S(1) => grp_xFGradientX_16_0_s_fu_140_n_36,
      S(0) => grp_xFGradientX_16_0_s_fu_140_n_37,
      \add_ln166_2_reg_374_reg[0]_0\ => grp_xFGradientY_16_0_s_fu_153_n_24,
      \add_ln166_2_reg_374_reg[12]_0\(1) => vb0_val_read_reg_305_pp0_iter1_reg(7),
      \add_ln166_2_reg_374_reg[12]_0\(0) => vb0_val_read_reg_305_pp0_iter1_reg(0),
      \add_ln166_2_reg_374_reg[8]_0\(3) => grp_xFGradientX_16_0_s_fu_140_n_53,
      \add_ln166_2_reg_374_reg[8]_0\(2) => grp_xFGradientX_16_0_s_fu_140_n_54,
      \add_ln166_2_reg_374_reg[8]_0\(1) => grp_xFGradientX_16_0_s_fu_140_n_55,
      \add_ln166_2_reg_374_reg[8]_0\(0) => grp_xFGradientX_16_0_s_fu_140_n_56,
      \add_ln166_2_reg_374_reg[8]_1\(3) => grp_xFGradientX_16_0_s_fu_140_n_38,
      \add_ln166_2_reg_374_reg[8]_1\(2) => grp_xFGradientX_16_0_s_fu_140_n_39,
      \add_ln166_2_reg_374_reg[8]_1\(1) => grp_xFGradientX_16_0_s_fu_140_n_40,
      \add_ln166_2_reg_374_reg[8]_1\(0) => grp_xFGradientX_16_0_s_fu_140_n_41,
      \add_ln168_3_reg_359_reg[7]_0\(6 downto 0) => vb0_val_int_reg(6 downto 0),
      \add_ln168_reg_379_reg[1]_0\ => grp_xFGradientY_16_0_s_fu_153_n_23,
      \add_ln168_reg_379_reg[2]_0\ => grp_xFGradientY_16_0_s_fu_153_n_22,
      \add_ln168_reg_379_reg[3]_0\ => grp_xFGradientY_16_0_s_fu_153_n_21,
      \add_ln168_reg_379_reg[4]_0\ => grp_xFGradientY_16_0_s_fu_153_n_20,
      \add_ln168_reg_379_reg[5]_0\ => grp_xFGradientY_16_0_s_fu_153_n_19,
      \add_ln168_reg_379_reg[6]_0\ => grp_xFGradientY_16_0_s_fu_153_n_18,
      \add_ln168_reg_379_reg[7]_0\ => grp_xFGradientY_16_0_s_fu_153_n_17,
      ap_clk => ap_clk,
      \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0\ => grp_xFGradientY_16_0_s_fu_153_n_16,
      \ref_tmp1_reg_775_reg[0]\ => \^icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\,
      \temp_g_2_reg_364_reg[8]_0\(0) => temp_g_2_reg_364(8),
      \trunc_ln162_reg_369_reg[7]_0\(5 downto 0) => trunc_ln162_reg_369(7 downto 2),
      vb0_val_read_reg_305(7 downto 0) => vb0_val_read_reg_305(7 downto 0),
      vt0_val_int_reg(7 downto 0) => vt0_val_int_reg(7 downto 0),
      \vt1_val_int_reg_reg[7]_0\(7 downto 0) => trunc_ln475_reg_760(7 downto 0)
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => i_4_fu_194_p2(0),
      Q => \i_fu_76_reg_n_9_[0]\,
      R => '0'
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => i_4_fu_194_p2(1),
      Q => \i_fu_76_reg_n_9_[1]\,
      R => '0'
    );
\icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => icmp_ln466_fu_188_p2,
      Q => \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9\
    );
\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9\,
      Q => \^icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\,
      R => '0'
    );
\q_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => p_0_in(3),
      Q => \^q_fu_80\(0),
      R => '0'
    );
\q_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => q_1_fu_679_p2(4),
      Q => \^q_fu_80\(1),
      R => '0'
    );
\ref_tmp1_reg_775_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_24,
      Q => ref_tmp1_reg_775(0),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp1_reg_775_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_23,
      Q => ref_tmp1_reg_775(1),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp1_reg_775_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_22,
      Q => ref_tmp1_reg_775(2),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp1_reg_775_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_21,
      Q => ref_tmp1_reg_775(3),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp1_reg_775_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_20,
      Q => ref_tmp1_reg_775(4),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp1_reg_775_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_19,
      Q => ref_tmp1_reg_775(5),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp1_reg_775_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_18,
      Q => ref_tmp1_reg_775(6),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp1_reg_775_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientY_16_0_s_fu_153_n_17,
      Q => ref_tmp1_reg_775(7),
      S => grp_xFGradientY_16_0_s_fu_153_n_16
    );
\ref_tmp_reg_770_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_49,
      Q => ref_tmp_reg_770(0),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\ref_tmp_reg_770_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_48,
      Q => ref_tmp_reg_770(1),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\ref_tmp_reg_770_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_47,
      Q => ref_tmp_reg_770(2),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\ref_tmp_reg_770_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_46,
      Q => ref_tmp_reg_770(3),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\ref_tmp_reg_770_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_45,
      Q => ref_tmp_reg_770(4),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\ref_tmp_reg_770_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_44,
      Q => ref_tmp_reg_770(5),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\ref_tmp_reg_770_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_43,
      Q => ref_tmp_reg_770(6),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\ref_tmp_reg_770_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp_reg_770_reg[7]_0\,
      D => grp_xFGradientX_16_0_s_fu_140_n_42,
      Q => ref_tmp_reg_770(7),
      S => grp_xFGradientX_16_0_s_fu_140_n_34
    );
\trunc_ln467_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(0),
      Q => trunc_ln467_reg_754(0),
      R => '0'
    );
\trunc_ln467_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(1),
      Q => trunc_ln467_reg_754(1),
      R => '0'
    );
\trunc_ln467_reg_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(2),
      Q => trunc_ln467_reg_754(2),
      R => '0'
    );
\trunc_ln467_reg_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(3),
      Q => trunc_ln467_reg_754(3),
      R => '0'
    );
\trunc_ln467_reg_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(4),
      Q => trunc_ln467_reg_754(4),
      R => '0'
    );
\trunc_ln467_reg_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(5),
      Q => trunc_ln467_reg_754(5),
      R => '0'
    );
\trunc_ln467_reg_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(6),
      Q => trunc_ln467_reg_754(6),
      R => '0'
    );
\trunc_ln467_reg_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln467_reg_754_reg[7]_0\(7),
      Q => trunc_ln467_reg_754(7),
      R => '0'
    );
\trunc_ln469_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(0),
      Q => trunc_ln469_reg_743(0),
      R => '0'
    );
\trunc_ln469_reg_743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(1),
      Q => trunc_ln469_reg_743(1),
      R => '0'
    );
\trunc_ln469_reg_743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(2),
      Q => trunc_ln469_reg_743(2),
      R => '0'
    );
\trunc_ln469_reg_743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(3),
      Q => trunc_ln469_reg_743(3),
      R => '0'
    );
\trunc_ln469_reg_743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(4),
      Q => trunc_ln469_reg_743(4),
      R => '0'
    );
\trunc_ln469_reg_743_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(5),
      Q => trunc_ln469_reg_743(5),
      R => '0'
    );
\trunc_ln469_reg_743_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(6),
      Q => trunc_ln469_reg_743(6),
      R => '0'
    );
\trunc_ln469_reg_743_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln469_reg_743_reg[7]_0\(7),
      Q => trunc_ln469_reg_743(7),
      R => '0'
    );
\trunc_ln470_reg_749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(0),
      Q => trunc_ln470_reg_749(0),
      R => '0'
    );
\trunc_ln470_reg_749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(1),
      Q => trunc_ln470_reg_749(1),
      R => '0'
    );
\trunc_ln470_reg_749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(2),
      Q => trunc_ln470_reg_749(2),
      R => '0'
    );
\trunc_ln470_reg_749_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(3),
      Q => trunc_ln470_reg_749(3),
      R => '0'
    );
\trunc_ln470_reg_749_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(4),
      Q => trunc_ln470_reg_749(4),
      R => '0'
    );
\trunc_ln470_reg_749_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(5),
      Q => trunc_ln470_reg_749(5),
      R => '0'
    );
\trunc_ln470_reg_749_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(6),
      Q => trunc_ln470_reg_749(6),
      R => '0'
    );
\trunc_ln470_reg_749_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln470_reg_749_reg[7]_0\(7),
      Q => trunc_ln470_reg_749(7),
      R => '0'
    );
\trunc_ln472_reg_765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(0),
      Q => trunc_ln472_reg_765(0),
      R => '0'
    );
\trunc_ln472_reg_765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(1),
      Q => trunc_ln472_reg_765(1),
      R => '0'
    );
\trunc_ln472_reg_765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(2),
      Q => trunc_ln472_reg_765(2),
      R => '0'
    );
\trunc_ln472_reg_765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(3),
      Q => trunc_ln472_reg_765(3),
      R => '0'
    );
\trunc_ln472_reg_765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(4),
      Q => trunc_ln472_reg_765(4),
      R => '0'
    );
\trunc_ln472_reg_765_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(5),
      Q => trunc_ln472_reg_765(5),
      R => '0'
    );
\trunc_ln472_reg_765_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(6),
      Q => trunc_ln472_reg_765(6),
      R => '0'
    );
\trunc_ln472_reg_765_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln472_reg_765_reg[7]_0\(7),
      Q => trunc_ln472_reg_765(7),
      R => '0'
    );
\trunc_ln475_reg_760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(0),
      Q => trunc_ln475_reg_760(0),
      R => '0'
    );
\trunc_ln475_reg_760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(1),
      Q => trunc_ln475_reg_760(1),
      R => '0'
    );
\trunc_ln475_reg_760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(2),
      Q => trunc_ln475_reg_760(2),
      R => '0'
    );
\trunc_ln475_reg_760_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(3),
      Q => trunc_ln475_reg_760(3),
      R => '0'
    );
\trunc_ln475_reg_760_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(4),
      Q => trunc_ln475_reg_760(4),
      R => '0'
    );
\trunc_ln475_reg_760_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(5),
      Q => trunc_ln475_reg_760(5),
      R => '0'
    );
\trunc_ln475_reg_760_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(6),
      Q => trunc_ln475_reg_760(6),
      R => '0'
    );
\trunc_ln475_reg_760_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln475_reg_760_reg[7]_0\(7),
      Q => trunc_ln475_reg_760(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    axi_last_reg_194 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln106_fu_149_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    \j_fu_72_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dst_1_data_empty_n : in STD_LOGIC;
    clear : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln111_fu_161_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln111_1_fu_167_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln111_1_fu_167_p2_carry_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi : entity is "scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi";
end scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi is
  signal ap_done_reg1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_9\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal \^axi_last_reg_194\ : STD_LOGIC;
  signal \axi_last_reg_194[0]_i_1_n_9\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln106_fu_149_p2 : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_1_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_2_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_3_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_4_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2 : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_n_12\ : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_9 : STD_LOGIC;
  signal j_2_fu_155_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal j_fu_72 : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln106_fu_149_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_149_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_149_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_149_p2_carry__2\ : label is 11;
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  axi_last_reg_194 <= \^axi_last_reg_194\;
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => \j_fu_72_reg[0]_0\,
      I2 => Q(1),
      I3 => dst_1_data_empty_n,
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_rst_n,
      I2 => flow_control_loop_pipe_sequential_init_U_n_9,
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => icmp_ln106_fu_149_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_9\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_9\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\axi_last_reg_194[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2,
      I1 => icmp_ln111_1_fu_167_p2,
      I2 => icmp_ln106_fu_149_p2,
      I3 => flow_control_loop_pipe_sequential_init_U_n_9,
      I4 => \^axi_last_reg_194\,
      O => \axi_last_reg_194[0]_i_1_n_9\
    );
\axi_last_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_reg_194[0]_i_1_n_9\,
      Q => \^axi_last_reg_194\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln106_fu_149_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      Q(1 downto 0) => Q(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      ap_done_cache_reg_1 => \j_fu_72_reg[0]_0\,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_rst_n => ap_rst_n,
      clear => clear,
      dst_1_data_empty_n => dst_1_data_empty_n,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_25,
      icmp_ln111_fu_161_p2_carry(11 downto 0) => \icmp_ln111_fu_161_p2_carry__1_0\(11 downto 0),
      \j_fu_72_reg[11]\(11 downto 0) => j_2_fu_155_p2(11 downto 0),
      \j_fu_72_reg[11]_0\(11) => \j_fu_72_reg_n_9_[11]\,
      \j_fu_72_reg[11]_0\(10) => \j_fu_72_reg_n_9_[10]\,
      \j_fu_72_reg[11]_0\(9) => \j_fu_72_reg_n_9_[9]\,
      \j_fu_72_reg[11]_0\(8) => \j_fu_72_reg_n_9_[8]\,
      \j_fu_72_reg[11]_0\(7) => \j_fu_72_reg_n_9_[7]\,
      \j_fu_72_reg[11]_0\(6) => \j_fu_72_reg_n_9_[6]\,
      \j_fu_72_reg[11]_0\(5) => \j_fu_72_reg_n_9_[5]\,
      \j_fu_72_reg[11]_0\(4) => \j_fu_72_reg_n_9_[4]\,
      \j_fu_72_reg[11]_0\(3) => \j_fu_72_reg_n_9_[3]\,
      \j_fu_72_reg[11]_0\(2) => \j_fu_72_reg_n_9_[2]\,
      \j_fu_72_reg[11]_0\(1) => \j_fu_72_reg_n_9_[1]\,
      \j_fu_72_reg[11]_0\(0) => \j_fu_72_reg_n_9_[0]\,
      \j_fu_72_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      \j_fu_72_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      \j_fu_72_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      \j_fu_72_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      \out\(11 downto 0) => \out\(11 downto 0),
      \sub_reg_164_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      \sub_reg_164_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      \sub_reg_164_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      \sub_reg_164_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_21
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => CO(0),
      I2 => Q(0),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln106_fu_149_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln106_fu_149_p2_carry_n_9,
      CO(2) => icmp_ln106_fu_149_p2_carry_n_10,
      CO(1) => icmp_ln106_fu_149_p2_carry_n_11,
      CO(0) => icmp_ln106_fu_149_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_25,
      O(3 downto 0) => NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_29
    );
\icmp_ln106_fu_149_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln106_fu_149_p2_carry_n_9,
      CO(3) => \icmp_ln106_fu_149_p2_carry__0_n_9\,
      CO(2) => \icmp_ln106_fu_149_p2_carry__0_n_10\,
      CO(1) => \icmp_ln106_fu_149_p2_carry__0_n_11\,
      CO(0) => \icmp_ln106_fu_149_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      O(3 downto 0) => \NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln106_fu_149_p2_carry__1_0\(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17
    );
\icmp_ln106_fu_149_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln106_fu_149_p2_carry__0_n_9\,
      CO(3) => \icmp_ln106_fu_149_p2_carry__1_n_9\,
      CO(2) => \icmp_ln106_fu_149_p2_carry__1_n_10\,
      CO(1) => \icmp_ln106_fu_149_p2_carry__1_n_11\,
      CO(0) => \icmp_ln106_fu_149_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln106_fu_149_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln106_fu_149_p2_carry__1_n_9\,
      CO(3) => icmp_ln106_fu_149_p2,
      CO(2) => \icmp_ln106_fu_149_p2_carry__2_n_10\,
      CO(1) => \icmp_ln106_fu_149_p2_carry__2_n_11\,
      CO(0) => \icmp_ln106_fu_149_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => ap_loop_init_int_reg(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => ap_loop_init_int_reg_0(3 downto 0)
    );
icmp_ln111_1_fu_167_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln111_1_fu_167_p2,
      CO(2) => icmp_ln111_1_fu_167_p2_carry_n_10,
      CO(1) => icmp_ln111_1_fu_167_p2_carry_n_11,
      CO(0) => icmp_ln111_1_fu_167_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln111_1_fu_167_p2_carry_i_1_n_9,
      S(2) => icmp_ln111_1_fu_167_p2_carry_i_2_n_9,
      S(1) => icmp_ln111_1_fu_167_p2_carry_i_3_n_9,
      S(0) => icmp_ln111_1_fu_167_p2_carry_i_4_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(10),
      I1 => icmp_ln111_1_fu_167_p2_carry_1(10),
      I2 => icmp_ln111_1_fu_167_p2_carry_0(9),
      I3 => icmp_ln111_1_fu_167_p2_carry_1(9),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(11),
      I5 => icmp_ln111_1_fu_167_p2_carry_0(11),
      O => icmp_ln111_1_fu_167_p2_carry_i_1_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(6),
      I1 => icmp_ln111_1_fu_167_p2_carry_1(6),
      I2 => icmp_ln111_1_fu_167_p2_carry_0(7),
      I3 => icmp_ln111_1_fu_167_p2_carry_1(7),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(8),
      I5 => icmp_ln111_1_fu_167_p2_carry_0(8),
      O => icmp_ln111_1_fu_167_p2_carry_i_2_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(3),
      I1 => icmp_ln111_1_fu_167_p2_carry_1(3),
      I2 => icmp_ln111_1_fu_167_p2_carry_0(4),
      I3 => icmp_ln111_1_fu_167_p2_carry_1(4),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(5),
      I5 => icmp_ln111_1_fu_167_p2_carry_0(5),
      O => icmp_ln111_1_fu_167_p2_carry_i_3_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(0),
      I1 => icmp_ln111_1_fu_167_p2_carry_1(0),
      I2 => icmp_ln111_1_fu_167_p2_carry_0(1),
      I3 => icmp_ln111_1_fu_167_p2_carry_1(1),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(2),
      I5 => icmp_ln111_1_fu_167_p2_carry_0(2),
      O => icmp_ln111_1_fu_167_p2_carry_i_4_n_9
    );
icmp_ln111_fu_161_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln111_fu_161_p2_carry_n_9,
      CO(2) => icmp_ln111_fu_161_p2_carry_n_10,
      CO(1) => icmp_ln111_fu_161_p2_carry_n_11,
      CO(0) => icmp_ln111_fu_161_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_21
    );
\icmp_ln111_fu_161_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln111_fu_161_p2_carry_n_9,
      CO(3) => \icmp_ln111_fu_161_p2_carry__0_n_9\,
      CO(2) => \icmp_ln111_fu_161_p2_carry__0_n_10\,
      CO(1) => \icmp_ln111_fu_161_p2_carry__0_n_11\,
      CO(0) => \icmp_ln111_fu_161_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln111_fu_161_p2_carry__0_i_1_n_9\,
      S(2) => \icmp_ln111_fu_161_p2_carry__0_i_2_n_9\,
      S(1) => \icmp_ln111_fu_161_p2_carry__0_i_3_n_9\,
      S(0) => \icmp_ln111_fu_161_p2_carry__0_i_4_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(22),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(21),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(23),
      O => \icmp_ln111_fu_161_p2_carry__0_i_1_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(19),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(18),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(20),
      O => \icmp_ln111_fu_161_p2_carry__0_i_2_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(16),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(15),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(17),
      O => \icmp_ln111_fu_161_p2_carry__0_i_3_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(13),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(12),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(14),
      O => \icmp_ln111_fu_161_p2_carry__0_i_4_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln111_fu_161_p2_carry__0_n_9\,
      CO(3) => \NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln111_fu_161_p2,
      CO(1) => \icmp_ln111_fu_161_p2_carry__1_n_11\,
      CO(0) => \icmp_ln111_fu_161_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln111_fu_161_p2_carry__1_i_1_n_9\,
      S(1) => \icmp_ln111_fu_161_p2_carry__1_i_2_n_9\,
      S(0) => \icmp_ln111_fu_161_p2_carry__1_i_3_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(30),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(31),
      O => \icmp_ln111_fu_161_p2_carry__1_i_1_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(28),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(27),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(29),
      O => \icmp_ln111_fu_161_p2_carry__1_i_2_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(25),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(24),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(26),
      O => \icmp_ln111_fu_161_p2_carry__1_i_3_n_9\
    );
\j_fu_72[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222222200000000"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \j_fu_72_reg[0]_0\,
      I3 => Q(1),
      I4 => dst_1_data_empty_n,
      I5 => icmp_ln106_fu_149_p2,
      O => j_fu_72
    );
\j_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(0),
      Q => \j_fu_72_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(10),
      Q => \j_fu_72_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(11),
      Q => \j_fu_72_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(1),
      Q => \j_fu_72_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(2),
      Q => \j_fu_72_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(3),
      Q => \j_fu_72_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(4),
      Q => \j_fu_72_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(5),
      Q => \j_fu_72_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(6),
      Q => \j_fu_72_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(7),
      Q => \j_fu_72_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(8),
      Q => \j_fu_72_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_72,
      D => j_2_fu_155_p2(9),
      Q => \j_fu_72_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FyLf2hhSGBCExUgnGTkzw/J2PsV7YW4yv4U+n5u2laGak3Juz9O8BrLQb/cj2PknZ8UC0Yx43cGB
Ph9PDedMN45qba4O63NgCCFyinfRlk9FuO0rK/Y0TZpbEGvdWRMTD5du65JrCnTtevTDIw2krizo
mQc6SHDx8YYpw5/a8Q1AXn7xu9bLcZWDnbK6G5W0JfOyQ/FBLB7Y3nSp0n3UXbLKFEdb13Tl897o
r7AfZjSsqsPGc8wFg4K0PDW3HF6SDP4rSuaG+9enxukmOtfA2Ae5ngEtLyhXhvD/K3ifr3ADDlRG
Vngw6eO9EhvomhVzoV8+b6irjfu+SAt+XGkWhQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ucU9PjGHLzia25ZDeD6uHZAE7N5qG/rgP/wP/iSppPyk8VDts9gSPDki9b1k29zYaRfn0jHe45RZ
5o+gjPKlLBp0sejMW0ntHejndDldeqhlJyAVZ3+w4ZBsC8tvWSHZBdfSPZxMEayyFzvxx8MBIj5t
ItcznbysN5hxMiA9+lDlcuVnKgUsC/6IgYjzDf9ltFvh3IWf4+eAYSqnNALZo2L5izB+Q0aEc0hb
cKKp9u8dHV3K01s5SrRuWzgfc1Kc+0HJompuXd/ppk81jsHHNLiDK531KGJNCEsfh4ixPH7cRa2b
i8ECdvvrFfNcrM8KmixDG/L4UYFuG8BJTb2Lfg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12176)
`protect data_block
2LgoXXW/Avsp8ZQvqj6NtAJWugdu+j22BcM6a1chOWA8cKwpIDCUtH8oPrvGV7xhMcAwYJRfPYVl
isZsbMi0QWrUEDO3k2BoxZ9hH1ekaYaozdHXW/Y2lovw28L+YCs7UVLM2wz0YailPqtAsUemfG23
FW65tRd0shPZsuyXbe424RE98QOIOBABkcTRQqu7pxqUuGkT2u7S86oWsBjbloZzvw5lJ0lQfE5+
2u7WjN5bhb7O5+ZnE8NjjkiS26P1JilGFnNPT+fy7Lne7a4YPgNf/WENVuoaiYlOUlQZuGUKFTPv
VinrCWuoijM0KFhUD3hzDvOsPH1mcWby9mn5PSNMrmQELYvjF4BFYKfGZgiiNYqkVVNyepWf3KoE
zyx0H/xFLuvkollF6HvXmZ14+M8ftkZ9swZc1ErFta03Og+Dz3IZhqFItZJII6dVH6Kyk6PBE2Av
xnj2b1+2t7HRnMsYNPmkxx47e7Jmi1KhfwLkN+7F96+mz0I3IzMSTDyVwAymNvrc0mDEN/lLJxnE
ah8uocD4QQxPFJMK/99r7Ai42cvZMfp1D9/6vzTlW75W3OP/4IWzdEJgNUU8MDyfYaA+vzy05yh4
OZNSkOSt14aI8F+8Kh89eY5r7G7ldxAsGNvG7icViTET+jLsQeoj2Hy+TM98CFvy2sxZCr3CPNoL
y0WMyur5rqR5QcdmBcNHPeOmztKJIspVt7rQcglqybTJdIUwPJL5eomQG8SVZsEch30LXtV4/qAc
4XOw5eRM8Uo3XXb7oPOxal3+WXuIGKWK1EQ5DvstpdYg1T0WVt0LTPaZ5FgU0m2vQNfgVPC3L4hI
6+2Npef5KYWnoVHyrJX9wu6rHXUhMPoAWGzx163j/xmDG5cFZMXHh6xN5prLghTR4vyqcNsGeloQ
7vimg8h5z9idSZsRid9fOosfF4P3Lq32VjooDJHwdXIbM1WxPHzdI8y7E2qrdDZAypy1AsQbDzni
d9PNl+vop9/IXK/z8zRF9+11RAMeFRfuT0nnhSobo7PuBl77cz0amvGstJ4S168dKetkl6QzcYwc
e4yUlmq3E9koBUUDhxnbk3/q8WDSM+yp5koJDo0gvxG2BgublnZE20fOoqmwiGrHn6BrLlmYDTKz
yGcEuaYDySsslrohP+zHDMz9a/YVgLehb5cSitFERaSqWHlEf+RovZ4yK7PLHiWhvgiHUf4ftvGt
UEF6pWBvTIzr5QUeuOWJijWXtNL5L+D1rQqfrvTiXNZi+jEkB2qQr59FPuIVauRJo7HH91XT3EnF
Umuia72MK4mDKvn/mLN9xhWRqVnm6rT9TesZc12BGKFV9PZbw6DmEOrsouSYMVYfyDguv/KS5QmZ
w1GnuP3gnvbUDYwAr5CWk4WFUsAvmVHxv54ehkBv51Zwh0c2L+zP1j25Zx1Szdr1v3dl6czz6Hp6
1E2jZW1EJkas537t/SO4zuKjjv80rNHfz3fxrCs/jAIQC++9aui0gA+f8BVCQp+m75z6ug0WU58m
yUx9xv1IYhuiWER0yaYR23L9uqCGSUwn9qLvZJWO3qr8AqAE3eCSsZJVAGuj7q6z/k9vyD5aFRqH
9MQ17nUS1uaj5Zn70sm98I2TiA6kOW64ciPKUXkIlpjmO2Ah6KnIrzt47Jqx/Tj292pOoBwz9Uts
1tCVwdWus+Un27JgICLeXW7qZC5+9HbQ5GlVLglNLtZeBYqy5B90lqZbTYDccb0QD81u0XTHuaAz
agWBS/jQWQ1mB4FY91am7KJLA+1E5ecHcI10U1/O59/PLt5p5SrEkWcRskg3eyuqjuHB4bznb+lU
hyPLxZX8MPkrN8lvm+KqY01J26M3f4BcTuXNYyUJyY/EgF497l1bezixksHzsW14l30mPajnpyVF
jn6gbsYq6NoYbLEih6tPTzLcokTS4uzZNGayXMVWjVz2TJLLpu/LuPuZYHN0mLKF6+K2Pl8rKQOQ
cg4YOhzkIbzLV7ltRoslJr8n8jwHvY9M7lhF7zZxPH2N63qS+58O7i7BdmkxvVS8c4g7QLw7mFS3
CHSnGuyhyvCRY+4u/d1IemN4d9+QVojoTY7qa4VT072Fwgm1nd1dCX4h9hHH5N16bbj3DPcBnYpJ
i7Mncr0OepMWfxrvOR5i/sn6ObsuZ4V+vuDZm3nQVt87e4a23kWvktstBxa4AfaPizh+v56gANxJ
xKKbyqy5jWxR+26+U87VaiK8E8E+dJgBzj4apKAi1s0krHd1ku/yIsYlbCxQcYqRNv/NCWINPtXl
XjX87FEV+s4lL/Ohb7svXDwzq/BTgHe9KGf6C55UTzUkY95M/qH6p3ve1vaOBQ2Z+EUq7hTfl1yP
/XUAOCZw/mfKUyZxCwfRqQE1VIC2695nQVb1c6I/ulRyy1Z1uAvp8BZWg0AZnA/MKKCLpa9Ovenr
qylkmZNksbR3ymwfq0NxUzDqbSBPwVmOsdYk7HpB006qA21cI2Ktd0ZiLHJZ00XvRNDufR5/QMp9
dpEgVUdi0tZ0Zw9UODSHJhlMJyluxKWGQodliJV5gZSDhEmcm3aqXNhSx0qUHxbkq83m3dprT9oZ
jV7t+CraxoFO7mqmlI68EkDDHCsCIyNukxpRtYlHy8bXRKmWflOVUOqi8xIeutbDojUgZ+/U6Zis
cyUQQ60MFmPaaG8ek36rA/odN2J9hkIiFvDcSk70KxvuvpDHUxjxz/ekfn/L+yvaKsuiLEXzMkc9
v0t0R0iI2gAObRC6giM+Cn+btpMdkoZQb4y+0Gv8oEurZl2s5qiWtnWL3reo2aO9lZrLwoVuDtj4
Gg60yd+EW3Pi2npVjaAVYIBV39Fi1OlGV2R3YcUK1WkQU3c+4C0vF6ewHdkXi5YiR9r9qUP0cyM0
2d5K5wlcEKVtMBPwlSeyMjYnLX3waZ9bG5cUu8iWx/71kHrAUMtF7ureApHA+ajv6RL6yEdtUYm2
hWM0b2hRnwPnIbhR5hHD71yAd2vPHz8DrCGpMrfXoyB+SPk0hFMdrFcnwEUnbHW2jGGDA7txTIYW
1688cWzUz3dQ7zQI6Jy76XFIwO3Puk8WQACJFhhlbuS2SfHsJbHR6/uJtp19pqI2qxKTBRMsHZ8i
JGalOWzPsa94UtYhhXHLAlaQUKOtyJTkKXFx1gbT7XcnOLPKJTGOKk64bhAEPveoxOOzabxJ5zC9
PjdxTGw7d+pXoxKnGofcIRjw69PBVfd+1JioiM0B/mqExnfKL0Q+s7jJdhSIeMmDnEHAWua8DCRH
cF4C30Hrm3cSiUBjzex/kJ+ybbkNEEfM01zQsIAYuHaLeaZG/jbdPWXfbBqs7Uke1du1NUc5/Daq
bIJ4G9Pfjaun8ZeomYUOx8WOwQHZouRd01DenMVGn2AqzvPWlPWKMA1Tun5+QxPQ7++9+05vW43C
MGqJ7uao3l9wV3w9gMLb11PaVckyVq5WIuALQejb2RfdZ8kfXMjQ7Zc6kcHuMgUzKm2nofpav/Ra
rvW49M459PHVveY9nuS4x7qQG3K18Kvb2avfb60r6NbeyTX0jS9nvpMrutqcZm0pdavU/cVPRSG+
Y6GiaiCI9WqHEUB8E4U7un3heEMUdq3ZYUQMpixUI/HcEt9Orj02gueTm5EAExw96HyllXirZsc+
0T/UyjkoyCZd/xVs2qhRua5wDJ4Jhd1nECZgH5R1T45V3iRmglLsbawi/mpwxKfSovmwspAFajIw
c67vnJA/RoTx9Fxu7mCV2OjK77GtAKFPCpK7AHBJBjouqk2EupQcyIlky3JlHaWFq7Ia5s+igwW7
WRXhNjek1SA/sFi182rvuSibbBrr+wKw/y2J73rPfc6z/+TN0gWKoz0zY8GGiBpc83HN+UsfUpZO
ZUTESztQtCHRx1zmM1CsLQ0sV7dUyV5nF+KesOIcYFzzCPde7xVFNdo37SsxcCCtdvBcsr6nscCt
2E4Di99njF3gdooLYvl/Y3GOxwochLAJU1oKK+FVO7ExsP5Jb55vPhYCF3NNC93YJF6MBzr6enHx
+bgsPuppA9P4IIO7GixV4FP4IQP3heC7PTcz42LjGobvEPhCXmTwPWm12kuCrHIxv79cMmSSZKPI
p1FJFUedhPTLrpGo/FwaAtQ8Fu4kx/FQgi10dJQUucnDP4CC2nOztOZsZj2Zg37CrNLJIMFFTFib
mtz//XbDDGPbx8Y5RzgSMuiPIvUjXBWYQLoVSh5IImrtQqiOvtqjKwc9K1VQBqudsIIqgAmsbT0/
LcHN1dXCg+XyLqUCsrrDVfNh8MPrrD+1KWfgo3+0yo+Gp9N+RyLxULXJZbOg1Ova36ocPUEZ5N3E
DjVa8Wfy2oJQUdII4Jvn6Qk6sqTapB2qf2pSFIblnPFqfQ2g7XtfQMj0UhN6bUosJHgb2SCY+bXd
/hItbxQN4AzUa1fyrQwKNKDjTtGUCwWGFO6ptzyxfji7brS4YFRnF0zHS6CeXHXoNvk7DyADvmSm
aRCUI71Dn36RxCJhGGC7nTStc3ssgvIIOO5QeX2FDr/YwxQGev6Y3ULk1nJBRuFJYmgXxp1NlNxO
zspM3dUY2kBYAzfPqIQ+MWxtAnFCjWT/YbuqmKmblG3RPE1JI99DqfNgYxf6eODBbD8cBCFO0hVt
yzfpkb6cGy1+2d3ffigNQKvqBTzYrGypd1xZOlVIO+mVlmPMO2gAr9+1VO4KKk6hnO/sLbSLcLGW
XuLCWXnBMQAcg7ZqjxVpOVj1RN8FObQOU37J46eLnoqO7g4wj1DgY69GlP7mX0vw1iXPWnxG/7gH
1MSytXwbAmsSrhHL4Lzul33V+J6lui/OZP+2DRZyaWNUD6qY1FlatjrqolJA82a6EOIN9PWSiT11
VspXXyoEpFErBIJnh1UXANaCwyPN9F3e8Ve9G9HC4mFBVIPb8f356gzJK+JfbmFFDN4yoZPzD+jq
YsEpqw8SmmYKzx75QwWvGICdgx19DtjZRJOvdRTGqIiMGFb5RG1S5An/kO9eBkD8STmypNDdWk7a
L3uJ6aS0dmzJFCfS3Q9DPR/EVWxmHzf4kM7Ckqx3xUcfUD4aqN66dLyuJNDhq3Pe1mWH6SMBpvcU
j+f/fW/5xMvsUMDbFKLS63x5JjuDi9R3UsZOAJuA3TvjR7pAwpHFkn+NKlMLsQHPqwsIuKrzesBt
r4ySRgbXTOOtLkE5KhvvI+7sk1lRUF45Wb4AtnBs/cU0yfXGtzdSzfSHVsfed9Wrx64pxY2xObth
38NRPwyj6BNSRQlb1UrnS/scrXkNRcu7eqI2hBz07gDyFLp5RrnydjZEtZTYCSZ5QXulFrqjEo+D
QSttGpkO4wCzEls3Iurlh22GX+/gjEDtk7HMWwQsUBI+zZ9nb615lYFAhicBdHmeO65QvwO1Lnh7
tBwPR9SWb2f2lUv7aBcyCplATtmcBAwKENNnTii8YZElh6GlbeNpNYseWc+eHYXZFP/FnNcZGA+c
o7WQyjG656+5Yo+nOcPuZA7FVdY8BuwdSpUVBTZaSYoLgYkzvswhufhvRSU/txv5PADsrDATFipI
xwVRBb2MOeCHHCRMjYDbem/wz4rTL9Uw6XFoyZEvK8Ur2kA60UmVX3Q0TRfh+bICNimtFgOakOsx
hxDHArJJBIQbFDkpoc53cz56Xhw8PCn4itAn91jBfE2G+fr+NM+hs/AvOm5VmZm54fI+B/8pZ+wD
1lbzM8pqOkyu3EICehcKSX4aJOAI4lKDgw8iQtc265aJQP7nqZHcG2cfRVhLTvYbJbg4j4KnaV9u
sF8WApYZ+E3IHYYHu8dbKW9pOxyVrMmcDMYYC5yqGftGk0t6NhmkM8Mh2EnRoMHGY9WP85D93AxE
JkozMYqYKj3dCQqMsPhUTX+oSmnU+dsg7GDzzGdot/07+1Ja4k2HzfuexqOjSe3yC2E32xPNxiQ2
AVaeMXeWtEoHJGWFOc6bVHFapGMv/+JW9aqHA44R/MmdYZtnmzK+WfghXKbb37/kkrYGfG9nTwUN
/quM9t13XGug1EfvoJcwtOTbFuPwfXx5XRSEPuJ3o2qGLYN/Ql00WDxdl0yJV5tuuRlc/lasCQZA
UfcGvyQwPeGJSAED5JRsgSsZmLXB6cLNiN8Wgj2g4+ZokabPZcWf0umWNTObwd5X3TxapVq0djdT
z0CpTYR9z3owt9QvBf5LS8Jbgp19Wj91Gv7jNKZTk2AUcBk5s64mb2DjotElDs2nX1JGoPuamuIv
0UEVR6oO9TqdgUiLsLRtdbS+QTZ5D6z78VjD4fy+ck2OqbVeNv7/VkgYZVPGxTbDOTFmMx34Pd1R
uXVRHifc9dB4x5ARoUlBOsEHeWoItYEX0IhgcxeSbyBIBdr3Vr65hFaamXbMzgBjjZ3pAyykVVe5
+1XBqH+7p8Q9u1rOyyE2ojaGTDoGg8vAsILoOdXb5amFHgliYEE7c3xN2IfFa8sRxFnRQqgn5xzP
1+XzKwUeNZhgZaZFvyXytoax/9PEy4yaG3EagzTt3hB4OJgqmrhBprUjgQembiBQKU+Z2A3MzI0Z
q/CYg2IaLKh3s5bSh2OcX0rvK4n5KHmR8RKTWsQU4TCpd9O7ULMyzb69Vg2VlC6BD1KTxUxUTRNA
485eIpTEuxFN79oEtOHj3SUkUzLP58mKosuOyfPCSQMwyR7rvvElbgXBmefOCxOh1/5jqOrGikHU
Mt+L9bySpG96LbHzeieihzYN54nRBsXbVU8mpsIec8OOcLKbiM8doov+kA9DEPwg7LV0cU+E4eTM
HutaC1ZvL8U30f1RlqJHPufl+lMt0Tsq+qlMN0TlPkjf1oLthQ+wjKEuRaPEqCJxyljLa0hXZP4z
GQb+EqNCDFII4ejCcqrknMAPwxWQr5GAJ9xs4ySCoKh4jGpFnOPw8Nfi1qV2Nh4RljgOEuS+zDTB
aak/hLLpPwS/7BBhp5b0n+ezyEqbPOTetCbG015pXEp4GPlF2bLtWXgVcQeA1bWjp6bxFgolbTi9
jYfOu7mlIduEg94UkdBB23jzgtXqNL3MxAAdF3Q1DB7NH5dzhtfpKlfw78jGJzYVyspUlRtJCDZo
zN9pKOQ+HODnwB/3e1w9qRPE0YPiRAnP4vgUDQYTdGebcfJl448xTmycttiAVvhHQw2Fi84VzYTG
z7tGxn/fnamK6IX6Pf7xU+jH2cbusDWMxAagPxKdzCaQ8qjbcYICKMiiEaslR1PduQhr3akyljVc
JlGx//chMEQOa/JmTyqWVCGeHlDOu3BPXJKzZJ7sMVR1FhhgzsyG6KZyCUttapQ8LFT3xYrgiWB/
qS1c2mu9bM4bFyjidZycn+MfsVEwaOLLnSNIXHhgkSdqy3ih9dJJzhIyeAtudaUPMF8sFXgdXj0m
Q6lP3bWdwLhKB8sxe0KJNClY/Dc/o9+7eT+fHwn5Ze2vIMWpxEu6Rd+/B9nyFtDtABpZ+FZg5UvO
Tpt1btiUhRT7slqMR9vUxL/qjtrWP/XUKLjfHS/+8CyOXa7GexXDgab1c1CGcHi3gv845huZpOxW
0eoSCwEL5JQkhavmHYJ8t8ggXneCpkc9dgvPz92QeMFovhg+DZ58qYj0eN+aqFzr7v/sUMM2mXgz
p5j3yJf5P+DZm6J3xgU2IjJCpga8BYewQvpG2+HaI3dSVlt5k9QKCXkNRLw1L4NvNLMggGY2PCy7
KSK/j8OJjcnHp0GNRJSYPu99kWK/+sDTUrssr0KXzoVukYIlP6wm6BjyarEUV2wrPGbYxCp5E26V
C2x4X/uwcVmNS+m6uGD/oyg28mej7514SVB+XsP01cswX1kvc03NHKuKkBeGYeecosD1kyQJArlX
4oce3BT4wCq9jXQ/jjgYXKYPmxyEX6MFBO0eBWP8yfLuqRwZZiUrxQ1S1g4YYeDgj6op2eSMFCk1
9GZGpVUIkpSAyRq2Qmc+zvlA3yNvb7yn9h44caBRCpjzNLyn/CT5uXc3+BwCqbrTEO8JI+Eci2XM
IKmIoviefYKVDt+V6RXQ9dP1Fqr0thkbvMo40vXQF8J6iBjYq9XBZPjvm4vkByHRRKhVXhZjc7FC
DlPzXNKbYz0Ut6Xm6kmmEUVRz5QhuXSk+pEeAcZfljvgFafBL4KkaI7KZkPquUvmR272UtoblCX2
uRXHfFKaC45tPt4P2OaUzOI5DTWzqqGTQD5zdiXvNYFWdUiJIVcXEEp2vV662dJcyVdeK8Rxk5pI
rrJxzF2PDFiPWbFNoWSmhaGT6g2k3tJriDaglhRg1LhvI/j7QjyhhP/nvzIEFaoFYhLCDjnt4IQM
P7tXnpWSBcndJ5FZK3Jh2TXIFncEQ08/XYzXP/CmOpBqplNyWZm5EW9b4AcnziciMsKtwdcwuJ8z
uCgSao9mj//7dnAajighTwBxQy9hxKgOkYEFCmbLmqi9iTww1AJVrOoQTBHUnGIXR5CCMkbnfx41
WMfxKMai2uXJ12ifw6zTg2qoH1W2kTe/2k0wxd6GRQRLTF+YpUwYxa8yKSaV5fgRCejsoGN/RMhH
qwxX9xuJdYjY8bI1TJewkoQMC9UJj0SRy8j7n5/JUCmlQYUJv6OJos3YCXsxLr9SarfWlt4qHoE/
T4x6ozvFLNWuIScd6H1Z1IzLZc9o8QR5Ox7CMhY+/J/1/Y0jOb4gB5atWla01bePxdGkQ6w33Hyd
u7fJS3thc+oqMHlwW872Sek49ccUXQvh6RpT1MXVHJ+CJq0bsYHqkEK4BONtA56O6RZKcAPIJY9i
gyOTarwgs5wBDuM7TiNEBLEJxxjduYsHHpJansdWM3iC5lMFL4zLjwaQrF6ldGej2ZMxbe32c4gF
gJTEY79SKhJsCrz8AyKq5snMBJ/FwEK1dgwOxoQ+9Zl+Hd55nK3Jbxpg+vwzVKuUAwYRjSWP2zcX
ARVkcTW9roRXT2HDonYJ1iCcjjvSZkZLw0538Xv0JUEUgEMx5q9yAR186OoeEuTOhkSFqAcNPQNX
upZIVE+fXJp3RweXmUdg0OQlZ/OHYd/8K7Ozn6zKsUhbdAcgANBpSh2/aK87tnvRXRbMFGVc8xd9
5fR7WAUiTLVoBXa1cDdZWqcqiFPq8RZT1V3RbSSeYCB8ZxIteQJolKwrKSzo/QjSYk961Q+zTgQP
C0rZN1JCEhRuFce7o4rcEnC1Vfm6jNHpZ52lbAsV5r8MFbtJGP57S1+k6M8jZqU2ZrFRCaJm50EV
SaW7FsXI3a/bxDj5pIo+9ISEActd6FF1nLYnJhkciMsNVea8LLAPPmYWSWEkC2RChi8/P6Pgttod
oSoOQ7rds+3CcQa94sIXSLOPe38j1M6+sfTRFQ6iv1HEtITyD0zE9xQZFdsQJglEEWrxgZnSPQAp
nkxEiZgTOiJhQ61f1ZTdnrQiI+FimxppGJBc5cjiXHV4icjKFvRGQaiQ/SBjHIXr8mJSNlKSO5y0
iHDWyuSr5cSLppAn+uDtw9kig9gwTQIhRFlj0SWwaTe74crzw3YMkvbPhm0vZii/ysOF0SAQ142u
BcS1C2WsHmPoXYA1iytVD2LZ+tBwXom7ZAVFVQ23Mix7LCrmgtSgQZTR4q9s0i83R4rDT+EBNKSX
gUCOssQBxlWxC/uiJDfXwIMca+Q2yUvOULu6nHvgcMojPCSQRxGHJnvraRzp2lu1L4HdbtmX9qxH
aIZr9y+YDVI/+tz9e3TJrHekeiwu4w3Ix0XIXt3noOGeA9Lbd2urpaa5kYj67vclI1A0Mv2hE1Qe
mvQ22q198oj0VCznmvfV16UvPCpq3DY3fpW3uzHbG5AFWwiDlTM+AB5KVcZcTl+HN7i9b62Y9mce
J1V7G8Mwolm47fsRKy4xcRnEo1PwO/4DYbui2R0NWu6XLUSa195APskiHI5JHrCII9SlkwXv2ldu
0o+HJsWKJHIpZHuls92fxoaqOg2v9o+p5GzEA9bNc4UGosWY1ooLWubMxlo2edXTSF9MJYiS4d3e
tyx5QOA38JR+q7H8OROyzbljTecL517KXZOWuSmCEfyttNl5BWR2FttXlkhqBuoKvkOwKqRUI+7/
toE5Vv66nTV0p1JiXYMGFdxo5RvsMou0Xqcoqr8jjZ4VO5fAi6ZegcZD0SbOSXpgPP01Z2rGBEMY
L07z3ZDG2yZx6DpjcJ+OkT+OrvjGTYtZnave0STgocUHuHaPaUHc4r2aTkN/ar6q/NFfpDFfEikD
0SKo/SGAFLJB2VYriq62kmI22oK1MYRHKCjp8bZiDaEG8BpqWRRiTP+gdP/FFESfiI2PdpcQhIi1
azbCHE4NO4koBM/5+fux6liM2SL7P7ORNDP4zx51XHZiRTtZ0t1ElVXNY5lANGw5TlVkiUgKOFSG
9f+4kGKYC00VQzM/4XGJ/1umlCGGvPBVrWmK0yRzQ1OrBialDT8NUgh2FmooJNKq/asptn0q55bk
Ql0LAnOJDwZynuS7LEnk/phf0D5WcbPGbeDiTsAmwr4xaCWkEj0SgoCB2y6UHVPt2UC6K60PUR4i
Vu3Uc1rUw5gkea0G/CYHFu52S0ciNckChGT0/BJnx6f9yQBmhCv4J9gmnn3bN9EaWI6qGIdlgtE2
ETjisoAvU6cyYzy5bmODcv3uTMOYb6sCVLeD29G2ZF+Abh+TWMafAuvF1FGqXNwq5Rea8RVhakfB
Ar3hncqQwq/m8wrf2wwMb+pKDmREDl0220GANbxdHF+x6PDq5jqshciutfcIBj8U/knH58/IxYGJ
Lp+biJUuR3x8t970rikaJaaqsusgB/F8GWvVVnqimac+HyMHbmbxZTsGLm0c019GGMJhX7nW/nJ4
jTghSwGKRzxinfTHN+c/qZYz9AwVYmZf9sK74tm9DMZ5Mime46EIgOWsDDbFLsoQyl60D3u6WgOb
PpRsOHQYkhEVnTUIBgXWDSFtRNQsXUVF0MOQuykxDIQWKbTlpPGSHsxx8AN3CPDY/fen03rDjEjV
l3jqujVReme9N3nh0NgnQnZuPgOXr1rFvmxglI+mlKhiaESbSM0g1pSlDBsGJyiq7Dv/oB2VxD3o
jnGkVTrRvvGCvWA1xwmpfVMxeDct4f7J9w6TWWKylyRpXsU5nBSTrXLT0Hq1+HCr2feGMd0/NZiw
lYLs2L6ZKXCD3anUWj8y8Z3O+zgIXkSQTFNv8NrAxm+iJQuvwVPRQGox/UUO2J31oYZLKn3dXNTs
RaVx3V06gptBSxK+8/Klatu+QaN74aW4JXhjdeyz3trNgbPatqIwVK4E8bD7TMbvEGzPe7krEuVO
fgiHar+jokHR+LeJ3I53JaFpxtWEbB2pjvKL1POx+BQpZDuvsGNxXy6CUT7jVEVrAbpVOIzmJtJI
QHWjJBA8Qoy9YROALpuSO0H/7142JE8krmrfayOU01vXVAYwlLMBvvHL5xJ+iIQdydoqjFIzgX94
bU0ZcSuKLpFFGUc4V6r+9YlxDU8VepehxFuzRh992Hs89T9s8b79HfU1/JNOhxq4dH8o9m5VuqYi
WZBn9YvmyKu83IoSEN5PMl2XKKG5qISEYyGFLSHqJRPgjYM64CCyqUipT/zJd+6bJgWnZLcyq30I
6R++nlnD3DTbDPf+7pdLLBHKB79NiputVZgn2KBdMkJZ1m0re+WjNqqOZDTdsojWHoUvrHnbh0zJ
Ygs4BbsvW8CeTws+gNdp459azrjKV3j50FHQ5dxtL8I+aOTvo6SHwotAueNOzrncOY+Y0jja3eJH
mrmqwyOHO0Kb9StvZ1HRMZLtPRQIKrp3v0z1st4lpOqcWrByW1VL2ia5BhfYJesu0ICEAc2nGA5q
A4chkzNhlpNS/GN2gBSU8fUCfgrMQraacVPDTSshapuv8iruoRCsDc1mXlpThuB/qoOqQTovNzLZ
rn55TjhGbMnUw1r7A75Z2EJf3t1EvqsqzGxRCKM7ZkbmO3W5pCN1sq60Xus+L802H00Pjk7JpTk6
qbzlAsqlkbfmOwc7uCgpr+N2J9YjdMV+X2yRURqa49lvUC1iGAPARqhzFEAqXxXoKSBHc8F4xtx+
bro0VB7/BE/TZEardZJnqk9INrK67ldhcTc+keZEq4izIIhQgstgyWzKX3zkCwLGxPL9vDTHo5WG
SOKPFdeevLirtB9mKE9N7ooOEZSQmiY0LoR/e+VKY/XFIrp7uuiG65IPOHiah8lFv1FMayMRMCuP
OPkXu/bl0IA00T4+V/oCMmJNrIO9qvwA21dnvkW6XIjaUc5OOjXAPhPsAIAYl5j4ARsQYrcPC+zY
X4USSIEkYFS1UyRYcZdhzZxz9mDj6p364d/l/egrQ8PfPNQVugq4C1th1et0aFWFj1bzatyZ25Rg
mvQtkfrlnahB0egBq6By4UDkF2dz9sX8UjFhJ2xK/rxsGu1ZeX1b/BPnpnBCZO7hTHpmkyyjgq5n
DcReZfKOsA+rh3GEmbwVpCQY68k+fjjliF/hJ5GPqQ0VPsQJfS5IRUOzvPqvqru/WTkMfkbMMhIf
E2usvQgZFHeKnMQx6CK1o10QbErQQaHNoa9KWwe76sfbQBBLYqbG5JKX44ACzY8fEU9PpebZ4ziD
DMLzajsfXxI5u2ilQntRbM+uSlnSo05DOs4CZ79kDbjdFN2s/k7BGIOvdiDv8UXm/89GDzjBClMa
M6EmypV6Eritq3Rv0niHhhGwf7Da04cTo/Vgw/MRbWmuIwWJJI46A6HYjdf1XNDk9RFhoWXfKzYz
Q8C90Yp2pfjE740hi186LAZl3v9suZsYE0d4eQSOvlw8WHTg0Xwff4YmE0v1Yc3vuj21cU7PaTE4
4xkYxecMy50zvnDXWB8GoP4/lKUTWPwTzwPBN3JYz3SeEbAY/vnGKgv78KzkEgreyK1C31cmqnu0
5R2NHUVeRa7yoTGrKPopMFbuMJ6mBgGfjgBDAMwHjzVaaMmjqo7v9Mob6PTV6K82rT9ZsQOxSziO
/0Sz9tWIPJreTSK1vwBo/QnmdDuz5WO0alkVoQwGxpExPP4bdfSAQBh1lYneK84A5hJJOGR5V7aD
x6dJiVk4gA52JU/7KLATnPhnwdQpgbP2z7QoV+nR/XjL0WJNaD2hDxihbaRmXBOYLOa1zpWkpW/E
FoOfDwoRQKhilWpP0S7m7+Wa8LX4hxZIgz8b7wHO+8tcSHYiwTETMkQPzAoJAwJWTKauoAkTaF1L
BTyx4N6Cxlrr7Pj1wG2BDWKRgwh+ygc5L0qZ64sLPRevXJKi4gHlSDgROYO449i3LlwIAPfonPN6
X2+K+DFOEZcIGPily2jagtRXvu+wNbe+cbxZ3kpkg2a7nIrKFdD1qKfgD+Lszjass5wmtUH0YZ/d
AUkVBtNS3EIy7soeXzHgCguSGv1Irv1NmOEP1xtMHy2AtdaDpHUit7FsKtE+WSMq9f5HoJWJ3oY8
vR6f/fbwoacAzRklb8RM1uXibkpdOCeDTKmZ4bvNWjMQbjdYDiNt/pzAquMCp0cJACFDyBAAPdQ1
RcGuLpgEUpdQZzfwP9vmAzGaX15bDQ4VIWCP+LKzC9AnNWBCHvvzbYmbr4sycWU1HVcdEOXGZGk4
l/bNPjXiTB9UEuGuTHlP2lM7V5XIKCsbkI1TuQ7PhMWid4C7Ioy+5epCSQSAY+Wuzvyi2bMRQCHI
jRSK62WnZLVsR3rZRiCbckgPScqPlXrcgPHzrsj1mpn/1uskeJlyXaCbcZT0eoP+3BWIOOBT5L1F
VHV06YBAr1LiHFmJ9rVQzGzrz3XAo94J3wqJRJTfaQnQB89s2dNi4QATWAi3DGvUwvFe3a6tgwX4
+94Aha9pSMyWcj0J6H9svJm7PcH+WIS6oWJXLBJlZtk2SSJFaNIAArBIeiWh5Bwnx+di1Vlw0lDf
ErqGUaCnjl/bwezgp4yBlQXaoFgviXm3fNw6bE97qLJLYJJ6iRljaWOUFpu/EozaE+hS1KgGIswV
SFzoJqo8yvNy9gcbL64QhKe56JSDicQvnWncFBYhOb5LGQSbQN45lgFqqqQtFVGZOzPeiZEw9+m3
jMAoUui18Kt9Svmg4t173vd5yW1ecoYjlkimV8/ukfn5sG58Yz2CBlOKNdqk5dCLO5kpAZhyejwa
hf9bs7+0RTeKT1B8QXDZKzK+x01pDMm6xIWfjWWx/VAeIk4VO+onKiyozZzeWloixSpKXni2to2t
OGG9EIn+MlAE50FVCHVoU7pXw3sUWIiKbKy8cgMMi2PFq2e0UUhhv4Az6eUxKB5B8MgIjfOv8GTa
js7nZLmOWkCK3sEWhVonbpVog3ySr1VP/3ODi7XKFdlWBhh3qkQ21Sex9BR0dJBXX/UGYZc5f/VL
h6Sx3Jh4xdffWxYrxe5P91GmK1xV5aV4KZ6sAxS/oJHFs79kyRB7gcqgDNpEdKmhrMwqO99hTA/z
Khpiw8K1Oho0Ro3EYt19BBz4jpgXumXyJjBx2tFkxo12tr0zfTlszRsMpkfNfQ14NtjWvjjWDokX
n9fsEZMgdBRD6GVI+LrXIGVAhNq92E5RAKFIUuUQud2CX+Y5Xnhrok20W7+JprTPFxqjj78iVXJf
PnjbgWHb+ib4pwnsAdizT2cY2Rmc49nyYZIn4GSZCoDbebqiipV7T3Pj2BQX9w+KVMy1hDEDjbJd
Ly0qmsUB6+8tnJEQ7k/12e/3+W5BFJRH/Jg6xM6i18CrVBuTdsgDeZfCd+SWV+aNTWJ4bVQq9/FW
qKyXO5XRFt2fJDiHn9XVDoqq5cHQvViAfEyA5svz0IiYl1qjLak0yNI3BULXH17yOL/5C6kMnELv
sROjTyYAa4oGt0u93cz9U0r5j0MsQh0WsXzKzu+fXrlLXn9pyaUA5o4aQxQyt46dx5YaXPb76fm5
d89PiHYdfIqArAKvZteZAo8w0XTlBR63E3MgbwMndHmeBiTo27YEk204d02ZQaTl18AVksWUOJQc
7HAPpXoWH8iaJtxLLyASP6lUzEysuF52LqJVmL0wAudLCNv6iXu0iNZB9NdqPig0r08yr0cKK8Mn
SycJyAxn1R8j7EiuWOAW6owqBa9XxPBxn6mfjC/f1+LO5ZnWWG6ibrB1wl54y8gY+Rq0TRchBGFQ
XC54KT74Heus2Ji/7q76ZJa+kEuW4SQNIXgOrIGI4g+HekW0vSAO2mRfW6l9gD6tPgCU0OUtNFSe
nHLSaAJgnfiStMmyyVWDSWUWyKBZX1fI/jbufh97LHm+W++wkatbNKDNgoiTxRB3t5vbAsw82u8B
80xpfAKFnlDDuwyYoGm5pTLOMwnFV+GNtCffEJdaJt7KhrnaFCzRAXXU7NwBJdT1+D5XVXF2+Ueq
1s5XOTyrh8mPQnzgerbCOKnG2JGmegb1MNstOtfaCzX0cAkR6VvQyiaYEMZo1cFtZbKw1wWx+/FK
eIti3pHNCSgotTbNVpZe6DFZZt5m0G6rnBhbi87ceBSCncZUy9s2grcPd3SZNMCzu0mSWIf5fWl2
Stp7FnG52Ql4unSlcLOscnvYkxHorXAItJ9Y6R4HMLnc7oyDahspymDvxNJnOVL+vJev2ups38fE
my+C6X08OuV2qIMtORGCAW60e1xR66g4BS51NiHPtkvaliKW9MYxoOCRtc5uErKb88kR/EFYz/Sx
Gr3n+/MY8EKJF0WufBEGYLK1Sgq77IXB2OnUdjYHKEKQaUdIMW0lxE9x5X05QM0zlfNpBngodbkW
qBH7ow5jBbgKiT2YcvgGLVrnRis+JZ8lgweTysqfUKaYIcJsXMW3ohEg7PncGTfrbrGVj7I5BEaU
//+G/qEj4x4XCurAfKi92Uvs3clejJ71nX2F45wdYQoSA8kjDzGnf9vMmBWJRJIkKEnOUB3rWowW
s7ol13Qvq4p67fNnFP5axFWXu83OcchX9s5Vgc5fniPAN+SMz6k2X1Lf071G32LtdTG91GiGpDvg
0xzm6PCAQWOpNQLmOrGdMLNpqV/lZXeC4yrwbmtUAzmi99BWZa3a3JvVeo9NVg8XIeQ0Nlph+ltJ
JTmHxzh4ZLTPXApKhEMaa8BDzm/6YTjMC/Xu8TWl3VaqnnVRldx39iIHKoaqvRk8X+nDRUbgJ6QO
SGCpFj21WXgPYH7ibiDPvPko7IUXXZY6bWzWD9gkEB//kFTy7FU193krEyBVhlQQbmtrM3O3+EXn
JYkh9TIV9VfJf4X4EErf4QQbPllgMbLQ5fm5uFL25yahoJVxxmiJLgOj9Itw6TgwwxMC3t2RhASH
x/YkEWciZrJcRlCH/bjkhR+z/G8ZGrk4PPQ7ciPTMzi0KLU=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    push : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg_0 : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter3_reg_reg__0_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg : out STD_LOGIC;
    temp_4_fu_317_p2 : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \tmp_reg_384_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 22 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    sel : in STD_LOGIC;
    \icmp_ln64_fu_109_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_5_reg_429_reg[4]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_5_reg_429_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_5_reg_429_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_5_reg_429_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_5_reg_429_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_5_reg_429_reg[23]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_reg_384 : in STD_LOGIC;
    mul_ln78_reg_194_reg_0 : in STD_LOGIC;
    mul_ln78_reg_194_reg_1 : in STD_LOGIC;
    mul_ln78_reg_194_reg_2 : in STD_LOGIC;
    mul_ln78_reg_194_reg_3 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop : entity is "scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop";
end scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop is
  signal add_ln64_fu_115_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln64_fu_115_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__2_n_11\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__2_n_12\ : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_10 : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_11 : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_12 : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_9 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready : STD_LOGIC;
  signal icmp_ln64_fu_109_p2 : STD_LOGIC;
  signal \icmp_ln64_fu_109_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_52 : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[12]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[13]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[14]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[15]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[9]\ : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_100 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_101 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_102 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_103 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_104 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_105 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_106 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_107 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_108 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_109 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_110 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_111 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_112 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_113 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_114 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_83 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_84 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_85 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_86 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_87 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_88 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_89 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_90 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_91 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_92 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_93 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_94 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_95 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_96 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_97 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_98 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_99 : STD_LOGIC;
  signal temp1_fu_334_p2 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \^temp_4_fu_317_p2\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \temp_5_reg_429_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[23]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[23]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln64_fu_115_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln64_fu_115_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln64_fu_115_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln64_fu_115_p2_carry__2\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\accumulateWeighted_0_2_2160_3840_1_2_2_2_U0/grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[8]_i_2\ : label is 35;
begin
  temp_4_fu_317_p2(22 downto 0) <= \^temp_4_fu_317_p2\(22 downto 0);
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000888800000000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => p_dstgx_data_empty_n,
      I3 => p_dstgy_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => p_dst_data_full_n,
      O => push
    );
add_ln64_fu_115_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln64_fu_115_p2_carry_n_9,
      CO(2) => add_ln64_fu_115_p2_carry_n_10,
      CO(1) => add_ln64_fu_115_p2_carry_n_11,
      CO(0) => add_ln64_fu_115_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_j_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln64_fu_115_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_load(4 downto 1)
    );
\add_ln64_fu_115_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln64_fu_115_p2_carry_n_9,
      CO(3) => \add_ln64_fu_115_p2_carry__0_n_9\,
      CO(2) => \add_ln64_fu_115_p2_carry__0_n_10\,
      CO(1) => \add_ln64_fu_115_p2_carry__0_n_11\,
      CO(0) => \add_ln64_fu_115_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln64_fu_115_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_load(8 downto 5)
    );
\add_ln64_fu_115_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln64_fu_115_p2_carry__0_n_9\,
      CO(3) => \add_ln64_fu_115_p2_carry__1_n_9\,
      CO(2) => \add_ln64_fu_115_p2_carry__1_n_10\,
      CO(1) => \add_ln64_fu_115_p2_carry__1_n_11\,
      CO(0) => \add_ln64_fu_115_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln64_fu_115_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_j_load(12 downto 9)
    );
\add_ln64_fu_115_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln64_fu_115_p2_carry__1_n_9\,
      CO(3 downto 2) => \NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln64_fu_115_p2_carry__2_n_11\,
      CO(0) => \add_ln64_fu_115_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln64_fu_115_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_load(15 downto 13)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_22
     port map (
      CO(0) => icmp_ln64_fu_109_p2,
      D(0) => add_ln64_fu_115_p2(0),
      E(0) => j_fu_52,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      \ap_loop_exit_ready_pp0_iter3_reg_reg__0\(1 downto 0) => \ap_loop_exit_ready_pp0_iter3_reg_reg__0_0\(1 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_sig_allocacmp_j_load(15 downto 0) => ap_sig_allocacmp_j_load(15 downto 0),
      \empty_reg_439_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      \empty_reg_439_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(0) => CO(0),
      \icmp_ln64_fu_109_p2_carry__0\(15 downto 0) => \icmp_ln64_fu_109_p2_carry__0_0\(15 downto 0),
      \j_fu_52_reg[15]\(15) => \j_fu_52_reg_n_9_[15]\,
      \j_fu_52_reg[15]\(14) => \j_fu_52_reg_n_9_[14]\,
      \j_fu_52_reg[15]\(13) => \j_fu_52_reg_n_9_[13]\,
      \j_fu_52_reg[15]\(12) => \j_fu_52_reg_n_9_[12]\,
      \j_fu_52_reg[15]\(11) => \j_fu_52_reg_n_9_[11]\,
      \j_fu_52_reg[15]\(10) => \j_fu_52_reg_n_9_[10]\,
      \j_fu_52_reg[15]\(9) => \j_fu_52_reg_n_9_[9]\,
      \j_fu_52_reg[15]\(8) => \j_fu_52_reg_n_9_[8]\,
      \j_fu_52_reg[15]\(7) => \j_fu_52_reg_n_9_[7]\,
      \j_fu_52_reg[15]\(6) => \j_fu_52_reg_n_9_[6]\,
      \j_fu_52_reg[15]\(5) => \j_fu_52_reg_n_9_[5]\,
      \j_fu_52_reg[15]\(4) => \j_fu_52_reg_n_9_[4]\,
      \j_fu_52_reg[15]\(3) => \j_fu_52_reg_n_9_[3]\,
      \j_fu_52_reg[15]\(2) => \j_fu_52_reg_n_9_[2]\,
      \j_fu_52_reg[15]\(1) => \j_fu_52_reg_n_9_[1]\,
      \j_fu_52_reg[15]\(0) => \j_fu_52_reg_n_9_[0]\,
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      sel => sel
    );
icmp_ln64_fu_109_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln64_fu_109_p2_carry_n_9,
      CO(2) => icmp_ln64_fu_109_p2_carry_n_10,
      CO(1) => icmp_ln64_fu_109_p2_carry_n_11,
      CO(0) => icmp_ln64_fu_109_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18
    );
\icmp_ln64_fu_109_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln64_fu_109_p2_carry_n_9,
      CO(3 downto 2) => \NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln64_fu_109_p2,
      CO(0) => \icmp_ln64_fu_109_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(0),
      Q => \j_fu_52_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(10),
      Q => \j_fu_52_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(11),
      Q => \j_fu_52_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(12),
      Q => \j_fu_52_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(13),
      Q => \j_fu_52_reg_n_9_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(14),
      Q => \j_fu_52_reg_n_9_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(15),
      Q => \j_fu_52_reg_n_9_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(1),
      Q => \j_fu_52_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(2),
      Q => \j_fu_52_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(3),
      Q => \j_fu_52_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(4),
      Q => \j_fu_52_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(5),
      Q => \j_fu_52_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(6),
      Q => \j_fu_52_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(7),
      Q => \j_fu_52_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(8),
      Q => \j_fu_52_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_52_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(9),
      Q => \j_fu_52_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => p_dst_data_full_n,
      I2 => p_dstgy_data_empty_n,
      I3 => p_dstgx_data_empty_n,
      I4 => Q(2),
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter4_reg_0
    );
mac_muladd_24ns_8ns_32ns_33_4_1_U105: entity work.scharr_design_scharr_accel_0_0_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1
     port map (
      D(9 downto 0) => D(9 downto 0),
      P(31) => mul_ln78_reg_194_reg_n_83,
      P(30) => mul_ln78_reg_194_reg_n_84,
      P(29) => mul_ln78_reg_194_reg_n_85,
      P(28) => mul_ln78_reg_194_reg_n_86,
      P(27) => mul_ln78_reg_194_reg_n_87,
      P(26) => mul_ln78_reg_194_reg_n_88,
      P(25) => mul_ln78_reg_194_reg_n_89,
      P(24) => mul_ln78_reg_194_reg_n_90,
      P(23) => mul_ln78_reg_194_reg_n_91,
      P(22) => mul_ln78_reg_194_reg_n_92,
      P(21) => mul_ln78_reg_194_reg_n_93,
      P(20) => mul_ln78_reg_194_reg_n_94,
      P(19) => mul_ln78_reg_194_reg_n_95,
      P(18) => mul_ln78_reg_194_reg_n_96,
      P(17) => mul_ln78_reg_194_reg_n_97,
      P(16) => mul_ln78_reg_194_reg_n_98,
      P(15) => mul_ln78_reg_194_reg_n_99,
      P(14) => mul_ln78_reg_194_reg_n_100,
      P(13) => mul_ln78_reg_194_reg_n_101,
      P(12) => mul_ln78_reg_194_reg_n_102,
      P(11) => mul_ln78_reg_194_reg_n_103,
      P(10) => mul_ln78_reg_194_reg_n_104,
      P(9) => mul_ln78_reg_194_reg_n_105,
      P(8) => mul_ln78_reg_194_reg_n_106,
      P(7) => mul_ln78_reg_194_reg_n_107,
      P(6) => mul_ln78_reg_194_reg_n_108,
      P(5) => mul_ln78_reg_194_reg_n_109,
      P(4) => mul_ln78_reg_194_reg_n_110,
      P(3) => mul_ln78_reg_194_reg_n_111,
      P(2) => mul_ln78_reg_194_reg_n_112,
      P(1) => mul_ln78_reg_194_reg_n_113,
      P(0) => mul_ln78_reg_194_reg_n_114,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_0(23 downto 0) => p_reg_reg_0(23 downto 0)
    );
mul_ln78_reg_194_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => temp1_fu_334_p2(23),
      A(22 downto 0) => A(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_mul_ln78_reg_194_reg_P_UNCONNECTED(47 downto 32),
      P(31) => mul_ln78_reg_194_reg_n_83,
      P(30) => mul_ln78_reg_194_reg_n_84,
      P(29) => mul_ln78_reg_194_reg_n_85,
      P(28) => mul_ln78_reg_194_reg_n_86,
      P(27) => mul_ln78_reg_194_reg_n_87,
      P(26) => mul_ln78_reg_194_reg_n_88,
      P(25) => mul_ln78_reg_194_reg_n_89,
      P(24) => mul_ln78_reg_194_reg_n_90,
      P(23) => mul_ln78_reg_194_reg_n_91,
      P(22) => mul_ln78_reg_194_reg_n_92,
      P(21) => mul_ln78_reg_194_reg_n_93,
      P(20) => mul_ln78_reg_194_reg_n_94,
      P(19) => mul_ln78_reg_194_reg_n_95,
      P(18) => mul_ln78_reg_194_reg_n_96,
      P(17) => mul_ln78_reg_194_reg_n_97,
      P(16) => mul_ln78_reg_194_reg_n_98,
      P(15) => mul_ln78_reg_194_reg_n_99,
      P(14) => mul_ln78_reg_194_reg_n_100,
      P(13) => mul_ln78_reg_194_reg_n_101,
      P(12) => mul_ln78_reg_194_reg_n_102,
      P(11) => mul_ln78_reg_194_reg_n_103,
      P(10) => mul_ln78_reg_194_reg_n_104,
      P(9) => mul_ln78_reg_194_reg_n_105,
      P(8) => mul_ln78_reg_194_reg_n_106,
      P(7) => mul_ln78_reg_194_reg_n_107,
      P(6) => mul_ln78_reg_194_reg_n_108,
      P(5) => mul_ln78_reg_194_reg_n_109,
      P(4) => mul_ln78_reg_194_reg_n_110,
      P(3) => mul_ln78_reg_194_reg_n_111,
      P(2) => mul_ln78_reg_194_reg_n_112,
      P(1) => mul_ln78_reg_194_reg_n_113,
      P(0) => mul_ln78_reg_194_reg_n_114,
      PATTERNBDETECT => NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln78_reg_194_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(0),
      O => temp1_fu_334_p2(23)
    );
\temp_5_reg_429_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[8]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[12]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[12]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[12]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[12]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(11 downto 8),
      S(3 downto 0) => \temp_5_reg_429_reg[12]\(3 downto 0)
    );
\temp_5_reg_429_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[12]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[16]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[16]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[16]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[16]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(15 downto 12),
      S(3 downto 0) => \temp_5_reg_429_reg[16]\(3 downto 0)
    );
\temp_5_reg_429_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[16]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[20]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[20]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[20]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[20]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(19 downto 16),
      S(3 downto 0) => \temp_5_reg_429_reg[20]\(3 downto 0)
    );
\temp_5_reg_429_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[20]_i_2_n_9\,
      CO(3 downto 2) => \NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \temp_5_reg_429_reg[23]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[23]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^temp_4_fu_317_p2\(22 downto 20),
      S(3) => '0',
      S(2 downto 0) => \temp_5_reg_429_reg[23]\(2 downto 0)
    );
\temp_5_reg_429_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_5_reg_429_reg[4]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[4]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[4]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[4]_i_2_n_12\,
      CYINIT => \temp_5_reg_429_reg[4]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\temp_5_reg_429_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[4]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[8]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[8]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[8]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[8]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(7 downto 4),
      S(3 downto 0) => \temp_5_reg_429_reg[8]\(3 downto 0)
    );
\temp_i_1_neg_fu_328_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_3,
      I2 => \^temp_4_fu_317_p2\(22),
      O => \tmp_reg_384_reg[0]\(3)
    );
\temp_i_1_neg_fu_328_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_2,
      I2 => \^temp_4_fu_317_p2\(21),
      O => \tmp_reg_384_reg[0]\(2)
    );
\temp_i_1_neg_fu_328_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_1,
      I2 => \^temp_4_fu_317_p2\(20),
      O => \tmp_reg_384_reg[0]\(1)
    );
\temp_i_1_neg_fu_328_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_0,
      I2 => \^temp_4_fu_317_p2\(19),
      O => \tmp_reg_384_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int : out STD_LOGIC;
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \j_2_fu_60_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_data_reg_138_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln81_fu_107_p2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln79_fu_141_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln79_fu_141_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln79_fu_141_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln79_fu_141_p2_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln79_fu_141_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln79_fu_141_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_s : entity is "scharr_accel_axis2xfMat_24_16_2160_3840_1_s";
end scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_s is
  signal B_V_data_1_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_1__2_n_9\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg\ : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29 : STD_LOGIC;
  signal \i_fu_76[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln79_fu_141_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln79_fu_141_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln79_fu_141_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln79_fu_141_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln79_fu_141_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2 : STD_LOGIC;
  signal img_inp_TVALID_int_regslice : STD_LOGIC;
  signal j_2_fu_60 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal regslice_both_img_inp_V_data_V_U_n_12 : STD_LOGIC;
  signal \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln79_fu_141_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln79_fu_141_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln79_fu_141_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln79_fu_141_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair107";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln79_fu_141_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln79_fu_141_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln79_fu_141_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln79_fu_141_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg <= \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg\;
  \out\(11 downto 0) <= \^out\(11 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0C"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => push_0,
      I3 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__2_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__2_n_9\,
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13,
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12,
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108: entity work.scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      CO(0) => icmp_ln81_fu_107_p2,
      D(1) => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12,
      D(0) => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13,
      DI(1 downto 0) => DI(1 downto 0),
      Q(2) => ap_CS_fsm_state3,
      Q(1 downto 0) => \^q\(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[1]\ => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29,
      \ap_CS_fsm_reg[2]\ => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28,
      \ap_CS_fsm_reg[2]_0\(0) => \^co\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => regslice_both_img_inp_V_data_V_U_n_12,
      ap_loop_init_int_reg => ap_loop_init_int,
      ap_loop_init_int_reg_0 => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg\,
      ap_rst_n => ap_rst_n,
      \axi_data_reg_138_reg[23]_0\(23 downto 0) => \axi_data_reg_138_reg[23]\(23 downto 0),
      \axi_data_reg_138_reg[23]_1\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0,
      \icmp_ln81_fu_107_p2_carry__0_0\(11 downto 0) => D(11 downto 0),
      \icmp_ln81_fu_107_p2_carry__1_0\(3 downto 0) => \icmp_ln81_fu_107_p2_carry__1\(3 downto 0),
      \icmp_ln81_fu_107_p2_carry__2_0\(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2\(3 downto 0),
      \icmp_ln81_fu_107_p2_carry__2_1\(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2_0\(3 downto 0),
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_data_full_n => in_mat_data_full_n,
      j_2_fu_60 => j_2_fu_60,
      \j_2_fu_60_reg[0]_0\(3 downto 0) => \j_2_fu_60_reg[0]\(3 downto 0),
      \j_2_fu_60_reg[0]_1\(3 downto 0) => \j_2_fu_60_reg[0]_0\(3 downto 0),
      \j_2_fu_60_reg[11]_0\(11 downto 0) => \j_2_fu_60_reg[11]\(11 downto 0),
      push_0 => push_0
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29,
      Q => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg\,
      R => SS(0)
    );
\i_fu_76[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \i_fu_76[0]_i_3_n_9\
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_2_n_16\,
      Q => \^out\(0),
      R => push_0
    );
\i_fu_76_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_76_reg[0]_i_2_n_9\,
      CO(2) => \i_fu_76_reg[0]_i_2_n_10\,
      CO(1) => \i_fu_76_reg[0]_i_2_n_11\,
      CO(0) => \i_fu_76_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_76_reg[0]_i_2_n_13\,
      O(2) => \i_fu_76_reg[0]_i_2_n_14\,
      O(1) => \i_fu_76_reg[0]_i_2_n_15\,
      O(0) => \i_fu_76_reg[0]_i_2_n_16\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \i_fu_76[0]_i_3_n_9\
    );
\i_fu_76_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_14\,
      Q => \^out\(10),
      R => push_0
    );
\i_fu_76_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_13\,
      Q => \^out\(11),
      R => push_0
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_2_n_15\,
      Q => \^out\(1),
      R => push_0
    );
\i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_2_n_14\,
      Q => \^out\(2),
      R => push_0
    );
\i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_2_n_13\,
      Q => \^out\(3),
      R => push_0
    );
\i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_16\,
      Q => \^out\(4),
      R => push_0
    );
\i_fu_76_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[0]_i_2_n_9\,
      CO(3) => \i_fu_76_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_76_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_76_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_76_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[4]_i_1_n_13\,
      O(2) => \i_fu_76_reg[4]_i_1_n_14\,
      O(1) => \i_fu_76_reg[4]_i_1_n_15\,
      O(0) => \i_fu_76_reg[4]_i_1_n_16\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_15\,
      Q => \^out\(5),
      R => push_0
    );
\i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_14\,
      Q => \^out\(6),
      R => push_0
    );
\i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_13\,
      Q => \^out\(7),
      R => push_0
    );
\i_fu_76_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_16\,
      Q => \^out\(8),
      R => push_0
    );
\i_fu_76_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_76_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_76_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_76_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[8]_i_1_n_13\,
      O(2) => \i_fu_76_reg[8]_i_1_n_14\,
      O(1) => \i_fu_76_reg[8]_i_1_n_15\,
      O(0) => \i_fu_76_reg[8]_i_1_n_16\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\i_fu_76_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_15\,
      Q => \^out\(9),
      R => push_0
    );
icmp_ln79_fu_141_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln79_fu_141_p2_carry_n_9,
      CO(2) => icmp_ln79_fu_141_p2_carry_n_10,
      CO(1) => icmp_ln79_fu_141_p2_carry_n_11,
      CO(0) => icmp_ln79_fu_141_p2_carry_n_12,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln79_fu_141_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln79_fu_141_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln79_fu_141_p2_carry__0_1\(3 downto 0)
    );
\icmp_ln79_fu_141_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln79_fu_141_p2_carry_n_9,
      CO(3) => \icmp_ln79_fu_141_p2_carry__0_n_9\,
      CO(2) => \icmp_ln79_fu_141_p2_carry__0_n_10\,
      CO(1) => \icmp_ln79_fu_141_p2_carry__0_n_11\,
      CO(0) => \icmp_ln79_fu_141_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln79_fu_141_p2_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln79_fu_141_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln79_fu_141_p2_carry__1_1\(3 downto 0)
    );
\icmp_ln79_fu_141_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln79_fu_141_p2_carry__0_n_9\,
      CO(3) => \icmp_ln79_fu_141_p2_carry__1_n_9\,
      CO(2) => \icmp_ln79_fu_141_p2_carry__1_n_10\,
      CO(1) => \icmp_ln79_fu_141_p2_carry__1_n_11\,
      CO(0) => \icmp_ln79_fu_141_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln79_fu_141_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln79_fu_141_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln79_fu_141_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln79_fu_141_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln79_fu_141_p2_carry__1_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln79_fu_141_p2_carry__2_n_10\,
      CO(1) => \icmp_ln79_fu_141_p2_carry__2_n_11\,
      CO(0) => \icmp_ln79_fu_141_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \ap_CS_fsm_reg[2]_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln79_fu_141_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ap_CS_fsm_reg[2]_1\(3 downto 0)
    );
regslice_both_img_inp_V_data_V_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => icmp_ln81_fu_107_p2,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[1][0]\ => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg\,
      SS(0) => SS(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_img_inp_V_data_V_U_n_12,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TVALID => img_inp_TVALID,
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_data_full_n => in_mat_data_full_n,
      j_2_fu_60 => j_2_fu_60,
      push => push
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8 is
  port (
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read : out STD_LOGIC;
    icmp_ln104_reg_211 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    full_n : out STD_LOGIC;
    full_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    push : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \trunc_ln105_reg_206_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rev_fu_108_p2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_i377_i_reg_175_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_i377_i_reg_175_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_i377_i_reg_175_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_i377_i_reg_175_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_i377_i_reg_175_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_i377_i_reg_175_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_i377_i_reg_175_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    push_3 : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_shift_read_reg_155_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \height_reg_165_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8 : entity is "scharr_accel_convertTo_2_0_2160_3840_1_2_2_8";
end scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\ : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19 : STD_LOGIC;
  signal height_reg_165 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \icmp_ln75_fu_132_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln75_fu_132_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_1_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_2_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_3_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_4_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_i_8_n_9 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2_carry_n_9 : STD_LOGIC;
  signal p_shift_read_reg_155 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rev_reg_170 : STD_LOGIC;
  signal \row_fu_58[0]_i_3_n_9\ : STD_LOGIC;
  signal row_fu_58_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_fu_58_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \row_fu_58_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__0_n_9\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_13\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_14\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_15\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_16\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_10\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_11\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_12\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_13\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_14\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_15\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_16\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_10\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_11\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_12\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_13\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_14\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_15\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_16\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_10\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_11\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_12\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_13\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_14\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_15\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_16\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_10\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_11\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_12\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_13\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_14\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_15\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_16\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__6_n_10\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__6_n_11\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__6_n_12\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__6_n_13\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__6_n_14\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__6_n_15\ : STD_LOGIC;
  signal \sub_i377_i_fu_114_p2_carry__6_n_16\ : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_10 : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_11 : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_12 : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_13 : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_14 : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_15 : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_16 : STD_LOGIC;
  signal sub_i377_i_fu_114_p2_carry_n_9 : STD_LOGIC;
  signal sub_i377_i_reg_175 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal width_reg_160 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_icmp_ln75_fu_132_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln75_fu_132_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_i377_i_fu_114_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair188";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln75_fu_132_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln75_fu_132_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of sub_i377_i_fu_114_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_fu_114_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_fu_114_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_fu_114_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_fu_114_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_fu_114_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_fu_114_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_fu_114_p2_carry__6\ : label is 35;
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read <= \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD0CCCCCCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      I2 => shift_c_empty_n,
      I3 => p_dst_cols_channel_empty_n,
      I4 => p_dst_rows_channel_empty_n,
      I5 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__4_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__4_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16,
      Q => \^q\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15,
      Q => \^q\(1),
      R => SS(0)
    );
empty_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_dst_cols_channel_empty_n,
      I1 => \^co\(0),
      I2 => \^q\(0),
      O => empty_n_reg
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_dst_rows_channel_empty_n,
      I1 => \^co\(0),
      I2 => \^q\(0),
      O => empty_n_reg_0
    );
full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => p_dst_rows_channel_empty_n,
      I3 => push_2,
      O => full_n
    );
\full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => p_dst_cols_channel_empty_n,
      I3 => push_3,
      O => full_n_0
    );
grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80: entity work.scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15,
      D(0) => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16,
      E(0) => ap_block_pp0_stage0_subdone,
      Q(2 downto 1) => \^q\(1 downto 0),
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3,
      ap_rst_n => ap_rst_n,
      \buf_reg_201_reg[9]_0\(9 downto 0) => D(9 downto 0),
      dst_1_data_full_n => dst_1_data_full_n,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19,
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      \icmp_ln104_reg_211[0]_i_18_0\(31 downto 0) => sub_i377_i_reg_175(31 downto 0),
      \icmp_ln104_reg_211[0]_i_21_0\(31 downto 0) => p_shift_read_reg_155(31 downto 0),
      \icmp_ln81_fu_111_p2_carry__0_0\(15 downto 0) => width_reg_160(15 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      push => push,
      push_1 => push_1,
      rev_reg_170 => rev_reg_170,
      shift_c_empty_n => shift_c_empty_n,
      \trunc_ln105_reg_206_reg[7]_0\(7 downto 0) => \trunc_ln105_reg_206_reg[7]\(7 downto 0)
    );
grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19,
      Q => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      R => SS(0)
    );
\height_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(0),
      Q => height_reg_165(0),
      R => '0'
    );
\height_reg_165_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(10),
      Q => height_reg_165(10),
      R => '0'
    );
\height_reg_165_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(11),
      Q => height_reg_165(11),
      R => '0'
    );
\height_reg_165_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(12),
      Q => height_reg_165(12),
      R => '0'
    );
\height_reg_165_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(13),
      Q => height_reg_165(13),
      R => '0'
    );
\height_reg_165_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(14),
      Q => height_reg_165(14),
      R => '0'
    );
\height_reg_165_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(15),
      Q => height_reg_165(15),
      R => '0'
    );
\height_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(1),
      Q => height_reg_165(1),
      R => '0'
    );
\height_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(2),
      Q => height_reg_165(2),
      R => '0'
    );
\height_reg_165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(3),
      Q => height_reg_165(3),
      R => '0'
    );
\height_reg_165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(4),
      Q => height_reg_165(4),
      R => '0'
    );
\height_reg_165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(5),
      Q => height_reg_165(5),
      R => '0'
    );
\height_reg_165_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(6),
      Q => height_reg_165(6),
      R => '0'
    );
\height_reg_165_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(7),
      Q => height_reg_165(7),
      R => '0'
    );
\height_reg_165_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(8),
      Q => height_reg_165(8),
      R => '0'
    );
\height_reg_165_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(9),
      Q => height_reg_165(9),
      R => '0'
    );
icmp_ln75_fu_132_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln75_fu_132_p2_carry_n_9,
      CO(2) => icmp_ln75_fu_132_p2_carry_n_10,
      CO(1) => icmp_ln75_fu_132_p2_carry_n_11,
      CO(0) => icmp_ln75_fu_132_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => icmp_ln75_fu_132_p2_carry_i_1_n_9,
      DI(2) => icmp_ln75_fu_132_p2_carry_i_2_n_9,
      DI(1) => icmp_ln75_fu_132_p2_carry_i_3_n_9,
      DI(0) => icmp_ln75_fu_132_p2_carry_i_4_n_9,
      O(3 downto 0) => NLW_icmp_ln75_fu_132_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln75_fu_132_p2_carry_i_5_n_9,
      S(2) => icmp_ln75_fu_132_p2_carry_i_6_n_9,
      S(1) => icmp_ln75_fu_132_p2_carry_i_7_n_9,
      S(0) => icmp_ln75_fu_132_p2_carry_i_8_n_9
    );
\icmp_ln75_fu_132_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln75_fu_132_p2_carry_n_9,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln75_fu_132_p2_carry__0_n_10\,
      CO(1) => \icmp_ln75_fu_132_p2_carry__0_n_11\,
      CO(0) => \icmp_ln75_fu_132_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln75_fu_132_p2_carry__0_i_1_n_9\,
      DI(2) => \icmp_ln75_fu_132_p2_carry__0_i_2_n_9\,
      DI(1) => \icmp_ln75_fu_132_p2_carry__0_i_3_n_9\,
      DI(0) => \icmp_ln75_fu_132_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_icmp_ln75_fu_132_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln75_fu_132_p2_carry__0_i_5_n_9\,
      S(2) => \icmp_ln75_fu_132_p2_carry__0_i_6_n_9\,
      S(1) => \icmp_ln75_fu_132_p2_carry__0_i_7_n_9\,
      S(0) => \icmp_ln75_fu_132_p2_carry__0_i_8_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => height_reg_165(15),
      I1 => height_reg_165(14),
      O => \icmp_ln75_fu_132_p2_carry__0_i_1_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => height_reg_165(13),
      I1 => row_fu_58_reg(12),
      I2 => height_reg_165(12),
      O => \icmp_ln75_fu_132_p2_carry__0_i_2_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => height_reg_165(11),
      I1 => row_fu_58_reg(11),
      I2 => height_reg_165(10),
      I3 => row_fu_58_reg(10),
      O => \icmp_ln75_fu_132_p2_carry__0_i_3_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => height_reg_165(9),
      I1 => row_fu_58_reg(9),
      I2 => height_reg_165(8),
      I3 => row_fu_58_reg(8),
      O => \icmp_ln75_fu_132_p2_carry__0_i_4_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_reg_165(14),
      I1 => height_reg_165(15),
      O => \icmp_ln75_fu_132_p2_carry__0_i_5_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => height_reg_165(13),
      I1 => row_fu_58_reg(12),
      I2 => height_reg_165(12),
      O => \icmp_ln75_fu_132_p2_carry__0_i_6_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_58_reg(11),
      I1 => height_reg_165(11),
      I2 => row_fu_58_reg(10),
      I3 => height_reg_165(10),
      O => \icmp_ln75_fu_132_p2_carry__0_i_7_n_9\
    );
\icmp_ln75_fu_132_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_58_reg(9),
      I1 => height_reg_165(9),
      I2 => row_fu_58_reg(8),
      I3 => height_reg_165(8),
      O => \icmp_ln75_fu_132_p2_carry__0_i_8_n_9\
    );
icmp_ln75_fu_132_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => height_reg_165(7),
      I1 => row_fu_58_reg(7),
      I2 => height_reg_165(6),
      I3 => row_fu_58_reg(6),
      O => icmp_ln75_fu_132_p2_carry_i_1_n_9
    );
icmp_ln75_fu_132_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => height_reg_165(5),
      I1 => row_fu_58_reg(5),
      I2 => height_reg_165(4),
      I3 => row_fu_58_reg(4),
      O => icmp_ln75_fu_132_p2_carry_i_2_n_9
    );
icmp_ln75_fu_132_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => height_reg_165(3),
      I1 => row_fu_58_reg(3),
      I2 => height_reg_165(2),
      I3 => row_fu_58_reg(2),
      O => icmp_ln75_fu_132_p2_carry_i_3_n_9
    );
icmp_ln75_fu_132_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => height_reg_165(1),
      I1 => row_fu_58_reg(1),
      I2 => height_reg_165(0),
      I3 => row_fu_58_reg(0),
      O => icmp_ln75_fu_132_p2_carry_i_4_n_9
    );
icmp_ln75_fu_132_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_58_reg(7),
      I1 => height_reg_165(7),
      I2 => row_fu_58_reg(6),
      I3 => height_reg_165(6),
      O => icmp_ln75_fu_132_p2_carry_i_5_n_9
    );
icmp_ln75_fu_132_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_58_reg(5),
      I1 => height_reg_165(5),
      I2 => row_fu_58_reg(4),
      I3 => height_reg_165(4),
      O => icmp_ln75_fu_132_p2_carry_i_6_n_9
    );
icmp_ln75_fu_132_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_58_reg(3),
      I1 => height_reg_165(3),
      I2 => row_fu_58_reg(2),
      I3 => height_reg_165(2),
      O => icmp_ln75_fu_132_p2_carry_i_7_n_9
    );
icmp_ln75_fu_132_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_58_reg(1),
      I1 => height_reg_165(1),
      I2 => row_fu_58_reg(0),
      I3 => height_reg_165(0),
      O => icmp_ln75_fu_132_p2_carry_i_8_n_9
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => in_mat_rows_c14_channel_empty_n,
      I2 => int_ap_idle_reg(0),
      I3 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      I4 => int_ap_idle_reg_0,
      I5 => int_ap_idle_reg_1,
      O => \ap_CS_fsm_reg[0]_0\
    );
\p_shift_read_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => S(0),
      Q => p_shift_read_reg_155(0),
      R => '0'
    );
\p_shift_read_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(9),
      Q => p_shift_read_reg_155(10),
      R => '0'
    );
\p_shift_read_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(10),
      Q => p_shift_read_reg_155(11),
      R => '0'
    );
\p_shift_read_reg_155_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(11),
      Q => p_shift_read_reg_155(12),
      R => '0'
    );
\p_shift_read_reg_155_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(12),
      Q => p_shift_read_reg_155(13),
      R => '0'
    );
\p_shift_read_reg_155_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(13),
      Q => p_shift_read_reg_155(14),
      R => '0'
    );
\p_shift_read_reg_155_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(14),
      Q => p_shift_read_reg_155(15),
      R => '0'
    );
\p_shift_read_reg_155_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(15),
      Q => p_shift_read_reg_155(16),
      R => '0'
    );
\p_shift_read_reg_155_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(16),
      Q => p_shift_read_reg_155(17),
      R => '0'
    );
\p_shift_read_reg_155_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(17),
      Q => p_shift_read_reg_155(18),
      R => '0'
    );
\p_shift_read_reg_155_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(18),
      Q => p_shift_read_reg_155(19),
      R => '0'
    );
\p_shift_read_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(0),
      Q => p_shift_read_reg_155(1),
      R => '0'
    );
\p_shift_read_reg_155_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(19),
      Q => p_shift_read_reg_155(20),
      R => '0'
    );
\p_shift_read_reg_155_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(20),
      Q => p_shift_read_reg_155(21),
      R => '0'
    );
\p_shift_read_reg_155_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(21),
      Q => p_shift_read_reg_155(22),
      R => '0'
    );
\p_shift_read_reg_155_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(22),
      Q => p_shift_read_reg_155(23),
      R => '0'
    );
\p_shift_read_reg_155_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(23),
      Q => p_shift_read_reg_155(24),
      R => '0'
    );
\p_shift_read_reg_155_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(24),
      Q => p_shift_read_reg_155(25),
      R => '0'
    );
\p_shift_read_reg_155_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(25),
      Q => p_shift_read_reg_155(26),
      R => '0'
    );
\p_shift_read_reg_155_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(26),
      Q => p_shift_read_reg_155(27),
      R => '0'
    );
\p_shift_read_reg_155_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(27),
      Q => p_shift_read_reg_155(28),
      R => '0'
    );
\p_shift_read_reg_155_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(28),
      Q => p_shift_read_reg_155(29),
      R => '0'
    );
\p_shift_read_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(1),
      Q => p_shift_read_reg_155(2),
      R => '0'
    );
\p_shift_read_reg_155_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(29),
      Q => p_shift_read_reg_155(30),
      R => '0'
    );
\p_shift_read_reg_155_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(30),
      Q => p_shift_read_reg_155(31),
      R => '0'
    );
\p_shift_read_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(2),
      Q => p_shift_read_reg_155(3),
      R => '0'
    );
\p_shift_read_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(3),
      Q => p_shift_read_reg_155(4),
      R => '0'
    );
\p_shift_read_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(4),
      Q => p_shift_read_reg_155(5),
      R => '0'
    );
\p_shift_read_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(5),
      Q => p_shift_read_reg_155(6),
      R => '0'
    );
\p_shift_read_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(6),
      Q => p_shift_read_reg_155(7),
      R => '0'
    );
\p_shift_read_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(7),
      Q => p_shift_read_reg_155(8),
      R => '0'
    );
\p_shift_read_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \p_shift_read_reg_155_reg[31]_0\(8),
      Q => p_shift_read_reg_155(9),
      R => '0'
    );
\rev_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => rev_fu_108_p2,
      Q => rev_reg_170,
      R => '0'
    );
\row_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0
    );
\row_fu_58[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_58_reg(0),
      O => \row_fu_58[0]_i_3_n_9\
    );
\row_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_16\,
      Q => row_fu_58_reg(0),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_fu_58_reg[0]_i_2_n_9\,
      CO(2) => \row_fu_58_reg[0]_i_2_n_10\,
      CO(1) => \row_fu_58_reg[0]_i_2_n_11\,
      CO(0) => \row_fu_58_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_fu_58_reg[0]_i_2_n_13\,
      O(2) => \row_fu_58_reg[0]_i_2_n_14\,
      O(1) => \row_fu_58_reg[0]_i_2_n_15\,
      O(0) => \row_fu_58_reg[0]_i_2_n_16\,
      S(3 downto 1) => row_fu_58_reg(3 downto 1),
      S(0) => \row_fu_58[0]_i_3_n_9\
    );
\row_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_14\,
      Q => row_fu_58_reg(10),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_13\,
      Q => row_fu_58_reg(11),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[12]_i_1_n_16\,
      Q => row_fu_58_reg(12),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_fu_58_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => row_fu_58_reg(12)
    );
\row_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_15\,
      Q => row_fu_58_reg(1),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_14\,
      Q => row_fu_58_reg(2),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_13\,
      Q => row_fu_58_reg(3),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_16\,
      Q => row_fu_58_reg(4),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[0]_i_2_n_9\,
      CO(3) => \row_fu_58_reg[4]_i_1_n_9\,
      CO(2) => \row_fu_58_reg[4]_i_1_n_10\,
      CO(1) => \row_fu_58_reg[4]_i_1_n_11\,
      CO(0) => \row_fu_58_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_58_reg[4]_i_1_n_13\,
      O(2) => \row_fu_58_reg[4]_i_1_n_14\,
      O(1) => \row_fu_58_reg[4]_i_1_n_15\,
      O(0) => \row_fu_58_reg[4]_i_1_n_16\,
      S(3 downto 0) => row_fu_58_reg(7 downto 4)
    );
\row_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_15\,
      Q => row_fu_58_reg(5),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_14\,
      Q => row_fu_58_reg(6),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_13\,
      Q => row_fu_58_reg(7),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_16\,
      Q => row_fu_58_reg(8),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[4]_i_1_n_9\,
      CO(3) => \row_fu_58_reg[8]_i_1_n_9\,
      CO(2) => \row_fu_58_reg[8]_i_1_n_10\,
      CO(1) => \row_fu_58_reg[8]_i_1_n_11\,
      CO(0) => \row_fu_58_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_58_reg[8]_i_1_n_13\,
      O(2) => \row_fu_58_reg[8]_i_1_n_14\,
      O(1) => \row_fu_58_reg[8]_i_1_n_15\,
      O(0) => \row_fu_58_reg[8]_i_1_n_16\,
      S(3 downto 0) => row_fu_58_reg(11 downto 8)
    );
\row_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_15\,
      Q => row_fu_58_reg(9),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
sub_i377_i_fu_114_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_i377_i_fu_114_p2_carry_n_9,
      CO(2) => sub_i377_i_fu_114_p2_carry_n_10,
      CO(1) => sub_i377_i_fu_114_p2_carry_n_11,
      CO(0) => sub_i377_i_fu_114_p2_carry_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => sub_i377_i_fu_114_p2_carry_n_13,
      O(2) => sub_i377_i_fu_114_p2_carry_n_14,
      O(1) => sub_i377_i_fu_114_p2_carry_n_15,
      O(0) => sub_i377_i_fu_114_p2_carry_n_16,
      S(3 downto 0) => S(3 downto 0)
    );
\sub_i377_i_fu_114_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_i377_i_fu_114_p2_carry_n_9,
      CO(3) => \sub_i377_i_fu_114_p2_carry__0_n_9\,
      CO(2) => \sub_i377_i_fu_114_p2_carry__0_n_10\,
      CO(1) => \sub_i377_i_fu_114_p2_carry__0_n_11\,
      CO(0) => \sub_i377_i_fu_114_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_i377_i_fu_114_p2_carry__0_n_13\,
      O(2) => \sub_i377_i_fu_114_p2_carry__0_n_14\,
      O(1) => \sub_i377_i_fu_114_p2_carry__0_n_15\,
      O(0) => \sub_i377_i_fu_114_p2_carry__0_n_16\,
      S(3 downto 0) => \sub_i377_i_reg_175_reg[7]_0\(3 downto 0)
    );
\sub_i377_i_fu_114_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_fu_114_p2_carry__0_n_9\,
      CO(3) => \sub_i377_i_fu_114_p2_carry__1_n_9\,
      CO(2) => \sub_i377_i_fu_114_p2_carry__1_n_10\,
      CO(1) => \sub_i377_i_fu_114_p2_carry__1_n_11\,
      CO(0) => \sub_i377_i_fu_114_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_i377_i_fu_114_p2_carry__1_n_13\,
      O(2) => \sub_i377_i_fu_114_p2_carry__1_n_14\,
      O(1) => \sub_i377_i_fu_114_p2_carry__1_n_15\,
      O(0) => \sub_i377_i_fu_114_p2_carry__1_n_16\,
      S(3 downto 0) => \sub_i377_i_reg_175_reg[11]_0\(3 downto 0)
    );
\sub_i377_i_fu_114_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_fu_114_p2_carry__1_n_9\,
      CO(3) => \sub_i377_i_fu_114_p2_carry__2_n_9\,
      CO(2) => \sub_i377_i_fu_114_p2_carry__2_n_10\,
      CO(1) => \sub_i377_i_fu_114_p2_carry__2_n_11\,
      CO(0) => \sub_i377_i_fu_114_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_i377_i_fu_114_p2_carry__2_n_13\,
      O(2) => \sub_i377_i_fu_114_p2_carry__2_n_14\,
      O(1) => \sub_i377_i_fu_114_p2_carry__2_n_15\,
      O(0) => \sub_i377_i_fu_114_p2_carry__2_n_16\,
      S(3 downto 0) => \sub_i377_i_reg_175_reg[15]_0\(3 downto 0)
    );
\sub_i377_i_fu_114_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_fu_114_p2_carry__2_n_9\,
      CO(3) => \sub_i377_i_fu_114_p2_carry__3_n_9\,
      CO(2) => \sub_i377_i_fu_114_p2_carry__3_n_10\,
      CO(1) => \sub_i377_i_fu_114_p2_carry__3_n_11\,
      CO(0) => \sub_i377_i_fu_114_p2_carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_i377_i_fu_114_p2_carry__3_n_13\,
      O(2) => \sub_i377_i_fu_114_p2_carry__3_n_14\,
      O(1) => \sub_i377_i_fu_114_p2_carry__3_n_15\,
      O(0) => \sub_i377_i_fu_114_p2_carry__3_n_16\,
      S(3 downto 0) => \sub_i377_i_reg_175_reg[19]_0\(3 downto 0)
    );
\sub_i377_i_fu_114_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_fu_114_p2_carry__3_n_9\,
      CO(3) => \sub_i377_i_fu_114_p2_carry__4_n_9\,
      CO(2) => \sub_i377_i_fu_114_p2_carry__4_n_10\,
      CO(1) => \sub_i377_i_fu_114_p2_carry__4_n_11\,
      CO(0) => \sub_i377_i_fu_114_p2_carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_i377_i_fu_114_p2_carry__4_n_13\,
      O(2) => \sub_i377_i_fu_114_p2_carry__4_n_14\,
      O(1) => \sub_i377_i_fu_114_p2_carry__4_n_15\,
      O(0) => \sub_i377_i_fu_114_p2_carry__4_n_16\,
      S(3 downto 0) => \sub_i377_i_reg_175_reg[23]_0\(3 downto 0)
    );
\sub_i377_i_fu_114_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_fu_114_p2_carry__4_n_9\,
      CO(3) => \sub_i377_i_fu_114_p2_carry__5_n_9\,
      CO(2) => \sub_i377_i_fu_114_p2_carry__5_n_10\,
      CO(1) => \sub_i377_i_fu_114_p2_carry__5_n_11\,
      CO(0) => \sub_i377_i_fu_114_p2_carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_i377_i_fu_114_p2_carry__5_n_13\,
      O(2) => \sub_i377_i_fu_114_p2_carry__5_n_14\,
      O(1) => \sub_i377_i_fu_114_p2_carry__5_n_15\,
      O(0) => \sub_i377_i_fu_114_p2_carry__5_n_16\,
      S(3 downto 0) => \sub_i377_i_reg_175_reg[27]_0\(3 downto 0)
    );
\sub_i377_i_fu_114_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_fu_114_p2_carry__5_n_9\,
      CO(3) => \NLW_sub_i377_i_fu_114_p2_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \sub_i377_i_fu_114_p2_carry__6_n_10\,
      CO(1) => \sub_i377_i_fu_114_p2_carry__6_n_11\,
      CO(0) => \sub_i377_i_fu_114_p2_carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_i377_i_fu_114_p2_carry__6_n_13\,
      O(2) => \sub_i377_i_fu_114_p2_carry__6_n_14\,
      O(1) => \sub_i377_i_fu_114_p2_carry__6_n_15\,
      O(0) => \sub_i377_i_fu_114_p2_carry__6_n_16\,
      S(3 downto 0) => \sub_i377_i_reg_175_reg[31]_0\(3 downto 0)
    );
\sub_i377_i_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => sub_i377_i_fu_114_p2_carry_n_16,
      Q => sub_i377_i_reg_175(0),
      R => '0'
    );
\sub_i377_i_reg_175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__1_n_14\,
      Q => sub_i377_i_reg_175(10),
      R => '0'
    );
\sub_i377_i_reg_175_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__1_n_13\,
      Q => sub_i377_i_reg_175(11),
      R => '0'
    );
\sub_i377_i_reg_175_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__2_n_16\,
      Q => sub_i377_i_reg_175(12),
      R => '0'
    );
\sub_i377_i_reg_175_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__2_n_15\,
      Q => sub_i377_i_reg_175(13),
      R => '0'
    );
\sub_i377_i_reg_175_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__2_n_14\,
      Q => sub_i377_i_reg_175(14),
      R => '0'
    );
\sub_i377_i_reg_175_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__2_n_13\,
      Q => sub_i377_i_reg_175(15),
      R => '0'
    );
\sub_i377_i_reg_175_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__3_n_16\,
      Q => sub_i377_i_reg_175(16),
      R => '0'
    );
\sub_i377_i_reg_175_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__3_n_15\,
      Q => sub_i377_i_reg_175(17),
      R => '0'
    );
\sub_i377_i_reg_175_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__3_n_14\,
      Q => sub_i377_i_reg_175(18),
      R => '0'
    );
\sub_i377_i_reg_175_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__3_n_13\,
      Q => sub_i377_i_reg_175(19),
      R => '0'
    );
\sub_i377_i_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => sub_i377_i_fu_114_p2_carry_n_15,
      Q => sub_i377_i_reg_175(1),
      R => '0'
    );
\sub_i377_i_reg_175_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__4_n_16\,
      Q => sub_i377_i_reg_175(20),
      R => '0'
    );
\sub_i377_i_reg_175_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__4_n_15\,
      Q => sub_i377_i_reg_175(21),
      R => '0'
    );
\sub_i377_i_reg_175_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__4_n_14\,
      Q => sub_i377_i_reg_175(22),
      R => '0'
    );
\sub_i377_i_reg_175_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__4_n_13\,
      Q => sub_i377_i_reg_175(23),
      R => '0'
    );
\sub_i377_i_reg_175_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__5_n_16\,
      Q => sub_i377_i_reg_175(24),
      R => '0'
    );
\sub_i377_i_reg_175_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__5_n_15\,
      Q => sub_i377_i_reg_175(25),
      R => '0'
    );
\sub_i377_i_reg_175_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__5_n_14\,
      Q => sub_i377_i_reg_175(26),
      R => '0'
    );
\sub_i377_i_reg_175_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__5_n_13\,
      Q => sub_i377_i_reg_175(27),
      R => '0'
    );
\sub_i377_i_reg_175_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__6_n_16\,
      Q => sub_i377_i_reg_175(28),
      R => '0'
    );
\sub_i377_i_reg_175_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__6_n_15\,
      Q => sub_i377_i_reg_175(29),
      R => '0'
    );
\sub_i377_i_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => sub_i377_i_fu_114_p2_carry_n_14,
      Q => sub_i377_i_reg_175(2),
      R => '0'
    );
\sub_i377_i_reg_175_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__6_n_14\,
      Q => sub_i377_i_reg_175(30),
      R => '0'
    );
\sub_i377_i_reg_175_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__6_n_13\,
      Q => sub_i377_i_reg_175(31),
      R => '0'
    );
\sub_i377_i_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => sub_i377_i_fu_114_p2_carry_n_13,
      Q => sub_i377_i_reg_175(3),
      R => '0'
    );
\sub_i377_i_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__0_n_16\,
      Q => sub_i377_i_reg_175(4),
      R => '0'
    );
\sub_i377_i_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__0_n_15\,
      Q => sub_i377_i_reg_175(5),
      R => '0'
    );
\sub_i377_i_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__0_n_14\,
      Q => sub_i377_i_reg_175(6),
      R => '0'
    );
\sub_i377_i_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__0_n_13\,
      Q => sub_i377_i_reg_175(7),
      R => '0'
    );
\sub_i377_i_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__1_n_16\,
      Q => sub_i377_i_reg_175(8),
      R => '0'
    );
\sub_i377_i_reg_175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \sub_i377_i_fu_114_p2_carry__1_n_15\,
      Q => sub_i377_i_reg_175(9),
      R => '0'
    );
\width_reg_160[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => shift_c_empty_n,
      I2 => p_dst_cols_channel_empty_n,
      I3 => p_dst_rows_channel_empty_n,
      O => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(12),
      Q => width_reg_160(12),
      R => '0'
    );
\width_reg_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(13),
      Q => width_reg_160(13),
      R => '0'
    );
\width_reg_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(14),
      Q => width_reg_160(14),
      R => '0'
    );
\width_reg_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(15),
      Q => width_reg_160(15),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(9),
      Q => width_reg_160(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \bottom_1_reg_599_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GradientValuesX_reg_750_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_756_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_1_fu_116_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf2_fu_112_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_fu_108_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P1_fu_124_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P0_fu_120_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_2_3 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \P0_fu_120_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \P1_fu_124_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln272_reg_682_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zext_ln392_reg_146_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    q_fu_80 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln472_reg_765_reg[0]\ : in STD_LOGIC;
    \src_buf3_2_reg_717_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf2_2_reg_711_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf1_2_reg_705_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop : entity is "scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal GradientValuesX_reg_750 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GradientValuesX_reg_750[6]_i_1_n_9\ : STD_LOGIC;
  signal GradientValuesY_reg_756 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GradientValuesY_reg_756[6]_i_1_n_9\ : STD_LOGIC;
  signal P0_fu_120 : STD_LOGIC;
  signal \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_dstgy_data_write\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_9 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_i_1_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
  signal \ap_return_0_int_reg[6]_i_2_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[6]_i_2_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \col_1_reg_674_pp0_iter1_reg_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_1_reg_674_reg_n_9_[12]\ : STD_LOGIC;
  signal col_2_fu_432_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal col_fu_104 : STD_LOGIC;
  signal col_fu_1040_in : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg\ : STD_LOGIC;
  signal \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38 : STD_LOGIC;
  signal grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal icmp_ln272_fu_426_p2 : STD_LOGIC;
  signal \icmp_ln272_fu_426_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln272_fu_426_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln272_fu_426_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln272_fu_426_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln272_fu_426_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln272_fu_426_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln272_fu_426_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln272_fu_426_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln272_fu_426_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln272_reg_682 : STD_LOGIC;
  signal icmp_ln272_reg_682_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln272_reg_682_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln272_reg_682_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln297_reg_701[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln297_reg_701[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln297_reg_701[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln297_reg_701[0]_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9\ : STD_LOGIC;
  signal \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\ : STD_LOGIC;
  signal \icmp_ln297_reg_701_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4_n_9\ : STD_LOGIC;
  signal ram_reg_0_i_12_n_9 : STD_LOGIC;
  signal ram_reg_0_i_30_n_9 : STD_LOGIC;
  signal src_buf1_1_fu_132 : STD_LOGIC;
  signal src_buf1_1_fu_1320_in : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[10]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[11]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[12]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[13]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[14]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[15]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[16]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[17]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[18]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[19]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[20]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[21]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[22]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[23]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[8]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf1_2_reg_705 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf1_2_reg_7050 : STD_LOGIC;
  signal src_buf1_3_reg_723 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf1_3_reg_7230 : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9\ : STD_LOGIC;
  signal src_buf2_1_fu_128 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf2_2_reg_711 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf3_2_reg_717 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf3_3_reg_729 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9\ : STD_LOGIC;
  signal \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9\ : STD_LOGIC;
  signal src_buf3_fu_136 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_icmp_ln272_fu_426_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln272_fu_426_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair17";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln272_fu_426_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln272_fu_426_p2_carry__0\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/icmp_ln297_reg_701_pp0_iter8_reg_reg ";
  attribute srl_name of \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of ram_reg_0_i_12 : label is "soft_lutpair20";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg ";
  attribute srl_name of \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3\ : label is "inst/\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3 ";
begin
  ADDRARDADDR(11 downto 0) <= \^addrardaddr\(11 downto 0);
  Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write <= \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_dstgy_data_write\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  \col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0) <= \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0);
\GradientValuesX_reg_750[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg\,
      I2 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23,
      I3 => ap_block_pp0_stage0_subdone,
      O => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33,
      Q => GradientValuesX_reg_750(0),
      S => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34,
      Q => GradientValuesX_reg_750(1),
      S => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35,
      Q => GradientValuesX_reg_750(2),
      S => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36,
      Q => GradientValuesX_reg_750(3),
      S => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37,
      Q => GradientValuesX_reg_750(4),
      S => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38,
      Q => GradientValuesX_reg_750(5),
      S => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39,
      Q => GradientValuesX_reg_750(6),
      S => \GradientValuesX_reg_750[6]_i_1_n_9\
    );
\GradientValuesX_reg_750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0(7),
      Q => GradientValuesX_reg_750(7),
      R => '0'
    );
\GradientValuesY_reg_756[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg\,
      I2 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24,
      I3 => ap_block_pp0_stage0_subdone,
      O => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26,
      Q => GradientValuesY_reg_756(0),
      S => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27,
      Q => GradientValuesY_reg_756(1),
      S => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28,
      Q => GradientValuesY_reg_756(2),
      S => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29,
      Q => GradientValuesY_reg_756(3),
      S => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30,
      Q => GradientValuesY_reg_756(4),
      S => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31,
      Q => GradientValuesY_reg_756(5),
      S => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32,
      Q => GradientValuesY_reg_756(6),
      S => \GradientValuesY_reg_756[6]_i_1_n_9\
    );
\GradientValuesY_reg_756_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1(7),
      Q => GradientValuesY_reg_756(7),
      R => '0'
    );
\P0_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \P0_fu_120_reg[7]_0\(0),
      R => '0'
    );
\P0_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \P0_fu_120_reg[7]_0\(1),
      R => '0'
    );
\P0_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \P0_fu_120_reg[7]_0\(2),
      R => '0'
    );
\P0_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \P0_fu_120_reg[7]_0\(3),
      R => '0'
    );
\P0_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \P0_fu_120_reg[7]_0\(4),
      R => '0'
    );
\P0_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \P0_fu_120_reg[7]_0\(5),
      R => '0'
    );
\P0_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \P0_fu_120_reg[7]_0\(6),
      R => '0'
    );
\P0_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \P0_fu_120_reg[7]_0\(7),
      R => '0'
    );
\P1_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \P1_fu_124_reg[7]_0\(0),
      R => '0'
    );
\P1_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \P1_fu_124_reg[7]_0\(1),
      R => '0'
    );
\P1_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \P1_fu_124_reg[7]_0\(2),
      R => '0'
    );
\P1_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \P1_fu_124_reg[7]_0\(3),
      R => '0'
    );
\P1_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \P1_fu_124_reg[7]_0\(4),
      R => '0'
    );
\P1_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \P1_fu_124_reg[7]_0\(5),
      R => '0'
    );
\P1_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \P1_fu_124_reg[7]_0\(6),
      R => '0'
    );
\P1_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \P1_fu_124_reg[7]_0\(7),
      R => '0'
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(0),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(0),
      O => \GradientValuesX_reg_750_reg[7]_0\(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(0),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(0),
      O => \GradientValuesY_reg_756_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(1),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(1),
      O => \GradientValuesX_reg_750_reg[7]_0\(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(1),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(1),
      O => \GradientValuesY_reg_756_reg[7]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(2),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(2),
      O => \GradientValuesX_reg_750_reg[7]_0\(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(2),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(2),
      O => \GradientValuesY_reg_756_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(3),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(3),
      O => \GradientValuesX_reg_750_reg[7]_0\(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(3),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(3),
      O => \GradientValuesY_reg_756_reg[7]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(4),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(4),
      O => \GradientValuesX_reg_750_reg[7]_0\(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(4),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(4),
      O => \GradientValuesY_reg_756_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(5),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(5),
      O => \GradientValuesX_reg_750_reg[7]_0\(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(5),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(5),
      O => \GradientValuesY_reg_756_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(6),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(6),
      O => \GradientValuesX_reg_750_reg[7]_0\(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(6),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(6),
      O => \GradientValuesY_reg_756_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_dstgy_data_write\,
      I1 => p_dstgx_data_full_n,
      O => full_n_reg(0)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_dstgy_data_write\,
      I1 => p_dstgy_data_full_n,
      O => full_n_reg_0(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesX_reg_750(7),
      I1 => p_dstgy_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]\(7),
      O => \GradientValuesX_reg_750_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => GradientValuesY_reg_756(7),
      I1 => p_dstgx_data_full_n,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[0][7]_0\(7),
      O => \GradientValuesY_reg_756_reg[7]_0\(7)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => p_dstgy_data_full_n,
      I1 => p_dstgx_data_full_n,
      I2 => ap_enable_reg_pp0_iter10_reg_n_9,
      I3 => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      I4 => flow_control_loop_pipe_sequential_init_U_n_12,
      O => \ap_CS_fsm[5]_i_2_n_9\
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10_reg_n_9,
      R => SS(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A80020202020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => \ap_CS_fsm[5]_i_2_n_9\,
      I4 => icmp_ln272_reg_682_pp0_iter3_reg,
      I5 => ap_enable_reg_pp0_iter4,
      O => ap_enable_reg_pp0_iter5_i_1_n_9
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_i_1_n_9,
      Q => ap_enable_reg_pp0_iter5,
      R => '0'
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SS(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => SS(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter8_reg_reg_srl8: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9
    );
\ap_loop_exit_ready_pp0_iter9_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9,
      Q => ap_loop_exit_ready_pp0_iter9_reg,
      R => '0'
    );
\ap_return_0_int_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000000"
    )
        port map (
      I0 => \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4\(7),
      I1 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15,
      I2 => \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0\(0),
      I3 => \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0\(5),
      I4 => \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0\(6),
      I5 => \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg\,
      O => \ap_return_0_int_reg[6]_i_2_n_9\
    );
\ap_return_1_int_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000000"
    )
        port map (
      I0 => \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4\(7),
      I1 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20,
      I2 => \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0\(0),
      I3 => \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0\(5),
      I4 => \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0\(6),
      I5 => \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg\,
      O => \ap_return_1_int_reg[6]_i_2_n_9\
    );
\col_1_reg_674_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(0),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(0),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(10),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(10),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(11),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_1_reg_674_reg_n_9_[12]\,
      Q => \col_1_reg_674_pp0_iter1_reg_reg_n_9_[12]\,
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(1),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(1),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(2),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(2),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(3),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(3),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(4),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(4),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(5),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(5),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(6),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(6),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(7),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(7),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(8),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(8),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^addrardaddr\(9),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(9),
      R => '0'
    );
\col_1_reg_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_col_1(0),
      Q => \^addrardaddr\(0),
      R => '0'
    );
\col_1_reg_674_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[10]\,
      Q => \^addrardaddr\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[11]\,
      Q => \^addrardaddr\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_col_1(12),
      Q => \col_1_reg_674_reg_n_9_[12]\,
      R => '0'
    );
\col_1_reg_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[1]\,
      Q => \^addrardaddr\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[2]\,
      Q => \^addrardaddr\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[3]\,
      Q => \^addrardaddr\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[4]\,
      Q => \^addrardaddr\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[5]\,
      Q => \^addrardaddr\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[6]\,
      Q => \^addrardaddr\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[7]\,
      Q => \^addrardaddr\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[8]\,
      Q => \^addrardaddr\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[9]\,
      Q => \^addrardaddr\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(0),
      Q => \col_fu_104_reg_n_9_[0]\,
      R => col_fu_104
    );
\col_fu_104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(10),
      Q => \col_fu_104_reg_n_9_[10]\,
      R => col_fu_104
    );
\col_fu_104_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(11),
      Q => \col_fu_104_reg_n_9_[11]\,
      R => col_fu_104
    );
\col_fu_104_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(12),
      Q => \col_fu_104_reg_n_9_[12]\,
      R => col_fu_104
    );
\col_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(1),
      Q => \col_fu_104_reg_n_9_[1]\,
      R => col_fu_104
    );
\col_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(2),
      Q => \col_fu_104_reg_n_9_[2]\,
      R => col_fu_104
    );
\col_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(3),
      Q => \col_fu_104_reg_n_9_[3]\,
      R => col_fu_104
    );
\col_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(4),
      Q => \col_fu_104_reg_n_9_[4]\,
      R => col_fu_104
    );
\col_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(5),
      Q => \col_fu_104_reg_n_9_[5]\,
      R => col_fu_104
    );
\col_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(6),
      Q => \col_fu_104_reg_n_9_[6]\,
      R => col_fu_104
    );
\col_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(7),
      Q => \col_fu_104_reg_n_9_[7]\,
      R => col_fu_104
    );
\col_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(8),
      Q => \col_fu_104_reg_n_9_[8]\,
      R => col_fu_104
    );
\col_fu_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(9),
      Q => \col_fu_104_reg_n_9_[9]\,
      R => col_fu_104
    );
flow_control_loop_pipe_sequential_init_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_flow_control_loop_pipe_sequential_init_28
     port map (
      CO(0) => icmp_ln272_fu_426_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      E(0) => P0_fu_120,
      GradientValuesX_reg_750(7 downto 0) => GradientValuesX_reg_750(7 downto 0),
      \GradientValuesX_reg_750_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_17,
      \GradientValuesX_reg_750_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_18,
      \GradientValuesX_reg_750_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_19,
      \GradientValuesX_reg_750_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_20,
      \GradientValuesX_reg_750_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      \GradientValuesX_reg_750_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      \GradientValuesX_reg_750_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \GradientValuesX_reg_750_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      GradientValuesY_reg_756(7 downto 0) => GradientValuesY_reg_756(7 downto 0),
      \GradientValuesY_reg_756_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_25,
      \GradientValuesY_reg_756_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_26,
      \GradientValuesY_reg_756_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_27,
      \GradientValuesY_reg_756_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_28,
      \GradientValuesY_reg_756_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_29,
      \GradientValuesY_reg_756_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_30,
      \GradientValuesY_reg_756_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_31,
      \GradientValuesY_reg_756_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_32,
      \P0_fu_120_reg[7]\(7 downto 0) => \P0_fu_120_reg[7]_1\(7 downto 0),
      \P1_fu_124_reg[7]\(7 downto 0) => \P1_fu_124_reg[7]_1\(7 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      SR(0) => col_fu_104,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm[5]_i_2_n_9\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_1\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ram_reg_2_1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter9_reg => ap_loop_exit_ready_pp0_iter9_reg,
      ap_rst_n => ap_rst_n,
      \cmp_i_i603_i_reg_614_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \col_1_reg_674_reg[12]\(12) => \col_fu_104_reg_n_9_[12]\,
      \col_1_reg_674_reg[12]\(11) => \col_fu_104_reg_n_9_[11]\,
      \col_1_reg_674_reg[12]\(10) => \col_fu_104_reg_n_9_[10]\,
      \col_1_reg_674_reg[12]\(9) => \col_fu_104_reg_n_9_[9]\,
      \col_1_reg_674_reg[12]\(8) => \col_fu_104_reg_n_9_[8]\,
      \col_1_reg_674_reg[12]\(7) => \col_fu_104_reg_n_9_[7]\,
      \col_1_reg_674_reg[12]\(6) => \col_fu_104_reg_n_9_[6]\,
      \col_1_reg_674_reg[12]\(5) => \col_fu_104_reg_n_9_[5]\,
      \col_1_reg_674_reg[12]\(4) => \col_fu_104_reg_n_9_[4]\,
      \col_1_reg_674_reg[12]\(3) => \col_fu_104_reg_n_9_[3]\,
      \col_1_reg_674_reg[12]\(2) => \col_fu_104_reg_n_9_[2]\,
      \col_1_reg_674_reg[12]\(1) => \col_fu_104_reg_n_9_[1]\,
      \col_1_reg_674_reg[12]\(0) => \col_fu_104_reg_n_9_[0]\,
      \col_fu_104_reg[12]\(1) => ap_sig_allocacmp_col_1(12),
      \col_fu_104_reg[12]\(0) => ap_sig_allocacmp_col_1(0),
      \col_fu_104_reg[12]_0\(12 downto 0) => col_2_fu_432_p2(12 downto 0),
      \col_fu_104_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      \col_fu_104_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \col_fu_104_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \col_fu_104_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      \col_fu_104_reg[6]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_43,
      \col_fu_104_reg[6]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \col_fu_104_reg[6]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \col_fu_104_reg[6]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(0) => col_fu_1040_in,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_64,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2(0) => CO(0),
      icmp_ln272_reg_682 => icmp_ln272_reg_682,
      \icmp_ln272_reg_682_reg[0]\(13 downto 0) => \icmp_ln272_reg_682_reg[0]_0\(13 downto 0),
      \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\ => flow_control_loop_pipe_sequential_init_U_n_11,
      \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0\(0) => src_buf1_1_fu_132,
      in_mat_data_empty_n => in_mat_data_empty_n,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      \src_buf1_fu_108_reg[0]\ => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      \src_buf1_fu_108_reg[0]_0\ => ap_enable_reg_pp0_iter10_reg_n_9
    );
grp_xFScharr3x3_1_3_16_0_s_fu_362: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharr3x3_1_3_16_0_s
     port map (
      D(0) => grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0(7),
      O(2) => \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4\(7),
      O(1 downto 0) => \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0\(6 downto 5),
      Q(15 downto 8) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(23 downto 16),
      Q(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(7 downto 0),
      \S00_2_reg_346_reg[10]\ => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15,
      \S00_2_reg_346_reg[10]_0\(0) => \grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0\(0),
      \S00_2_reg_346_reg[15]\ => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23,
      \add_ln166_2_reg_374_reg[13]\(2) => \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4\(7),
      \add_ln166_2_reg_374_reg[13]\(1 downto 0) => \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0\(6 downto 5),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_ce_reg => \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg\,
      ap_ce_reg_0 => ap_ce_reg,
      ap_ce_reg_reg_0 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26,
      ap_ce_reg_reg_1 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27,
      ap_ce_reg_reg_10 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36,
      ap_ce_reg_reg_11 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37,
      ap_ce_reg_reg_12 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38,
      ap_ce_reg_reg_13 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39,
      ap_ce_reg_reg_2 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28,
      ap_ce_reg_reg_3 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29,
      ap_ce_reg_reg_4 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30,
      ap_ce_reg_reg_5 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31,
      ap_ce_reg_reg_6 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32,
      ap_ce_reg_reg_7 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33,
      ap_ce_reg_reg_8 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34,
      ap_ce_reg_reg_9 => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35,
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[6]_0\ => \ap_return_0_int_reg[6]_i_2_n_9\,
      \ap_return_1_int_reg_reg[6]_0\ => \ap_return_1_int_reg[6]_i_2_n_9\,
      \ap_return_1_int_reg_reg[7]_0\(0) => grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1(7),
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      \src_buf1_1_val_int_reg_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \src_buf1_1_val_int_reg_reg[0]_1\ => ap_enable_reg_pp0_iter10_reg_n_9,
      \src_buf1_1_val_int_reg_reg[0]_2\ => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      \src_buf1_1_val_int_reg_reg[23]_0\(15) => \src_buf1_1_fu_132_reg_n_9_[23]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(14) => \src_buf1_1_fu_132_reg_n_9_[22]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(13) => \src_buf1_1_fu_132_reg_n_9_[21]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(12) => \src_buf1_1_fu_132_reg_n_9_[20]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(11) => \src_buf1_1_fu_132_reg_n_9_[19]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(10) => \src_buf1_1_fu_132_reg_n_9_[18]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(9) => \src_buf1_1_fu_132_reg_n_9_[17]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(8) => \src_buf1_1_fu_132_reg_n_9_[16]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(7) => \src_buf1_1_fu_132_reg_n_9_[7]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(6) => \src_buf1_1_fu_132_reg_n_9_[6]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(5) => \src_buf1_1_fu_132_reg_n_9_[5]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(4) => \src_buf1_1_fu_132_reg_n_9_[4]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(3) => \src_buf1_1_fu_132_reg_n_9_[3]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(2) => \src_buf1_1_fu_132_reg_n_9_[2]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(1) => \src_buf1_1_fu_132_reg_n_9_[1]\,
      \src_buf1_1_val_int_reg_reg[23]_0\(0) => \src_buf1_1_fu_132_reg_n_9_[0]\,
      \src_buf1_2_val_int_reg_reg[23]_0\(15 downto 8) => src_buf1_2_reg_705(23 downto 16),
      \src_buf1_2_val_int_reg_reg[23]_0\(7 downto 0) => src_buf1_2_reg_705(7 downto 0),
      \src_buf2_0_val_int_reg_reg[23]_0\(15 downto 8) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(23 downto 16),
      \src_buf2_0_val_int_reg_reg[23]_0\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(7 downto 0),
      \src_buf2_2_val_int_reg_reg[23]_0\(15 downto 8) => src_buf2_2_reg_711(23 downto 16),
      \src_buf2_2_val_int_reg_reg[23]_0\(7 downto 0) => src_buf2_2_reg_711(7 downto 0),
      \src_buf3_0_val_int_reg_reg[23]_0\(15 downto 8) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23 downto 16),
      \src_buf3_0_val_int_reg_reg[23]_0\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7 downto 0),
      \src_buf3_1_val_int_reg_reg[23]_0\(15 downto 8) => src_buf3_fu_136(23 downto 16),
      \src_buf3_1_val_int_reg_reg[23]_0\(7 downto 0) => src_buf3_fu_136(7 downto 0),
      \src_buf3_2_val_int_reg_reg[23]_0\(15 downto 8) => src_buf3_2_reg_717(23 downto 16),
      \src_buf3_2_val_int_reg_reg[23]_0\(7 downto 0) => src_buf3_2_reg_717(7 downto 0),
      \temp_g_fu_272_p2__1_carry__1\ => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20,
      \temp_g_fu_272_p2__1_carry__2\ => grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24,
      \tmp361_reg_349_pp0_iter2_reg_reg[13]\(0) => \grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0\(0)
    );
icmp_ln272_fu_426_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln272_fu_426_p2_carry_n_9,
      CO(2) => icmp_ln272_fu_426_p2_carry_n_10,
      CO(1) => icmp_ln272_fu_426_p2_carry_n_11,
      CO(0) => icmp_ln272_fu_426_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_43,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      O(3 downto 0) => NLW_icmp_ln272_fu_426_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_42
    );
\icmp_ln272_fu_426_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln272_fu_426_p2_carry_n_9,
      CO(3) => icmp_ln272_fu_426_p2,
      CO(2) => \icmp_ln272_fu_426_p2_carry__0_n_10\,
      CO(1) => \icmp_ln272_fu_426_p2_carry__0_n_11\,
      CO(0) => \icmp_ln272_fu_426_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln272_fu_426_p2_carry__0_i_1_n_9\,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      O(3 downto 0) => \NLW_icmp_ln272_fu_426_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln272_fu_426_p2_carry__0_i_5_n_9\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_35
    );
\icmp_ln272_fu_426_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln272_reg_682_reg[0]_0\(14),
      I1 => \icmp_ln272_reg_682_reg[0]_0\(15),
      O => \icmp_ln272_fu_426_p2_carry__0_i_1_n_9\
    );
\icmp_ln272_fu_426_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln272_reg_682_reg[0]_0\(14),
      I1 => \icmp_ln272_reg_682_reg[0]_0\(15),
      O => \icmp_ln272_fu_426_p2_carry__0_i_5_n_9\
    );
\icmp_ln272_reg_682_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln272_reg_682,
      Q => icmp_ln272_reg_682_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln272_reg_682_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln272_reg_682_pp0_iter1_reg,
      Q => icmp_ln272_reg_682_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln272_reg_682_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln272_reg_682_pp0_iter2_reg,
      Q => icmp_ln272_reg_682_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln272_reg_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln272_fu_426_p2,
      Q => icmp_ln272_reg_682,
      R => '0'
    );
\icmp_ln297_reg_701[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \icmp_ln297_reg_701[0]_i_2_n_9\,
      I1 => icmp_ln272_reg_682_pp0_iter1_reg,
      I2 => flow_control_loop_pipe_sequential_init_U_n_11,
      I3 => flow_control_loop_pipe_sequential_init_U_n_12,
      I4 => \icmp_ln297_reg_701_reg_n_9_[0]\,
      O => \icmp_ln297_reg_701[0]_i_1_n_9\
    );
\icmp_ln297_reg_701[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \icmp_ln297_reg_701[0]_i_3_n_9\,
      I1 => \icmp_ln297_reg_701[0]_i_4_n_9\,
      I2 => flow_control_loop_pipe_sequential_init_U_n_12,
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(1),
      I4 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(0),
      I5 => flow_control_loop_pipe_sequential_init_U_n_11,
      O => \icmp_ln297_reg_701[0]_i_2_n_9\
    );
\icmp_ln297_reg_701[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(10),
      I1 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11),
      I2 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(8),
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(9),
      I4 => \col_1_reg_674_pp0_iter1_reg_reg_n_9_[12]\,
      I5 => icmp_ln272_reg_682_pp0_iter1_reg,
      O => \icmp_ln297_reg_701[0]_i_3_n_9\
    );
\icmp_ln297_reg_701[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(4),
      I1 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(5),
      I2 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(2),
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(3),
      I4 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(7),
      I5 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(6),
      O => \icmp_ln297_reg_701[0]_i_4_n_9\
    );
\icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln297_reg_701_reg_n_9_[0]\,
      Q => \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9\
    );
\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9\,
      Q => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      R => '0'
    );
\icmp_ln297_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln297_reg_701[0]_i_1_n_9\,
      Q => \icmp_ln297_reg_701_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => push,
      I2 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA0000000000"
    )
        port map (
      I0 => Q(3),
      I1 => flow_control_loop_pipe_sequential_init_U_n_12,
      I2 => \mOutPtr[1]_i_4__0_n_9\,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => Q(2),
      I5 => \SRL_SIG_reg[1][0]_0\,
      O => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_dstgy_data_write\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444000000000000"
    )
        port map (
      I0 => \mOutPtr[1]_i_3_n_9\,
      I1 => \mOutPtr[1]_i_4_n_9\,
      I2 => ram_reg_2,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => \SRL_SIG_reg[1][0]\(0),
      I5 => in_mat_data_empty_n,
      O => \^ap_enable_reg_pp0_iter1_reg_0\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln272_reg_682,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg_2_1,
      O => \mOutPtr[1]_i_3_n_9\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD50000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_9,
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      I4 => Q(2),
      O => \mOutPtr[1]_i_4_n_9\
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_9,
      I1 => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      O => \mOutPtr[1]_i_4__0_n_9\
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(3),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(3),
      O => address1(3)
    );
\ram_reg_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(2),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(2),
      O => address1(2)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln272_reg_682,
      O => ram_reg_0_i_12_n_9
    );
\ram_reg_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(1),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(1),
      O => address1(1)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(0),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(0),
      O => address1(0)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202020200000000"
    )
        port map (
      I0 => ram_reg_2_0(0),
      I1 => ram_reg_0_i_12_n_9,
      I2 => ram_reg_2_1,
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_2_2(1),
      I5 => flow_control_loop_pipe_sequential_init_U_n_11,
      O => \bottom_1_reg_599_reg[1]\(0)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_12,
      I2 => Q(2),
      I3 => flow_control_loop_pipe_sequential_init_U_n_11,
      O => ce0
    );
ram_reg_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F08000800000000"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0,
      I2 => ram_reg_0_i_12_n_9,
      I3 => ram_reg_2_1,
      I4 => ram_reg_0_0,
      I5 => flow_control_loop_pipe_sequential_init_U_n_11,
      O => \ap_CS_fsm_reg[5]_0\
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFBAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => ram_reg_2,
      I2 => in_mat_data_empty_n,
      I3 => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => Q(0),
      I5 => Q(2),
      O => WEA(0)
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAA00000000"
    )
        port map (
      I0 => ram_reg_0_i_30_n_9,
      I1 => ram_reg_0_i_12_n_9,
      I2 => Q(2),
      I3 => ram_reg_2_1,
      I4 => ram_reg_2_3,
      I5 => flow_control_loop_pipe_sequential_init_U_n_11,
      O => \^ap_cs_fsm_reg[5]\
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => ap_enable_reg_pp0_iter10_reg_n_9,
      I5 => flow_control_loop_pipe_sequential_init_U_n_12,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(11),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(11),
      O => address1(11)
    );
ram_reg_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \mOutPtr[1]_i_3_n_9\,
      I1 => in_mat_data_empty_n,
      I2 => ram_reg_2_2(0),
      I3 => Q(2),
      I4 => ram_reg_2_2(1),
      O => ram_reg_0_i_30_n_9
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(10),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(10),
      O => address1(10)
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(9),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(9),
      O => address1(9)
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(8),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(8),
      O => address1(8)
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(7),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(7),
      O => address1(7)
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(6),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(6),
      O => address1(6)
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(5),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(5),
      O => address1(5)
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrardaddr\(4),
      I1 => Q(2),
      I2 => zext_ln392_reg_146_reg(4),
      O => address1(4)
    );
\src_buf1_1_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(0),
      Q => \src_buf1_1_fu_132_reg_n_9_[0]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(10),
      Q => \src_buf1_1_fu_132_reg_n_9_[10]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(11),
      Q => \src_buf1_1_fu_132_reg_n_9_[11]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(12),
      Q => \src_buf1_1_fu_132_reg_n_9_[12]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(13),
      Q => \src_buf1_1_fu_132_reg_n_9_[13]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(14),
      Q => \src_buf1_1_fu_132_reg_n_9_[14]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(15),
      Q => \src_buf1_1_fu_132_reg_n_9_[15]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(16),
      Q => \src_buf1_1_fu_132_reg_n_9_[16]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(17),
      Q => \src_buf1_1_fu_132_reg_n_9_[17]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(18),
      Q => \src_buf1_1_fu_132_reg_n_9_[18]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(19),
      Q => \src_buf1_1_fu_132_reg_n_9_[19]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(1),
      Q => \src_buf1_1_fu_132_reg_n_9_[1]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(20),
      Q => \src_buf1_1_fu_132_reg_n_9_[20]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(21),
      Q => \src_buf1_1_fu_132_reg_n_9_[21]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(22),
      Q => \src_buf1_1_fu_132_reg_n_9_[22]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(23),
      Q => \src_buf1_1_fu_132_reg_n_9_[23]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(2),
      Q => \src_buf1_1_fu_132_reg_n_9_[2]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(3),
      Q => \src_buf1_1_fu_132_reg_n_9_[3]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(4),
      Q => \src_buf1_1_fu_132_reg_n_9_[4]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(5),
      Q => \src_buf1_1_fu_132_reg_n_9_[5]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(6),
      Q => \src_buf1_1_fu_132_reg_n_9_[6]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(7),
      Q => \src_buf1_1_fu_132_reg_n_9_[7]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(8),
      Q => \src_buf1_1_fu_132_reg_n_9_[8]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(9),
      Q => \src_buf1_1_fu_132_reg_n_9_[9]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_2_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(0),
      Q => src_buf1_2_reg_705(0),
      R => '0'
    );
\src_buf1_2_reg_705_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(10),
      Q => src_buf1_2_reg_705(10),
      R => '0'
    );
\src_buf1_2_reg_705_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(11),
      Q => src_buf1_2_reg_705(11),
      R => '0'
    );
\src_buf1_2_reg_705_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(12),
      Q => src_buf1_2_reg_705(12),
      R => '0'
    );
\src_buf1_2_reg_705_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(13),
      Q => src_buf1_2_reg_705(13),
      R => '0'
    );
\src_buf1_2_reg_705_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(14),
      Q => src_buf1_2_reg_705(14),
      R => '0'
    );
\src_buf1_2_reg_705_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(15),
      Q => src_buf1_2_reg_705(15),
      R => '0'
    );
\src_buf1_2_reg_705_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(16),
      Q => src_buf1_2_reg_705(16),
      R => '0'
    );
\src_buf1_2_reg_705_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(17),
      Q => src_buf1_2_reg_705(17),
      R => '0'
    );
\src_buf1_2_reg_705_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(18),
      Q => src_buf1_2_reg_705(18),
      R => '0'
    );
\src_buf1_2_reg_705_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(19),
      Q => src_buf1_2_reg_705(19),
      R => '0'
    );
\src_buf1_2_reg_705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(1),
      Q => src_buf1_2_reg_705(1),
      R => '0'
    );
\src_buf1_2_reg_705_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(20),
      Q => src_buf1_2_reg_705(20),
      R => '0'
    );
\src_buf1_2_reg_705_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(21),
      Q => src_buf1_2_reg_705(21),
      R => '0'
    );
\src_buf1_2_reg_705_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(22),
      Q => src_buf1_2_reg_705(22),
      R => '0'
    );
\src_buf1_2_reg_705_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(23),
      Q => src_buf1_2_reg_705(23),
      R => '0'
    );
\src_buf1_2_reg_705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(2),
      Q => src_buf1_2_reg_705(2),
      R => '0'
    );
\src_buf1_2_reg_705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(3),
      Q => src_buf1_2_reg_705(3),
      R => '0'
    );
\src_buf1_2_reg_705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(4),
      Q => src_buf1_2_reg_705(4),
      R => '0'
    );
\src_buf1_2_reg_705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(5),
      Q => src_buf1_2_reg_705(5),
      R => '0'
    );
\src_buf1_2_reg_705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(6),
      Q => src_buf1_2_reg_705(6),
      R => '0'
    );
\src_buf1_2_reg_705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(7),
      Q => src_buf1_2_reg_705(7),
      R => '0'
    );
\src_buf1_2_reg_705_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(8),
      Q => src_buf1_2_reg_705(8),
      R => '0'
    );
\src_buf1_2_reg_705_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(9),
      Q => src_buf1_2_reg_705(9),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(0),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(10),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(11),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(12),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(13),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(14),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(15),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(16),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(17),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(18),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(19),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(1),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(20),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(21),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(22),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(23),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(2),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(3),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(4),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(5),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(6),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(7),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(8),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf1_3_reg_723(9),
      Q => \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9\
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(0),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(10),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(11),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(12),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(13),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(14),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(15),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(16),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(17),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(18),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(19),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(1),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(20),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(21),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(22),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(23),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(2),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(3),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(4),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(5),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(6),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(7),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(8),
      R => '0'
    );
\src_buf1_3_reg_723_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(9),
      R => '0'
    );
\src_buf1_3_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[0]\,
      Q => src_buf1_3_reg_723(0),
      R => '0'
    );
\src_buf1_3_reg_723_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[10]\,
      Q => src_buf1_3_reg_723(10),
      R => '0'
    );
\src_buf1_3_reg_723_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[11]\,
      Q => src_buf1_3_reg_723(11),
      R => '0'
    );
\src_buf1_3_reg_723_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[12]\,
      Q => src_buf1_3_reg_723(12),
      R => '0'
    );
\src_buf1_3_reg_723_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[13]\,
      Q => src_buf1_3_reg_723(13),
      R => '0'
    );
\src_buf1_3_reg_723_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[14]\,
      Q => src_buf1_3_reg_723(14),
      R => '0'
    );
\src_buf1_3_reg_723_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[15]\,
      Q => src_buf1_3_reg_723(15),
      R => '0'
    );
\src_buf1_3_reg_723_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[16]\,
      Q => src_buf1_3_reg_723(16),
      R => '0'
    );
\src_buf1_3_reg_723_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[17]\,
      Q => src_buf1_3_reg_723(17),
      R => '0'
    );
\src_buf1_3_reg_723_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[18]\,
      Q => src_buf1_3_reg_723(18),
      R => '0'
    );
\src_buf1_3_reg_723_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[19]\,
      Q => src_buf1_3_reg_723(19),
      R => '0'
    );
\src_buf1_3_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[1]\,
      Q => src_buf1_3_reg_723(1),
      R => '0'
    );
\src_buf1_3_reg_723_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[20]\,
      Q => src_buf1_3_reg_723(20),
      R => '0'
    );
\src_buf1_3_reg_723_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[21]\,
      Q => src_buf1_3_reg_723(21),
      R => '0'
    );
\src_buf1_3_reg_723_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[22]\,
      Q => src_buf1_3_reg_723(22),
      R => '0'
    );
\src_buf1_3_reg_723_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[23]\,
      Q => src_buf1_3_reg_723(23),
      R => '0'
    );
\src_buf1_3_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[2]\,
      Q => src_buf1_3_reg_723(2),
      R => '0'
    );
\src_buf1_3_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[3]\,
      Q => src_buf1_3_reg_723(3),
      R => '0'
    );
\src_buf1_3_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[4]\,
      Q => src_buf1_3_reg_723(4),
      R => '0'
    );
\src_buf1_3_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[5]\,
      Q => src_buf1_3_reg_723(5),
      R => '0'
    );
\src_buf1_3_reg_723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[6]\,
      Q => src_buf1_3_reg_723(6),
      R => '0'
    );
\src_buf1_3_reg_723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[7]\,
      Q => src_buf1_3_reg_723(7),
      R => '0'
    );
\src_buf1_3_reg_723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[8]\,
      Q => src_buf1_3_reg_723(8),
      R => '0'
    );
\src_buf1_3_reg_723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => \src_buf1_1_fu_132_reg_n_9_[9]\,
      Q => src_buf1_3_reg_723(9),
      R => '0'
    );
\src_buf1_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[0]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(0),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[10]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(10),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[11]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(11),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[12]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(12),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[13]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(13),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[14]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(14),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[15]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(15),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[16]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(16),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[17]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(17),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[18]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(18),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[19]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(19),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[1]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(1),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[20]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(20),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[21]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(21),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[22]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(22),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[23]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(23),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[2]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(2),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[3]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(3),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[4]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(4),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[5]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(5),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[6]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(6),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[7]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(7),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[8]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(8),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[9]\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(9),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(0),
      Q => src_buf2_1_fu_128(0),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(10),
      Q => src_buf2_1_fu_128(10),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(11),
      Q => src_buf2_1_fu_128(11),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(12),
      Q => src_buf2_1_fu_128(12),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(13),
      Q => src_buf2_1_fu_128(13),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(14),
      Q => src_buf2_1_fu_128(14),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(15),
      Q => src_buf2_1_fu_128(15),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(16),
      Q => src_buf2_1_fu_128(16),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(17),
      Q => src_buf2_1_fu_128(17),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(18),
      Q => src_buf2_1_fu_128(18),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(19),
      Q => src_buf2_1_fu_128(19),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(1),
      Q => src_buf2_1_fu_128(1),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(20),
      Q => src_buf2_1_fu_128(20),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(21),
      Q => src_buf2_1_fu_128(21),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(22),
      Q => src_buf2_1_fu_128(22),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(23),
      Q => src_buf2_1_fu_128(23),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(2),
      Q => src_buf2_1_fu_128(2),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(3),
      Q => src_buf2_1_fu_128(3),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(4),
      Q => src_buf2_1_fu_128(4),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(5),
      Q => src_buf2_1_fu_128(5),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(6),
      Q => src_buf2_1_fu_128(6),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(7),
      Q => src_buf2_1_fu_128(7),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(8),
      Q => src_buf2_1_fu_128(8),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_2_reg_711(9),
      Q => src_buf2_1_fu_128(9),
      R => src_buf1_1_fu_132
    );
\src_buf2_2_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(0),
      Q => src_buf2_2_reg_711(0),
      R => '0'
    );
\src_buf2_2_reg_711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(10),
      Q => src_buf2_2_reg_711(10),
      R => '0'
    );
\src_buf2_2_reg_711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(11),
      Q => src_buf2_2_reg_711(11),
      R => '0'
    );
\src_buf2_2_reg_711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(12),
      Q => src_buf2_2_reg_711(12),
      R => '0'
    );
\src_buf2_2_reg_711_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(13),
      Q => src_buf2_2_reg_711(13),
      R => '0'
    );
\src_buf2_2_reg_711_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(14),
      Q => src_buf2_2_reg_711(14),
      R => '0'
    );
\src_buf2_2_reg_711_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(15),
      Q => src_buf2_2_reg_711(15),
      R => '0'
    );
\src_buf2_2_reg_711_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(16),
      Q => src_buf2_2_reg_711(16),
      R => '0'
    );
\src_buf2_2_reg_711_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(17),
      Q => src_buf2_2_reg_711(17),
      R => '0'
    );
\src_buf2_2_reg_711_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(18),
      Q => src_buf2_2_reg_711(18),
      R => '0'
    );
\src_buf2_2_reg_711_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(19),
      Q => src_buf2_2_reg_711(19),
      R => '0'
    );
\src_buf2_2_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(1),
      Q => src_buf2_2_reg_711(1),
      R => '0'
    );
\src_buf2_2_reg_711_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(20),
      Q => src_buf2_2_reg_711(20),
      R => '0'
    );
\src_buf2_2_reg_711_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(21),
      Q => src_buf2_2_reg_711(21),
      R => '0'
    );
\src_buf2_2_reg_711_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(22),
      Q => src_buf2_2_reg_711(22),
      R => '0'
    );
\src_buf2_2_reg_711_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(23),
      Q => src_buf2_2_reg_711(23),
      R => '0'
    );
\src_buf2_2_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(2),
      Q => src_buf2_2_reg_711(2),
      R => '0'
    );
\src_buf2_2_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(3),
      Q => src_buf2_2_reg_711(3),
      R => '0'
    );
\src_buf2_2_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(4),
      Q => src_buf2_2_reg_711(4),
      R => '0'
    );
\src_buf2_2_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(5),
      Q => src_buf2_2_reg_711(5),
      R => '0'
    );
\src_buf2_2_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(6),
      Q => src_buf2_2_reg_711(6),
      R => '0'
    );
\src_buf2_2_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(7),
      Q => src_buf2_2_reg_711(7),
      R => '0'
    );
\src_buf2_2_reg_711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(8),
      Q => src_buf2_2_reg_711(8),
      R => '0'
    );
\src_buf2_2_reg_711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(9),
      Q => src_buf2_2_reg_711(9),
      R => '0'
    );
\src_buf2_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(0),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(0),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(10),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(10),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(11),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(11),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(12),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(12),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(13),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(13),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(14),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(14),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(15),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(15),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(16),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(16),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(17),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(17),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(18),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(18),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(19),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(19),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(1),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(1),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(20),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(20),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(21),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(21),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(22),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(22),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(23),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(23),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(2),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(2),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(3),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(3),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(4),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(4),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(5),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(5),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(6),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(6),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(7),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(7),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(8),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(8),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(9),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(9),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(0),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(0),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(10),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(10),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(11),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(11),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(12),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(12),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(13),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(13),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(14),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(14),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(15),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(15),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(16),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(16),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(17),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(17),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(18),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(18),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(19),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(19),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(1),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(1),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(20),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(20),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(21),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(21),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(22),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(22),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(23),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(2),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(2),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(3),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(3),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(4),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(4),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(5),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(5),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(6),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(6),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(7),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(8),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(8),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(9),
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(9),
      R => src_buf1_1_fu_132
    );
\src_buf3_2_reg_717[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA00000000"
    )
        port map (
      I0 => icmp_ln272_reg_682_pp0_iter2_reg,
      I1 => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => ap_enable_reg_pp0_iter10_reg_n_9,
      I5 => flow_control_loop_pipe_sequential_init_U_n_12,
      O => src_buf1_2_reg_7050
    );
\src_buf3_2_reg_717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(0),
      Q => src_buf3_2_reg_717(0),
      R => '0'
    );
\src_buf3_2_reg_717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(10),
      Q => src_buf3_2_reg_717(10),
      R => '0'
    );
\src_buf3_2_reg_717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(11),
      Q => src_buf3_2_reg_717(11),
      R => '0'
    );
\src_buf3_2_reg_717_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(12),
      Q => src_buf3_2_reg_717(12),
      R => '0'
    );
\src_buf3_2_reg_717_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(13),
      Q => src_buf3_2_reg_717(13),
      R => '0'
    );
\src_buf3_2_reg_717_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(14),
      Q => src_buf3_2_reg_717(14),
      R => '0'
    );
\src_buf3_2_reg_717_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(15),
      Q => src_buf3_2_reg_717(15),
      R => '0'
    );
\src_buf3_2_reg_717_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(16),
      Q => src_buf3_2_reg_717(16),
      R => '0'
    );
\src_buf3_2_reg_717_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(17),
      Q => src_buf3_2_reg_717(17),
      R => '0'
    );
\src_buf3_2_reg_717_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(18),
      Q => src_buf3_2_reg_717(18),
      R => '0'
    );
\src_buf3_2_reg_717_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(19),
      Q => src_buf3_2_reg_717(19),
      R => '0'
    );
\src_buf3_2_reg_717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(1),
      Q => src_buf3_2_reg_717(1),
      R => '0'
    );
\src_buf3_2_reg_717_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(20),
      Q => src_buf3_2_reg_717(20),
      R => '0'
    );
\src_buf3_2_reg_717_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(21),
      Q => src_buf3_2_reg_717(21),
      R => '0'
    );
\src_buf3_2_reg_717_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(22),
      Q => src_buf3_2_reg_717(22),
      R => '0'
    );
\src_buf3_2_reg_717_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(23),
      Q => src_buf3_2_reg_717(23),
      R => '0'
    );
\src_buf3_2_reg_717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(2),
      Q => src_buf3_2_reg_717(2),
      R => '0'
    );
\src_buf3_2_reg_717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(3),
      Q => src_buf3_2_reg_717(3),
      R => '0'
    );
\src_buf3_2_reg_717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(4),
      Q => src_buf3_2_reg_717(4),
      R => '0'
    );
\src_buf3_2_reg_717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(5),
      Q => src_buf3_2_reg_717(5),
      R => '0'
    );
\src_buf3_2_reg_717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(6),
      Q => src_buf3_2_reg_717(6),
      R => '0'
    );
\src_buf3_2_reg_717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(7),
      Q => src_buf3_2_reg_717(7),
      R => '0'
    );
\src_buf3_2_reg_717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(8),
      Q => src_buf3_2_reg_717(8),
      R => '0'
    );
\src_buf3_2_reg_717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(9),
      Q => src_buf3_2_reg_717(9),
      R => '0'
    );
\src_buf3_3_reg_729[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => ap_enable_reg_pp0_iter10_reg_n_9,
      I5 => flow_control_loop_pipe_sequential_init_U_n_12,
      O => src_buf1_3_reg_7230
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(0),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(10),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(11),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(12),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(13),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(14),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(15),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(16),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(17),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(18),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(19),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(1),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(20),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(21),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(22),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(23),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(2),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(3),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(4),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(5),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(6),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(7),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(8),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => src_buf3_3_reg_729(9),
      Q => \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9\
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(0),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(10),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(11),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(12),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(13),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(14),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(15),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(16),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(17),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(18),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(19),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(1),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(20),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(21),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(22),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(23),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(2),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(3),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(4),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(5),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(6),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(7),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(8),
      R => '0'
    );
\src_buf3_3_reg_729_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9\,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(9),
      R => '0'
    );
\src_buf3_3_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(0),
      Q => src_buf3_3_reg_729(0),
      R => '0'
    );
\src_buf3_3_reg_729_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(10),
      Q => src_buf3_3_reg_729(10),
      R => '0'
    );
\src_buf3_3_reg_729_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(11),
      Q => src_buf3_3_reg_729(11),
      R => '0'
    );
\src_buf3_3_reg_729_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(12),
      Q => src_buf3_3_reg_729(12),
      R => '0'
    );
\src_buf3_3_reg_729_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(13),
      Q => src_buf3_3_reg_729(13),
      R => '0'
    );
\src_buf3_3_reg_729_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(14),
      Q => src_buf3_3_reg_729(14),
      R => '0'
    );
\src_buf3_3_reg_729_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(15),
      Q => src_buf3_3_reg_729(15),
      R => '0'
    );
\src_buf3_3_reg_729_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(16),
      Q => src_buf3_3_reg_729(16),
      R => '0'
    );
\src_buf3_3_reg_729_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(17),
      Q => src_buf3_3_reg_729(17),
      R => '0'
    );
\src_buf3_3_reg_729_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(18),
      Q => src_buf3_3_reg_729(18),
      R => '0'
    );
\src_buf3_3_reg_729_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(19),
      Q => src_buf3_3_reg_729(19),
      R => '0'
    );
\src_buf3_3_reg_729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(1),
      Q => src_buf3_3_reg_729(1),
      R => '0'
    );
\src_buf3_3_reg_729_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(20),
      Q => src_buf3_3_reg_729(20),
      R => '0'
    );
\src_buf3_3_reg_729_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(21),
      Q => src_buf3_3_reg_729(21),
      R => '0'
    );
\src_buf3_3_reg_729_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(22),
      Q => src_buf3_3_reg_729(22),
      R => '0'
    );
\src_buf3_3_reg_729_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(23),
      Q => src_buf3_3_reg_729(23),
      R => '0'
    );
\src_buf3_3_reg_729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(2),
      Q => src_buf3_3_reg_729(2),
      R => '0'
    );
\src_buf3_3_reg_729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(3),
      Q => src_buf3_3_reg_729(3),
      R => '0'
    );
\src_buf3_3_reg_729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(4),
      Q => src_buf3_3_reg_729(4),
      R => '0'
    );
\src_buf3_3_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(5),
      Q => src_buf3_3_reg_729(5),
      R => '0'
    );
\src_buf3_3_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(6),
      Q => src_buf3_3_reg_729(6),
      R => '0'
    );
\src_buf3_3_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(7),
      Q => src_buf3_3_reg_729(7),
      R => '0'
    );
\src_buf3_3_reg_729_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(8),
      Q => src_buf3_3_reg_729(8),
      R => '0'
    );
\src_buf3_3_reg_729_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_3_reg_7230,
      D => src_buf3_fu_136(9),
      Q => src_buf3_3_reg_729(9),
      R => '0'
    );
\src_buf3_fu_136[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_11,
      I1 => icmp_ln272_reg_682_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => flow_control_loop_pipe_sequential_init_U_n_12,
      O => src_buf1_1_fu_1320_in
    );
\src_buf3_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(0),
      Q => src_buf3_fu_136(0),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(10),
      Q => src_buf3_fu_136(10),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(11),
      Q => src_buf3_fu_136(11),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(12),
      Q => src_buf3_fu_136(12),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(13),
      Q => src_buf3_fu_136(13),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(14),
      Q => src_buf3_fu_136(14),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(15),
      Q => src_buf3_fu_136(15),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(16),
      Q => src_buf3_fu_136(16),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(17),
      Q => src_buf3_fu_136(17),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(18),
      Q => src_buf3_fu_136(18),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(19),
      Q => src_buf3_fu_136(19),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(1),
      Q => src_buf3_fu_136(1),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(20),
      Q => src_buf3_fu_136(20),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(21),
      Q => src_buf3_fu_136(21),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(22),
      Q => src_buf3_fu_136(22),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(23),
      Q => src_buf3_fu_136(23),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(2),
      Q => src_buf3_fu_136(2),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(3),
      Q => src_buf3_fu_136(3),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(4),
      Q => src_buf3_fu_136(4),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(5),
      Q => src_buf3_fu_136(5),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(6),
      Q => src_buf3_fu_136(6),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(7),
      Q => src_buf3_fu_136(7),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(8),
      Q => src_buf3_fu_136(8),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_2_reg_717(9),
      Q => src_buf3_fu_136(9),
      R => src_buf1_1_fu_132
    );
\trunc_ln467_reg_754[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(8),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(16),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(0)
    );
\trunc_ln467_reg_754[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(9),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(17),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(1)
    );
\trunc_ln467_reg_754[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(10),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(18),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(2)
    );
\trunc_ln467_reg_754[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(11),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(19),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(3)
    );
\trunc_ln467_reg_754[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(12),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(20),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(4)
    );
\trunc_ln467_reg_754[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(13),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(21),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(5)
    );
\trunc_ln467_reg_754[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(14),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(22),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(6)
    );
\trunc_ln467_reg_754[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(15),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[15]_0\(7)
    );
\trunc_ln469_reg_743[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(8),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(16),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(0)
    );
\trunc_ln469_reg_743[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(9),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(17),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(1)
    );
\trunc_ln469_reg_743[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(10),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(18),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(2)
    );
\trunc_ln469_reg_743[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(11),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(19),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(3)
    );
\trunc_ln469_reg_743[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(12),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(20),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(4)
    );
\trunc_ln469_reg_743[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(13),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(21),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(5)
    );
\trunc_ln469_reg_743[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(14),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(22),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(6)
    );
\trunc_ln469_reg_743[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(15),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(23),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[15]_0\(7)
    );
\trunc_ln470_reg_749[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(8),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(16),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(0)
    );
\trunc_ln470_reg_749[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(9),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(17),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(1)
    );
\trunc_ln470_reg_749[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(10),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(18),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(2)
    );
\trunc_ln470_reg_749[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(11),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(19),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(3)
    );
\trunc_ln470_reg_749[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(12),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(20),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(4)
    );
\trunc_ln470_reg_749[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(13),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(21),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(5)
    );
\trunc_ln470_reg_749[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(14),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(22),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(6)
    );
\trunc_ln470_reg_749[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(15),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(23),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[15]_0\(7)
    );
\trunc_ln472_reg_765[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(8),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(16),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(0)
    );
\trunc_ln472_reg_765[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(9),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(17),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(1)
    );
\trunc_ln472_reg_765[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(10),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(18),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(2)
    );
\trunc_ln472_reg_765[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(11),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(19),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(3)
    );
\trunc_ln472_reg_765[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(12),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(20),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(4)
    );
\trunc_ln472_reg_765[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(13),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(21),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(5)
    );
\trunc_ln472_reg_765[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(14),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(22),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(6)
    );
\trunc_ln472_reg_765[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(15),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(23),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(7)
    );
\trunc_ln475_reg_760[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(8),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(16),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(0)
    );
\trunc_ln475_reg_760[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(9),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(17),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(1)
    );
\trunc_ln475_reg_760[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(10),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(18),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(2)
    );
\trunc_ln475_reg_760[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(11),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(19),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(3)
    );
\trunc_ln475_reg_760[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(12),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(20),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(4)
    );
\trunc_ln475_reg_760[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(13),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(21),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(5)
    );
\trunc_ln475_reg_760[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(14),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(22),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(6)
    );
\trunc_ln475_reg_760[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(15),
      I1 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(23),
      I2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln472_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_s is
  port (
    img_out_TREADY_int_regslice : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_62_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln106_fu_149_p2_carry__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_reg_164_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_reg_164_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_reg_164_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_reg_164_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_reg_164_reg[24]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_reg_164_reg[28]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_reg_164_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sub13_reg_169_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln104_fu_131_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sub13_reg_169_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_reg_169_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_reg_169_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln104_fu_131_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln104_fu_131_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln104_fu_131_p2_carry__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln104_fu_131_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln104_fu_131_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_s : entity is "scharr_accel_xfMat2axis_8_0_2160_3840_1_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_s is
  signal \^b_v_data_1_sel_wr01_out\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal axi_last_reg_194 : STD_LOGIC;
  signal grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : STD_LOGIC;
  signal grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 : STD_LOGIC;
  signal grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14 : STD_LOGIC;
  signal i_1_reg_174 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \^i_fu_62_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal icmp_ln104_fu_131_p2 : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln104_fu_131_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_i_8_n_9 : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln104_fu_131_p2_carry_n_9 : STD_LOGIC;
  signal \^img_out_tready_int_regslice\ : STD_LOGIC;
  signal sub13_fu_112_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \sub13_fu_112_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub13_fu_112_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub13_fu_112_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sub13_fu_112_p2_carry__0_n_9\ : STD_LOGIC;
  signal \sub13_fu_112_p2_carry__1_n_11\ : STD_LOGIC;
  signal \sub13_fu_112_p2_carry__1_n_12\ : STD_LOGIC;
  signal sub13_fu_112_p2_carry_n_10 : STD_LOGIC;
  signal sub13_fu_112_p2_carry_n_11 : STD_LOGIC;
  signal sub13_fu_112_p2_carry_n_12 : STD_LOGIC;
  signal sub13_fu_112_p2_carry_n_9 : STD_LOGIC;
  signal sub13_reg_169 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_fu_106_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sub_fu_106_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__0_n_9\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__1_n_10\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__1_n_11\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__1_n_12\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__1_n_9\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__2_n_10\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__2_n_11\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__2_n_12\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__2_n_9\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__3_n_10\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__3_n_11\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__3_n_12\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__3_n_9\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__4_n_10\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__4_n_11\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__4_n_12\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__4_n_9\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__5_n_10\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__5_n_11\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__5_n_12\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__5_n_9\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__6_n_11\ : STD_LOGIC;
  signal \sub_fu_106_p2_carry__6_n_12\ : STD_LOGIC;
  signal sub_fu_106_p2_carry_n_10 : STD_LOGIC;
  signal sub_fu_106_p2_carry_n_11 : STD_LOGIC;
  signal sub_fu_106_p2_carry_n_12 : STD_LOGIC;
  signal sub_fu_106_p2_carry_n_9 : STD_LOGIC;
  signal sub_reg_164 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln104_fu_131_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln104_fu_131_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln104_fu_131_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln104_fu_131_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub13_fu_112_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub13_fu_112_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_fu_106_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_fu_106_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln104_fu_131_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln104_fu_131_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln104_fu_131_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln104_fu_131_p2_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of sub13_fu_112_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub13_fu_112_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_fu_112_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of sub_fu_106_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_106_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_106_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_106_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_106_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_106_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_106_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_106_p2_carry__6\ : label is 35;
begin
  B_V_data_1_sel_wr01_out <= \^b_v_data_1_sel_wr01_out\;
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  \i_fu_62_reg[11]_0\(11 downto 0) <= \^i_fu_62_reg[11]_0\(11 downto 0);
  img_out_TREADY_int_regslice <= \^img_out_tready_int_regslice\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
     port map (
      CO(0) => icmp_ln104_fu_131_p2,
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      DI(1 downto 0) => DI(1 downto 0),
      Q(1) => \^ap_cs_fsm_reg[2]_0\(0),
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[1]\ => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_reg_1 => \^b_v_data_1_sel_wr01_out\,
      ap_loop_init_int_reg(3 downto 0) => ap_loop_init_int_reg(3 downto 0),
      ap_loop_init_int_reg_0(3 downto 0) => ap_loop_init_int_reg_0(3 downto 0),
      ap_rst_n => ap_rst_n,
      axi_last_reg_194 => axi_last_reg_194,
      clear => ap_NS_fsm12_out,
      dst_1_data_empty_n => dst_1_data_empty_n,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      \icmp_ln106_fu_149_p2_carry__1_0\(1 downto 0) => \icmp_ln106_fu_149_p2_carry__1\(1 downto 0),
      \icmp_ln106_fu_149_p2_carry__2_0\(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2\(3 downto 0),
      \icmp_ln106_fu_149_p2_carry__2_1\(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2_0\(3 downto 0),
      icmp_ln111_1_fu_167_p2_carry_0(11 downto 0) => i_1_reg_174(11 downto 0),
      icmp_ln111_1_fu_167_p2_carry_1(11 downto 0) => sub13_reg_169(11 downto 0),
      \icmp_ln111_fu_161_p2_carry__1_0\(31 downto 0) => sub_reg_164(31 downto 0),
      \j_fu_72_reg[0]_0\ => \^img_out_tready_int_regslice\,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14,
      Q => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      R => SS(0)
    );
\i_1_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(0),
      Q => i_1_reg_174(0),
      R => '0'
    );
\i_1_reg_174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(10),
      Q => i_1_reg_174(10),
      R => '0'
    );
\i_1_reg_174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(11),
      Q => i_1_reg_174(11),
      R => '0'
    );
\i_1_reg_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(1),
      Q => i_1_reg_174(1),
      R => '0'
    );
\i_1_reg_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(2),
      Q => i_1_reg_174(2),
      R => '0'
    );
\i_1_reg_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(3),
      Q => i_1_reg_174(3),
      R => '0'
    );
\i_1_reg_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(4),
      Q => i_1_reg_174(4),
      R => '0'
    );
\i_1_reg_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(5),
      Q => i_1_reg_174(5),
      R => '0'
    );
\i_1_reg_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(6),
      Q => i_1_reg_174(6),
      R => '0'
    );
\i_1_reg_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(7),
      Q => i_1_reg_174(7),
      R => '0'
    );
\i_1_reg_174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(8),
      Q => i_1_reg_174(8),
      R => '0'
    );
\i_1_reg_174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^i_fu_62_reg[11]_0\(9),
      Q => i_1_reg_174(9),
      R => '0'
    );
\i_fu_62[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln104_fu_131_p2,
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0
    );
\i_fu_62[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_62_reg[11]_0\(0),
      O => \i_fu_62[0]_i_3_n_9\
    );
\i_fu_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_16\,
      Q => \^i_fu_62_reg[11]_0\(0),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_62_reg[0]_i_2_n_9\,
      CO(2) => \i_fu_62_reg[0]_i_2_n_10\,
      CO(1) => \i_fu_62_reg[0]_i_2_n_11\,
      CO(0) => \i_fu_62_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_62_reg[0]_i_2_n_13\,
      O(2) => \i_fu_62_reg[0]_i_2_n_14\,
      O(1) => \i_fu_62_reg[0]_i_2_n_15\,
      O(0) => \i_fu_62_reg[0]_i_2_n_16\,
      S(3 downto 1) => \^i_fu_62_reg[11]_0\(3 downto 1),
      S(0) => \i_fu_62[0]_i_3_n_9\
    );
\i_fu_62_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_14\,
      Q => \^i_fu_62_reg[11]_0\(10),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_13\,
      Q => \^i_fu_62_reg[11]_0\(11),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_15\,
      Q => \^i_fu_62_reg[11]_0\(1),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_14\,
      Q => \^i_fu_62_reg[11]_0\(2),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_13\,
      Q => \^i_fu_62_reg[11]_0\(3),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_16\,
      Q => \^i_fu_62_reg[11]_0\(4),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[0]_i_2_n_9\,
      CO(3) => \i_fu_62_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_62_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_62_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_62_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[4]_i_1_n_13\,
      O(2) => \i_fu_62_reg[4]_i_1_n_14\,
      O(1) => \i_fu_62_reg[4]_i_1_n_15\,
      O(0) => \i_fu_62_reg[4]_i_1_n_16\,
      S(3 downto 0) => \^i_fu_62_reg[11]_0\(7 downto 4)
    );
\i_fu_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_15\,
      Q => \^i_fu_62_reg[11]_0\(5),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_14\,
      Q => \^i_fu_62_reg[11]_0\(6),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_13\,
      Q => \^i_fu_62_reg[11]_0\(7),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_16\,
      Q => \^i_fu_62_reg[11]_0\(8),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_62_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_62_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_62_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[8]_i_1_n_13\,
      O(2) => \i_fu_62_reg[8]_i_1_n_14\,
      O(1) => \i_fu_62_reg[8]_i_1_n_15\,
      O(0) => \i_fu_62_reg[8]_i_1_n_16\,
      S(3 downto 0) => \^i_fu_62_reg[11]_0\(11 downto 8)
    );
\i_fu_62_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_15\,
      Q => \^i_fu_62_reg[11]_0\(9),
      R => ap_NS_fsm12_out
    );
icmp_ln104_fu_131_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln104_fu_131_p2_carry_n_9,
      CO(2) => icmp_ln104_fu_131_p2_carry_n_10,
      CO(1) => icmp_ln104_fu_131_p2_carry_n_11,
      CO(0) => icmp_ln104_fu_131_p2_carry_n_12,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln104_fu_131_p2_carry__0_1\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln104_fu_131_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln104_fu_131_p2_carry_i_5_n_9,
      S(2) => icmp_ln104_fu_131_p2_carry_i_6_n_9,
      S(1) => icmp_ln104_fu_131_p2_carry_i_7_n_9,
      S(0) => icmp_ln104_fu_131_p2_carry_i_8_n_9
    );
\icmp_ln104_fu_131_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln104_fu_131_p2_carry_n_9,
      CO(3) => \icmp_ln104_fu_131_p2_carry__0_n_9\,
      CO(2) => \icmp_ln104_fu_131_p2_carry__0_n_10\,
      CO(1) => \icmp_ln104_fu_131_p2_carry__0_n_11\,
      CO(0) => \icmp_ln104_fu_131_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln104_fu_131_p2_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln104_fu_131_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln104_fu_131_p2_carry__1_1\(1 downto 0),
      S(1) => \icmp_ln104_fu_131_p2_carry__0_i_7_n_9\,
      S(0) => \icmp_ln104_fu_131_p2_carry__0_i_8_n_9\
    );
\icmp_ln104_fu_131_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^i_fu_62_reg[11]_0\(11),
      I1 => \icmp_ln104_fu_131_p2_carry__0_0\(11),
      I2 => \^i_fu_62_reg[11]_0\(10),
      I3 => \icmp_ln104_fu_131_p2_carry__0_0\(10),
      O => \icmp_ln104_fu_131_p2_carry__0_i_7_n_9\
    );
\icmp_ln104_fu_131_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^i_fu_62_reg[11]_0\(9),
      I1 => \icmp_ln104_fu_131_p2_carry__0_0\(9),
      I2 => \^i_fu_62_reg[11]_0\(8),
      I3 => \icmp_ln104_fu_131_p2_carry__0_0\(8),
      O => \icmp_ln104_fu_131_p2_carry__0_i_8_n_9\
    );
\icmp_ln104_fu_131_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln104_fu_131_p2_carry__0_n_9\,
      CO(3) => \icmp_ln104_fu_131_p2_carry__1_n_9\,
      CO(2) => \icmp_ln104_fu_131_p2_carry__1_n_10\,
      CO(1) => \icmp_ln104_fu_131_p2_carry__1_n_11\,
      CO(0) => \icmp_ln104_fu_131_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln104_fu_131_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln104_fu_131_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln104_fu_131_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln104_fu_131_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln104_fu_131_p2_carry__1_n_9\,
      CO(3) => icmp_ln104_fu_131_p2,
      CO(2) => \icmp_ln104_fu_131_p2_carry__2_n_10\,
      CO(1) => \icmp_ln104_fu_131_p2_carry__2_n_11\,
      CO(0) => \icmp_ln104_fu_131_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \ap_CS_fsm_reg[3]_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln104_fu_131_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ap_CS_fsm_reg[3]_1\(3 downto 0)
    );
icmp_ln104_fu_131_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^i_fu_62_reg[11]_0\(7),
      I1 => \icmp_ln104_fu_131_p2_carry__0_0\(7),
      I2 => \^i_fu_62_reg[11]_0\(6),
      I3 => \icmp_ln104_fu_131_p2_carry__0_0\(6),
      O => icmp_ln104_fu_131_p2_carry_i_5_n_9
    );
icmp_ln104_fu_131_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^i_fu_62_reg[11]_0\(5),
      I1 => \icmp_ln104_fu_131_p2_carry__0_0\(5),
      I2 => \^i_fu_62_reg[11]_0\(4),
      I3 => \icmp_ln104_fu_131_p2_carry__0_0\(4),
      O => icmp_ln104_fu_131_p2_carry_i_6_n_9
    );
icmp_ln104_fu_131_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^i_fu_62_reg[11]_0\(3),
      I1 => \icmp_ln104_fu_131_p2_carry__0_0\(3),
      I2 => \^i_fu_62_reg[11]_0\(2),
      I3 => \icmp_ln104_fu_131_p2_carry__0_0\(2),
      O => icmp_ln104_fu_131_p2_carry_i_7_n_9
    );
icmp_ln104_fu_131_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^i_fu_62_reg[11]_0\(1),
      I1 => \icmp_ln104_fu_131_p2_carry__0_0\(1),
      I2 => \^i_fu_62_reg[11]_0\(0),
      I3 => \icmp_ln104_fu_131_p2_carry__0_0\(0),
      O => icmp_ln104_fu_131_p2_carry_i_8_n_9
    );
int_ap_idle_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => p_dst_rows_channel_empty_n,
      I2 => Q(0),
      I3 => in_mat_cols_c15_channel_empty_n,
      O => \ap_CS_fsm_reg[0]_0\
    );
regslice_both_img_out_V_data_V_U: entity work.\scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized2\
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => \B_V_data_1_payload_B_reg[7]\(7 downto 0),
      B_V_data_1_sel_wr_reg_0 => \^ap_enable_reg_pp0_iter1\,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\ => \B_V_data_1_state_reg[0]_0\,
      \B_V_data_1_state_reg[0]_2\ => \B_V_data_1_state_reg[0]_1\,
      \B_V_data_1_state_reg[0]_3\(0) => \B_V_data_1_state_reg[0]_2\(0),
      \B_V_data_1_state_reg[0]_4\ => \B_V_data_1_state_reg[0]_3\,
      \B_V_data_1_state_reg[0]_5\ => \^b_v_data_1_sel_wr01_out\,
      \B_V_data_1_state_reg[1]_0\ => \^img_out_tready_int_regslice\,
      CO(0) => icmp_ln104_fu_131_p2,
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      E(0) => E(0),
      Q(3) => ap_CS_fsm_state4,
      Q(2) => \^ap_cs_fsm_reg[2]_0\(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TREADY => img_out_TREADY,
      push => push,
      push_0 => push_0
    );
regslice_both_img_out_V_last_V_U: entity work.\scharr_design_scharr_accel_0_0_scharr_accel_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      Q(0) => \^ap_cs_fsm_reg[2]_0\(0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \^ap_enable_reg_pp0_iter1\,
      ap_rst_n => ap_rst_n,
      axi_last_reg_194 => axi_last_reg_194,
      dst_1_data_empty_n => dst_1_data_empty_n,
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => \^img_out_tready_int_regslice\
    );
sub13_fu_112_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub13_fu_112_p2_carry_n_9,
      CO(2) => sub13_fu_112_p2_carry_n_10,
      CO(1) => sub13_fu_112_p2_carry_n_11,
      CO(0) => sub13_fu_112_p2_carry_n_12,
      CYINIT => \icmp_ln104_fu_131_p2_carry__0_0\(0),
      DI(3 downto 0) => \icmp_ln104_fu_131_p2_carry__0_0\(4 downto 1),
      O(3 downto 0) => sub13_fu_112_p2(4 downto 1),
      S(3 downto 0) => \sub13_reg_169_reg[4]_0\(3 downto 0)
    );
\sub13_fu_112_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub13_fu_112_p2_carry_n_9,
      CO(3) => \sub13_fu_112_p2_carry__0_n_9\,
      CO(2) => \sub13_fu_112_p2_carry__0_n_10\,
      CO(1) => \sub13_fu_112_p2_carry__0_n_11\,
      CO(0) => \sub13_fu_112_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln104_fu_131_p2_carry__0_0\(8 downto 5),
      O(3 downto 0) => sub13_fu_112_p2(8 downto 5),
      S(3 downto 0) => \sub13_reg_169_reg[8]_0\(3 downto 0)
    );
\sub13_fu_112_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_fu_112_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_sub13_fu_112_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub13_fu_112_p2_carry__1_n_11\,
      CO(0) => \sub13_fu_112_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \icmp_ln104_fu_131_p2_carry__0_0\(10 downto 9),
      O(3) => \NLW_sub13_fu_112_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub13_fu_112_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => \sub13_reg_169_reg[11]_0\(2 downto 0)
    );
\sub13_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[0]_0\(0),
      Q => sub13_reg_169(0),
      R => '0'
    );
\sub13_reg_169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(10),
      Q => sub13_reg_169(10),
      R => '0'
    );
\sub13_reg_169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(11),
      Q => sub13_reg_169(11),
      R => '0'
    );
\sub13_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(1),
      Q => sub13_reg_169(1),
      R => '0'
    );
\sub13_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(2),
      Q => sub13_reg_169(2),
      R => '0'
    );
\sub13_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(3),
      Q => sub13_reg_169(3),
      R => '0'
    );
\sub13_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(4),
      Q => sub13_reg_169(4),
      R => '0'
    );
\sub13_reg_169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(5),
      Q => sub13_reg_169(5),
      R => '0'
    );
\sub13_reg_169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(6),
      Q => sub13_reg_169(6),
      R => '0'
    );
\sub13_reg_169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(7),
      Q => sub13_reg_169(7),
      R => '0'
    );
\sub13_reg_169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(8),
      Q => sub13_reg_169(8),
      R => '0'
    );
\sub13_reg_169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub13_fu_112_p2(9),
      Q => sub13_reg_169(9),
      R => '0'
    );
sub_fu_106_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_fu_106_p2_carry_n_9,
      CO(2) => sub_fu_106_p2_carry_n_10,
      CO(1) => sub_fu_106_p2_carry_n_11,
      CO(0) => sub_fu_106_p2_carry_n_12,
      CYINIT => \out\(0),
      DI(3 downto 0) => \out\(4 downto 1),
      O(3 downto 0) => sub_fu_106_p2(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\sub_fu_106_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_fu_106_p2_carry_n_9,
      CO(3) => \sub_fu_106_p2_carry__0_n_9\,
      CO(2) => \sub_fu_106_p2_carry__0_n_10\,
      CO(1) => \sub_fu_106_p2_carry__0_n_11\,
      CO(0) => \sub_fu_106_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(8 downto 5),
      O(3 downto 0) => sub_fu_106_p2(8 downto 5),
      S(3 downto 0) => \sub_reg_164_reg[8]_0\(3 downto 0)
    );
\sub_fu_106_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_106_p2_carry__0_n_9\,
      CO(3) => \sub_fu_106_p2_carry__1_n_9\,
      CO(2) => \sub_fu_106_p2_carry__1_n_10\,
      CO(1) => \sub_fu_106_p2_carry__1_n_11\,
      CO(0) => \sub_fu_106_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(12 downto 9),
      O(3 downto 0) => sub_fu_106_p2(12 downto 9),
      S(3 downto 0) => \sub_reg_164_reg[12]_0\(3 downto 0)
    );
\sub_fu_106_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_106_p2_carry__1_n_9\,
      CO(3) => \sub_fu_106_p2_carry__2_n_9\,
      CO(2) => \sub_fu_106_p2_carry__2_n_10\,
      CO(1) => \sub_fu_106_p2_carry__2_n_11\,
      CO(0) => \sub_fu_106_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(16 downto 13),
      O(3 downto 0) => sub_fu_106_p2(16 downto 13),
      S(3 downto 0) => \sub_reg_164_reg[16]_0\(3 downto 0)
    );
\sub_fu_106_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_106_p2_carry__2_n_9\,
      CO(3) => \sub_fu_106_p2_carry__3_n_9\,
      CO(2) => \sub_fu_106_p2_carry__3_n_10\,
      CO(1) => \sub_fu_106_p2_carry__3_n_11\,
      CO(0) => \sub_fu_106_p2_carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(20 downto 17),
      O(3 downto 0) => sub_fu_106_p2(20 downto 17),
      S(3 downto 0) => \sub_reg_164_reg[20]_0\(3 downto 0)
    );
\sub_fu_106_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_106_p2_carry__3_n_9\,
      CO(3) => \sub_fu_106_p2_carry__4_n_9\,
      CO(2) => \sub_fu_106_p2_carry__4_n_10\,
      CO(1) => \sub_fu_106_p2_carry__4_n_11\,
      CO(0) => \sub_fu_106_p2_carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(24 downto 21),
      O(3 downto 0) => sub_fu_106_p2(24 downto 21),
      S(3 downto 0) => \sub_reg_164_reg[24]_0\(3 downto 0)
    );
\sub_fu_106_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_106_p2_carry__4_n_9\,
      CO(3) => \sub_fu_106_p2_carry__5_n_9\,
      CO(2) => \sub_fu_106_p2_carry__5_n_10\,
      CO(1) => \sub_fu_106_p2_carry__5_n_11\,
      CO(0) => \sub_fu_106_p2_carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(28 downto 25),
      O(3 downto 0) => sub_fu_106_p2(28 downto 25),
      S(3 downto 0) => \sub_reg_164_reg[28]_0\(3 downto 0)
    );
\sub_fu_106_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_106_p2_carry__5_n_9\,
      CO(3 downto 2) => \NLW_sub_fu_106_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_fu_106_p2_carry__6_n_11\,
      CO(0) => \sub_fu_106_p2_carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \out\(30 downto 29),
      O(3) => \NLW_sub_fu_106_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_fu_106_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \sub_reg_164_reg[31]_0\(2 downto 0)
    );
\sub_reg_164[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => dst_1_cols_channel_empty_n,
      I2 => dst_1_rows_channel_empty_n,
      O => ap_NS_fsm12_out
    );
\sub_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(0),
      Q => sub_reg_164(0),
      R => '0'
    );
\sub_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(10),
      Q => sub_reg_164(10),
      R => '0'
    );
\sub_reg_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(11),
      Q => sub_reg_164(11),
      R => '0'
    );
\sub_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(12),
      Q => sub_reg_164(12),
      R => '0'
    );
\sub_reg_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(13),
      Q => sub_reg_164(13),
      R => '0'
    );
\sub_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(14),
      Q => sub_reg_164(14),
      R => '0'
    );
\sub_reg_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(15),
      Q => sub_reg_164(15),
      R => '0'
    );
\sub_reg_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(16),
      Q => sub_reg_164(16),
      R => '0'
    );
\sub_reg_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(17),
      Q => sub_reg_164(17),
      R => '0'
    );
\sub_reg_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(18),
      Q => sub_reg_164(18),
      R => '0'
    );
\sub_reg_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(19),
      Q => sub_reg_164(19),
      R => '0'
    );
\sub_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(1),
      Q => sub_reg_164(1),
      R => '0'
    );
\sub_reg_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(20),
      Q => sub_reg_164(20),
      R => '0'
    );
\sub_reg_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(21),
      Q => sub_reg_164(21),
      R => '0'
    );
\sub_reg_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(22),
      Q => sub_reg_164(22),
      R => '0'
    );
\sub_reg_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(23),
      Q => sub_reg_164(23),
      R => '0'
    );
\sub_reg_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(24),
      Q => sub_reg_164(24),
      R => '0'
    );
\sub_reg_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(25),
      Q => sub_reg_164(25),
      R => '0'
    );
\sub_reg_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(26),
      Q => sub_reg_164(26),
      R => '0'
    );
\sub_reg_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(27),
      Q => sub_reg_164(27),
      R => '0'
    );
\sub_reg_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(28),
      Q => sub_reg_164(28),
      R => '0'
    );
\sub_reg_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(29),
      Q => sub_reg_164(29),
      R => '0'
    );
\sub_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(2),
      Q => sub_reg_164(2),
      R => '0'
    );
\sub_reg_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(30),
      Q => sub_reg_164(30),
      R => '0'
    );
\sub_reg_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(31),
      Q => sub_reg_164(31),
      R => '0'
    );
\sub_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(3),
      Q => sub_reg_164(3),
      R => '0'
    );
\sub_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(4),
      Q => sub_reg_164(4),
      R => '0'
    );
\sub_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(5),
      Q => sub_reg_164(5),
      R => '0'
    );
\sub_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(6),
      Q => sub_reg_164(6),
      R => '0'
    );
\sub_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(7),
      Q => sub_reg_164(7),
      R => '0'
    );
\sub_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(8),
      Q => sub_reg_164(8),
      R => '0'
    );
\sub_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => sub_fu_106_p2(9),
      Q => sub_reg_164(9),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
oxhABqfmLjYgYPHebKlElEWVGYjRghICqlPVXn/262O6/B4SUdwN0xGLEC4UVuImSEIXMKfaB3GS
UQDpCPIXb5mTiiVrALDM+tCY1Sd5lyv8HMRMIYLFmd7xYdK/mDxjgOw+w/axuuDmv+aXVi1fUw6X
gC5/nclWR5U/K9bZEJ/s2YwnIZCyKWzJS3vIoFiydV5gWrbqyzeuT2ly/lMcVHMSudD8LPAOgSv4
gynKRz7p/nBOv/WJbyPG8wqLGTsivwDuD0bZAPCsnaF6JWN2dEiuxoWCYidfOmukZ9iBYWaXNBPK
0hJhluhiFAyOnjiT3YxOl1pwOm/YHT8MU1WQdA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
l99YE0NnmYxOlztFIZAypJqZrPsrwUFP8+gxmtHmK6nRR+tdeco01Xq/x8rvm/XwxBWFLNGQ8R1m
WXbNFLSlg6hekJ4BYg0ir1qJQXsSDw5RTTbo9govBTekYYhMFTqhPW/l1lw/wmK8u85mdHkx4rCZ
989hXpCzauDPiMI6ia1ESDQc6LQywmkmE+5IWv5qC8EDD+WHkZLf8qLyBm+IMtZCsBQp1X1h3sqb
3FJjgqNzJ02U3WU2PXp2GfpczWWlxiYAkeA0QESMBMRVlTBHu/d8AHbTd+yVLfSNwXL1xlBAYhNp
eyWWdK5vUvcukn4Fa56vNSvfvtUEseEwAOJVow==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3344)
`protect data_block
2LgoXXW/Avsp8ZQvqj6NtAJWugdu+j22BcM6a1chOWA8cKwpIDCUtH8oPrvGV7xhMcAwYJRfPYVl
isZsbMi0QWrUEDO3k2BoxZ9hH1ekaYaozdHXW/Y2lovw28L+YCs7UVLM2wz0YailPqtAsUemfG23
FW65tRd0shPZsuyXbe7XOy8C1fesjDu6u/a4822729ApiXIm89o3rSWicg2KmaVIdMqOYYYB89iu
pUy+W86AyFMFvDx02bGg9t/KsA2zJx8ob+QfmHZzevHLEjg228lWIE2amKZUjTl6iqbFrZOUYwLo
PcIQtBVmGQ6nBUyHb8aBgLqr4m044OTWwl48xXwRRB115ITCO5SNIRKcSFx6I6kZMuU3LEv0yV+V
VO/qvT8ZxMiMJSiJwfC5UsP3I4QvOCkle8zScE1nW7E2wSqZQ63g38m9ekVl6vT/APd9dVkgOxnT
td3+jaZAPuWJQu5iEI/1d8w/miRw1igjecECAVazvkGShpaCkk96cNpOi5+tJbry33S+pJRKy261
1rNkwGMEsEa82NvxhrcLqWFvE+1s8y97Lnyv8/R2so6y2JjNUwTffz4PLy9FDmNJz12mT80GCs4t
yyXtaHFrY4GdlMBf7eTF/COkPIpAswpAtl83BnW2eiJhg5yT07N4M9CD94rbgDUiyxOvKi9rJUgP
f4o12OAK9XFZFFQRWI+ZHwJJLI16euFXL+z0IR89fto0eF/rTStArgcgaF35JCw5zk4qmpgWyOpQ
lQadkzoCfKuhv2fWGmrLSvgyhRUnpYc9ou4Erd3/s6OoLBKlcv1PJaKO3u1rCW5TfQsTj20MFMUS
1cqELVntB2Qbj51GLAtOBpbyIImuXAmZ66/wVEI1Y1nsBs/Ht/Pd1AT8BvoTlGsX15hptNdiglAT
qAmlMOSv2wP7KWsHjFw+3dqcrMvhFXgTwQAshGFW7NsPMIwBP2dBhRA7bmUCSQKtqB90VhIjXI34
Ox47riK1xQ/CHTw4OiJ+xGcE31KlQJiZKR5NMVlvh1tHEtNsQIV9Mo9E3AOm8f5IzeY7GytkqJSh
vb3frbJUj5Uwhw37YoARimMXaK1IebhEZjOkxpMgax7XFmgTXJFiPMK9bnlA0Ml1zbjTNSiCJHoI
cs0zTH8Gbt542YSh5Lfea+jXpFKhET1O2U9bg07RBvcKRct1+vVGD7b9c2lZdkr3DVuspGSE4tdJ
0py9w0e9Z7oe+nD1ZBg3yEvu3vkFPeK6MXv05JCeRzXNY8Y5PLjaGex9jK/QhJtwhPwtx5eM+prX
cgnFeAehzirbBk/QRpchDgq4XRaguNLeNx9ZJL7iQgrdeDqg1D8pCBag775eKWux/K/YiFld3WiZ
vsHKoAeYXinbdg+FCN3L+QK223fA5tIdUJWHd/ATmoBCqqFAA/d9Mrl9QinzOhfp/q6zp7jfTeux
25djylvtCb35T3CwD6DqW/5bmyZ5EqcA0xGM1RT+mmGKU0eAcvbfUSFoi4pro0OVa8db7Or5J1xU
1PGRnsao77NFaJuhb0Hp1gAeJdvvFFf7VllMmKSNMbiQ8mhuVUSX22EDyjghriDs8Qcf3FsfR6e2
xW2EV7OK24NFStoVedARQf40uNDcTpE8tfFd0fvZuUjKU68ZI1OxEvkcVQb1iukJlf0sHI/QAZ2h
h/O0FNWUibFF/x23Bld7oyZYL0TEVEyozUhmPCofcPKRVoP+48nYDd0QjvZmSQXPWrRqXMEAf881
S3mepyVNXT9lbwOhTPCrgTa1lE2JAYzQn57tCqIVkD8Nqe0DWc46Y404jhzPSs0p4oasEVjo2AmY
3VAQxsNl9PXr1CSA7NRupCrzn1GUA+btVzaB+6yKkSqwjW5/eQyjEqg9mjKCbJUMKxXSr5kZAmsH
lBJXJw0QyPWAXBK34W4/d2KgJtBRhYyUC7FUFtRYUir5sTSMLUt1d2ON+p48hBsIe3MpSqR0TKZh
GF/k9D8FM/2UcJQyJAJ/ZPM2AMcOGzHoDSWesAUszF0cRTXh7e/W/NyfdTUR35g4b61bgiziNoWE
Ws5Rt39HVNkAWywHw9W13z53qbDQuqFy1xcmAu2ZAfz1W2HQPcWguQzl6+apszhl5Ywzp+iedpE0
A88y9cgg/GCV09XZUoS9PnASds4W31VebvpW7BCqDPXT/LQQzA52R+vHuwPRAC++RLwgd3nprgCH
pFQaf9aNTA3T8e9z4oOBuOHaEGFBw0jhkYxjdre12QRj58Hb2ohXP8/BnlhWraVn5Bc8VQLgONp2
RqAc87k/Mc7HZbU/3baJ9l9PcEVCipabMtX2TyLfya7H329SLKtLtM6lmhqcP/yuulO4wO90aChI
zOyO6cBjgY39EOe53/eQO+/ty4pFmThYatM6xMIpoyeB2JpxHd4T8w/2WUAXW5LJHmmxSkwjPVsR
E8vl8f6rkOoNM7+VtOm5Pht1T2CpL3FSnOI/9AZhY2Pdj5vhHVS3id6GOEdXJZKCl8mVcDuHgLNJ
bAVTsiLJDBTotiJLKe1pOt0lqKXC4s/zf97SlB739oJmmn/vMMn5ECr4xF0zjFScpvR7p2teflRU
vPW3C3NuiAfBTlVbEGN3tD6gHZysH9XfwweZny3DAhtcukI/ITG2u+zOqV/OPFugdkhwTrgkjbSA
rwo3szDnFBbBd9HtaPuDt5+07O3u80o3phF0lfnrwdFWT5tmyb7HE/x9wLxjE0SwFPJG0qAylvdI
bn+Uu36zlg/5T70aYM4VhW5lPEhO2Xc8h61ywS8Cdwh1OQ+0yJJ6hTQBDltptI4MsAGnRH08H62A
x+FdIg+dLwNE8/Vj7Qd5TY1YDEftOuDIckmu+pbfBEoxRKj5yg8RBhp1nwjigmTaZC0m5ykwuIuN
X+HonfrbbKcG9o7nOPfc5liWaYV7N/fM6PhpYymRNXCiG0+o2AlznuHsi/xgf1Cl0zYP4ZMBTnSh
cY2h+XlbQkwMconVzGrc5o+cB6xTlsCgtRMPOn78Lc1LEqgyoXRv41+kLBPBJvuBxWSMivPCoVk0
4CqQ11a1JJe5WY8Ickh9gysuTZLBmQHWpm/jX4gCDWIrDR+hb1Pes4bA6H/chCQt0vROZxjNJuCL
Udfik0Dn1N/cQPXbl5FRyqHZLWpGN1ySreDki+sNkhDD0EkcRIl+Rk0yG+QqNJ8sWe0rVQsT8s4V
LAXSxiHtCocAgWXfVeaPquUqnbCSy4414ZLi7QaEDjZ3f22lM2wE9wpG1FTDqFXKSO0q3ud5uxlO
kiTQ/2I/wtlS04x8vYei82eVWbzXtLWuDoGLqGXnu2nUhXmKT9YkbbYra1ky04c58U1066ycV9qm
LIX7IKYjeXO8OZPivxPunJfeJLTL+v0pQrA7gdb8srxLe57FfQwm721WcQ2iXn4nm50RGg/ISjy8
LyvQG04Lc1Srwry8fsF6ySZMuxDaQagKeAcfCp+VHomBBCfF/ryVdldUH5pDbQd3WU9I29ZX3qY3
GKqwCCPvBvJGD4kvkm+YCAz1+m2VFZm5/Y9oOnfoz/84qLDRnEe8haXoDc/07oFK19hRZ6ZwwKBW
WxU9iuo+X+lLXHu66x5Hag0+2r8+NsSsvASXLrMv/3BSSHuH+enhspkYUHHzvTrTGXllc23Qz/vK
m3zJVnDQDtXKVXioED8yAdWosCDSZJw2HQZPGTARKCkJjTnupjdColpRgEXuBhoxuecy0zt1SUGp
pVbGXrjXc8CtLuC0ihBQJUpEytTaK627jtjspczb1RP6CiYtYGLXshFbRyyYpamrpSGuGfP7XGEl
iLM+kux40/9G1ET/feAYwChc74lZhyxyUJPymzmKekbym9y1BLefWhH4N+aHMbot/FMfGb4xG82r
gIEiwvfpRBzg1WMg3KDssciDD0nUzgLQYUIoa2o/FKUyVfG3pm4SzuPFz8hpNt5uFPvvjo4o06B4
eETIRXUovAmVcRu8ZsQOPpuajKrS6c677OHEOYVciNIATCEWAz4yvWUZFA9Mx/oJxqTkDA0H9491
TUC3LnDZl0lgKmsQhmZApcP039n6nhTqW6n/fgQYQg4tdN7evtBe/7VxVTE/kdOWFZ95VnicE/qx
tHuVfMfqBEhMeZc60wp1egMKsLf42X3GNYIHKI+bd2abTgzh9uLHw669d17cCDGuYyfBU2lOeJsp
KkkfFqOfHbxqgsq3fjkJh/zeTwonvWSuewGK5rjkIv5BEXxblfSqpmVF1/8rsz0pmZ6yhC0tqApg
GxJuVEpo9IGEj03y7z6q7gnSYIzNIxduZVIt71kF2ZhUK5agKMizkH0JFyQy8O4dFJnwB951HV6B
Q0fd5NB5mAsLJIkyKAId2BY0GLucegbqP8nG8xg+2sqNE6Vsi1sfmEMHDuir3MKHoZC5ZYxRHKR8
YIKHmc6v20Ncy7oerStjB0mp3zoZ0OahCMk/26LjKclTy3BxWWM=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s is
  port (
    \cmp_i_i603_i_reg_614_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write : out STD_LOGIC;
    \trunc_ln350_reg_594_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln350_reg_594_reg[0]_1\ : out STD_LOGIC;
    \GradientValuesX_reg_750_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_756_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln272_reg_682_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_empty_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start : in STD_LOGIC;
    \cmp_i_i603_i_reg_614_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s : entity is "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s";
end scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s is
  signal GradientValuesX_0_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal GradientValuesY_0_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_9\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
  signal bottom_1_fu_301_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bottom_1_reg_599[1]_i_1_n_9\ : STD_LOGIC;
  signal \bottom_1_reg_599[1]_i_3_n_9\ : STD_LOGIC;
  signal \bottom_1_reg_599[1]_i_4_n_9\ : STD_LOGIC;
  signal \bottom_1_reg_599[1]_i_5_n_9\ : STD_LOGIC;
  signal bottom_fu_82 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal buf_1_U_n_10 : STD_LOGIC;
  signal buf_1_U_n_9 : STD_LOGIC;
  signal buf_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal buf_1_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_1_we1 : STD_LOGIC;
  signal buf_2_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_U_n_34 : STD_LOGIC;
  signal buf_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal buf_ce0 : STD_LOGIC;
  signal buf_ce1 : STD_LOGIC;
  signal buf_we1 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2 : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_n_10\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_n_11\ : STD_LOGIC;
  signal \cmp_i_i603_i_fu_372_p2_carry__0_n_12\ : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_1_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_2_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_3_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_4_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_5_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_6_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_7_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_i_8_n_9 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_n_10 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_n_11 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_n_12 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2_carry_n_9 : STD_LOGIC;
  signal \^cmp_i_i603_i_reg_614_reg[0]_0\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\ : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21 : STD_LOGIC;
  signal grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9 : STD_LOGIC;
  signal \i__carry__0_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_9\ : STD_LOGIC;
  signal \i__carry_i_1_n_9\ : STD_LOGIC;
  signal \i__carry_i_2_n_9\ : STD_LOGIC;
  signal \i__carry_i_3_n_9\ : STD_LOGIC;
  signal \i__carry_i_4_n_9\ : STD_LOGIC;
  signal \i__carry_i_5_n_9\ : STD_LOGIC;
  signal \i__carry_i_6_n_9\ : STD_LOGIC;
  signal \i__carry_i_7_n_9\ : STD_LOGIC;
  signal \i__carry_i_8_n_9\ : STD_LOGIC;
  signal icmp_ln400_fu_235_p2 : STD_LOGIC;
  signal \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal lshr_ln468_fu_281_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln469_fu_375_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln470_fu_469_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln473_fu_563_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln475_fu_657_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mOutPtr[1]_i_5_n_9\ : STD_LOGIC;
  signal mid_1_fu_332_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mid_fu_78 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_fu_80 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \ref_tmp_reg_770[7]_i_2_n_9\ : STD_LOGIC;
  signal \ref_tmp_reg_770[7]_i_4_n_9\ : STD_LOGIC;
  signal \row_fu_70[0]_i_3_n_9\ : STD_LOGIC;
  signal row_fu_70_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_fu_70_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \row_fu_70_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal row_ind_1_fu_378_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_ind_1_fu_378_p2_carry__0_n_10\ : STD_LOGIC;
  signal \row_ind_1_fu_378_p2_carry__0_n_11\ : STD_LOGIC;
  signal \row_ind_1_fu_378_p2_carry__0_n_12\ : STD_LOGIC;
  signal \row_ind_1_fu_378_p2_carry__0_n_9\ : STD_LOGIC;
  signal \row_ind_1_fu_378_p2_carry__1_n_10\ : STD_LOGIC;
  signal \row_ind_1_fu_378_p2_carry__1_n_11\ : STD_LOGIC;
  signal \row_ind_1_fu_378_p2_carry__1_n_12\ : STD_LOGIC;
  signal row_ind_1_fu_378_p2_carry_n_10 : STD_LOGIC;
  signal row_ind_1_fu_378_p2_carry_n_11 : STD_LOGIC;
  signal row_ind_1_fu_378_p2_carry_n_12 : STD_LOGIC;
  signal row_ind_1_fu_378_p2_carry_n_9 : STD_LOGIC;
  signal row_ind_fu_660_in : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \row_ind_fu_66[12]_i_2_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[12]_i_3_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[12]_i_4_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[1]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[0]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[10]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[11]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[12]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[1]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[2]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[3]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[4]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[5]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[6]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[7]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[8]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf1_2_fu_466_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf2_2_fu_477_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf3_2_fu_488_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tp_1_fu_363_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tp_fu_74 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln350_reg_594 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln392_reg_146_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_cmp_i_i603_i_fu_372_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp_i_i603_i_fu_372_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_ind_1_fu_378_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair38";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \bottom_1_reg_599[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bottom_1_reg_599[1]_i_2\ : label is "soft_lutpair41";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp_i_i603_i_fu_372_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp_i_i603_i_fu_372_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg_i_1 : label is "soft_lutpair39";
  attribute COMPARATOR_THRESHOLD of \icmp_ln400_fu_235_p2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln400_fu_235_p2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \mid_1_reg_604[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mid_1_reg_604[1]_i_1\ : label is "soft_lutpair40";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of row_ind_1_fu_378_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \row_ind_1_fu_378_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \row_ind_1_fu_378_p2_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \row_ind_fu_66[12]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tp_1_reg_609[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tp_1_reg_609[1]_i_1\ : label is "soft_lutpair42";
begin
  Q(0) <= \^q\(0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  \cmp_i_i603_i_reg_614_reg[0]_0\ <= \^cmp_i_i603_i_reg_614_reg[0]_0\;
\GradientValuesX_0_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(0),
      Q => GradientValuesX_0_fu_86(0),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(1),
      Q => GradientValuesX_0_fu_86(1),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(2),
      Q => GradientValuesX_0_fu_86(2),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(3),
      Q => GradientValuesX_0_fu_86(3),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(4),
      Q => GradientValuesX_0_fu_86(4),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(5),
      Q => GradientValuesX_0_fu_86(5),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(6),
      Q => GradientValuesX_0_fu_86(6),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(7),
      Q => GradientValuesX_0_fu_86(7),
      R => '0'
    );
\GradientValuesY_0_fu_90[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      O => ap_NS_fsm12_out
    );
\GradientValuesY_0_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(0),
      Q => GradientValuesY_0_fu_90(0),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(1),
      Q => GradientValuesY_0_fu_90(1),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(2),
      Q => GradientValuesY_0_fu_90(2),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(3),
      Q => GradientValuesY_0_fu_90(3),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(4),
      Q => GradientValuesY_0_fu_90(4),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(5),
      Q => GradientValuesY_0_fu_90(5),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(6),
      Q => GradientValuesY_0_fu_90(6),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(7),
      Q => GradientValuesY_0_fu_90(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7FFF000000"
    )
        port map (
      I0 => in_mat_cols_c_empty_n,
      I1 => in_mat_rows_c_empty_n,
      I2 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      I3 => ap_NS_fsm(0),
      I4 => \ap_CS_fsm_reg[1]_1\(1),
      I5 => \ap_CS_fsm_reg[1]_1\(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln400_fu_235_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF8AFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_9\,
      I1 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_9_[0]\,
      I3 => E(0),
      I4 => \ap_CS_fsm_reg[1]_1\(1),
      I5 => \ap_CS_fsm_reg[1]_1\(0),
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => icmp_ln400_fu_235_p2,
      I1 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[1]_i_2_n_9\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_9_[3]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter5_reg,
      I1 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      I2 => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => \ap_done_cache_i_1__1_n_9\
    );
\bottom_1_reg_599[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => bottom_fu_82(0),
      I1 => \bottom_1_reg_599[1]_i_3_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[1]\,
      I3 => \row_ind_fu_66_reg_n_9_[0]\,
      O => bottom_1_fu_301_p3(0)
    );
\bottom_1_reg_599[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln400_fu_235_p2,
      O => \bottom_1_reg_599[1]_i_1_n_9\
    );
\bottom_1_reg_599[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => bottom_fu_82(1),
      I1 => \bottom_1_reg_599[1]_i_3_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[0]\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => bottom_1_fu_301_p3(1)
    );
\bottom_1_reg_599[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[12]\,
      I1 => \row_ind_fu_66_reg_n_9_[11]\,
      I2 => \row_ind_fu_66_reg_n_9_[2]\,
      I3 => \bottom_1_reg_599[1]_i_4_n_9\,
      I4 => \bottom_1_reg_599[1]_i_5_n_9\,
      O => \bottom_1_reg_599[1]_i_3_n_9\
    );
\bottom_1_reg_599[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[8]\,
      I1 => \row_ind_fu_66_reg_n_9_[7]\,
      I2 => \row_ind_fu_66_reg_n_9_[10]\,
      I3 => \row_ind_fu_66_reg_n_9_[9]\,
      O => \bottom_1_reg_599[1]_i_4_n_9\
    );
\bottom_1_reg_599[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[4]\,
      I1 => \row_ind_fu_66_reg_n_9_[3]\,
      I2 => \row_ind_fu_66_reg_n_9_[6]\,
      I3 => \row_ind_fu_66_reg_n_9_[5]\,
      O => \bottom_1_reg_599[1]_i_5_n_9\
    );
\bottom_1_reg_599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => bottom_1_fu_301_p3(0),
      Q => bottom_fu_82(0),
      R => '0'
    );
\bottom_1_reg_599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => bottom_1_fu_301_p3(1),
      Q => bottom_fu_82(1),
      R => '0'
    );
buf_1_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb
     port map (
      Q(1) => \^q\(0),
      Q(0) => trunc_ln350_reg_594(0),
      address1(11 downto 0) => buf_1_address1(11 downto 0),
      ap_clk => ap_clk,
      \bottom_1_reg_599_reg[0]\ => buf_1_U_n_10,
      buf_1_we1 => buf_1_we1,
      ce0 => buf_ce0,
      empty_n_reg => buf_1_U_n_9,
      in_mat_data_empty_n => in_mat_data_empty_n,
      q0(23 downto 0) => buf_1_q0(23 downto 0),
      ram_reg_0_i_23(1 downto 0) => bottom_fu_82(1 downto 0),
      ram_reg_2_0(0) => ap_CS_fsm_state6,
      ram_reg_2_1 => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      ram_reg_2_2(11 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      ram_reg_2_3(23 downto 0) => ram_reg_2(23 downto 0),
      \trunc_ln350_reg_594_reg[0]\ => \trunc_ln350_reg_594_reg[0]_1\
    );
buf_2_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25
     port map (
      ADDRARDADDR(11 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      Q(11 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      WEA(0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1,
      ap_clk => ap_clk,
      ce0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0,
      q0(23 downto 0) => buf_2_q0(23 downto 0),
      ram_reg_2_0(23 downto 0) => ram_reg_2_0(23 downto 0)
    );
buf_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26
     port map (
      D(23 downto 0) => src_buf3_2_fu_488_p5(23 downto 0),
      Q(1) => \^q\(0),
      Q(0) => trunc_ln350_reg_594(0),
      WEA(0) => buf_ce1,
      address1(11 downto 0) => buf_address1(11 downto 0),
      ap_clk => ap_clk,
      \bottom_1_reg_599_reg[0]\ => buf_U_n_34,
      ce0 => buf_ce0,
      d1(23 downto 0) => d1(23 downto 0),
      \mid_1_reg_604_reg[0]\(23 downto 0) => src_buf2_2_fu_477_p5(23 downto 0),
      q0(23 downto 0) => buf_1_q0(23 downto 0),
      ram_reg_2_0(0) => ap_CS_fsm_state6,
      ram_reg_2_1 => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      ram_reg_2_2(11 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      \src_buf1_2_reg_705_reg[23]\(1 downto 0) => tp_fu_74(1 downto 0),
      \src_buf2_2_reg_711_reg[23]\(1 downto 0) => mid_fu_78(1 downto 0),
      \src_buf3_2_reg_717_reg[0]\(1 downto 0) => bottom_fu_82(1 downto 0),
      \src_buf3_2_reg_717_reg[23]\(23 downto 0) => buf_2_q0(23 downto 0),
      \tp_1_reg_609_reg[0]\(23 downto 0) => src_buf1_2_fu_466_p5(23 downto 0),
      \trunc_ln350_reg_594_reg[0]\ => \trunc_ln350_reg_594_reg[0]_0\,
      we1 => buf_we1
    );
cmp_i_i603_i_fu_372_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_i_i603_i_fu_372_p2_carry_n_9,
      CO(2) => cmp_i_i603_i_fu_372_p2_carry_n_10,
      CO(1) => cmp_i_i603_i_fu_372_p2_carry_n_11,
      CO(0) => cmp_i_i603_i_fu_372_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => cmp_i_i603_i_fu_372_p2_carry_i_1_n_9,
      DI(2) => cmp_i_i603_i_fu_372_p2_carry_i_2_n_9,
      DI(1) => cmp_i_i603_i_fu_372_p2_carry_i_3_n_9,
      DI(0) => cmp_i_i603_i_fu_372_p2_carry_i_4_n_9,
      O(3 downto 0) => NLW_cmp_i_i603_i_fu_372_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_i_i603_i_fu_372_p2_carry_i_5_n_9,
      S(2) => cmp_i_i603_i_fu_372_p2_carry_i_6_n_9,
      S(1) => cmp_i_i603_i_fu_372_p2_carry_i_7_n_9,
      S(0) => cmp_i_i603_i_fu_372_p2_carry_i_8_n_9
    );
\cmp_i_i603_i_fu_372_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp_i_i603_i_fu_372_p2_carry_n_9,
      CO(3) => cmp_i_i603_i_fu_372_p2,
      CO(2) => \cmp_i_i603_i_fu_372_p2_carry__0_n_10\,
      CO(1) => \cmp_i_i603_i_fu_372_p2_carry__0_n_11\,
      CO(0) => \cmp_i_i603_i_fu_372_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9\,
      DI(2) => \cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9\,
      DI(1) => \cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9\,
      DI(0) => \cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_cmp_i_i603_i_fu_372_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9\,
      S(2) => \cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9\,
      S(1) => \cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9\,
      S(0) => \cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(14),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(15),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(13),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(10),
      I1 => row_fu_70_reg(10),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(11),
      I3 => row_fu_70_reg(11),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(8),
      I1 => row_fu_70_reg(8),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(9),
      I3 => row_fu_70_reg(9),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(14),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(15),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(13),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(11),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9\
    );
\cmp_i_i603_i_fu_372_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(9),
      O => \cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9\
    );
cmp_i_i603_i_fu_372_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(6),
      I1 => row_fu_70_reg(6),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(7),
      I3 => row_fu_70_reg(7),
      O => cmp_i_i603_i_fu_372_p2_carry_i_1_n_9
    );
cmp_i_i603_i_fu_372_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(4),
      I1 => row_fu_70_reg(4),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(5),
      I3 => row_fu_70_reg(5),
      O => cmp_i_i603_i_fu_372_p2_carry_i_2_n_9
    );
cmp_i_i603_i_fu_372_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(2),
      I1 => row_fu_70_reg(2),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(3),
      I3 => row_fu_70_reg(3),
      O => cmp_i_i603_i_fu_372_p2_carry_i_3_n_9
    );
cmp_i_i603_i_fu_372_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(0),
      I1 => row_fu_70_reg(0),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(1),
      I3 => row_fu_70_reg(1),
      O => cmp_i_i603_i_fu_372_p2_carry_i_4_n_9
    );
cmp_i_i603_i_fu_372_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(7),
      O => cmp_i_i603_i_fu_372_p2_carry_i_5_n_9
    );
cmp_i_i603_i_fu_372_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(5),
      O => cmp_i_i603_i_fu_372_p2_carry_i_6_n_9
    );
cmp_i_i603_i_fu_372_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(3),
      O => cmp_i_i603_i_fu_372_p2_carry_i_7_n_9
    );
cmp_i_i603_i_fu_372_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(1),
      O => cmp_i_i603_i_fu_372_p2_carry_i_8_n_9
    );
\cmp_i_i603_i_reg_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => cmp_i_i603_i_fu_372_p2,
      Q => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      R => '0'
    );
grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => E(0),
      I1 => ap_CS_fsm_state5,
      I2 => icmp_ln400_fu_235_p2,
      I3 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop
     port map (
      ADDRARDADDR(11 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      address1(11 downto 0) => buf_address1(11 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1_reg\,
      ap_rst_n => ap_rst_n,
      buf_1_we1 => buf_1_we1,
      grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      \icmp_ln386_fu_114_p2_carry__0_0\(15 downto 0) => \icmp_ln272_reg_682_reg[0]\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      ram_reg_0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12,
      ram_reg_2 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10,
      we1 => buf_we1,
      zext_ln392_reg_146_reg(11 downto 0) => zext_ln392_reg_146_reg(11 downto 0)
    );
grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26,
      Q => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      R => SS(0)
    );
grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop
     port map (
      ADDRARDADDR(11 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      CO(0) => icmp_ln400_fu_235_p2,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      \GradientValuesX_reg_750_reg[7]_0\(7 downto 0) => \GradientValuesX_reg_750_reg[7]\(7 downto 0),
      \GradientValuesY_reg_756_reg[7]_0\(7 downto 0) => \GradientValuesY_reg_756_reg[7]\(7 downto 0),
      \P0_fu_120_reg[7]_0\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(7 downto 0),
      \P0_fu_120_reg[7]_1\(7 downto 0) => GradientValuesX_0_fu_86(7 downto 0),
      \P1_fu_124_reg[7]_0\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out(7 downto 0),
      \P1_fu_124_reg[7]_1\(7 downto 0) => GradientValuesY_0_fu_90(7 downto 0),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][7]\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(7 downto 0),
      \SRL_SIG_reg[1][0]\(0) => \ap_CS_fsm_reg[1]_1\(1),
      \SRL_SIG_reg[1][0]_0\ => \ap_CS_fsm_reg[8]_0\,
      SS(0) => SS(0),
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      WEA(0) => buf_ce1,
      address1(11 downto 0) => buf_1_address1(11 downto 0),
      \ap_CS_fsm_reg[5]\ => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10,
      \ap_CS_fsm_reg[5]_0\ => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12,
      \ap_CS_fsm_reg[5]_1\ => \bottom_1_reg_599[1]_i_1_n_9\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter2_reg_0 => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0,
      ap_rst_n => ap_rst_n,
      \bottom_1_reg_599_reg[1]\(0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1,
      ce0 => buf_ce0,
      \col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      full_n_reg(0) => full_n_reg(0),
      full_n_reg_0(0) => full_n_reg_0(0),
      grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg => grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70,
      \icmp_ln272_reg_682_reg[0]_0\(15 downto 0) => \icmp_ln272_reg_682_reg[0]\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr[1]_i_5_n_9\,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      push => push,
      q_fu_80(1 downto 0) => q_fu_80(4 downto 3),
      ram_reg_0 => buf_1_U_n_10,
      ram_reg_0_0 => buf_1_U_n_9,
      ram_reg_2 => \^ap_enable_reg_pp0_iter1_reg\,
      ram_reg_2_0(0) => bottom_fu_82(1),
      ram_reg_2_1 => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      ram_reg_2_2(1) => \^q\(0),
      ram_reg_2_2(0) => trunc_ln350_reg_594(0),
      ram_reg_2_3 => buf_U_n_34,
      \src_buf1_2_reg_705_reg[23]_0\(23 downto 0) => src_buf1_2_fu_466_p5(23 downto 0),
      \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0\(7 downto 0) => lshr_ln473_fu_563_p2(7 downto 0),
      \src_buf1_fu_108_reg[15]_0\(7 downto 0) => lshr_ln468_fu_281_p2(7 downto 0),
      \src_buf2_2_reg_711_reg[23]_0\(23 downto 0) => src_buf2_2_fu_477_p5(23 downto 0),
      \src_buf2_fu_112_reg[15]_0\(7 downto 0) => lshr_ln469_fu_375_p2(7 downto 0),
      \src_buf3_1_fu_116_reg[15]_0\(7 downto 0) => lshr_ln470_fu_469_p2(7 downto 0),
      \src_buf3_2_reg_717_reg[23]_0\(23 downto 0) => src_buf3_2_fu_488_p5(23 downto 0),
      \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0\(7 downto 0) => lshr_ln475_fu_657_p2(7 downto 0),
      \trunc_ln472_reg_765_reg[0]\ => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21,
      zext_ln392_reg_146_reg(11 downto 0) => zext_ln392_reg_146_reg(11 downto 0)
    );
grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70,
      Q => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
      R => SS(0)
    );
grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      \GradientValuesX_fu_72_reg[7]_0\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out(7 downto 0),
      \GradientValuesX_fu_72_reg[7]_1\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(7 downto 0),
      \GradientValuesY_fu_68_reg[7]_0\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out(7 downto 0),
      \GradientValuesY_fu_68_reg[7]_1\(7 downto 0) => grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out(7 downto 0),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \S00_2_reg_346_reg[13]\(5 downto 0) => \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\(13 downto 8),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[6]\ => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]_0\,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => \ap_done_cache_i_1__1_n_9\,
      ap_loop_exit_ready_pp0_iter5_reg => ap_loop_exit_ready_pp0_iter5_reg,
      ap_loop_init_int_reg => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21,
      ap_rst_n => ap_rst_n,
      grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0\ => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9,
      q_fu_80(1 downto 0) => q_fu_80(4 downto 3),
      \ref_tmp_reg_770_reg[0]_0\ => \ref_tmp_reg_770[7]_i_4_n_9\,
      \ref_tmp_reg_770_reg[7]_0\ => \ref_tmp_reg_770[7]_i_2_n_9\,
      \trunc_ln467_reg_754_reg[7]_0\(7 downto 0) => lshr_ln470_fu_469_p2(7 downto 0),
      \trunc_ln469_reg_743_reg[7]_0\(7 downto 0) => lshr_ln468_fu_281_p2(7 downto 0),
      \trunc_ln470_reg_749_reg[7]_0\(7 downto 0) => lshr_ln469_fu_375_p2(7 downto 0),
      \trunc_ln472_reg_765_reg[7]_0\(7 downto 0) => lshr_ln475_fu_657_p2(7 downto 0),
      \trunc_ln475_reg_760_reg[7]_0\(7 downto 0) => lshr_ln473_fu_563_p2(7 downto 0)
    );
grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14,
      Q => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
      R => SS(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(13),
      I1 => row_fu_70_reg(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(12),
      O => \i__carry__0_i_1_n_9\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(11),
      O => \i__carry__0_i_2_n_9\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(9),
      O => \i__carry__0_i_3_n_9\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_1\(14),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(15),
      O => \i__carry__0_i_4_n_9\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_1\(13),
      O => \i__carry__0_i_5_n_9\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(11),
      O => \i__carry__0_i_6_n_9\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(9),
      O => \i__carry__0_i_7_n_9\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(7),
      O => \i__carry_i_1_n_9\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(5),
      O => \i__carry_i_2_n_9\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(3),
      O => \i__carry_i_3_n_9\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(1),
      O => \i__carry_i_4_n_9\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(7),
      O => \i__carry_i_5_n_9\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(5),
      O => \i__carry_i_6_n_9\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(3),
      O => \i__carry_i_7_n_9\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_1\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_1\(1),
      O => \i__carry_i_8_n_9\
    );
\icmp_ln400_fu_235_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9\,
      CO(2) => \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_10\,
      CO(1) => \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_11\,
      CO(0) => \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_12\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_9\,
      DI(2) => \i__carry_i_2_n_9\,
      DI(1) => \i__carry_i_3_n_9\,
      DI(0) => \i__carry_i_4_n_9\,
      O(3 downto 0) => \NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_9\,
      S(2) => \i__carry_i_6_n_9\,
      S(1) => \i__carry_i_7_n_9\,
      S(0) => \i__carry_i_8_n_9\
    );
\icmp_ln400_fu_235_p2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9\,
      CO(3) => icmp_ln400_fu_235_p2,
      CO(2) => \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_10\,
      CO(1) => \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_11\,
      CO(0) => \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1_n_9\,
      DI(1) => \i__carry__0_i_2_n_9\,
      DI(0) => \i__carry__0_i_3_n_9\,
      O(3 downto 0) => \NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_4_n_9\,
      S(2) => \i__carry__0_i_5_n_9\,
      S(1) => \i__carry__0_i_6_n_9\,
      S(0) => \i__carry__0_i_7_n_9\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20202000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_1\(1),
      I1 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_9_[0]\,
      I3 => ap_CS_fsm_state5,
      I4 => icmp_ln400_fu_235_p2,
      I5 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\mOutPtr[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state6,
      O => \mOutPtr[1]_i_5_n_9\
    );
\mid_1_reg_604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => mid_fu_78(0),
      I1 => \bottom_1_reg_599[1]_i_3_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[0]\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => mid_1_fu_332_p3(0)
    );
\mid_1_reg_604[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A3"
    )
        port map (
      I0 => mid_fu_78(1),
      I1 => \row_ind_fu_66_reg_n_9_[0]\,
      I2 => \bottom_1_reg_599[1]_i_3_n_9\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => mid_1_fu_332_p3(1)
    );
\mid_1_reg_604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => mid_1_fu_332_p3(0),
      Q => mid_fu_78(0),
      R => '0'
    );
\mid_1_reg_604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => mid_1_fu_332_p3(1),
      Q => mid_fu_78(1),
      R => '0'
    );
\ref_tmp_reg_770[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9,
      O => \ref_tmp_reg_770[7]_i_2_n_9\
    );
\ref_tmp_reg_770[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\(8),
      I1 => \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\(9),
      I2 => \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\(10),
      I3 => \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\(11),
      I4 => \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\(12),
      I5 => \grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346\(13),
      O => \ref_tmp_reg_770[7]_i_4_n_9\
    );
\row_fu_70[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      O => ap_NS_fsm11_out
    );
\row_fu_70[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_70_reg(0),
      O => \row_fu_70[0]_i_3_n_9\
    );
\row_fu_70_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[0]_i_2_n_16\,
      Q => row_fu_70_reg(0),
      S => ap_NS_fsm11_out
    );
\row_fu_70_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_fu_70_reg[0]_i_2_n_9\,
      CO(2) => \row_fu_70_reg[0]_i_2_n_10\,
      CO(1) => \row_fu_70_reg[0]_i_2_n_11\,
      CO(0) => \row_fu_70_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_fu_70_reg[0]_i_2_n_13\,
      O(2) => \row_fu_70_reg[0]_i_2_n_14\,
      O(1) => \row_fu_70_reg[0]_i_2_n_15\,
      O(0) => \row_fu_70_reg[0]_i_2_n_16\,
      S(3 downto 1) => row_fu_70_reg(3 downto 1),
      S(0) => \row_fu_70[0]_i_3_n_9\
    );
\row_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_14\,
      Q => row_fu_70_reg(10),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_13\,
      Q => row_fu_70_reg(11),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[12]_i_1_n_16\,
      Q => row_fu_70_reg(12),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_fu_70_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => row_fu_70_reg(12)
    );
\row_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[0]_i_2_n_15\,
      Q => row_fu_70_reg(1),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[0]_i_2_n_14\,
      Q => row_fu_70_reg(2),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[0]_i_2_n_13\,
      Q => row_fu_70_reg(3),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_16\,
      Q => row_fu_70_reg(4),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[0]_i_2_n_9\,
      CO(3) => \row_fu_70_reg[4]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[4]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[4]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_70_reg[4]_i_1_n_13\,
      O(2) => \row_fu_70_reg[4]_i_1_n_14\,
      O(1) => \row_fu_70_reg[4]_i_1_n_15\,
      O(0) => \row_fu_70_reg[4]_i_1_n_16\,
      S(3 downto 0) => row_fu_70_reg(7 downto 4)
    );
\row_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_15\,
      Q => row_fu_70_reg(5),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_14\,
      Q => row_fu_70_reg(6),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_13\,
      Q => row_fu_70_reg(7),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_16\,
      Q => row_fu_70_reg(8),
      R => ap_NS_fsm11_out
    );
\row_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[4]_i_1_n_9\,
      CO(3) => \row_fu_70_reg[8]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[8]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[8]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_70_reg[8]_i_1_n_13\,
      O(2) => \row_fu_70_reg[8]_i_1_n_14\,
      O(1) => \row_fu_70_reg[8]_i_1_n_15\,
      O(0) => \row_fu_70_reg[8]_i_1_n_16\,
      S(3 downto 0) => row_fu_70_reg(11 downto 8)
    );
\row_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_15\,
      Q => row_fu_70_reg(9),
      R => ap_NS_fsm11_out
    );
row_ind_1_fu_378_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_ind_1_fu_378_p2_carry_n_9,
      CO(2) => row_ind_1_fu_378_p2_carry_n_10,
      CO(1) => row_ind_1_fu_378_p2_carry_n_11,
      CO(0) => row_ind_1_fu_378_p2_carry_n_12,
      CYINIT => \row_ind_fu_66_reg_n_9_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(4 downto 1),
      S(3) => \row_ind_fu_66_reg_n_9_[4]\,
      S(2) => \row_ind_fu_66_reg_n_9_[3]\,
      S(1) => \row_ind_fu_66_reg_n_9_[2]\,
      S(0) => \row_ind_fu_66_reg_n_9_[1]\
    );
\row_ind_1_fu_378_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_ind_1_fu_378_p2_carry_n_9,
      CO(3) => \row_ind_1_fu_378_p2_carry__0_n_9\,
      CO(2) => \row_ind_1_fu_378_p2_carry__0_n_10\,
      CO(1) => \row_ind_1_fu_378_p2_carry__0_n_11\,
      CO(0) => \row_ind_1_fu_378_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(8 downto 5),
      S(3) => \row_ind_fu_66_reg_n_9_[8]\,
      S(2) => \row_ind_fu_66_reg_n_9_[7]\,
      S(1) => \row_ind_fu_66_reg_n_9_[6]\,
      S(0) => \row_ind_fu_66_reg_n_9_[5]\
    );
\row_ind_1_fu_378_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_1_fu_378_p2_carry__0_n_9\,
      CO(3) => \NLW_row_ind_1_fu_378_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \row_ind_1_fu_378_p2_carry__1_n_10\,
      CO(1) => \row_ind_1_fu_378_p2_carry__1_n_11\,
      CO(0) => \row_ind_1_fu_378_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(12 downto 9),
      S(3) => \row_ind_fu_66_reg_n_9_[12]\,
      S(2) => \row_ind_fu_66_reg_n_9_[11]\,
      S(1) => \row_ind_fu_66_reg_n_9_[10]\,
      S(0) => \row_ind_fu_66_reg_n_9_[9]\
    );
\row_ind_fu_66[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[0]\,
      O => row_ind_1_fu_378_p2(0)
    );
\row_ind_fu_66[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      I2 => \row_ind_fu_66[12]_i_2_n_9\,
      O => row_ind_fu_660_in(12)
    );
\row_ind_fu_66[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \row_ind_fu_66[12]_i_3_n_9\,
      I1 => icmp_ln400_fu_235_p2,
      I2 => ap_CS_fsm_state5,
      I3 => row_ind_1_fu_378_p2(1),
      I4 => \row_ind_fu_66[12]_i_4_n_9\,
      O => \row_ind_fu_66[12]_i_2_n_9\
    );
\row_ind_fu_66[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => row_ind_1_fu_378_p2(10),
      I1 => row_ind_1_fu_378_p2(11),
      I2 => row_ind_1_fu_378_p2(8),
      I3 => row_ind_1_fu_378_p2(9),
      I4 => \row_ind_fu_66_reg_n_9_[0]\,
      I5 => row_ind_1_fu_378_p2(12),
      O => \row_ind_fu_66[12]_i_3_n_9\
    );
\row_ind_fu_66[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => row_ind_1_fu_378_p2(4),
      I1 => row_ind_1_fu_378_p2(5),
      I2 => row_ind_1_fu_378_p2(2),
      I3 => row_ind_1_fu_378_p2(3),
      I4 => row_ind_1_fu_378_p2(7),
      I5 => row_ind_1_fu_378_p2(6),
      O => \row_ind_fu_66[12]_i_4_n_9\
    );
\row_ind_fu_66[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF320232023202"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[1]\,
      I1 => \row_ind_fu_66[12]_i_2_n_9\,
      I2 => \bottom_1_reg_599[1]_i_1_n_9\,
      I3 => row_ind_1_fu_378_p2(1),
      I4 => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_9_[0]\,
      O => \row_ind_fu_66[1]_i_1_n_9\
    );
\row_ind_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(0),
      Q => \row_ind_fu_66_reg_n_9_[0]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(10),
      Q => \row_ind_fu_66_reg_n_9_[10]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(11),
      Q => \row_ind_fu_66_reg_n_9_[11]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(12),
      Q => \row_ind_fu_66_reg_n_9_[12]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_fu_66[1]_i_1_n_9\,
      Q => \row_ind_fu_66_reg_n_9_[1]\,
      R => '0'
    );
\row_ind_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(2),
      Q => \row_ind_fu_66_reg_n_9_[2]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(3),
      Q => \row_ind_fu_66_reg_n_9_[3]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(4),
      Q => \row_ind_fu_66_reg_n_9_[4]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(5),
      Q => \row_ind_fu_66_reg_n_9_[5]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(6),
      Q => \row_ind_fu_66_reg_n_9_[6]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(7),
      Q => \row_ind_fu_66_reg_n_9_[7]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(8),
      Q => \row_ind_fu_66_reg_n_9_[8]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => row_ind_1_fu_378_p2(9),
      Q => \row_ind_fu_66_reg_n_9_[9]\,
      R => row_ind_fu_660_in(12)
    );
\tp_1_reg_609[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A3"
    )
        port map (
      I0 => tp_fu_74(0),
      I1 => \row_ind_fu_66_reg_n_9_[0]\,
      I2 => \bottom_1_reg_599[1]_i_3_n_9\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => tp_1_fu_363_p3(0)
    );
\tp_1_reg_609[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => tp_fu_74(1),
      I1 => \bottom_1_reg_599[1]_i_3_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[1]\,
      I3 => \row_ind_fu_66_reg_n_9_[0]\,
      O => tp_1_fu_363_p3(1)
    );
\tp_1_reg_609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => tp_1_fu_363_p3(0),
      Q => tp_fu_74(0),
      R => '0'
    );
\tp_1_reg_609_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => tp_1_fu_363_p3(1),
      Q => tp_fu_74(1),
      R => '0'
    );
\trunc_ln350_reg_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_ind_fu_66_reg_n_9_[0]\,
      Q => trunc_ln350_reg_594(0),
      R => '0'
    );
\trunc_ln350_reg_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bottom_1_reg_599[1]_i_1_n_9\,
      D => \row_ind_fu_66_reg_n_9_[1]\,
      Q => \^q\(0),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ns2TmoklYJiBlyz8/NS2Wo+2/wpgg869p7VCf6udcbqPrkX4GMWJ0qQ2QQdLJv7kq0mbY8IUeybB
jlNxD4SrbXMs6QXgeoPLYfOqm2iWU7ftQYHYtdVZZZYkFWdTc623KktmTKbPjhehj9MOijBqWrFT
jwOC3yBHQH6uAa17BQDukitpqsJ7EE2rtjo8fa7b6l7GIipZJDc7CvGhQwWD2Ovkf/KsIiFfuSCi
UTIfEiEEwVF2UqA8C3HvTzQLT59v4t5RQ2AeFwU5CjOrGSY8ZTZn8PA215z8ElixNGLdYG1XjVX7
3d8OLJSyQrB3B1MRe39NwpmM4+P2CQLO4NVwWA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lqVA9h2GeiAD/HFHt52fOenPerl/cpmYoTWcPYFAs+PPAhAe/W2dIL1/VToGcqm7f3kzHD5MhgRT
ZR74MNew3M0vo5eba6ugxr/gxlrKOJf8DeXWbtWpTsRZuO7SdKw5+dNdxLkh/WrmOL+gim01FxFt
ncsPiwiQmWikMEPSEUpeQ5og6Ka37Vuwzpro3YriKgWBVnVUGPwHhly4tk5xImwPYZDgnSEJ2fFU
Y1tch2feW170uvnbGKRCZmAURvNdpthzSRmL90+ajfN+iL3aydJ9rzo86ANpkTIfiqPom/CHp083
rCK4Ad/VWfldGk3acxQkzmbwZD+jjtCBDnNDvg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6128)
`protect data_block
2LgoXXW/Avsp8ZQvqj6NtAJWugdu+j22BcM6a1chOWA8cKwpIDCUtH8oPrvGV7xhMcAwYJRfPYVl
isZsbMi0QWrUEDO3k2BoxZ9hH1ekaYaozdHXW/Y2lovw28L+YCs7UVLM2wz0YailPqtAsUemfG23
FW65tRd0shPZsuyXbe7oj/VyesQpVH63HszLxhaQRIHSn5+e1hTj6pb0+723VeiiuVSTCf2wZDJV
cbybAv+QGTePdmtlnpwxfk7sJXY7LrzayMufO6VFPoJhNS1Ov3eroCoQ/nqU2q9Yk0M7nFKRLmoW
r5jFVEVET5bg6y46pR+WQyy2nihRkZGypmaqNoFw4OsLSDrx0k743mnHoYsGCUbTsMOi0o9ThPbs
2smfiOAIMLTQfI0mYPx5MVS/sB9dEFa7dDxra4hMMQVZEhPBvoWbb3AqkPtpuQaW8ot9rxNMxiDs
nv7ybrenMCB2ad/OWEvRKUWK23XodTUR8+R/m65jQDmg596u0AriHMLFYpt6PFIJ2dgQEgnMQxUc
RrHu7RwPrZQ2rRrTc94WaReHUj2Iza/nv/IVFCJ4Yr/8ugav61ME7+argXNtxZTT7ev8pokXStEc
3zGEspLMRmGQ1KjNaY2aWg6e1ChSFa420ob3zZ6SdJXcGk8uhbibhtO1bhvwJ71uPWf5XswzByeI
pPPnSCaC2o+MjtNtIFNDIbCTSmk/QtNsefcfb/qe9CMmAJQQZC5kutoKjMjJjGM2S+YOV/wmRFLd
klVAoR4EgQzPidJ1lZkdtEc5Fd8vcid6qL8X/MhfsilSejzsbut5IpShAJttQAMdYe2O7nZHBctJ
FmvTdeUs+sF7kWjqiti9U1FvfSzxjFBLQPh4L3ZzfEN4e1ab7EAkIKt50zvjOiS5OaSZpCSRWhlQ
5KQyY99L40lzbNJJLTOOP29FU0IEOeUanJtzcvNGGkj26wqIIfnyPO+d3w3WetgsWJ8o+eguR7t8
1yRKZI67hvC1WzfTne96xgGqLAgzQYyaoL43QYXySAmZ4YniaBk8bi2CmmiDJms/NsMnSWb7yxRF
6NF/zr+Edzrkx9lQmvcP/XIIKC2fSUZvpSGLgGV7GAThz9bWLNEyMq4hSyr8F91thklOvfB26pXD
MH+NGQ0JzYWnmgWhSDHq1sunLsNkglb7u5Rnv7w4X4xhE2FiWadNeaNIxn7TjT1fHIOw1BgoNVBW
CvPGBygC0Ac8up99aK6Zz+Bchf4bQ4iV11PuFmadgU2MHWNDfInOCjuO3eIoxKBWMT0NhIaruI8n
hDR5VVV6hTCK4AZqTmQMSwzxlIaZ4R11ST08qZrr0Trz2TYoZOR1lqzP8QN18A/XBtc0jMGtD5T7
hF09D+54qldZyjMl76EQGpKFYlL5sNuggvAZ0g0avOrp42gfo7PDViUJ/XdOCW7N+bSsrpdgFnO+
OKM1Ilx2YktKfuuFL7nB//EgIjWjinvliymjX/OUEURpyY8Lmu3JG+/4hlS/a6nLuJ8XhAIE/bAn
i7Dn8/mnmf8TBADusPHB5tn4o1p+iPoh7evJt4zyEo6rOrxC6aXnT5bw16CRD1V4jPh7NA4hKtH/
2w7FTNcQk/oKPlbGwso07pgaPV+XWtmBaJI0xJaz/KU3Nj4JRFTsztgcYA1uywVS5JTYzE5g6Igv
BsrwGRs7OSPMsX7FGz/yxd8wEeGx2HQQwMvAoNMHD7BNnHeSe0E8k7phb2eLoIvScDJ6Qss1zcQ9
BhshLyNeYRwSZce1AHAa6TOocRUihBe9PXMlcUoSLiv0SF7dMimgeABLsLKkeheRbnKgTJzCua/D
QsNsA+xqVD8Istj606MMAF7DvmHyId3/fwIb2HzhTTxYTCnCdhjMoLuXUE0+pokGAb19MclA0+f6
8moFmjMRoYvYZO1i7Tx/lSFojRgOdDzD9uk274ns0HDygYaDqboIEbrAMRYRaN2hqblPiD5MqoW7
fxEdYFL8Ge+9guyvxtBjVANKsVaxBr8jQNNPo3LJAVe4PJ0CQoc0+tiSDWEpohoWRz0Zs0or3us7
HNvBwoLALylzHfBmejfGSX2ZcP2BRpk4gGYJwgpNE3SYHacdJR4wrMwnNT4rjU7Atm6O/NInvEpu
mWAojgQZY0qYmzi4wFts6ksZ6KP6GJ2Ii+3kXd9jRbpOr/W7TtH1IOINw0HrLMALvJpwYwsdORrO
fW3saMmPeDs3pomYlsGDUdth3BhQfsc9wL5sOoxVpTCRgivmsQW3ZIjc6vOYWWVe/xeprc0WQNlh
tsx50eD9GJ7m9hn3f5yMeCMk4YCGVf2DU3tauCIn6ssfxTgkcgM3bulwxlB+ZNh9eXPXhQR3zrPg
AQCWXUJEWK7UOTqHZbRfPKkLMy2PsWzV5A0pH3Edsl6qMHTYUxZ0Bs72jR9cS7PuhvdyndFi2ODO
GCzheX/JM538vbONAp9qxXh64MM/pM7JVwMFZiXDnU7177oAq6GP60AjrDc5TbAnib1CV58I2dEM
+n8gVtgDx3irFC1JEmSZ9GGWmi/nUWHUonv5aOGMhTmd4mNWYAXW7uCqYyAyHZ/CtcPWdR0pyC3s
4xtQUjwRtDS8AWagRSxsmvI1LOG2804L6rxvjhV9VXpK8TnoZ+a/hlY7CakMDt7HrzVeBJt12O7G
l5MV6pTIbRZOKhhWG4CKfJfOsrj1z5za3Vg0q2LEhvlM1BlIf5soiI7mvdLBC0ZddqtF5FRC5qoK
t0/Du05NtiWKV+ruftPS+u8G7ozwTGqe3dAlGLelrKjVZcjky4uU/+wCzCQ12gT02uvmxXEY1cQ3
ghVnMZQvkYtJuAB1VdoQupad+vXo5PdNH7ERbSCV5LAJsVsHdox3JnQkOdeVa9MhJesq9pKNK6JT
izN8kO8oH5BzlD3F+rgJZSPS5llVjTNqd9qfgOoem6+UO/wtQnLhpY+BQmeLgjppuB7FNAD69dyd
+ESzzctv2e5h2OwkpgjCqVT+nYKtLP0M1L3/8x1Ez0uUJFSdKJdnDyW5SHLPRNogKiI6EdVdRrT2
/F57o2qrCDlv82bXvs1fAWk1sbj03A0rHJPffViKJ9B6wk+mLbZ7adw0UKDTsKzY4BIbCm0jSRsK
D4LUlm+7W3gPsj0XNT3TCUxJzZE93R6IuAqMBO2gqiufCfXUzgqTUCDmiNhGS7v/Of91dSAoPyWa
CzXfKWw+8mCdX6QONcJq8jIGRHlI9uEe0XyMCXckEjCdZZ/nwR2QGYyqGzy+OW4+C7Fg+H4h2YTy
zIbr/4voI9sBsgRbHrMFVrD0wgSR+q6fFuI9vd++HyjtZwFbcEp6aZGswsnUetDudo9CAD4mDe3q
qDzwiA4rKfron6NsZ85pwk+pF4QABn2phw2dbxFC+cO5nIEFLbraS+aEkUkpUJJz2t/B74HjoGh1
x5zJiu2fHtxq19MYL17iFQAy5BC2S/UsiP3vE//uOzm/5qrLGHh2/PRTXk9iJb/tT1mLL+8S2Tft
/Q0N9ifNbNwDVStJhKb7PQ60QLOsQK1rnUC577PLijD59induqi5InTr+n+rzw2C/ps3ijXPSGFo
mHIIf7t3Dw4wjxnWSn3toZBh1WS8pRkbECB0ijL1WZj726Hxnfq0vP2GmO52Dva5kGiBCit8N0N3
rz854ZpXi3e1iYDhH25u6fwyCgQOT0nrk+hmmR7QWZlqA9cdTy9Q/phkoDNGt53jtS6/DwZ+uC0s
8vZgSh/sPBQNPynD5663pJXZQT4VQQSdiIxpdtvBa+Ffbgyz5dl2g4/yv/XUnDQqb63X2zaqFkiX
xsHaa+40hPynNRkJZUpe78CL4r20W+VPKp01nISKRloPcDRTcMtKxWVeFSSpdA9bjCQfwih+6lE7
XJQEHlEMK9JAOk29xKYi/uMpHYfRIXqRTq/zN08ndLKPvCYU4gLaQ4oU442eKG1HG2pg2NM/Hpc4
kiPslBfp7Q2LCChSmJL2U1vS/tc0VodIP9pOz1Q0/5QWBPuJ5e5+8U5h3hbE13VGfbSnkd5xCrfi
tAfBSPad58psjg8Cp3Z40Xf4DyHLnL/3k9PKu0CiiYASG4wv4FvOx63NSmlpNHD/1oO5vS6WLWc8
aSk9qWsKOoq5f2X+2eNRwGpY9e7JscZdXYsSPK2Bkus6uFdsguPWUvCQj/kl6O0kTSNs6iik4XfX
SWsuN8G+1Ht5WwzAIQsCBl2lUI/vNSDnvhwyvhzQJsl+fNvZjqJ6v7CRTabBJggopI60LlKk6X4/
6hWnLLeVAipR0+8+PGlh9fZMaqTdbxDjcorSn45IcvwFpiIt2FE9cuj9TNheL7xlsNpze54FTCOw
QbiTUEA5qyt9D2CfeAxafSCOPLkyzPhZ7SZwu+U7mGn9ELzwFfg785p6jY3hiVI5BLgszjeJbBzY
MiF9U0efvR870fBbefA2jh3YrR5IMghHgabj3Ypo4nLRPuVEPwK0W0UNKYRSF9vV37/3X3+M6xWR
GVDVEXWzJniuumToG1nnvgdAvEZIgdksHeDaqCUpZ9nfLQ+vIxl+C4ZVXWg500vYbLJKSvfSkLnm
9p0u9RUZ4M7z6CsO//MSKWUgpKPfenQI5Nc9fx4QNiOCBIwKxRGHPzeHds+UF7jf/NgBSF/hoFuz
YhmO5qEIcdwosxEtqPfYYT+g0rVB91zhNKX9mfb1J7P+Sgh0vzQO+J0UNpri+sAU0jsKnBgki1wP
6WiJcmI4ld2p8Xbrr/vDlrAPOZfRahpszcs/QZdHrtMc2+Szm/o+LO9cWOBe5+FZAPk4n/WjqMJc
iY4FMkoBt+ZR6lOrUcfLGuAuSAEvQ6fD7EJIzDK9LqOghLHdrXqX0Zmidtxho9XrmfhWbfPppUcE
hqt+yz6u4rNp0IvYxs78anNZye8uzvgd7u/Si5kcTMnauylpvadnXnp6MJMxxZG44MDyl1+fhQr/
NG821qXbQCG4LqL1fqj+d33iaZkGIsKCPSWnAx5AaxdehPmftckS1dUtQtmZZIdhFqhw11/zfqB+
G8VwLQi0IDbNbcd6hIxpCzGVyafCLjryyxknH/TyRiKcxKkJhdlLZk34+U3Le8LHexnoAqdZ/bMr
w9V3c/A3FFAQ7rcNCNWbqDiYJIZxjH+FTvbAPdUSth+lMOWvquW9tGCSvn2s7wkFzlvwkVx8Nokp
QRYG2PLL9AyF2XulSA1MlJ//VeWJWT17b4jL/twMcJS5u5RnnYVAMRg6YA4fkkC/4ldLYoV6EhSq
Lq3Ly+T3QzTx/vqg6/nmAktPi7J84xBPbjzIVKRj7m1iR3fIdw1HTrPmDGHdXNegw8y8/YVuqDJ5
6Jsa+oGosSfxpbMpxbADLWGV4GL4bxyXbTSH0IgA9SsNRThKjVu9Y+NF3h4vw1U2G0dzeqxX3tWQ
YovlbPQir15S6fiiwGazV3MW7+Uxqj6AurSu0xCTV1gdkzBHQD7qO/O4shlIHqdNfS/F7pTwFH4u
JjnI58mdTi00qwHmWB/iAxn2dc4sF5elsn7WRuPQhajwDrL1fVYL33aMZUG7KnhRK+eN37vXdroG
ZkDBTY9BkHy0uXoeye5V3sSKVXdRTQFJYQjCD7gsvtgyz5uv//inftN0Df3JsS54cFmSNvu0WNCa
yjgHhkHadB27aTVFAaKmK2MzeLNR34wFWLcB3M532E2M7xprEMeECrMaFwxFM0lLZ08UzxLYfMCI
wjmee48uk2UQyfwS4YeJVItF9Q21oh/bFgfc/yXfVOHzGyE/6gZbwj78l0/tkF4/ljmiAvKE0Say
gC++FBJhL4fYHuQdBtxFHktcUVoyWGTsKVQ4thB9Mn5vZIIxQAb+dfqu3cUxALd1mbW01bzbE35n
13xjDbJfX2jofKyX7ttN/ixAji7s6EhCPH81mgrIQM75+JBlXFwbgBe7bvSDeV2DjnW/RULA53QH
UM8S/MTDvJIdEATdNbnQGnSUvj0RBpr6kB3UTDMSURMsMIldxn/D68dhmUzSx6r+DESNNZDrlAM7
1Kuj2EbPCbjCvjuJU8OkewwJey3tyv78s5S04vyqNQ7f49ajkE+yjUONyRJbS8Is8PsKs5b8tWkG
cLQNssznIEgRXoXbzdyU8h2Uo/evczgPkEfDQGQXoxLPJEHxMziAvXKrsMRjl/NDil52Wuiu61Kc
O2xgqo6iwd+V3LYx7fhYsqP6pCpL4B+/oy0hFkTtyn/cArfmsCHxnRI/y75zRVq5GfOIRjh0qDfS
tSPXETs2FDlcptWSVlZtuZqT/B0+ctkSYKszsT/KLNwZ/D3NTHaxKMswavX82sCcHg/lnEhXyB+8
4Zzdba749TyBErEWsF3QH/Xz0gg8DVTJUAnVA2dX6NofQonn6goAtP7n1CFbXKcIuNlUZzAkuI1F
/AgD6xq6p3yvgWhIy0fJFLRD5467vtB6G6zHtCav2syoobTgkbLjzUC3qRvSivhGsgnd8lgLQeoC
9UNHcPaW16eym43vJC/yR4oHABo8DPX9N6i3SCndq5M7IkLn57kIO8v7dmKo5iWFoyDCAjrZ6YZd
jvJUPbGYKgSZHCuRxuDJRGjGI6GJYHPTuF4O3zUXkxn9Y9st0VI6dfXRU78W79hzbFS84ohGmkjl
iJ8UvrSoTqEBnWItJ2e7S1ArJPdcD94sJLdJeDgAs/fBAQbiUgDgtYDrRjrAcyP/p/TZ4mPyML/p
59+zGNmGaVnd++sWGUU3iiT/IcI/S5cje7KQHwRNS+ZL5ZguwgkvnpqbVTORTRN6fhU8wXiQENzZ
+I3gnhKxn8V1ZjRXUZ5Ljhkdb2E7IyNxwYFFQlcNx+DHt7NH6uhKK6tlvvgjtrV6fwN9cPzYzuLo
e0/KLABwQUQSgUpUfjdw9gtIPxXfXdRh+rfuDpp8n5j2ylbyDmhz4yYMn4AXpul3VH/9m+pFdH2B
fAxOoCy6neuYcoxHUKsn/lQNvUAXrVbGcdWdGGVvtZ47EmvrF+l/8uxny4EwfPLOkOwx/WRMj11X
OFJc4Rbyucsqf4CE3cJSk1MHBoLPkWES6cbYslCUrgc82LJISTZIXCVW/t+CU3q5E+fLjWFFttvT
jwA6EG3lwyDUY/r2Oif253I/fpk3L5z7mcf1YGLNbFUBTByoCevS7QbQjYgXcIrHddqilziMolP+
QWrwkOTkk9P6eBvi0knfVa1Di/72NpxkdDK1ZIEcnMniBRCxyzG1W3pxZbTmcWBhUdfaHBs+sd+m
62Lkww0mxuDTgmgMrBFz4KMHXj9vWK8CWZI7ewhjt/PIybH2zshK81Qryk38ZPA3U+RJazOMmwZ/
YjhCcyfKGDbuqZ1rJNxe+AhMB86K4WWAZI0JM4ZDv+w1vF1fVrdRwB/aF8GIKPxD4u0PzA3A138k
5VKHlldZ5PL7CY6JicyTF0hKC+L/qB8UcNfQrObk7thXuc2IcCcuFxmW9e/Rnu73IWkr2t90gD2Z
T2Dq6UXXAGpLAmy02oVGmgO78lrTaS6KWvw4mykN4DwJ89Y+t4kq25VLK4EQP9M5AtT+ev6WExVK
okji5alUXKsCc7GvzId0pbK2qCTMlYVMeOwxsL4rGFM3QN3Uulizj4YgeWR/Ir/qq/l19/CfjCZ+
qMymGXo44wiLPDiRI/yPjFMAZZ7X1XIFco0+gOBdcT85rBsZWxP+7z2hzgvbElbd9YEz5eUv9xfS
ybcXu5hsxwgYTv/qtB256rGNnbdzxvJhZuIp7ZIN7phNLIPseLdC6WNru11Nda+pyb6oTPVd6yVZ
vzynr0NUsamVsBewSlIXWA0UM/XFBH/GGi9KGIq2ZQpZJSiy34XYbU1LWNUtYWxN5uuuzNC+a2Pw
vEp5xqaWGrEursmv4dcTrUP4Ng+KLipBkjhMzvkSgFHam2R3EbWS/nnIGgGYKZVIrbJPdZWngsD0
c08NgeFkaP2i7KGfkboB+3UjtEyngZkAxN6NjgcDh4Zy7oWJReVIa6ray0uZordbMJqIX7NQeqsS
T9Paalv0X+lGftO+moc+9D+tF4w9n96MIqLRO/1dmu0GOfy8QigThFBAK9q47rPqBGM5ZKTFPcP3
o6qPE6MLfDPAmvZBaPwideJ9EVHrbYJAw0FaPurA5OFTNksRzSv09qE73uxZr64GJgjGQHZZ+S1l
j/7/ZAtIegFmnBe8IiAHRENDDt9CRY/YxgJf2qs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s is
  port (
    cmp_i_i603_i_reg_614 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write : out STD_LOGIC;
    \trunc_ln350_reg_594_reg[0]\ : out STD_LOGIC;
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln350_reg_594_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_756_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \img_width_reg_73_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \img_height_reg_68_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s : entity is "scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s";
end scharr_design_scharr_accel_0_0_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s is
  signal \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg : STD_LOGIC;
  signal grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33 : STD_LOGIC;
  signal img_height_reg_68 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_width_reg_73 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read <= \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\;
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      \GradientValuesX_reg_750_reg[7]\(7 downto 0) => D(7 downto 0),
      \GradientValuesY_reg_756_reg[7]\(7 downto 0) => \GradientValuesY_reg_756_reg[7]\(7 downto 0),
      Q(0) => Q(0),
      SS(0) => SS(0),
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_1\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      \ap_CS_fsm_reg[4]_0\ => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      \cmp_i_i603_i_reg_614_reg[0]_0\ => cmp_i_i603_i_reg_614,
      \cmp_i_i603_i_reg_614_reg[0]_1\(15 downto 0) => img_height_reg_68(15 downto 0),
      d1(23 downto 0) => d1(23 downto 0),
      full_n_reg(0) => E(0),
      full_n_reg_0(0) => full_n_reg(0),
      grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      \icmp_ln272_reg_682_reg[0]\(15 downto 0) => img_width_reg_73(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      push => push,
      ram_reg_2(23 downto 0) => ram_reg_2(23 downto 0),
      ram_reg_2_0(23 downto 0) => ram_reg_2_0(23 downto 0),
      \trunc_ln350_reg_594_reg[0]_0\ => \trunc_ln350_reg_594_reg[0]\,
      \trunc_ln350_reg_594_reg[0]_1\ => \trunc_ln350_reg_594_reg[0]_0\
    );
grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33,
      Q => grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
      R => SS(0)
    );
\img_height_reg_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(0),
      Q => img_height_reg_68(0),
      R => '0'
    );
\img_height_reg_68_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(10),
      Q => img_height_reg_68(10),
      R => '0'
    );
\img_height_reg_68_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(11),
      Q => img_height_reg_68(11),
      R => '0'
    );
\img_height_reg_68_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(12),
      Q => img_height_reg_68(12),
      R => '0'
    );
\img_height_reg_68_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(13),
      Q => img_height_reg_68(13),
      R => '0'
    );
\img_height_reg_68_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(14),
      Q => img_height_reg_68(14),
      R => '0'
    );
\img_height_reg_68_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(15),
      Q => img_height_reg_68(15),
      R => '0'
    );
\img_height_reg_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(1),
      Q => img_height_reg_68(1),
      R => '0'
    );
\img_height_reg_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(2),
      Q => img_height_reg_68(2),
      R => '0'
    );
\img_height_reg_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(3),
      Q => img_height_reg_68(3),
      R => '0'
    );
\img_height_reg_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(4),
      Q => img_height_reg_68(4),
      R => '0'
    );
\img_height_reg_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(5),
      Q => img_height_reg_68(5),
      R => '0'
    );
\img_height_reg_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(6),
      Q => img_height_reg_68(6),
      R => '0'
    );
\img_height_reg_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(7),
      Q => img_height_reg_68(7),
      R => '0'
    );
\img_height_reg_68_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(8),
      Q => img_height_reg_68(8),
      R => '0'
    );
\img_height_reg_68_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_height_reg_68_reg[15]_0\(9),
      Q => img_height_reg_68(9),
      R => '0'
    );
\img_width_reg_73[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      I2 => in_mat_rows_c_empty_n,
      I3 => in_mat_cols_c_empty_n,
      O => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\
    );
\img_width_reg_73_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(0),
      Q => img_width_reg_73(0),
      R => '0'
    );
\img_width_reg_73_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(10),
      Q => img_width_reg_73(10),
      R => '0'
    );
\img_width_reg_73_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(11),
      Q => img_width_reg_73(11),
      R => '0'
    );
\img_width_reg_73_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(12),
      Q => img_width_reg_73(12),
      R => '0'
    );
\img_width_reg_73_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(13),
      Q => img_width_reg_73(13),
      R => '0'
    );
\img_width_reg_73_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(14),
      Q => img_width_reg_73(14),
      R => '0'
    );
\img_width_reg_73_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(15),
      Q => img_width_reg_73(15),
      R => '0'
    );
\img_width_reg_73_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(1),
      Q => img_width_reg_73(1),
      R => '0'
    );
\img_width_reg_73_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(2),
      Q => img_width_reg_73(2),
      R => '0'
    );
\img_width_reg_73_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(3),
      Q => img_width_reg_73(3),
      R => '0'
    );
\img_width_reg_73_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(4),
      Q => img_width_reg_73(4),
      R => '0'
    );
\img_width_reg_73_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(5),
      Q => img_width_reg_73(5),
      R => '0'
    );
\img_width_reg_73_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(6),
      Q => img_width_reg_73(6),
      R => '0'
    );
\img_width_reg_73_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(7),
      Q => img_width_reg_73(7),
      R => '0'
    );
\img_width_reg_73_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(8),
      Q => img_width_reg_73(8),
      R => '0'
    );
\img_width_reg_73_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^scharr_0_16_0_2160_3840_1_2_2_2_u0_p_src_mat_cols_read\,
      D => \img_width_reg_73_reg[15]_0\(9),
      Q => img_width_reg_73(9),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XuTCqsbUHv1SH3sOUMM6TEHTUakt4/8C+vbkg4izDC7znKTeHs9WHneVoYpowKTLmgaKNhp/zCKQ
o8u+GXDlOaWmWlroNojFCt2hkoWWxDl41gL8Z1OV0cLdqRlB7qLXn64T3FLpXhZfU9XdDpoztHne
RkCU97n/5O7d7pmejhn8QphX8hpnqK/kHv5KSNhqsxi7XWuBZ0qqfq3jFcvkRFU9FYpxoKMZgikX
nLlFE+1hr4aEwJxWnt+TiR8O5oiQOREKkwPxXZGjdvvMyl4ec7wex38nUBrM+QUaOTkmvzSvCKn3
bKBVAKXgS4m6c/PPgC/x/FzLYlYh462oBHqVqg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gAnvtmvi8oFeOsPnPHdN9zA5lIVwbkrxEuFyOnzx/vdbNGhKOEROEJzb7QsJ/LICqvrxZXWHKBlR
rDNs0vGf6IqG/TOO1k04WTva5O4QT5obfcUpz4hOJap00vCdtp8QZvEmb9d+KmcjbBbSsVf89D9U
8Lhg0HMdvhuX5BCWHLo1/xBB3MJm6K41SpXgycYjxfQmmM+WfTndrR3U9M94eFujQfiCvo6KlIv6
IkY7csF6Dd3TdflszWL93Bn2SUl7pQGmz76ycB/o1CAStVUNU+103+BDuED7b7dKD5Q7AUwigB7a
EysQ2PSNmMBfzf88Sb26yqprPs49HA9v0ktTjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39728)
`protect data_block
2LgoXXW/Avsp8ZQvqj6NtAJWugdu+j22BcM6a1chOWA8cKwpIDCUtH8oPrvGV7xhMcAwYJRfPYVl
isZsbMi0QWrUEDO3k2BoxZ9hH1ekaYaozdHXW/Y2lovw28L+YCs7UVLM2wz0YailPqtAsUemfG23
FW65tRd0shPZsuyXbe7oj/VyesQpVH63HszLxhaQxQfFLaQIEaJhCT+0TPGdPPeYUHXNPEyd0kHt
3RoJ1dAdOXhCPOXyNtSctD7mOLuniLvmsMRW3qSjBCxlWX1Vks934FBb0ZO2lbB1JA7CXecVF7u/
BkRc08mK32QI2eLjNRmNC6Bs+yc7lsr2zdCe53MA2o/ilU3hqZMX51SKIpbGfnNb5R0/QipHeZJp
wOBr3eVOn5zUoz/UXHAiZ8ZUQCHtmFIQHf1c+B1USMWN6ci3GUh6BQCV6aE25u9TTHzgChnmlk9q
NJEr6HDwc8FD6DyU3n51tEjY4M1iEd+IsbXAgDmi3YkxIHPRGPVA49GmQ0nBFDdGwwOPU7A5pvQi
kbUj/UqomnDMtaX8KK1tJ2bYwR6XWaBEywzmQH58QHro1e5WnjCWt5VkA80aQ+yj/RjwaGfy4iDo
pthBGpTEbMI7tUA1JBjSa8OhU58n6FGSe5A1DG5wWUpJzqiK1+lDzCuLEvA+5piYjAMyq6p8+Ufe
bzb1JSehc7kHpF4X2qOcUKFzTI9dP5pSp19J8Lqo1W2fYovZ5pLkA9qsQQUXUsOuF3ghN+t24gT3
4LLAPPzj/kg81FJ6LTHggZ1RU1Q3crNKXDti9VbCzvR8atxjEuaJLpuVUxmFUnGlEvheYQIFOJR1
ITq3lSq75mTLeS6yzSfaxBCGd+R9mFlnEy8JKqmnmKFzXAssC87Qw5CPgufn3GQGFriHMA46h7aj
nRNiVMXOcuqMwa+y7rndX1uoKnSC4ieQDaJVjGdu1CWKy1HP9gAkMFY/Y0A7eeNa82x5hr1BN543
H0c9PjxTbq8bUohdsulVI5NfVnuyIAgGX/MRvtPBCHAQ0g/Ve0Axajs/iUqxTMpgVsiO4R22U1xh
V6TttTFxjtJov81uRN/WcJKvdVtTNhpvwPnaKzgVzY+pAif6+o/2Y0tlWpO39u69FnFM3y1B6ctS
NitFfMRE/obuLoeIpO8L4uUey10V6ld4KpgHNWST7vyeuNOEEuih+Tog7eMBEE5YiO1D30yv58xF
uytUFujuKESbxjPdX1RXz16UVv19v7PZGv7A3FZRIngI6uUrOdXH6MRAudahnsSNtwTI6SYrM5xZ
HT0fWBfhbqz55I91Ymi/3GYlr+VsmT2M/itH01fYSk4/K3cSc+KbIOPlor+ElpwIiY/IWj3PzVyi
YRkDDljlwUj+7iGW+0tp7JLusacCvnFVQjG8OERi+AyDkKOhZkcTYm5mqZWQSQHmiN6gClDC+zxu
LP/X85X7dR+pSJ0kq0yBqkuK37Zb6D88rLLwIZrKO2fcBIfGgRkJutvnlhfKyN8BO7KBsDEiVoiA
gBdktUxb2J44/TeYJSQiGaMIP/d3nyblxol0iLdaO19+dS01uJoDw8EW88CUPA3+Xwsd9XWWbzYb
+cd4/XDMUB4EmSPhKeflv/6azxCttemwgNxBsuXsMUFFImXz+Sy21B/rpnrd3frYRfiW8NaPGHXE
u9VJIYAcTe5Lfa6zdiNWv1Eyv8d6glrFcpus96gltD0wNOTpphPyktGQx83cruRpo4zlTGsY3nFv
PUgkAqde0VU37LTM9KYj0NjZ2J2LXbw/7+C4AP6AGqPhFF7d5wmkP0FGQXrcMRBkZ/fzfO83S8qv
7FHQIsl23Zkd+HNCtPJ296627FY0DLFzWM46sS6aOtX/P7y1os12pVhYYHnuiHe4QSrTMBInkp7R
d6Zj1dZnRrgED7TZiZ01BoN6HM7qI88hWUGFxG0GC+tMeu9rneJS+D6v/+sTPnPNswhemn2FXDty
ros595ieTobLdY4WKqfn82No3VOcXp7iT1bj76c7pMbqpyk7O35ywsKAI4Flt1tGWd3iTh2gydTU
ZzfOKEzKCZcdAYtJU80J2OHa3zEesqJfIo59uxGq/bhwrw9yZlxKvpkLhF6Reqj5e5rsGnGtCUgu
KCjTE56D5xIqkw7Z+tl9nSqeVjLOJ+sLnBY7kAEPYvQYJEGOOnlfz5yEaZdQnLplk8fl4BlLLq41
ZcAHVadb800Zte+VIlkQTzRxxZPt4iZjmMtObi7JDTstkfrNc6llRMzlbnRPn0IeZPDIjFvotiIV
OkOVxGK2fOBr4kcvUS2U7SdbE8tR1RAXlfLaba+I9ScS1+0jh/Y+1PZbTlB+Pmqb0TXx9T75atV3
4gQCD0z/cYVJeBePEfs+TNW4ADZaCFB0G1Nqx0U31zyTrcJYEC8YYh5Ftxqi58H6BW40ZpEybjA7
z8V3zf0NcIOW9PID27O0Q8pmFl06WRnF3FT10BQoueHQPdOeg84Nm6vo/IVJr+z9MsbSlrviaKky
h9eLCCsnlLrNJMTzlkvj1OPDVpy+cuxLZDABu+1gaQlQwWXMY7ZYyKJELNVDWEGCx04a5vz+sS2+
B42zCyMU1e1FA/xqRsh0cs9UiJCeE9ZlJ9qwwvcGmNupdXGiOBX6ki/9ZAGtdxssEvnJijVh9kFc
jXjkZe3TzwqE1pD+t9/snActq0xYitHez64v1ljy5qzR0oeOl6fceJrjFiZ7GMNW95PlXuuPS0oQ
mLwdCQujE2h7qsRaU5MyYMv4YieRv05I4ZMAvX+vg4nuuSkgGXr+26HlxTERyHVA7HFpNTHtoGMw
WBKxuUgQ8Szf8MvxKTCZDzis/+rhPeV/uy49huHp46I0rXk3b6F/rI4NvwLKLxxkcZyeK86rcqvu
egoqVmYk1i8OiPMLiUMCpTRb7zNfMOyXHlBnW90ITqrC8s+CC1CdaqWb6hS8djmBqLeMUN2Vq+vr
psZ6QO0/YiG5ouXHeCr53AHt1/neyqV8SSdZncOngoIDC009ou4LKdkX6ofxiW03Bg37K+AnJpMy
LU3cV8iqv2yNUz2bAx0DBTK4LSPE8tjkW13lSS1cdAPCdOEyl1fQZa0tdfVxD4+EknBblaUtnsxV
QEQ5+gb7030wOx1ToBTdlh3i4jQBJKkz/KfU7cg5nn/0ZOCwSORbqD6gIOLGFVQZtT4mzSFwdg7J
nsTM5pdR8FuvJQ8vI13QXDA8Qrgeu/H7bN6s/OX4wgv8TfGqtkAr+ls7iVLoFYu/cRn8IP1RGQzN
nQL/TLedPJlbYrif0LeGIPZXVG1DpuOhdmMQUCXbBxlvKKQO8HYt+ivl3F3G7ICf1U+dnXjfLfEY
FVqkggn7g7l9jApqz9Fb7e1TTIwbL0/DRmC2dKW+GH0u8FCGcHk4fP76CNl0k4+BnAICrJnhQ+Qp
kozKUcdWsQzUliN7fuFqQvMN92W8P8e0yTjXm8IphTTxT4k1rsGt0zdf2myvunBPEIrGQC4JRmtk
Z7dSERzFAc8H8Z3JtcAJtEiCdNs9RVOXiK+LDb+//Sjwb43ajC7hkOjqdTZ8iwZqJ9glIA52ZYgY
81r9lUyODWqrW9W3eAmt72wIottou0eXHLhP8Vk55b5ptE1esq9TPN6Nled2L6u+gywTt9iXn3lH
K+1vhT8NBEVe1Z3UJ9bvJTUNt8IGcf5byfHdjghtdHPerFRkru52HuydIpEHHZw19Y4Sgiz8kQrj
31IujneTILEep6VYvjw2TDdOdesnpcQ2qSHIbFQXgh37RKcjcZ8bRHG9DAaO5DrFl+ps5Ss2lIJk
Sqx/X6VdNmh6so1LBjleEy3msWRc6+FJDnwUZuEMczSNLmLfYa0DLK1et9mpyr+iBhDtv3F1DcYf
GTKXws+6UzEjB7wxZIj+MOUwyNy18O4niWFyHZ5B97ybsPrzHO1a7vSqGlqDKGaPv/XXylyLn3c4
Tm1YjtK7OSejhGHFv3Zwm1YZmD11Qu/BU35nIIx+rqSm0zflhXToVIhnUf3xFjRlWvxvcOgG5w7D
5H+pthB1E4lmsh1rO5jqbfadGJfHKIs1lRgSAR2rTYEbVS3drroV9f0VQxQ1A3cxTzeEut7TWO46
7PX+5vcz8kaf2DVxBHNBYjO1WsE3Ujb4mTpu6zCgXFsyqy1S2ZthEa0KdnJMUvEdMmhqrvFA4jf9
Uo47Q3CPNBLCQgIj55IknGUcn1mKp+vKKnd1xVAkVtnFEwJcudAn4NxRVG7uSnZgJX/QHAuATCpf
G8OJiKorHvhm2pY5D/VBPG8GWklnXWHnUHtosjoxR9XxS0o6RFgu6oXGXNR65PJV4okzmT1yX+9C
MWSIeRv7QBXeAvgy1CXNRksRXf20uRljH/ZIYNRroOKGnOa7zld0ylB/qwBsgCCGmbiflGCTCR/9
TpqWMan6X/MGPAfZGOX/F+lJa+o1vHu7hmIkg81mV4+CYsDIjSxGhEytjIcWMLioiTh6Ysts1/1r
gT3FvWEabbYVpNza1pNsVz0qBiK216GggzUFHR4B2kK+/UGxpZJRuX4l+WCZo/Bn4T6XW5CxuCnI
vdewL+LyOx9OuK3ncwzujDQUdDwF58x3kw09FKcyQd39bra7EnGUwfk0zvgldVoNGLRjN+8NSigB
LyZ9wkfrsNX1WFfddoINHCZWmbA1fFqAk71axlQ4y9nWRvf6uy5g2FBZW2Z1V9xB8sdQasFllVRj
iTV6f0F1puWww7ZnZsH0dwJdJQbrQvZchGhmutesZFZJcyS1SVw4wstTV4aYtyHzLQOP8ohgGwU1
KtSRGu1ISlMhoINZJjkvvVLtnS3yhaM+2s3+Zv9Dzx+e9LznHoq47mU9CecfqphevSHDuf62gF1u
D2pHL9yopAmVFzQcnnUC3LpIZj7xqbMCWS9di2+GcusZXA9J9gCz802bjvNKdg+Zh2x9vl5ZefZZ
eCmi/9kXW9ObvKiKDZ6dl1+SLOYvkrqeUb6+ggt8DVvN3d7NS4I/rwUMYQpLfIQXDHkbu5xnSlSj
DwqeEcVA18oRo3YNtn11QPGm8LNoRu9zKoOl+5xQE7rTkWV/dypC9nICqAF1rR2kZYwdzjKWQz3Z
KRmjDfSWsBQJa2jVfOkyP8fYNldVbSnLhSEVw8+rsEEYaYJ19o9FIsWP5ZbBDF86C0cFmswdFU3h
TQ82kI0DzFz3iuwbnw5SHWQluheWELIFPB671PlQCZh4dvSeiOQ2VfpEKaSsYNTy/Bd37lQieAYI
CruWS7IEI/9riK574hNROEfb82gufaRIa3xObjH3BvHQ+ySJWUApNbdupQbVDCORBbler8NYb+/j
1Lb95oeKhjhEK6i2ZPgd8s7lesKqZTrOAV1nsJCipSq4OQmwRnyHEJyd2eQpNBR8wWsUWC/mpwUJ
Fw2QmrggJLnOoLECrvZ4k5Hjrx+Xvo5X6kZrpnKRG/3jAHx7S+BATXQCZE8BCNr7M6pdzsxSZzMa
nrJsZcv4vQZXsnkT/XZ8tZLMF6Ne6qjANLNHUZog0ZSRJkVQ8/JgHMrTnAWOPfsW1NTSZ5dO+E5x
YW0ZfluqZd6BsxkuR9zXCerQ7CQ+Zd9xSjFK+wUazXUCxmVrQ1rph5QTXe5zypZ+wQRYibLzj44n
UubE4NG/eyGtki5DmmHHydbGUGPMHHXDVtwSdCtH5HXzcH4p8z+gHz4wE1R6/J5qrqZJjwt2qJiO
vjRnrWo0rq9BJ56oVfE7foCukSpzqVp2O8MQAwg4dbEcpnbEJM8CrI4VW/GPzLc3snUzzmH07T6/
AwcVZEU/E1PWZ5kXba2Kt6WGhCI1QN2pqEZslSh8AVSzAlZIWADaYF/nxdxbUaYKKMzgSw3nS/IU
cnHSFUgMNZNtjhg3mUVfbJyZNlo2hRQkTRek9k7a0tbOkjgwzAddvRXmCx7Uygkey2ilRLnTBrAX
bo5F+gnd868yThY84mFNU0Et0gIRdvUg1Nx6BaO8viMlC31x00iQAKh5ZzdDwzPtdbDx6OBtkKWW
SUrcDWSLrnunRku+LQuq5QLxk6vsIfXzrz+fUm7eloZLQF+FExmLpzRmwHvd/gp2uYLHjWEl7up0
xk9uQswVek7siSfJ07Md69ipF+HuOExbhikSo9lPwrptBc5C8Sxy1TsCBY1En61b98/2RlxSk2Y0
J5yapZQlE91b5iD9PRusq3r545s9DoApyssFyEpUMFeyMQ+10S0Ph/mj5ikxzjA9A3KCGntgt3TH
UNWIL6UoeuMuCHBzMTdp902/3Bpead8KZYBBGbRC+5jHJppNXbrkRaSdDS2GOzk4YpJU+4zUisKW
4uhqWyr0+6oNr5mgHh2TZXAlgMvvZrW6dA5r5L2dgpb8SIRnDwn8LMiBl2WnjllasAhNzFuU4UUm
mCPDNlYl18J3iOrIKr5SNDbRyUA/ulFZHm+/4ujO6wRN8XesfgIycuV3jnIZ7FDJY6/6/IA/WlsK
7SiWIU6kQbuGT7yQcgiJIJfjbwQXqniHtcdEm9yi3qHtTOPCE9cbRfCdF39CAoibcGCkIl+yGHt9
GW4WqFjK9mhXIybDhEdAvIEk7VAR4CDdrv726JqGi2cqAwrPpIoanPS9UpyvRyf4Dp8285E9yqJB
/b03I1XgtSisR6obHB8MXY5FwhzfrJK24gsIYJRkReshT5KpY5oO/e/zJ0jqQ+zZLY7pSDm1o0QU
Jn7FYryPYgxPmIcOP7VDlHJFVXIkSKo2jtdf/xt9FwL0HxxVEHOnlIHG+pMV6Xn0KcDtUmSyNrRs
lrhQ6CmPka55IH55uUfL4jaAwZaFWrb1FQ9XzuPipDzYgLuiTghhR/2hjrD6BJtxrTS4ZzQfg8kY
xtWf06jyBcubt0EYdwrAs/pi4Qd8olp90jn3R0npK375MRuKTtXSNdW6xuZeSiua/+235NL/S1mI
ir0H6S5B9pEFRLolA5gzt5EJTi/NJoUzgshHom2lxyX0gQCCzHRD28WMurruZw0S/CU1JGpdWBXW
0eEOqDxxaym82/H3ogRbWTnaND9dW1RkqKzvUUYkOY8oV1jBXUv1EsFj1K+njywxbQ0TGEPy2lGv
ltw4grJ24ZUAfptPitGOa/40LImPylQoljz5OEn+O2jZD7zc6gJF1WYDRjmk02pUtDVJuFDqZi5+
ds3EJ6b9rK9QuYc0OTba/Lwn20PYV0LBs8Xt1EHjD4Uo4EnZWWflNLDQOocNCKAI5IvPxB3S4DPx
WwS7tbOQiXKjXe6TdL2mdX0RmH+WyAKiiNMlw2y0pk8EDeoXoxdFXE0e/CtUfkcG3ucxY/Zcd4nk
ZNzzq43huF3/c8T6tFvoXN8F+JOopqgmQg/hWp+pJuNXtctbBpVc49qJgAI8mNGhVbpy1iOMgtW5
VxRAWU+OlAvYiZMoRNxVp0xV2cbvpaCigzTdCl3x0Sr4S8ScSHliZo+J97MTdJSTPiec8AU08e6n
XAe/M7pq8q/CzMxLl7U3S8cnRYwgVGMtO/d+eEU3TBMCIv1/jWuGg4TbTHw5gsovr7URGgGHTJNM
bR/DOli9v1YOOe0kOnH4QYXqEDAhrSG8A+9M61UaHBJFBmYtSSRq0v+/iKV2wtfocwt9bN0IOQ07
MOYFENMvldV8YSw744IxptpGnyy17a0sNxxeDRS1U2ozfVTojmFkrL/gf0AE/2PtrE0klytf556U
Ph4VbrNOMjx6y9aN3qc7RrBoCISfQvG/ucpjt+Qv40/Wx5rYZw/1Ji0t860GzRCw71ZC7rydwbz8
eRN0hpItOD5LbvG1hsqfYU6HLPD2QaoNxRuPHnQwA5ofXQf56UFEn9H1LelHfSnj0O88oyTHbn1N
h6PLc3tlZHBBUzIzQCCxt5B6B9+KXO8v+jiOnJONcps5i+VvOnzf6bM8qIHnscqYgmBjReLs6P3S
RPo7hb9L9wlSHeCgA941DpQydpSTfFuodL87sXUpY14HJXF2mPEuMpyjbmlK73v/zKpHIlS+fycb
36l/c74aTcVYtF05qRLmPkY3CkoqnKU1su7xnVhZg5YbJgnnvq5yoFmrOnHI7MPdNnBjyMAa54rH
aTABLg1Hj2D1NfX/jXnQqb+5flMRSulC4N2D7VD9UBdGC2KeaplD9yt3YQGy1KHH6/GJ1WGAHTpd
Ms3yy6xslD5UkWFKjUeQenuo4aTlXZx+DLAlUp+3sj4/bMYFhdZCVqzXdP+iVO/hjjA1wb004tJD
1y0ipNfRr1w8jZltmaDPPjAq8y9fjCxVWOOtY4q8y47za8G1vUXTZc+xigD+WIM9d+C3BuWuzYst
gCpdZtzAEAV/Jnq6Mow1Zs/A0dV0xXCsy2ExL/hoUBVO6hAr6wtBG6iJ0sylb56MbMfOdMivRYT1
5YcCy6ZXKGncMo5XR/jaZPWf00qMd7hKaoMaTwe+8anTiEi43XuqsX2nN18ngWZqQ/HIqU56wETH
epz+V7ptWozO+Mqrfsf0saVOv1Sez/wNYRIKEn3seOwLPSRH6SuyZ3eaCzpIWknYgREl/FG7OmhG
NS3sorqNdoRminATEgLr7AEysQ2ioVNSSjzxafiVS0UzLZnW1UjSXqLzckhMifQi4liuakrDG6qK
NKcPya/tKUM4GtnbYLvbs8c8dFE4bNcAxFG9TMWriI/86OwrXK8Wi6yRooKlJgTarghuMBvPwf5G
1VmJnoOD41iAtsLSWgbv4DOCn1/JsKME3QdXYDvXaaaMfJAVUocgYr3WMuKrCCDakroqSsqp/155
vj+ffEZ7q+H8UPOn5nvpVq374e8vGCY9ZcNon1/j1owB4xnUhE+XL0Ro0lFYX1rFXB5gkcIpk/kv
dBCdHKNszfGwvZBwRrxpABJswrwwN3uUfyg40KVtIAhx2mth6JRSm6eviDBJkHFVQXCwZrsQi4yq
I7FKkUv9G7Nvoz9aIKKy377PFjY4Ib9RXpZHssc9NUyaLNws6jzJ8EJKCYyGa17NzkZc6Wwra0Xd
CgdNRDP/OfOp5xaCJYinLtR+aU/cx5wje8PVjWTjzQwCQs6LMYwWg9mKx+59nn98aq43QtnS1Gx6
G6aHNYPGHlUVJzkzInxuxpk5bwUfpQJ92ww7eOZ08zfnv+vVnfNvCp60OXHHXuUGJYI+6kvOfmB7
PjKNalwImUe5c8fcYcQjdOQi2H08xSpZLhA/5Pm+y4aqeAt9CgIoXD9f0MeK0p7HU7yTwUJ4rEgh
JQdWijWxK/nHk3iW33fvFttTa7rdHxCVTFfWy8lT/YkazCGRJXgUAye2efQli2PLNBey1GWa1K6h
anEwas70a7avUmftO9BpDzaJJQ5i2MxIFtuDpDJp+yuzsbiLA0qy8OtJ7DD8bT/GXcri2wd4I4mC
mUWKAJ/F1UmMpyLENsGrioU+koCV0R5hJF5VYr2Z+YEQUr9CAy0M7xpzfvpwCTdbhMNHA96HU2tn
WidZZ0PeZVtB/in0zYiQCBKzR+6+E548qxEDevbFicY2XWEnN53DlyCj916lbV7A6O+JXLs7xbWi
J6EEQb6zxaGYFxe6nN68rUzSEsqF8dBkQTVtYEVtPFqSTEUoY4Atbhq3APKQLzfVfBxwOuXMVKZe
s38FmMZahHuqLuMMAuNZ1qqsosCSPi6VXDNB9SzHhoI1l2gkNHoHtP0sssjfoVyssFeQ3Z8mc9yq
HUmx7AEm+pQMg9Wl+/zNv/tcsogmeqzn6t/pmQuLMcYbN2H3K9mLxb1QJ0N+OOMknRp83LxyNAkd
lQnM3aZxeKmbmWzcjLdDBoo6eMzIZqygRc+rvbv7gL37XcPeUp5WrIVBNidqnSC0DMf2S4tpoiOJ
kHAk7ovY8nmPqPW40RrzfWjKCZlWHID4DCizeK0+HnuGKI54PJDwP0oaLL2S8O1n353pqwP4x1x3
lfrElT6jAnjsrZKplTQxu29hRlpeld7bGYBY+lyPFRoXCyAdYEt4rjH6YqOFZqSVxJyXjeUy+JRV
J2EqZwsE/4T5wF9nhtJ5/PD7kLScNLnxUX+A7ykHa/4wMSX98thqlXENQrUXjkuBLaB+oQr302eR
w1j4Zu5JX5y24Fnr1gzbsVEOvogYeGnTfV+Rgn78FZoZgwIV8Q/iRbiVanqAvtqTBhscmOSMt4nB
FCm0NvbRzqBuGBNDSP7aeQiATKVdxDvuHIeieyAfU/WJgJ0fY15hWxfmFiMoCmcsm3Rs/Evk1GfP
KvUL7l811xPQHnvV9PEthFGs7rR9xSVKq2FqqE10aYlZJW6JzQuRugf/uHWBBCfrNxaPXqFMSvfG
/ajYgkUDhu097dPEyCuSl9voCwp2G5fn4oyZQKWlU3szinNrrh+InUzFm0NGcxw8Nyisxf7KPdNd
WoY+TJppjgNxhtsEEUG6ksMt6dEeDmj6ciBeraK7PB9K+nPA6JWQ7Z+1aV2HnJT5X6fBt5jEvZWO
BTSjP7j3FY/Tvm/OK6UsVPXSwKMDsWwC7Hok1vh50SyLgTeRl5BgPzUe3W4XrgQLBbjgw9NiSwzh
Ukd1iFKKRWcbwekgTLk5GVgTl25lfrjc01hyfzNusElqem0Benb6l1P/aaPx1t51SCDcOr4dGikd
3WVpHDCuVlAEqam3eJeTGIsQFsjze+066FGrja15i/mh/EKcjJAXQtGqi1G60h7KfcTyU0OlF2o7
+oZqvNyFnMN+IvLrO1PiU3As7T6MDRwWt5NIzzhwf7ZnRsYTV7o2+yawfcxycRDKHju07nxudB0Y
ByzMoFUQK85AQYO4LsSqbjbHihVTjn3yPYekLJ+RTnX5//CZnBHz3a+PmPPM8LLmAqLj9fl6g3HE
H7ZXgvA86ps2mZ0dxKBk1Y/razKy8uNrSvAKQtSsFG2bbbPUnddgyK4Q5MHkJl/sZ2c5dGJa9wBv
PYRrc5WPoTYY7pFfHUhfzstHAc+rLp8R/sz8j9LTXoSmNp/D1jE+HsIH/VSmiilxOxhGVSv0wSo+
iTdS9wEkNFrrvmcXYQvse/12GtI1tD/pioboX9koizEYgk0j61ETYTO2k8fBw0jo2hKRM2i3Q5XO
/+qnuJqNv3hdYb+6HjtagiQEMNMjDQ0oUwlKw3zdFV+nis2GL8krqpRjODkmI7iN1VTQeHXgTr7c
6E8nNQ/8DSaY8uKjJaPdV5igNzUume0W10UIK+PgfRfsomw0bvgJQeXyWz/Mt7c/4x8MqPiW9LFV
OljgOmEljYouIymJWrvm/ZAC7Q6h1+YYHeF97W/WY6HeMIHSmnpRXzI+uuPlXawGmjvB6/DQbx8b
4BS3y2VhYsYFnieDEc0sY/fYLxatxMfPW6d45d+7rr4mOU5KifROyiVP7ZZa1Lu/dcLxY4UiU24Y
au4n4BD0ZEMTaGylUlOwfd3P/qGoBE3XldqZr/I2soRKeH+IlrTMPbKX8Co9qN0uXkpdbwqOCR7F
Vvhsrg1pnCaABGN+M7CzYwMNpT9MWsJ5qCT/Rp/zqQaNFX41bpPtF17pX2VPm4qe1QZOlSTIJHlb
bi1l6cpGwl9YhNnZJ7IbHAWsverMV6O0Y1vkHJ/fyeUs7n7UWxnugO6R4AYB8H6kNsilTGDPMr+S
aaJ7fqGml6AEPoMx465+6OpAcrnGFDYNFmzj5alXYBcoamyH3MaCnvGo1Qr1FphZUcmm6iXLvOa+
UKEcwz+KVN90FM6m8XoW/JzBnmeyVKA7UhHecNsBY5x0Tc2pFpMQM4V2yDdstuMsZ0GjlK4RdQPw
xKCUbuOkraSguYpnWnKM8Oo6KApiywz+CXxDR3w2sXvLc1C4akyy5z29Schgxb7KUgMZixrb0H6Q
Xc9b/kB7MoyuCFd8hrVQf5hWw94TKQzgxdegDEnPV2IcZngnd2i9l+lxe230fnXteNEMuzFlxdPS
wMXnmGYpkvqwqlNen4mzqZd3wQdPAcBxiUumUUcwkLJWlTD4RykmS7HiQxNjcmSMBV+FDWR7QxB+
wjVfRaiH4+5Uv/w6ApsgwgZLc2ve/AxGTW/0bjPizYIa6PhsLXMrGXf6Gw0uqLS6kLbVB34HHrS+
kIj9+Omcz484Xpit7nOO3wRrnPXQ/pSwTHn/uns8ChplS99+Tu2/cVV0syJcHTrP0KCk7GhuDwGx
xvTEBqCghDbZlEMXwCogbXjUe+f7PcTI5H4fhBST+JqQnGl3yrjwXp60O8ZYQCAci0kX5bgDSJOv
B/uqpvW5I+dJsNaJgywhTQxNNAxtAlRHfG8mu4KgYXOH4oyHoZsh9z9cAdPSg2LK1yHY1YQqJIFR
DzXqlcndClfdqG8WHvYXW1aM9k0PKBR/Ip2P5oI+QcbkbAtaizCUIokiLFWv4pT7IqMb9VHDdeKE
dBiSZjmyP4HkzNtYxBnM1HjAvuVko8dzJncLxfP5eNtbdp7FtFt1M0gSU1braaMSvMn363pZoSJu
3Q1qbrQYk7cr9iaaQOefB0RpGv7C4Q28YVKXk8SOjH+CVJmXi37nE3CBBsKLbEvKYzbUKYwpO1q8
u6QyCO0SmUQSccJU8qG3WeEzbRwpOisVzGc44LEVVod9Sl5LFavsWwtusooUYnbfhd0uw8qS+2V/
45HFg1lTqBWCVLfvzgazu+NQ1fi9VMfCq8bklWLmlZZW/hx8H9+0ZotCglzLkzilpSwCR7SDGbuZ
dAJRXXEMz1QLcpNkQ5xcAAGzSuUFYU2wQO1GgrZQk86J2x9s/DlsFY3YuA+B5m4B8nVov81QujJL
BqNhAwHvpIW3Yx+cSqa6jBIRKDxOWUvfjsmsX8EykLdiqnjlU8QPGFk9ZHCOi+VsmBWdGSvQk63n
uDU6CbVOpPnX+ctJ/QMmbRjCO9zJG2NByTNS+9116rNeeQk7vjycYgDxwt+hY6ukvEBzijSrIAwR
uiGC+emiSIQwjF18Y/a98J/qoO+QZaEswSIdSdxAXTEO5n9+XelX7zqW97jz+DSJWsM6M+rpzocT
s9tcgbJwct1S0cbVld0PZAmffTeS2U7RwHeDT4YdsYBPuso3jVHUWiNtYKIcCAoSc737Bt4pe4ou
lzbZFsJaCziF4HcskS7hV7IE9gueqf0DAwW0lbZzvbPuY9yZmfKfD2jqS+mdufRYMy+AyKb9JxEu
WVA8asVThcF+PfxnoJ42F+2e29Cpv6OizN03WL06vaCvVxnxwwSBzrsKASHgw+GfbwRhkK0tUimd
Nl5ro0tj7p77RG9SGmmgtbqOGEjNQISABKnGE4aNSgFQeGHQBoKHy1OTGq9sjpQ9KefKHw0YltRQ
UrJfPIFFZL1Xg3Up/ieuR1ZUZ+fMTcFyovXjHPJdtrTIETCPADGUiJPflD1CG+Jy03TfvwyE3/+U
NSjgvtqYKOT1L6b/0+0k2pIiyirQvJKI2eTKeSzxUytuEzR8KRtTdLo0SZCAJ0aPevOSn5bw5wnz
0GXhgkNQsPm9Ggp829D9rOuapyEo0bk+WKwj+06z+SBqN1btljDGhLveDAeWAXMHDEiHmOzot68H
W3VuDu+i61O5Q+QKGGEGGj5OwNh40t5e7MTCD0jaxNmJA4F4hPAPuCtBnRUgEV9pVZc/H+G6HPxh
59/fsBMfsEqWlzA7mZnmRL8PO3lTAg1ZjEfUx4EP9cdoxabYpMRx8uClTYGxI1MnB2xASzwX3qgg
N/BwiZvZqjRylKmyKO+/cDVU8jLXYYMKliDgSq9BEPRFtfZs0TiXzdCiallcp9KyJiUz9ATR/R+U
x9Nvaqv+0GLLgy1wbzXZpkolIjJWvwPjmZ0n9IuBqISRUTb7v3h/FZgNPOYG33Bh5OcX7dh7+VNT
rRovKwc9vV927tTcMZSFS+wheNGFdx8QYkerHrDiPaMjD25LqKCAUzBof3FDjrteuMlrRiIOtJTF
kZotDbXcSWhVX9GXjvNXp/bgW23SQuCnsl2SUhzqm3gLnVrbHrbpxJGlEs9SCeGDH1C2najxHxJw
HdsvSkBvWCBsdFINiS7YdLCzEJirxrpXWPw7u7hCPV/5/0gTBdlxbtqSvLyDmq3iI1/pY+VTYSBK
8Fcw6KV2lBVtuMQhzsNUSzOrTYChq9JYHtudFRliTn5lXRyg2ps0uvCTHHkxiIabC0vtfD39FD3G
bHbJMu4I0v/epHhPU8voftSAEmKxKvCYZYZLi/q1GUygv4R0nmOG5kQiDeni+azeqh8+7006nwTR
ovQNlFQXw3XUpYg2ekkNjMI1uHMZsZ1CqLgPqXEKgbBm6EbIoAwhtZO3k+dmHER4HO/N6N6gyJM6
d7CukrvVH6RHThsW+F9fpuN9fuebN7c2lAF0t7LSsuaefyygQHfW3Qb5izCM16xcP4YfhYeZAIkc
ELqMK5NbedGglLguJbcQomZ3yC+YfoOkjJDwV1XN57QHdkmrw4FbOIddoOZPHlMuke7GQrVx1/nB
4kbz3eQR/OI4No+v3mlI7ne8jMsQomXH/mwLagkNYzwAWmc/nc/ntCzMIlZgiNo+tqg7hnlhoIex
CrUOzlKo6R+vmq96vCDzm34NYDT8f7j9blFXYE2Lwm0nozSCI9Lsmsh6GeCFFd+w7Hbr6U1eb3Yn
2gX6xO3uczmjVUpMmp5YlMSr6lUzWYy0pxybvqZOlZaLjzK0hlbBnWuc3LfoA6kP3iMh4noC9j5/
d8OxmWLKhHgC1yo0ASBDBXvhM8XMwaCJ6vbrTmH9q1PDYzaDPoOYvUwRuAczQbuPhSEYVJmCgaF8
l1ncdEY3WdC2lQOMV44g0m5KLm3oZ6VDbuyiIlI6olTNYWdpHEgT6p93tVzNEFQxry8KDe4N+Wl0
+u/KQTHku8vBmFHOxZ9fbnOBxGYrXVdR5t5TGtma1C31AvNChl3CH5qSOS7jcLYVHzvPAnByhB6f
nMyb/WdJ3cw3Fx14XWasTW4JS6l8ctPVBONxCaOGKcndqov0A1s/wTxcbeh9kxjDXsWyRom+w+yu
ma+9rEtoVvZNvqqwhiY1HUK31czNyKEvXYTaPN+p7lq68/jPrb6Kvi7SB4ynZFSAlflwH2WpRSmq
08A+Dpv8b3I15RJSyI4YbPaqJrx/HNE7YsAuskj8PESGh+4LJ26RLKJ1j/ZecvnpYgWi3jckGpeP
cmyj+v5NYZxku7iNr7EjZP6Pij0CXVYMhKylVaqgbWu9vr6fg8RniEI/Nh/a5+Oz77B9hKI+t5yk
1QAVHpz3H8RMIT4pE6zUG1iWfFIzQyWpnSMtfMzBauGsjZOD8ghc9qCAP6959QYUJCAoZ6bUy7gc
Sx5/xCPCgd/sghKxqttigsvoRD6915ff0CTFTUEHBnOx2Wq/8fl8ycSqFPFjXlAEKkzo0NxoKE8V
jRFE7aAW/cjkjoLYjmH9bmyJ2qvCZfnI5lIvsIWvfk3rj3i+JgttPqhxsnaeYTReT2KWXLV0feN1
OKzZ6yezMscsUFzMM4PRjveFmpK4QGvBnwDh2LeRL5Kb83ryQPEmFy9Ln67hFQ4/wWoVJ2Po97I6
RSzRjnkFnDIoGalq/2riM41eiaSA5NOtmWwJRVmlR+sV3/jdB9a+mwhTnRBoBEimaZgh3z3V0lLd
CzUOe22qDCvzrpEXfIoqNN2o7Je7ThCA43uJW8DCp3NuyqJEUQ/J3tDz7Lxyy3TS32aAjXEf0H3I
Wj5SY2gA8bvseM2Ar+6X5Y/xpAbFAW3vswWR8NQMK8cOB8+57kRYXlR5wUVWzqwwwElZ/b8v6foF
I0FSXhjLqGuqY6tXUaBOMt08PhwejhAG1TuOkSjr0PEaAGshEV4Jq3Cop6usxAa1rnJNb8z0D7MC
ULpo47JujcTgo7gqLsiPg+QSGLXE2xSq06oR99IG8bmhjxjhNZ8SCXbgFNEqKj2wzVshwTNNXhLV
W/YzpdrXLnFnzOKOZZa20r9h4EG3XmMhoWRjhrRfEwjnwm0cRMqlHKYDRLq/WXsnENbCAzDSYHYm
pSw8AcTyy+6zbAZHRYkqt8JcMTzsKd/sreH3IM57gq9erOA/WVKeCcXoTsJ4oT+jE+wX7LcL0DlM
L73pXy9vWy36i8P4KmjUhC6RzaqJE7R9SzxVvl6Nn9QXfEgfoXWwhz5kVUF3NIhQ5iukmWjY9bBV
vZ0RsL+ZH1xw8Ogi2861EN6Ttlv2h8jH40tfjHsQ7a3d/OVCu6YrSSMT6reRIgRz+D8sXZZmoX0g
fuQfAzgvaPvFIBzB0VrsluS37v5FSICdW7fAOj00eP33UXLL2nveoNch/SlJCv6yVeYix1Sk93OT
RdSBvMfP4w/dN6gKcWH+4GJYLXfsrR+jQ37gv0xwEdkw0fn1Coiy6sAk5UklWjVcHBTpWSotfhNk
jcQn17GSIBcqZIMowbeihgQlCqi59MBqJWQaRuVfOrx7DU2iv4IIkIo3UJH8ZQLtxZN85SDWkKdy
VQ9ClaR0gFSsFWYy2SZOWqowKYmJBtXCdccs29yx42HaYz0r39LnkJ8gRHlpN9wxAVPgkGk6swZF
e8tmYtW3vQ/3VjkOho2GowIEBzVx/lRtxLRm+69uRo3o8wIEArgrOSJHMIdbti80ZIWwuSoD4uUq
+GgWsxnO6S1aiE3D8URsXalB1YYExXcv67iLkWyKmy0kUyqdqtcQ33+97VIa1Fws+Zr8Qq1f3RAH
TqA19NU8trZVy7lekvYqDiqAhP96B48xEdXxhOkujahkSELxnY1pyeVT8UuhtKYmqCBBpu9LY4h4
h6bKOq4Qr4XrkTUCOHyXi5Thi0bNXumcVFGSBsc3SdmITr9Rcgm/8tWzqEEyr9XJ1HkT3Q0NA60t
7nkFgvwnfVbMYI2ZEn1kuTCX6tGMFEOix+29ynCZ6Ybt2a41AXgic4LzAecqrimfC4sYgzxYneeh
5vVyaa7oU00VErVlt9APKGXqbpQ6JB8LcYO0gjuHD6RQ81k3TWyIJ98ndcJGTPsbLlw6p4QaSv6x
40akNkdD/ilupZ+Eyw/WIeuWKxr1N83794hK2IE8P4CdXPjiVy2v1V2HkY01v63wE4sneWVD4GDc
iKZiDreUkmMpKwxkRyaCzZY85XHvlZIKCwZzwOFUDpEDe57Rb/aKJmdcEIDz12LfWOYM6qA5JHH8
L/d/nJ5dpbB6Ctw637+iVy+fWtbzQqOQj43vmCNlpioQNdjPXB4Tu9Rk/YvxwM/qwLH/vDq412y5
VuUHph7l8WI1TsP+xK9Hy6Q5UIuOZHTHtIHV24tfNLJXUyquxOwkW6UFjs9X3S12mH5ap4BDBuUR
aFQPXys09SwFfSvyRGq0zIQnGM+uwOj75tSWzOdMok/Vc1xsjZ3wwTK8PZ57KakIeqdOHTJdCFO5
3fHKLV124D9zERkkePrZXm1gwybCevuYN7pnvIxgbpqcrU1wEKHSaCFPb7UkeeQbxHgwKQZ8JowM
odjX0RxqnKU+a7ZfEXhUYUh2ooHmfnP9Tuani+p8vbGdGUDJg09sh+vN1MzxDy+MnxrlaWLet/hP
Msz1rWfmIUy3+CLvbjYILRRLBoTxAdgRiC1fnoQ+Mm8fMZMcUzIOjJ2dANRklDaarJoNEaXd/EgU
XwsvSNNviJZXUoY9x89XHMu4TjYRfy72kh+L3om005uGE0RDUuBM6uGh1zvXrwgpg8czMQO7JSD4
2Fwfq25KgA+PREZ2RunT0r905k/Uxul5Uz0+nZkQSSxL3DZzgLtexZd1R9ewIggI2Z5Jutxu07BD
joYXCLQNhDOiQ0/fWT5VwF0r0DitF3D1PCasAxjy6Oyh97pCCjIcegAQiFwmfjycUo2w91Q6z89Z
VF4YbyG8YfWc3rEk/xHyYPTarJ9lg6mKidOpfRPHewtQ4x/djhr0UdTbPy84D/6h0DHUL4fDWUWE
kP6mdEYVVRJZfEWxpov0y0E/RUIVm/B7+wWi9diZxuUVrOSS92dptSlNOLKYz2PyWX/jeHQOokcY
XXQ2O8l3uDMHoXVZymaY83aLQQoip8a/ZLeiZKFC/7DEMx9loqiRCwY1ugfAMzSTnLBfRDlnATTf
PNBMWoUYdlZgkYvJ7FoMCD8aFIqqCAMlHHEvPc9l5SpYfXRo3nm0JWXxZvtAQLZ6d2FdKJ/jq/rX
l4i/H7RvChUU2MezUyobMDzJ01L/rLFdAuAuEOSCrlBGfaWz4m+qms/5CL52jpXb3ruwGAwAMwP9
IlW3hR1FOPnrQCDcXkPVt1M1uVd9abVmd4ulJhD10HmH+45I9BVhWnp9rkkIRHBc7jo0R0/pBlMl
HbvXy+ZFCLiBV2DZCp5i/bOPLjByMpghTHhw6DnluydguFkc1DdXErU6uqwJ1VkiHx5jjYbiPVfa
Kqzdv8/9UM6XPlN0R9Pf61uD8sESPVIAdKSd/EIuxaLrH/IQwR0DQ1CzIcGaPXsdYVx92yHrWoUp
Q8M4yvs20R5eQd1fSAg5zWHe++MJiAVitEa4X6+SrB7EHgpR0f4qkAaRhVzeu7TMFM8vS5x4QApH
7ZjziKEouQRsUTgr1qZeNZUUH57bFMP7sIstqAykNw3Fl4a12wVVQJ1jwwqz6RjDmF37dct2vCEa
q6f2YDjytiuEPXRPYTqJHpvy9T9t7oN8SumWBTx0slQS5AllXB4WHTcT8uDLA+ULI7Yz97KxDkK4
bdAlA6orlX5Vs7Wsuv3YIWaNtVvDsL27JkIE0n2GsHfwC510ENsfA18y4Ca32aWKVjka8z0hcIpl
RTr9Utb0KD3m/r49eB60rPAl0+U3KVPtgMTQUL9Vwh3m3QCRe3uAEYNERdB+1jmVlCYKn03spkAL
uQb3VxE58aduq951RkkkrN7bE8JbsdkH/Tt2UP6+3ahsg+O9S3xqsD2eRowO2qvLenGMCpYeTHaS
sDxKBfOdrADxv33csG2zOmoeMOizKxBVzF9in8Zg1LVP6jJ089En50fLmxuIZnnKLy2OUq4kYL8r
/gzcDJ3dZ261nlhsKm/wbXmLk0l6WQ9rZeNkrE61NG32ixBpk7yI50GjILPpZP6kIswkCV4K+ZoU
/Lj3iLN6Q4LCm4dgxf3KL42qNdIScs+p7UNGomZaK6Qqi1ha9QbJHCYf8SwpywmYQdJwBT+m1Rlf
ANsPsW+6pRQoe51ji7VUlVfkpZQy/FIxbHs1pE8e/Lvnf1MdXW6G2DyutrK5/wM7h6oy28V2mUw0
CnPCuf3Ya3gFGmF4xVpek9Czh5ppVZ5+5/4SzJ48FPESslEdcDa6bq97Nxe0KvIuIjdDV9uQwwU8
V30nG6s40gCsI5DJKcTxgDHlVVKRleiiwS3dQVVwXlW5zXybVZ/1M2CfIrJdYHZrpv4EyTrW5a40
d7gzQz2BNCxB3//FGVmpMi8c+ZYj5WctScoV9MKZJXQGI3HYI+Ek9YnJadhuvZytRtGiaZInjaLH
mvgfm95k+oXOYt482P8XzVxEqKOFOdBaBd1fFaFtSBYfi4RdYSM9x7vRuOR1oX58WxFEhxrjZ/JH
vZWWQ1UKezMvMg0R6aKH1FdIZgypodQbYRirdUStOyZWdSoRdCQNz5WDkrmUv9yOM7MZoBlqmviQ
VQAUhMatvo4cCXfBiSHeVFzbDydMAlK04txyf1lWpCcjby+dDQa2zfkxh+lu9IRIN4Bu0YVp6ZYB
CLNPR+Y8qX88DmziJdy+zmgTBejGM56NNzNlYOsIZUhhCJG9nlIb5/lttOajRVSiNKt9YT6SOPrf
HcVQ5O+/WHW7aQhIX45tmXSMDesUR5H7ZrfJg8D1GrOO/u64SwOoZFS4gQ9fjS3dNLsSL0T/0JEt
DK7eQU41U17uIsC6IniqmBK1YlArs15JSfViRTlZtRICF0oRAlv2eGvCz9eSLyYEreCJwkDyavNi
cfXe14XAN3CfvAYynZeRN5AdNFoE4k1ASsFqTwp4dBEXk4pH0tpHCxZ4AiAYx3Ixp09BQej/BDVz
otvT4wqTOXa/LUA/g5SY7iIb9dma3KM8sk1MTNsMy9Lz93qTk/6pdqRwnbfnmN39FUGSUG0hXdaX
1qkNkxzh/biH/lqRXa+b/Ef9oNhz1tW9TYeI+zHoR0OXdcYfajgP1See2kwWybEDOcVG5TlJQ1D5
bzQuKA0Vq8giViGFd1bN2j7+8sdIwf7WkXGvN3k3UcP9H0GqXmktolc6FWyHJscRis1CZUmZqtPd
18ngwqGM/CeNZH4YZ5Hg30eH530cgltyw5hhRouG6uvgXuiBSuFURxp+oh2isqSCL0ZHPDqB9sut
pSyaUUNyqYnRZ4Ydg+4NynOkQS/MvV91QjOPyOCiJJ9Ep5m8O8I9mrNgfCchpJCGLK7tTVaB59ro
C7jf2YIFl3PpNrlBFQXRb5QsGFfY4Rj/ZljRefM7KIFGwFf0XUMNY9SaJyObXfrPb80+PGFVSghu
8glGr4wJh4PynbsBmi+u8213cV+rjKVjubWIWYnumou+uCgzgKnsg/Y5vjUm+gz49o7gpAan9lPN
E/e/+MTCjb4jlM2qhTnHxynUzZQfZIbV8FpXsEhoByw5GXl1qZ02guLsNQdFnUTE17Ol0pMPsw14
vOxH3vnvBZDXBMacRgmfbXDAu8TW5M1tTejnKfxchqfCial/CZQDKOLgYsYXmhO3kA1YvLxMXcAj
58KjstCUfGOLT/foe/4t3rh73xMpbqsdx6x1WdsOlSeuGblIwKgA++s92LEqLzb5KtzFJuvSUH79
mIQfaeW+CAMQ5Ap4KMqzHxdyLKxlguxyxE+DgQt029Wswiv/yUqXlbVJRNexhhj7iXUwr+4b4QGH
qOMQFZfNyFvfYB8KEoU+vRau3UzggbCWKwOGmI8EuD7aVqGE4usy2DONZKLA1ocW9KAy7gz3eJM4
nnEsPOnmeS9qmOf8BDRMskZ6nCml6m725qs0TOQbQJQ/c3LPALcE2szN8BkY79ZIA1iOFhKmfSjt
f84ugxLF51uBIwFKlJUAAZfNE5H7wc1a2DmEQDNqZtiwiLuX/fjSvZUp86b37qFFXT7N5g0pe7Vv
S4B51MWddaszvrEkY38ubeLec/TaLKXgz7Ei5Op9hZzZ2T/Cb3ZgaCDzM07c7zifhkFiStXcAZgr
dt1SnB2+z6jWYxxuHLkh6FIX6fh0y2r9wrnDmeMZ+a8tAzEwSV5ktSvQOVu8SZEPhnEwl6DHxPwp
xtNdY7Prun+uzg0vywuOqZyB2tkp/4tuo3iPKuTdVLyPqyg/PM3esw8b5ocaEoH6rDMLxQ7alpyN
06kCwgOZYz/K12EXgx2ZCJRCjGuz4oiw/NpNoylJ/tRUGD5tOFuWP+5pTcCbQXfI8lFSdk2QT5ue
2lkaRgVc9E03D0Zttl5xzFi0T6pdFib5EY4AdwRG7yonAQHh1UP0k14Stz4O/9JjeHK2V56rtQXR
9pubOMswRtqWOEJqHX0HHYSzpsYN+9WfrEEIHUGPAVF1ZzTXQdO06v1voLWSLVv6cB+ttcY83TUd
ulhaFueSw4XoLavcLMUroqlpAycK22To8eUqzDi2hFh+mPDZXhPrhLZFJDFCfaRyC/YnwWZ+YHYP
YMbfxMzz/r5JWRSNCiL9mwvl6JpFBOimNf6pClpK3ip1fkcjU4S0LqDsvWAAY4zIXDEPvVjlSABI
k0Ue8zZhhsY+aPZzZI1/+LUxHl6kOtcPRPwX14vEpTLZdelEBE6HhRtiFjI8FUE8PNNMUC5KUG8U
RUWQ6XBP8D0+DRQzSL912hOdt9PXTbqnVyQzQvB0kOTWqyf2gQ6cy/oLMjZnymtrQXxEzZTcF0uK
hyrP5RSvfbTvq/q6pO8tARi6p4+/YuM+kIbIxK/zAUa5er5oNkxhaYWDoBO9lPbdsxjA9fX13zbN
JCgbgTvsozQIIKKB9/7aelaHtKT1QanRa1FV2R3Q6eommNAGwrQdvDkQzYiem37f8MVBEUDo3zsW
GlHUNHKGGVfQOYVqk66RXnvjXETT1H+e/PNYzUlCmYLPTSmc1UafOUrIuaZc71FoV695MnGXQyFQ
Nux06qJyiUTFDC3lUq4HAiAergZ8UuZd0ywoOsgf921heLw6Du5ouE47jr5ZO8mGk0TzSrQgpU9W
LdiVwml4+OJWjht2NrvLrJSh2wlZ54XOdMpwW1NA/JpEbrHlTfYFjou5BKeqgXy2+P+mUQaMrfrQ
R54yBBXseEWPPtoePdEEmdEjmC+nMLnYNLMM7jaO/Y83TX1yEtPnzgFLFEjMK/l2iAlzLf1cumiM
NEZtsxguLhuZBRBFUg6hmLzvg++kXSqdghuqvnG3C6ZxzNP+O3exymo3wI4HCF+ycMjRdc+oDbjU
Tnc8expA5vDoCq2vEHo+TVSqL+rc8+piWKDIDayfRe1TgJs5qs+3FGJZTaa/poY+mJ0JnNoRwOpc
azFS8svt7ohllZuXgAzL03KXPYPf4jJSq+zg+2khMpF0JQTfEEES/lrq7S/+y4InVTUrDYn02Uv0
K4Yb02NP24ERl70DX6MJHtPFh0vdZG7zZMqh0FxRRft+8yADNQRbzSFJLrGhIfsA+Xzsvb9b/wg1
C9MyescUBjaA/UlxsYBuZc/jd7gEA1LhsdpYEMbskPyAart/lD0c1rWuoBNbdXRp3JLuvy4LjlNo
T33yijw85g4V+Wj+9C7beJwtQWFAv1qnc0vRaq6keVZoU95wqW6LJcdGhJo8XFDoM/QJotv4b0Jb
IQJS65yxQKqVa+EhyIvY2BLHunFK0iDcORrfGOSfeAV+Jn0Jvu5XwdEAa7xnR5CpHFa70hwCC9p0
CHNNEHCNEuGUzSRophneo9u+3uiSzgdtEIUCPzb7kaZB1YNKa/hSZ7HO463Z8ul1lRegiyTXVSzt
NumSD+crTiNvnF683/qa9/7FogonB8AjxUGV/0oDC7QcDMCtMAc4hPiwG5fHXav5f6/ugeLcnJuc
VKi6F3zt70051JhMzyvxRW2gouLw0+XWLecPwlbEeNlKRyAVXAgvqyPxvIPH1h7NJfbsmcrQV9bd
LQGLxMMyUPEWNKlhhdTP9lluwkK+QTJCCucePyj+RLsiSajOScXsnA3PXsrl9qo/W4V/uNicNJgQ
Zk0BdjBipJeucS12mE1B9PMhAz3tbxjn/msuJRXWjwiJH4JT/nIe6S5/CKRGAmUg2zX1qa09WHX/
MXr1B+CQlR2vckXd/NuUn733Cs8RmaNXk34QW45rk9WC+H86R5r47vDMlRT2K+qVA7sEEOqUAdTM
F8jg659+oaUNOMkv5iOs5tsXimsccucvBiMxELrrNnZjTvvKvdw39cnpKb/6lpLFjJbSR7YIRKgu
bE3uB6BOAChp17VQXmjPyfuV+0b938/YltxEfPQQPuCszs8VeB6O5Sv9BEGSI7PJ9EBpkQ6NgFC+
6r3usUuPbq81opXJBeR+6Ktx7lhCsBeE5GGx5/HsWiMioc6cMVooWp9wCxZkxw2GjmBW9ObVbBWb
MKEa4BSKKxLOwF0OPqG2eFzmGt0vzqryj1jx7FppSt87RGko3hT+T0jEVs753SLqE+nI8b/WzcQh
7g+lyikXWQ+8kDxbF/goInibJurbG1cpeIzFqmV2FvsqLzojyCKtn6YzCT/ZLWCPz26ThD1DY56L
7YiJlRmUoC+BXdMPqpXk6+f1QgnZKJRCGYNKGOH4cAgNZThhXrOQs5nK6ufgPNA2YUESW/ZG+QmP
0U9g5GqGlB0hJdYg2sI7/NoXd6rtl5Ud2u++z9K+XRi2hvDNN67o6+K4CT9ctZ5yztVPmMYIQDj0
B3lCbPdX1ZOEqPiERFFFkTJYM8tQZARPaxRggdzstV7Qyn/igmcw7uib0ojnBLoOtR8cY41KsgPo
PgmC8xwYPs2kjsjc9wHLLIHaDQ778K+EYTjEByCDgJuEsez0CpCSsGPVbOr7/+3abyYqoAoJ8L2n
LsZ6KulobKfK7OING25J9wIFMJ0PXYNztCqyRAYT4Gyk8izKl6sD/EHahIce2Be4x7b1EXrGjE8Q
TFxAUBv5ib0//F5fvXYStxh1K8KWZr4WfwlR9wyBeHAEuVsOYHnTZtiCPupnEDQgkl0JfIPO19A6
Mk5zICeh38HoZ7qioI8WghH41Cr3kg1q8NwIn4kcBrY0YqXGomrdHIbqVSY6x7LmY2uu7kDi63ud
g9jb10sPDzRCMvIJqJCQ8OXv2kAtp+DG2Iv00sVYfVsXV0J8SV0Kti87vT9/xA34K1kX3f6wic0n
falBCnT/OOumicGWemKI4uBb9zx2L4QzXrsc38NPZAlHv0ps8cRlSbJz6NC2XyTLtqC3klcR+5nr
mWK4ZedVvRRGAjGjeA4eAaL7M42aD062SFgJ/81stxr4XRwExrnXY5R2thLoP3SvmJ5qmzSp7Fgb
i+T44flAPelH4ERpumuHujdj0R3kbFh2O7f5kk0PelbfHXt+YKkqAirnwJWkfCmLyywAiY+l+c63
7IQF6XAG8imkSOwoGlF8QOYsr5C4mYX3Ea1mvJPwRTSDQq7HcvWnsMzTe+jhCHRhZSWg1g2tSNp9
k1EQ913hjK+J67cUPDd+gUJxm10iKnlsn00SyngYPLP27bh4jFRIT0N0nNH8ptotioBWT3I0DWlQ
dqhEn41AGwZDpV1WwsR1STh/JHjidj0BblletfcANU20y724GDCTV41fb1bqfvs0r2H/lHDzTAjF
israaiKBLekPYOtlK/94t0AvJSX8BmX2xgQEoX7j0pjd6kvyzQWPkrIWi0RFpSQ6K+255GxJtUYy
KS3l/hQTgiMSaCBMmF+BlM3iqFzer8YLmR4DBduMckrYpxBCd839wVsyU1d8emZ2/qWVz68qOhuu
UvmP8jqiLBl/hnhC/DJLrzplBHE3xFnhAox14WIwWJAEX/Y1Tzr+VDPtk2zUtd8TZZHc9yxheaBn
eMIlL8RiQAHil0/OzCu3JafRUCbXXfZ/cFTXaPMktjuXC2Yp7qK9a2I8gzda+U6/vEoHM7OpgQoR
YNCTvCYfLhMFiC9ecBfKkX15BzCKEiwnI094FvSVj0D2DiWJJeOiwsglicpyvPNAwsMkCF7YYZ6b
xyIF0idbKDGDZzQt5HoXwNh1YBsdLqKjcoR5Qqj6POqIOMNgkMhzbZUJ82HSbXYSEdAAMe6hIx/U
wNEF+X020rckFaQu459+3Whgh/DTcMH5ha8Acy+LR9knFFUsIRYjSJCTPNXmHJ4R8znZY9yRiCar
3Ny/o3j5x6jDJ0uQaIP+D0Pqb4R2/wToB3+yiKBmd4cqgPb+cpkkI619Ue/fRPssJ7k2/XzXLZ/d
Wch7NAt3F8JR6ho8Wg+6lQ/6dgJu+M71oXvGIkaBFFCWosRVl++3/C7ueFuQweDEVL15deiq5IFF
tggFWuYG65NIetDx9UPuJiXuT/6/Baog00Y6fn3D7xor50tXVuZ6JdBoYO3Uh5rDXjBjG9VEZPud
FPKdQ0PwIEo17u38NmdFcODXe4Oly8izQTYiKFPs7RWPEOTWuItco6od0paifcuEdSA0Bqn9S4Cd
AYl+0Y54ff+hyT2PLXB/iqYsdLxecsjKi5jJR1HVOxO11sCO8byuERQV0/z1NFPtmBYmo0d4vYAk
sGTyubHwbU6ZZQj2mUkgnIbnrHSdqNW4sxlibh2uUhJiMTrn+fRMV5xmqTEWtZq4dFRiUUa1VOKe
USXGJV4JSdDt5tlZvwmYtkaFwIzuDMDX4oIEX8rKJcvavliJMACL8nSCXml+FKSv40224EWu55p2
vw3Hk/UMDdNEq+TBrSfQK9aCIHwMwWllo+RP6SQhh/Y0kk0c/6/EImMubfu3cEZJX1HB5iLaACDa
arG0zYgHiLLRI6pBf5ukXH61tOppNKEWOg+kyYlni9xaf3ZovldJeB/rlpCrRzxDLYyjPk52YZbn
JuD0ghACPPGW7xrFIYe9OQVbUhPW1gRhtXAVckSmwxsjtW4OmBLqJ+e1AlHExloDp5Xb5DXUcPJT
0oRVKiVfJUkEIhwerBFm6zEIqqC7WWbMusYMG0tm7pdaltM4wawfrZs3N96L1e7T3UkhviMA9meH
NWgEZzCK5A/5Ey1cN+K1qde0TxxN4c8mPulqsB2FcJuPeHasdFCkmUZ1hcsw4BZqj2/1dsL4K8if
4nv1GPhXkBIwYQwxAr8xgh0FXaISc5BYumEhBZd54QRRAkLUQBav12kNLQM88Xjv5jN8YzSIllPm
eQzQRUU9TI4Mvl1+TCqxAC33sKLHSzHD6aErJsIZ2BFl+H3KU5Gi+N2KZ5CPOXehdq2mWS0OoAEa
b39LkTnJoVsIWx8LsYozs4kpTc/jUd0MnfrW6Yg4sGYEwEkmXjjptb8h5eFCGVnqX2OTHdbqM4nm
WLDbdyGCxDTLQrCbC+YYE44g0Eqvz7nZyW0ZsuzET76hplipnY8OIoN0jJ+rz8pYHNdBKGot5oFO
/GI7hsFj7CloNIXbUUq8GhfhnCwpwSmyL2WqfQZ/EE3mdrZ1tTygOf/ROzqVFtOamyOnpEtfwDct
wZ61V/nDcuiobz0yZ1RcQZ8RiLg68ViM3WB4FNxSJvvzisWQlfAB+XSFAd0YIyfgtNyKLPwcecas
FVbhXLLq5pZoC1m3rCzNQOamahGuaXsU+8SqcIaBz2oJS6tJ1TzzrshX/rZbpkIC0iqvU7Yt+Phc
ASETwdiTg1C0MgOyJv8Tz4WB8rut2VsMRkfw7xTOq5sfHf+GGt1i/hIxk8AAXjb1/jqwFNySB2Ak
93wjsCmeKXE90POLmOYD2FZJSZG8Ic4Mshd4iQpk3JV58PsBwpchA/Y6BtfjJCraQ/imioFJ/z3/
WzdtcENLvv4SPGTgY9JPb1N0DasN+NmHk++C8vYakgozrYThtzecalADGfP3bilTjZTBYHmjNIkR
5WMxjldM92AjQ1cGz8PQrMP9Ac5TPjLQTjRDpXELHNXW3iIyyW++HISln0EotjJE1hzcZ4cEkk5G
RET3p9ukEt0N/qYYZM5KtZcnEuVzTQdHFdG4vKR5ScQ59rZl6jQZzPMfGqfGuduOeZM7p0EaS5As
dzEU898+5E3KdVMKKCCAZlc4op9iOKm2puzskSpeLgOp1CxipXiHTlIoWT+Uh1BSljVMl2zfedLc
XFZCxTsHqtv4CEME3CGL2zwjU8z7V2AmQfOJkmo9O6EPGLVpz+Ivvc+cqwi8MmFxB/22IcwNTnc/
BZtHU3Huk8TOsf/p487Qm/9JH3EaqSSAaMY4SMJoYvgbermRKwxcQO8KXHRrEt96k+/q9W3rqoaA
GxWFI4J8Sm/7xocQiRkaTlTjrl3XRCW/PjqdpqtQuDsE8T97gfgFRc2gL166/lsyV+jmf3PHFwpB
bIkwCtypLfEJ5tM6sLmcApwmhCidqTO0sQVpMrAGH6rslMWvId/SE7/gFpNqqU5l8Sr+Nvln44Yr
5usRBFd28fl/Pjj0zoIQPGTIpghg8IqZUwEk3FR4GY/B54HSG8Lgqik8dL0Nmj4LkqWCk1uIMhAG
2kL4c0SUjutFzbtvlDglJkyW381z+2OM4Pc4edms6HmqH9aIF0gK2XGGzZvxvv+6i49A7yOS9k9y
LuMMZTnoKiMUt1wKfzHAuWQuz7VBw+TojRDgxNsdJ5BZ+pJ6BxiPe4oNWrVvuIxfu3GaEmXn6EBN
qFxyXHBpNiV8bjowdW6MDxig71FWZ2Q3ZqGa0V1AGgXzpLEcr1a+N4Z9swdyeMnKyoGrAn/vGbDr
wqYBRjDQZDo0XU6xGNOs9Yg1NrqnvimK6pMcDbViBeMcMTU0/L6upshRewu7M4ZIRRifllLcGXMw
RxuS1kt9fV21lAeD5xREYWwfMlROA2jAdseuNqKR7SjAqQwKQ9F6MU4jgMjgw8l/4GPmIpPr0C+W
F9xR1m6bOb8qYBZR9klyHQ2tHH6vuIExttSvjl69J7X7xfq0TsWYYSPUuOmZ92wJwZ1ssrdfD7FQ
lCXDcG3s0ttMSlaOPize8vv34kIdi2iUrKUXEU9Xbsrm+md37Pa1mkEp7oTfBpcHx0dQ5mdMtREM
MImCtyjgqCRPLLqVGGc8q60pTAdk/p3huncBTEKRCPGwldnSExrn4Q7owb+IQj3wxcLRFiBddNs5
nyw5MQWfKbtyKNa7nNXAA+mLpcxDw/Y6F6h+HwEaN34UkqTfULpoZEXUR2cEiTofW7PY/XiF67Jf
R5ZINxxlnVpXLIV3unt/tkm9AwLx11UBN9XRt09P2c5j12FUBHS7X20gVBNy9P9+O3r3CPju+s0H
jCjlx6dVeCswwOjIE+/NOUXRqQg3KIVN/u620hxIaNIaGspaiQBE6QtPwPlYguMfUSKL8iIBJAmt
CHThBraopVpFM9Lh1B3qQGadx7tBWHFtXGN5Z0duwRMp5blK8RwTPgK1eIiimBtt5ddgSBrMHmZn
+yQv0uSyji8rokDTohhTELpWrymNBYahtXCcwm3teJug4cgIYi2AdJ+2ACEFTBhCy70N0jo2PipM
6TMuAW3z/NlSrZXTFshspmZYJRuLwJhxfzwQhE69NpGeNH5IXqgqPyXKGqZhb4qyE/+iVgSQ7oAZ
7Q8Fpaz5ToiYxuogQV33O0yO0avrJ+tChUmKN/AagU9G+6uE0HEj80Yn73wQbobyo6Cp0eT7A65p
rUK7WGpQfWX/UAOy7ZLpbsZnqVD0e0/W4/FlMzC0qfFDwDMRaigIFvhv0kMhUbQzTJg7FNI0jmM6
bXh2XF64AcvYXuIGTq2m0T1UTj/B3BLsQP9rczZFd08P2ylCFQAeeK02PRuPyYH2MMJOE5SmClwH
2Kn6+Pc2t1QAHqFZ2mBUYL0AG4jiz2adSGIfuaMs01aQXGpSvUOPsQs/vmNyutbq7S8oMgtRokIl
XIatyBWhtVXeUL91pOJyM5sLmY1Iz07FcITaZGbi8jcTEO6s6tM2FBnoJV9OXBxhXEHDC0YWaQE5
HXVdDYqJbnH2KRupx0AkmM0DroenplBeEXuueWZRLTkZOnsjtmIej4R9AdsWhHaoCqVmJ9scZS3m
dOtdaLlUcxI+Lgckuc72+mNokUL+Yf31c1bwcSsEx0pI0ME6gcrDIx5D5VRzf6aQIsxwr+MIldCG
589LUqYuoZSg7oYiwaMuBO7pbrV5x3Qy93i81fyz4ThdQuH8kwzy7NXDp09pYj2GPXowA8DpPBvg
PwYbv2NLj0u8OBgIB+YZIkSuuHtCp0PjsGN5IczYRsx5OHbPkYKkYzbjdbCr1up7UbGJVsU/Geqd
WCxln+aVRgx0MLwVldruCJSr30z/FzfPSNQQMWrdHYN76rkFTcd4lImcsJTAOfSPYdEvQGVUpbrl
TcpV343a4zwBTQFltOn704uEIIz3qcIVIRjSHNSQUliryKN51fi+QdtwN4KOpqI2bvOqeW7LMwGC
OJ/s1BASYqovLrPIEp6q8Q2eES3tL7w5d5+2L8TqOUCPJW1+iA27JxS1QRQTekxTqV7YN1pKqUup
zNh/w4yt58q2P00PX8nnu+pFkzQlt3HASXLQzLb+W9ThHSpZZF0M3xjcJp8pVPA4zOS8iDwbvtKi
UhOx+ubJ0qSjmyeP4Yhxn33zIm+a8lUIjtvMJKfjBC4HWp0iKHtuEibH1gi6kMh/zDyvlG0GMzPj
RbkA3sIsD4dO9Omj8NXNjkLX/wUreCMIdyKnQ8YqMOWvJbKpwUhnCK5rKCfycq4PaKQ+XEOexLnB
GkSxf/j2UE3C4VNfmO0G5jk/pXW2v/dHSble67WKK3qrvUtZsPFoM9RTeoV5HEklfekRG3i8Xmik
fDeCn7SapQkc0Bzi0Lm8fgjDogeQmlrx4nzngCvqvgvnh9xFfROJugLjpInHziUSKIrK6/nZAB+f
mPq2+UmlmhF067Ofv2JAk0mDzHjuQaL3DO9McYcWlDc8fCWBwk12m6mFcQUPe1zlzEXZwEKrebYV
9WGAvATrMS4EHFb0DkyYMswX4VHCwsTm9gL8Bfmuk5L49BCmdMXtX94DSUwY+aWTs0VkR5FVBO3v
9icKoXDTpPdISv66reKDlVEedQjmMFkctqXgbtmxEE/8hN4whH2VcbzAEM17h6rNKRR3MBu1Nq9E
emGrAp8bfZoEcp+Kf//ZYbo+I+iY+UoTCUNjFNUIXPlfWC5Dd7HDzP8r20GiOD1nPpLLT6a3AGVq
31RLeK2C3jbGFfOTVZn31wujDfaDPdhbl6LxFl1a5nWGAZOqBvR8ciGiUTO9/V22uLXEnQ5ZuRB2
Ds2BP5V0l5sKGlUKW8hUtdM7h03gLdNNZAOwkXj42KWpb7BsdncYxDdA3LBBPrUo480RYatGSlb+
2k9PwwGLNM6Y66131gItVS5mXc61sVlHsrqoWM/rVQL7BHufuYeN8H9eVbhWVqmuSYY14ojNb9/B
K7xlaT7qG6tGLnw8N/HxennL8GoyIM17iPQSi4TSBzlEJWOsx8rQA1rxAaHNzCyCKUVXjkveg9SI
TumezFuvIWqpCX4oHofdZ9j0RlylARhgHtDO/nSPeeK3UQfjx4FvYADDj2m/BMTZONAhS0JblFtn
mo2MAvsgFITFsO1f0IPvnVYuFPvsrzLxQafJ7GfUrE4QYenJQic+yWeo/0MemoyztAuhhQHWEv2t
YSDnBc5FUmCOqK9mhOIlEiPYv9xg2+G8wO+IZjO+0huU+qOh2VedzCLLW9eIRg9+/A82tAqw1VbY
VssLXUXdb4JABo9WtGibF58AzsnwPH2AJArfdRKUWD0rCY7Mpa6R3AqcLm5SfJzjN18r0t+dqReP
1O0NPfP+KmBsVwYHOWbRs4QPGwYmC4Qk4TPXxqFAoUgk8Awt+kpQSrZcpTWMGzQR9O6vyqHPPhf0
iVGCF4tjT1PkApejwlt1sIe5O9tEWdEkEHJPWngLA0Bql+BwrQkt57Km7oXSCgOjvsRMG8KqsDVm
+e+9lUNJGE0eXODBgWmHv1Y4OVecRRWth/77a4sxTuHgMMPLbaKweuzL7hwE/IBmVzvmKcMenktW
OolXBWzbGg+K8Pfb65wlHDooYTv0bMM+922N7gPm5cGwxPwgilECkaG5A5JTefxgocxLlBNncmOH
L3PP96D3NXp7jZdv1NMyveQtUW+Mry/ZbUbSJK7+HI+YGqgldQ8okObFRA/MEmZy4PTz0GjnAd7K
S1B213past+C3tuQn7a+aLDHqLurpiAHfPF8zEBaD6c49nyj4nv7ReRGYUaNF6vLYczsMehLONpo
uEBntokYsqY/Nz2YK2lWKCzJMaHXTte10Ed3eFLHc0iupNGGIGT36I4BlrOV0np/NQn0U1Z9rhhe
BLSzUt3+XIQsp1z+TQji3fRHRSR6RF1NpoZxWG9IxO1EWWoxRwNwq9twrhG7eSCFH0YpP0xdaehc
MpQ0dXbmYg04ag/TsroNdE1+Uf9f197m7wPEhNBntDR+uGpBUnWIUTlhu7iu+La1dLgniKZNhNG5
DhrfocY+H4r1K1uTUZwJRZvqxx+N3gE/IgGZjaEn+zGZ9Dh+qS7sFryVeCB9oY9BvNZepl3fqqWj
2HHUcmRg7qZQcDNqNApRUTUJ+BKbgczUUQ7XVGNtaWnUQaHhDdLszYfk5FD+IbHM5wPXJ8uQDjXt
qRZMPXRAj4h/t4p3UV+tTLRtUjmhoyFV+4HLsSLoVAwSNcSdNaJZNDc/j+/+FXtCKsw6ufDv5L5j
xKCnV9/G5zL0OYhHA7m7B/RmF5n3QoMHRPq/0Q29NBuBZIZDfWliqWv966CMjDQTq9Jc5UW8OM7C
oQ7jPkuXJQ0JyR5vqWh42qkdS3Xtkt/L1DbmgHmxIEIa88VPLL+ia+jMW/kiSWpvLwnFYdsRyyh9
B2CsDAPTKSCQsw59JOLu8ike+WgV8/ilShAmTpqKbp1Hqs90m6V2RCQCS1OqjX5GYxqfF2xXYRZ1
ibuP5WX1rXGCkkJXzJ3XLBfzTTkW+79b73fyFp2boposlGJ+S1Ouf/gERu4p0ETEERuRnU6AOhCs
VhNOwSYGAvyrI6dACRsxd+TsHelo/6n8kbVtWWqImlYylU3b9pharpVvNHTiGD+sNVPB2M+SSRzl
RiMhs59+6YoY2gDL/nG3boNDZ9qte/1owJu6TMGJdtT8XKqdJq2jQRqyF3qge/40PMEpKoZRUEI7
npkS2O3MHGbdIwiaHtLVqHFxnkI+qIPesvmWWDfnyuFehq2CXx69TvrJNqkxntot08ZRFTmr9xCI
c9RbtTKCegQW8ToGLXIrUYRyc36i1b8dbVu2eU5r/9NNBhJpa7OoqwsVGJisq+N7KQMGuOtizeej
oBXhsBSZcgX1EtRLo8yzRirQvknqpgmalVdTws8EezznbR5PDIZXRhvHgFAe8NQa+bGnscoCZDch
LG6mqWX+w22sorLFFjg+27O0owg2YSY3EZ4LjjQY8pHexBQeFd9CA83ZjHQ93jBYz9hjYHXwPXbI
FX8v0TFmTr3/caPcoLQV9sd2qHNnpk65bygQor7uK5P2eMutCyGwyU2zQQ/80Ivi1oo9jBsC4TP6
QHtlmwEep3o8fFgzN+nePjyNXBFbSh4Ri0UvWq+7M0JO0UlQQ85/xSr3Ld+di2H8xMo6aQP4EaIF
BePaH1EaP7sgJ3Zj/rK3wPTQzJ6ptoHfllBm1XxWyYHhreIjbPj21xOac0kueQ9CXkcfaA5BoFv6
3V0JiNb+D27bGJPnG86D6eTmdzPyE67KIGLLYfRFR11W8xTRq7pFQBWExIIRRlVqR9vn+ZRjH1IG
42TydLk8T/tR8NgNeYEJRzsFkvGqrfsscRBM61BCmXlDqOWrg00SfVKqm/7ZXr6d2pN17rPuBl7W
82nFWfmH0Gw4j+aaY/0IAsTuTmkN5ztfGfQ81M8nkqP+7nbnAN9dkX1K1WAwgXgP9YO1vKrwkrFp
TZ49Y5IZNeENpT5kd29sKbNrPOt/hU6CC1nJoOAbljrnAo8z6LqVDOeZYs5x5Nr4d/09YuXqJYN8
Ymw+HfWLhPMJsCSxURWY4cEvqWEHmDguQNpIUZbAQDT615xd9xJUzVSoIld0/Z7JPKmoWJexY//q
agYlLQSNrG8nrxPZT5X+U/Qqw/EhNCohHhwhMhXvQAq961UDB02/gddgoKORM1KaL053jJDnBn05
qT5ySRLBQy5fRLdNpkZRMIYku6NT6fDv0R1u6kES50UaLdR/HDNryJo+IXjts1qVW7u+we74y9+M
xRP7n9mnH8pTWcWWddfYPRcP+PP27Ms8R6kNnCyk3VXqlOCm8BEaaZodFPsrsbnak6jV9zq9luyj
ediDXpckPwN1Z3YPSsSSqK9oTTTqwXc7z87b9Y4QyEkCL4Jl39gvLu1DuaSy9kpNIrrNk2cbqLLk
mQRLsF56/8d0xwRhzpVE6RLNXGz0evM38vbc+yJb1Kob5PSGkW8hC8VQBNpYU7KOfIVK37S6Ckv8
qVXVy2kDTRA4jA0HxmgEEYuX7xMz7Kohw2tVgKkGXWOoT5c0j3LN27eoZfGenH/FvtkQoZY9xbxz
YlY8SvDcUFUh1NOjAX+1TMo2TIoz7qMU+nRL3LR3qu5Vb0mYi44OM636EewbnLbmPo4QWXaEcSPY
V0SehvklOtRcPdrqrBnL4iUNezoaPChAlBxJhqPn02fdjDpbyfJnKxwhrObKqPenn4sRZ0VU9kdd
X6RiBqkKIJhY6s0uk0p/YRobZPMwzBK/syAEj413h3oYCi06bleHY3U+URGuupYyiaRAQnNjjLbv
6I0n2cKXNF378zdwsaTVk4t5k+9PuXERqjI9RxoAPPmqu1vIE0DEFv+L3iDxnxCfTsiDsvxhFIM3
xSxavalPK1xLd/Nj0g2ccqfRlWjf7FOa1iMmYZPPrMzXg1PviceyGdaNuiqyoqABhZfS7FjUlT1t
/pNn6C0kAhZL2kwXVAmmUnq7rrYEDMFpCytvnmKTB4CCmmDxGULAlbepsVwkYkJP4tE8SFR732Vi
kij7JSeHyPz7zrhsP7JyOPT+Zt6/1APzKio6PUj2CUZsriKiO6PhTEpQ0BNKHi2UPvU1hFysstUa
sKW2fbq+3/FJ3Fbg8EGWyNd2ZRU+BgckPttQu7vxIyQKdbBYYpqGmOoaO5hWWatjD3P4L3uRhIfn
eaTh3ojXSJC2jtA9H6Kqevwf3lcji5ImxsRHd1jKI3oBSXez64jlSxfSme+e7elD1Ok0x+KHyCrg
U9/VVmhtJ0U/t2SgrTDCIEjdE32UlgJCRCuyPM0WWkoAodxZ/aRFCnonTRzrvohhh+miPLb0W+c8
fqqs4uqCg+UXbnGMDYFrLqvPb5LHYE++oUdkp5iZ4Rrm1ni+DSH+dwv84quOo+jy3JM9gn3H9ZKm
FyTJ9R7BEqbl9+MIf4o2GO2e3AEtju3i4zcZwY4KZxXYnup52RcRLFWg2Byenn09yVfIXxJsfPnE
NgE7jSICUcY6f235mo888ZB4Db0Sy9yhbFTfSdV/egxdnFmPUXkGagDGu63cHW/Osw/ZDJEXBOnN
6VgZG7tI0IPZArWl9e6m/41OavYYDu5aivz8sLEW41gqoO5HQvLbP88pyJ0wGSeE8wajw7qMWehY
JM5hTptSKsR9s+1b0s1BuUdxTj9h0WUEaYP7+VG0jLhpf+rI/TzvbIMK+7dFZ8yxmIVJG9ypavEj
637RlsQrggMDpppVGSVQZod1ae4KmGeOJyf86HUoffgKMvx1l6tJP0MwJ/3wGpCtUGFTpSwtAgLH
+/5Kijyw1ItS+BURnEopdCLrpMqaM4fsonxtnXWWQ3O3/Hp1C5I1RiY8XL9qmoCXXdGTDAYPJgfL
7pEQfzBqxuKNRFcSO5Exy+uL52jrvE3EwX04/JkZVqEIN3sRQ5s0UhscS/nX27+Ik7HElgwF9qsL
hNjS6liTp1j4wYfBXnC64uaXkq/7Muwd/dSU/njozZMu4+LW3Wv03Mi79KZIX/pYsvlCMzuKRlQv
sM/rnRAVp1MwDbpQ7sSB4HL9Ay8xoeToCtRkc1iSNulK0czxUjJM5oJGCAs7307dj9qTq8ggxB6o
u+sanjeT9p/VsuMyC6p6ZX6/vrAmazxGsQMdQ4i2LUCDUkcYLn27I6Pj15Rvr78eFddsQt4REO0k
eEWh27gjRXeo9lNjkjvUuzp6gpUO0x5k/eujradwKNkrIirMAJCg5h/3cuuIkJNafDPR+O/WAmss
MIqZ/ib/V/gaGiSNiOkEzMeGUWnpf8iQMA5VWgVLd4g7IT7WFQLBDQdA/yRzSf4EeILGxNyBPJFb
8FykdpxKfG7avs3JTEkTTawteh4ytHlcFLBFFDTR6ebNgNA9NfrLKT2qpzdRsTQQpFkuvSVnppaU
ojcB14z7LsKbInNMVlqeqJxNIYa24W0+m+SeLkw2T8+m56RN7wmh8j9wSOq9C2yI9r4zRbnGkesl
BSuVi7tuX8DxUg4c9NIhZxMFIt07pzEMMIBUjQZlJ6lzuFm8jiKAjyDvyTe/CIzOzT2PzPjIxmpj
s66DGfq/kKfq5Sz+0RDFCJJTEhjbIgvBO7uoS7/Os26ujbr3l2lhDu/9qVuasqnIO1U2YiA+D0B9
pzAplXrJI1zh+ZJhvEbrWb2RVANFTFQZCEllvwp9t9vBMFB8YyhDK1F29FxtJDjbYvlXAAMij1a0
BNFl2Jkkph7BUy9joG4Anwq7CaHO+pJJKu+8WdosBNcWOCjO99Yv/T/SfOwN0FHjH+8fiK33hTdD
hQAt+YYJjQDSBaqyij50YuOrYrT6m3lFSD35k9hrllG9MSnJz9RkpfyhYnOB8DopgRcBnudO1Pq2
30MawjfeJi6qS3u0OmBaNb4FKO2rcJEvh2QD9KnAmn/a//a55BuPgaYAmobCu5tk3R9mQ3pdxS7b
CV2dy6TnXLCFJq5R9IR5mxnz/9WAXJ4/OSmTIGWxzXV2Rcux1kgEHB0pVnZK4cG59ZoDRDNOQeE7
Rcq0AhL9mVpLzs25qiQfOgme6RIDv9N3n/TAhTM1HlZKFqXm+o/AFQkuFDZQLuf3tkdCCrR+hhuU
ZsNnT7MNv9kdzkyKg1WOorAaY+K04/nAAhACHfICbOzLyhqcDCipZntbmI/YF2RU/t2lzNomDFTV
xvYQm2m+m2ZgkU7gIz96MUWHaEm+hmVxz8EC73o+G/V9gvx+aajOC/i906Z+6GaJFbHC61UD+a86
KPOF8y/x5E0/EYqyTpR/5Rgxk4mcR+l1ECwtrOo/dlSKL1nfFfwjhbkCtc+4LNEg9avAGD7vYKYg
MmKUl1JVXXwra9NqxhRsraNnZL6nC08A923GF2b9Veg45D/q0EZYELXwq8EpFIy39OwtH4JOoVwH
0dg7DlnqK8gkqN+jNtcOqbfw+PAH9r54ICCLN8GGqNCmGO3u8L2NSlnyKugahoPYeL0HSnGEyWg/
PhDOM4nQlqGDxTICY0e7WZpBvLtBip7Gzx3NVZ9CkEyHWSbs9lY0kyjJU+SEm3RJDa0mvFaM8DLZ
0zWrtyebAAuMjqYwCAPX/sqzJgpZjEWeswwPtUrk+KkUQ5Qm5c4XQrvQ1Gy8N08F1Dieyrlfi0fU
daNxITytpA6WsgTtsqM1vyultdKv5G2dACL/HCBZLVav+jO0PnQXBvTbx7tjxzOpJnWAiMcxdwF+
LSOC3pJ1dtKfqdeN8mlz00RZDd8nQKc6PSdJXTSHaUjsw/SyHNyh9wnE75qWkXWODW0JhGExOKBV
PtT+rvob6C0uJMomqPBifNmxMvhQo9i0RI7qbfiDY07HdR/XAi6fxbbDq/dC3XnLqdeWBW7IJVs5
akPUlg+xdRTe++bj04lAnuMaa8w+U1pNAPeKgonQ6Dml53g9MqByI6Hr66z1ZBtOysj9Kzeq1KsK
s3A7LgtxXBHBnrQ4WvJiukki1h+Mb+xiiDYnYyf5S3swWtpn6Xara4dWYmdaqLFBUdEraWfasXXp
gnPcp2558Ig5N57yUarvN9emL+gI0QvuPQHxUIvWa5tzQwTfr/8WrIWWTDnwOv6knjt6IVRBw6s6
qpbCoFfmi6MadC6JgFnj/YBt5YjMwk+Vm4eXkTT301XRZgEV5PcBISNax2uWN+zTBwXmm/+ivOff
MZhXOPB+IpRSlYRf9Kr2hLRfAYloXmKvvkVVnw1Y7znYOHTa/f2oYahF7nK4FOIRQVWOsYFlpNmU
5OkvIuJxurr3XjpW3EM6xFh/yF4SiAT9pi5+tlMC0II45SU8zUFEnbdT/8kZnXuCEWJEfP5g+3Hr
pFB1bC0zyvZVFueU3Rh2PsVQk5I7YOpPnpABJ33Md9PcEzbEpYsfY/Tn5wkNLOVO9NstJ3cGdmAE
QucI6ww3xb5f7oyMhZPyYLcY1zMDK9u5XWH1Grx8eLDLToXToyAbF9lbsT4wRp+JulAORR2Y2zpw
YALIwnSnapde0RSsGEQKDxa2gi0qlhA1XAQMLoYUqNazEi/ayly/A+p2N+HvAptOOgksojXtFGMQ
UBmmxwJEEx/lA4Jspac05Lo8RCCpxIZCVsxpZbQcgyBh83wyNt60Yhnn9zsc3XWLgodOZxsOB/r5
Ya/vbXnWDWOPYhq2wsddcT9M+VG6LjFx9TD7/e14BCupEFmdy5i9kQ2K9TyfsQdoqwz+VPV0rySr
FDgkiiQn2LTUXe2DBfdVzLTqMFa0DeYupgeq6z0spRvWR6u/u45IRAopoxwgrd6Y7QbXiYFRXlM6
hL1wkfQT5hDKCKHexKZ/rsnALrJMAA9SXLBHnRDVNZEs2CpbDd+B4QYZPFDmeEgc6NL/ZqNnq6t+
fQNjqHzFVmNoLbvV9hVWZHwbOH3e6JELz9k+NHU52TMUmyFdmui94rqtIcpTFK8yMCACU6KaBCf+
RgqH2sMsWO1MbzCTZovhfQgoeFf63lOIvsfjDPERaXTebqhajCoTPU751AQFkef/neSjcNrxxW+E
kdo+EAgNsqZcGgRybJJVIo5/PDnT6pU6aF9L4CS8e6hopBUIqSkirpVelX+2jgd42L8iH4mTG0oN
UpzA/99RrYs2YEZ4q2KpTp6Rn4jpk6PHFs7umuzZ6kI/EC01b0INJ6pEJNAVztG2Cr6w8uUJvedu
6agBJyFmXB1ClsU/NDtdgQ7f8W+7LX2dn+vw5rXF9qSiFRvh/e06Yxj00XJHb49mNx+HTuh/nMMq
AWhY3BPDKDELtIFOimWo2LHaZgF1sRyzjshQ+z5OKaan/s5FBuCb0XZNET43EoKbNOsJrxRxz9zx
sKk3O0n8u9P75Zjvk5ZZGMWRkYuLsAyqs9u4o+iuXtrBA8ib/+WgqDBH9xsoqIlvLbgNPcqU2aWU
C0SPULJApBgdsz9QZcCnYl8EkY6dOVgQjRBUn1wmG0ihTsUy7YNTiwDwveuRR1hA52NLZnrbPuza
7QhJW7To2X2rGl2GOtEADVXTsj7X6KyMWHspeww0gltx04IdnBkaTI+V9w1AZG5mfggd2YbsktnZ
m42r2Xx4CE8i+AUPlIDnS62rGOTPA9XbMMo8xeBea12AjLfy0Ewt7ur8xKqWaYATnjd8PzXSl5Rz
AdS0xNhtpVFcvjsQVB6DuyKuw+wWchtUSaKTwjegAaJ5Q9mu3090vEPeW9vsoLOtK3yH0a6Jjyvw
vWBHvKZO8jzu4ucOnUsOFMY/ntAndgfwTM7ieOtyAbywlmodfuoDNalZnNX8vm+LjJ1WsDn2d7gn
9dxqHBfH5RhCHXo4Ku7wtuLxJ+GB9pXlnOMdesdm5u7sxTUAyhOA5i523YO+UQv60ipU66Jnc/dV
ghYwVOvj2JQoiiJW0Y3wzV7NB/pfRW8MnUpwsXDQO+SUjkJkVWz5EGd6BRZgQ7wk1q9GpmS2PjP/
U+ckJ+FHS+Obs3oofM5wxFuxjKrcFiz82k64bBCEoK6iyzfu6Xo5yiwyf7G0UmnY0cZWcxcJOjbP
oS8ibRyJy4b/HdPr2crBRoi5B74HVMAPMV1Shd/5PmrSsLtrGPJWZBHIc63cdZ2EeFHVNv7qgW6s
3ODJu01SGEM7G4h7jZfgYDt0D1SHNZ/LwF1U8e3ZHgsoAY+8yygERaamrLAekivHb42wWjF0t/e6
nhGudbywCBoar5GSUWw+D3FKlV1tlgtH77uMfkdX/ON0U4BxbxrQHDpVLm0ikgoejXlYWkITut1f
Ws2kAfRZD/I+7zIPk1q8P7RkZ7apBor3qQ7YFF8ZtnKbafHLHrOPsVeLlwqANKfuZPrdyEIVKUqu
ewvbSbHhrG6LH3v99zfjoRV3NODZf36Of/2aCcG77VQg4PAAK7TPCHamZ7JTcLXBhuhDW+Gk+yBm
OIqx/eSDlHFx7dGKP+U8kyndLxn+C5JS5bwIib2tho8faHWOkaMFQYIBODtrQQS3jH2A5nq0BBk3
YMeKODU4oy11iaAefoK176hFdvRUBN7EMC+Z0bh5c3fAehIT2VRTYZC5BI2Ee6BOz8PeZaQCPGfZ
XEiu8P553cokNxQXMlJVa2I+opdMYopjw6YGWqH8fYeJeL4IGBBxhjimo9vYamnPJ8GGBjYW0j86
tkEMRS/4THJhyqZz3sLg9gLJdpfB9PdE+Co4T/TCmLriVdcgWGmtjaNHKj77CwscTO6fljZ7/GHr
nrzKU+1smZH9xZXSK3vMx6DFTofp5vHpi1DHr2E0dgLIsZeG9zVbH/oYo28shSm1LtpRaAu4HUNT
2ARk6UTDbbricht9gYqv5ZKPqjwC2CNFjeZ45IgZWjm2SEOlU9FRsKpmSeOWE/O2nTVQbWinjkrZ
+8ECIKSfvoiOJazcdxQFG6ZTOBeHnmnGrjmhlkLO7nmN+09KQks2Q22noLWK2/1O65L3k77DUeTj
6T1iyCZmd8nwPtIr6cUUleOBR8dQ/pI/i49rcmKnD4xYpyLo/dKW48R91gneRZiRghW8j/k7km2j
MsKz88+hg+KIeZSVjOmee66GqKAC29GkiOKTfTmPtI4jM5a+HuexZQacpLE2Osjz99vPXgvlf2tG
1L6XSt1wDZfzm9ly+DrbsvFhp+zCnxzCyW6w/77pjb1B8bKpHbZTvSyzb/H3ej8VhTIVDfwrgXhh
JYWY40Hfg1RuqPX4uKYk8+e/4V/StcqGwK+vjqTK9QSy32dS84C5pI4U4VDSsqKCqXlND+sqkR6q
R5QzmjQd9D6yJPFpBIP8PEymlQDGJ+rzm7d7sjv91hq4HDuysk/I3SsKGbRT3Hgs5a1dT2JxCLbG
mtMMfqvSAzA3aAiUbRfFebVnVNksxG/ckqLJjYyfrazhuZ0WwtQJ/mYEk18k9nTG34tVMPCoePxj
33rAT4nJKdbSFUwR8EodfR1raAJyGc5HvHx60kTugRLnQNQ7xzRqlNT012W3XicV7kWkKKFVZ67p
gispy91fuEqFrE7+1bewEhbDnWPMNTKGw3Hrit8YqH03jo3G95YE93XIClGVcI1ftRLBvsGoydW5
0aHhlRPKeNtw+2vTL109b1ZWmvApmjmF374/LqKat36EN6E+35Axz6fvy7kgdw9y95qYea331T1H
oiqYTZQzE9SRwsaA+SRVWXqoeRLUmaSXsiZS1uFkEcl78DK/ft+8TEpoNWhshtljhLTAkRapRveN
PGeDIYzmbB3q+1mI5Jjb3/n+8g3u6l9+jQM0FSf7bAoMltuBhCms0kFrMRp2MOik3kd8FVRJehRP
cyrjlMuoiEzwqsvOv8V29WB/3GZgZBQhFjvCuILy29nv3zWV1s01U5XyUDDatxmIhp2k8xbCOgIv
/O2zcCBqByhs4x5gM/zaks6U3J4ore9DN+hCJ1s+8Kcgm6T0CaF9V++6+W344pQUS9/FQ/V7mvUv
ANX9s5VZvR1CedU5rqUDbh9dzIdJto3+O7z1h0KMLSBQRn153sjqzx9fH2ZxMbCDwYfS9e1otZ72
BqtdenVSkzfwbsYgZd/Fqtha+9wb6GsgFRXo3VFCg8qzP5VRBbyuty5zJJiOA8J7PbRZs8Qk2TTR
xn/eZolZwmSfeGY2ywyh74yQKkwug5iHtpcgLpPB8XusiYZo2Ea2I0bFL+XszXBRAbuiQbVWPTkK
9n0LAGLXPF6Gzl4v0bj1g+TWfc2DxUjXiO9fzpk/57Kkk0SCtPCuJ5+X9dQ/f72c/Kq0cDJmvYXH
Md+X7oz7fh7e+cTpQce/W4R/yFMKYPQ8iHrktmPQgRrQpSHPdQT92sgDqFmnquxx4FR1UdYMQyFh
p7QXgCcjtqInXdss6L+5L6RYIuzNHSFeMIBpYkjnADs23d0AsgWkDaYtnVSXxwxXrDNy8eXh6zLr
f139cTjOI9ZroVWws+Qxs3nos2IzOfeD59ZTZbSciMVZJHdUbIPcKPQU+p2kumz+9bsxHVpf9rou
UdXwEeAMvk6RsDWjTYZpb4hLQTvGMb4Wt7tsb/PffHOaXmlnf5NbM3/JkulY0GUl/04fD01ZTlIL
Cl3mzGl/vgLctypa7yBetkx7+0icTIFVKiR5ZuK4+ef4II7KfMseFJT+SrflY1tyGraY6N1gjufe
HH0WPG6jRWTx+6c9p+O7reyGHO+nZEtRdZmGBbShbipzHLI+FkwZKFF2ewpMlnSDuafnyrjjN08C
d4fJHMTBbh8aqfMYXsT7eiUCsbwkkx0unxLgv209WgwkOB0UUtt/xqFlpI4NFjLcqNs74Rti2lM9
Hd7qrqsFBKy3lzIJI63MK3ZbDRcA+1bBku36uE/7owxP28nxVL+YJ3XvJUM12ltjpOIDLTr4m1Pz
ZXU5CAEKK8uPzGjUU6hLouzGvrNyunEXsJAFXi9vu2lCYL7QNKVPV4JJQM7kAF6uHWnTAbU6ntVz
s7Gc0BHkRLgobl1iXMsqC36Eu+79Cc0seD5bCb2YHNYSCtsRMpg7w/KNhlaNFWvKgstXhVZlojul
bRmWkZJI9lLm+38JUXaaddBhU8U8fjTXai9PsLtwbTzrdfEnd4ix0lBhlgGtM1wq1v5wHL8GleWi
zzWrkKMCcGKdPy/tdo4fFuHsFWw/7TwTC11cNApHtpnwpDrcZ7apSIH5lYbIy7jwwNjvPshLk7co
bdmotxJLXW3fUuHLyW4D97/CID3B3U8wqRg6ojJZ1Hr207FPZ2j7tgFav1JpP0J8eqYDl3dbgq3C
cwxwd1NRN9uckppYgts2VyU0ky0q5y/BwYXingZ7+cnDWmznrwoeajx1bGMvLxkZKKT5gmpLefgB
Fs/78oJb9XAyjmKBrQa0hp8JaHHnXYSill+N163pkp2sR/JanwUthhKua+eRhxeeuE3RIkARnHW9
kwSoTgD2/g9aHdyXu4MNJ1ZK9WDDWL/5c65j60on+6A05bgiBzNVYAEPKR9LodWD4n3+p+jY/7+J
fVZ9AtFLU5P99cq1s1uZCfR+2I2ZAMQbp3MKPu8kU//chvzUWlr6WHMpeIQT031DvNBoGW1IPRi6
ptqzT+RWtCP4kDwU9lD5tDJ1sKdWngJDCbnufhLrQ1BqxExPsdV05PFJlJepHhQyk1XIdYxelfOw
xRjxpUpZWQeBASBQjN+zRmWTK5i5NhvGkiV3ANHBSg0q7Bx9jYpnXB9GZ3erb8awrU7vs66itcJc
t7igU+uu4CSXbp9/dWQn1KrmW6rM4JHXLPDKLQYZQUOS0HLl6u3IeaqSG4HlcsxRPopob8Fg2mIx
1XjqUyGbT9bYoKqObZ4FCEPpNzh0X+A7hW64rRP1hqrOZsoILNxA52LxDIUgkqXUCRX8Uwxo/AH+
KqxVQ8eesmu7gHOQ2Cs1CJkctn+gzslj7TyurY72FaSjd+HCqpJ+Oj2O3pxs9/MqP5JHk8FOOpf7
tP+N+bAeKZ9R5tIrmlD8G7LTT2yeHlrW431d9UaXNUMjeiTiiJtv91e8D/1e0KjzzW/fDeC/dwdi
kttOkCtulS1J/Zq1vox0MkamIuqfrQE10N9P6nZG8kyR2LRcjkRYa5dlJscLrEbqlCfy/Peun70L
BszfVql1sbDlZpe41YOl5dS0uzG7M6nWd1K8P0twIbI8I/scbDqICB+QUyVNKC+YXzEuvd9UeJSu
wTIrKGIpUMTH8x/IzKbTIa7WWWZRHe1NThyFMrebAKqZue0oK/rKMx4piYkkTsLXdt9bZSnKtBXV
3jV37kz4JLMvg9NsaSFXunek3NXXTpJqWM/esZMJ2BIFpzZyO9gxFO0GoSbuww9iukud77khCDgU
MjX5IB7qloxEinx1/NN8azWDu/Tp+lOWp4kpSh5FIXWqsYkTmuF8z+Wj9OK9UoG/2vLUTZ+6QNGi
gPG+PZOHwjPen3mGnenw40YqS9pnKrxMqxkA+ejAYTsRbcUOivBydDWQqsV9BdGmBRUE8QlhOHiG
7LTGV5XgUwJ4xTweH9uLycOzuhjyQLzA0ykA7xfX074ATqjkeTZsyqtUhnM1cZxkGTRJoDlvGkkb
k7zklfokSMeusLXvgM6i1b896Ow4Y4Yf/CGnzqLpM5pjiXTJhFNr82YNBKvV2jSytH1dCRBkPtBE
ggc1SKUHNiM6jcTHLxbRJK1R5E3z6I6DtieKlKmlXnh2xxONng1VcDjZgHTv1Gw4/wS+6Rdoctmf
Bz4dkI8pLp1I7o4hsKGqdtnrn+xRsxOrCVeA2R65QJCSB4wFk6vItAh7f2/xva1FpujXa5oBgC3B
nQ1No3XgYcDXN7fq8ViKeTSbp5gUYkHysbWlYqAOt8X4mHN8vDsTkMBzgd9nW44l/bW+1MZl0/VE
/Ob+ymiBSRVr8+QeDzyTea4ubKfX7iESA0sDn9CTVgyzTGmoz6TNg/0c7HYAqCPxcNpADtts0dkN
4VkUwhYaXc8IsZ273thlceIz2ArnTq/cw3vUIj1FeE2MFjrmVusCgPLrISaRMri7wdfNIx559VEn
eAedQFIdFxGY6wtn1tziJtzRFDW1Hn3cq4ZlcciZS+hZWIqO4v02vymXkcvWgjAwpnxq4prSYKF1
VnHvT3SlCkOm6uFC+e3g3kgg+oFWbtVmBQu3YzpynK/osxZ6CcbjpaiRdObZSisiFqNVsAIAXAdA
+Cdnr04xPiHnKmX0M4TG5Jc1IHj+fOffE6w3CsWSdUieCn+ZfC2Fb8Q/9BNriWEdDEljx3M1VIL0
jI+x0iCBbFZWzzDaca2HgBJLjzvedpSCrEODyD+3UIkLfTgD/DTNQOqW69nV85pt98cSjEgzCVHa
Xdo8xPcwnwMWbU/cyGpLGYBtdsj5cu2CseRok2tlKdFNVf3IFJIpJRQEl0VZ/qvvcREkBBJVlzr4
/hwkQbbNsTcLB10AfxcIYjGhAksE5qGJBkoLXO1D3v0mMkdP9aX2Exh/FphFwEPVAJMZa5MXMRe/
jbfB/3wN1Gsu80HpPWeplvJDwVsvLbI3xhJ3C6UacNgCZ9Z3Luhy7UQzehd2dffUO04BCY+ZVRJv
e2hkVWxy7u4mdYo3UBxucfeZw/APefHp6iJrjNy7wJ7Eyfba9jrm5AcBsm+tgX9Es3jfNoTpqLvK
4OZPPAXhE84JvfcESk+Xk2VFWiP179q/P1ujoqxJHJQ/6/VrsIngmyUy+EO/OSgHe5kf5fVbRcaH
iSEomagt3V0xz+xmyTOYaqZiWrWTp/X/snZmFa33KLglxj/+R7aP/1lVbDOiAlKBANogjRARRXbK
ig9zqLeRE6nrIGIpP16WtoktOKchewE8rOL9eT5PuY3Q7DHIFdGLELO8JIvPLxnxdi9xFn+SjrST
RuJvK80ChIN5/SB+F28QKgNzCjegUnSZDlpaIWIvZwG8VubrtAxCsgnDI8ZbZ6u1KJyYEW46D0kT
CERDodn1hNQAYHMxLr/pN1XynMVOhqtMw2hZuAeyYRa6OwNyfeK8Umh4gNnwU0sg8qQ3jmhsPY0L
PyflqCTMqH6qg//0pLSSXlSBcW+aTfkBsBHJ5BzZH7Pq/XZVeJeet13kl6Do1P64J8/FsXeuck5O
wDmAfhBZsduDmUy4NE8LmyhhaYQHz/4dUYlmDmlgkMK+C+wu2m4xDvV4gDiIFaAnp7aVsSMrvET7
pRfWc01OuRDARz18Yl4T4jSz3Id9ehxGlC1RloOeS4G3lf+/MEcVmB5AMGpBB8cSiilbFAOwBPLJ
y0FPzf6/0fdmf7QwJStEQlBzS7Tk3B8rYlbwglvU819RGMLItVjSN6VWgeQKyJS/fAmqzpirdqFI
+SV8xrAsq7O/CMrxAKn+TbcKgOTxSI/z9aIXHX7s6WJmaQ97mFS/ijuXRpa4mtCLwQG//K5MalLg
Ije0x1uVVtq+UCt/aQR0RKU6VJz6xywq8qyPgwMSnO3JOzRq0oFK7YkyVpV/VWSRE3D2SYAbEZ1Z
dZ2JhcJXzwNw3hIWA3iZ5LvujIOsRAGjMaTvrQC21OhCb9yRte4IjD3l0QAXa/kecj0IeddHGXQX
r/7QUgdlqKTyXexBNOKrtAoAxxX+fzWxvuO9RE/3iOhLHrHMaWZBTrl67c/CFyexcHmHKcCkm8js
4itrVcYhLUNxriY/2owvHttIA6JI8AqqlK+YvIGrUrL0XFwA1KU2LAv+5TZ4usX5/m5bya7M7prm
zWUYjwtXcmsiq8ll9u7bA6eqr5Ca7Gte3i71DdNqm+mKSsAJKlm6jjFoc+nW/wFXIwAXcjNkSahZ
jEzlJT1xiCEgRKMlExyHGcdsXeQqwEWe21fV2BcRiomn+o6GoNzcadiBU4kWMMAlYjVscbvVHXB/
UEhhg1FcQMNU65JQop8N/rCBU4wb28toHHVLId9Ef9M42HOO/+zDa46XAx35fumL/UmOszAS9JHi
/x0zwrActR6m0x5WWh2TBGJSf06uDCZdnOWOJJK40nJUIKLL1cHSeWJb0xhCDaN8Asq/zuoRsKIv
apX/k56FagY4EJGc5mZ6PUFUSbEmL9ID/4QriUC9u+V4zixDZMw6Ao5Mu73FKO+4QiX4QjlWKMmM
ByhvToG+qQmSPDVUIlozJvPzbgnpt5WdKFav0qW/21MtlO2xRRnSabusycWggC/ZdHK2QPByCGf/
8nXPjdwnCb92L+WRAA4Bxr3HiGCZXWMFEnJZNDnR7Sm1hnTR5AoOFpDhZHilCnJZ66bkjNUpRYpO
zSNSmMoPjnboOgabiIZcat1R3D5xd6aSRd2qakhCfkxsn4b0i0jiAgxiSEoX44aJ53iG0ot0AF1J
r/KBuhcXOgJ4Nej6FWHO9OXCIStt5R3etaClXm7Bn+gzB+xyC+eQlT+6jk0RowWAHCc/efVSFt/Z
WJ9ZQfigZkE521ANpvocBiw2fVe17JiU2Dt5fndZWnfilGhn1MwmzqA67Fji6D5P7PnDnhgv0qRv
bZqiloRcIrE2YPn5ssCPP7GYUHiKKWqGxpY6ZzHBpkxpoaBhGd+aGkUxuaKBZrOc+7C8HmPxApcf
5WBcbwoj13AUCd7ClCbuVgYfXTJDuUaT8UC6VRKx5n/i3e/SoKPG5KTVrH4GF/gELIjS4IclFCzt
Nx0vf0sV9HP6LnEi34vDd0ToTLXplBCKWbzaoNdPf/6lhjNQZ+7jSd6eV9i0GKOLx7DwZtcCDmQn
HSNdShoYPPWZyxq61bsl8j7n2qTHTKkJE4mamv1CcnexmdPqs5TqkBEIlhbcZOOzu0lEnWKD0fsm
JioxASDhvTOh20sOkQdDGJSpxWEWf4QZotjt4722Ya/PbmCiP2CHjJ28rASRt8wr9xQTQGYana+a
6UDrSELNGUHJfT7TcmTLdFsGPk9LpYazakI7FX2M8R7JfWAo3BOdVFi79iI6dUqp1xo2Nsn7HfOl
yTR6SrE4pez+3OZAqyw8B5ePblI8XPo2MKJ0WfQ3tid0EbLmHCOyaSoxeMa6iUAUD9sZ1z3BdtaB
v7d0DDjH1AfS8EBktt55vp7f7uQybswVg61Thj7J26a5YIOGDXMlpufOINepaeEo9YVGPpLR4tVl
G/CjMuYjkMBYclpRMBMP/Wh+I0dPXSHgSchEYQG9bzplByojqqDkwFrDvNCRmxO9n38EqVY7jkUd
XNvHbGMKJKbFOjG53+a3htVJFZzFpXt4P44mydQJB5VTutwIaXs2IlBVdRZxoyrLWKEIR0tOEx+n
vLlf7ungGM27ktj+UhQvyj42sIfmukvtE8M+84R7zrInM+nv/XWpa5o6M7NwZUCjjvIfzoDEHia1
Fk74zh291fqC1a3yQJwzJs8mwqfLfvZgwIt1ZBKDLOkT5gUbMmIK58b/pyJZXfpk36c+BZ/iZThx
yajsZBIjicE0mkifHUmgb0eAfAqhQVW91jcbX2WdeovbjMK+367y13Ny+hUTalpjL+X0WZ6b23lU
/6PT/R5UESTBa9C1nG+gq6UuhyGGeZqUxVc7sb2gbygu4ioFEJQ0Pqflm0Sse/WpXc5lQZEYEaee
WmNgncVAgIC7k2EYIHcotKfGbRq+QTUmJ18s1hleYQavL12//hypAMYu6bSK2OPtYt1/P6JFI0ed
HuuuZOGQ/T10Vrmjn2irx7VJTiWN4ny+fBxo/RnCyjLlxeE/SMi7t++OYe11nKbJJ4oCh1q3Dyk3
bluagOXHZjP52/Khqh9plvBdtih+Fwp+uyiazVO7Ef/4Tb1gfvJgVd4xbLaiET+A5UCSa50ypBNB
MVExHmrOdTJLQueO/7z06XQIet5TqrS0H0YZIzqgXR0IKyufSmiPwpjyzHqBvmB13acbef7vYy13
iFifflpLAbZhqO1RfTf7ARZqhnDETi5oe3Ip4fBhOKK5tm8j3c4lD7nipQbMmPBIlm1+r5Z4B+XI
NisO6GnWGn9Q8O+6y6dDd7X3MT5qCGCclzrM1xF4cO+x3/1jn8zM+T7cjdCkXIfKoTWMa51MWE0k
NIXdtxKZv4EqTOrT405SwE1Eh9GJidYb4z0uLNkUf+CrqCxb+PUp+ZY0M8mU+0P/SuMLP2OJsdQI
NWhr82IOsZruR7yrEI6Lq5IWU8RYbwKnNC99Z2/RyDzUI3kfhkkpxMVCuvIbBmQ+IalQEHjApzpB
Gd7NLdsgBhg0NYA9/t6ZiS2UO02QfNkTVfzjJCK6eCbH+iNZIhqUYFVvlXB8trX43xUfo38upQsC
YWxwUM3W0MjN3SijaZ9vHO3g5IowLwdfatXUn8zc56GHbpTErR1C8wOGEN5jAqCfV1CksxV6Favu
a6EyboxuBFXk7aabmhDt93t5TrSzaEOjjvDiAkosPzElocnDMkXUwS08AvHall4SpbXkhjsQoIP1
ERW4sMq4jOm1gjFs2dhN3srGSpDALSCshGvZ8GottPK049d0rWqzEbVY/74qWpAP9L1xmhCqrWdN
UXmucZ7o9Jyp3FLWVxt4S4EMtea3CHPL6MHIMxzjXmpo/Sfnihig/Qs4EAi32bYVfoER3LQaT83n
PpBjrsv3c31Jmdd7gZoQGiyewCq2gomcra9USwEliFwYdHBEQ37x8DQb6Ycdu1Q2Ne4UUjgIPqIt
AHOgwnxPlCNkdt7HzZg1qL+Onb+5DzhSB0MK9d7bzBTncDxuVGpxlNoGLpBWNMdKUZqM2cEVzLxx
bfkBorsqAlQFRTcuUjrcxQ3+ZlepMnHOwnQIL/gLQnselv3ffznss6MDreS2wdANJu8Etr1ho1dj
wHKITm/gct1lUIjv06DN49z9OFuT+jSfvTcu8Coz69l/zgU1vL045ZdjiYLzuqTEAM2G3AtgQMzM
O29KGYV9jgbw5vfCEeDHkhRb9EuIAlyJemNng2UzcXDooc9M1OR+5NWZlsNGJ6W07j69Noe7g/GK
xqoYOrh9qJ8RFQ7bJ586Za6RRUswoFkw02pv91iHOkdJOjgyYUFTabgWut74Jjm2vEgLS0dmnyrq
IQN7/xY2plOq/JFTvx2YvT4zc522hmhFrJeucgoSIDA5UpmGHC2RaAzOgpSSOh84O1d/mR2RfgCr
L6QJHt5ca27l6Dsj1JL28MvaettepwCBToN99xWWfycRLSNWgVIlsmTSQr8beRj3Ld4+9ug2Va5u
NrsNB0q4s7uphHseLjikxBMk/xH/eAZlTNJJFEU7wGyG0CRf29mxmBIxkvyrWJ35iQJR0h1L5Ulb
OxN0qB914vPn0gp1JYB2slgfls8NW/FWZUODGXqGN0HpLFv39kH3WO0ijlKMLvOdXVXXoFhW2f9P
4KakykDTq53jScDkQS327Cli2epl3ythy5fRsDfp8AexWnb97xp3J/29hBKfCwg86aZkQywBvY3N
3UhkfxMdryl4z5oh+/D+Mxl2w3luAXOIATM2eGLZeByKGA45cv1W3oIOuiUk0FR1GVjzfmFRXO+7
xfMpvBvNyYjQYAMKi5s54ypbSOOjy4HLlK1UUjW7IP/DtbxCNBlO1kLIaL7NEa4ZIEi2l0Eu+PRm
2Dk3kt01spIItw+3b5vMGdGS3H2TUkkBv77o/zBG8MEsSSJoEK39rrRrGopvOkZJguy/8UP6+N2t
7fY/nc3iywJS1WNyRcAwwylmbXKy8FzTLibYkbPqyPcHA/V5xRjCAfG/uHE0HfCu7iDN/HUpuCAW
GP906ODRPHYZ2GuLb774YeeVsvQ9Fqi3JRaKVMrur3IcujWXphPIxBdmmhYrvEKC8B6eE5iVhdmm
L4UED4xEGUL0P7K889x0YBX8mhOGNofwBRi3xKAeu02iHsi7ql0xTMeiGpCWzwqjYu5qDEriSLXM
AudPveRMF8Tqw6p0AwrlOm3YO36KWkRTne/FoquBrRetfzjGCk7Zte57fWWPrzv6YOwSBOGGm8EK
CaCatnWWYmvdEbZQFbg1vpaQYlomuC636nWpmBVnyJlUcz/tsE0zQzU9TNF/KMQ2ElUUamsp31Qt
pD7cDmObKp1dz/8/XZnwqhar848HffZSLKMGYytOejXVXS/1mMHHU4UQxEiE1hvXk5Sv9DhEdjmX
kd5NCDZTzV73B4EeZhnQ09khif1GiYJGq47Ic6h7aUsQO2DxlYtulYjffJIeqylfM7MzoluP6bVv
Wt9ZdPZfLPyi6GIgqcmLmWYYfNH+U73WvpzyeJF+qzFBB0XDy7VQ9ziJgK8IyEFV6FYsz/SIzH4o
bPtLnfgpjO5JXZsXam4gwrxhUjLaT0y41GrZcU4s+NnNY9xjRJFknfXMseVUc1Rk48+o6+RrpK9i
pfB/gyW7hTSxixYqlAzGn0YO3hoo20ll1wdQG/3et/0X8lwSmzp4J4nDSGQC79HRvrV7SruQX88T
JigDbWqtDqiUQKg1lVFneCnNTUkE/GCLZtzS4lyI/kOf0uZbz6OIGPTrNCjIwgRu2AI6/LsmFqfJ
RkiMxKgIrQdR5FZlLGAIgiLgrZTOjfzqUzzpz+tnkS5Q8VP7b1qyAWSoLdHK1LoPqzvdcmizJ1xK
1ictrltTekOBUfbqXR3GHz8UNqVtLv7Znlp3c1ikaL6/rdVPegGTWiO3mJjRI8T6le6/5EkCDnNZ
+OuRsBjJSDb5mE8r2jAwyL93fn5btBvWd2Sdest0vQID5q/dL9Z3umV9ncm3QBrAnNQwWGKpwODY
+E58BgTDOh9Pr42MNHet7Y+vIRI/HabmPkBC7OusssrR2WnCrxeI2RBz3xZdAe04pwf9bpue9usv
pAzYtPRoq/GNH5gfDPzdBxloqB1fqwz+5BjOWme7wxLS53Jyz8tIWLrHVRFZggMGdS/59TvCvv4P
hpz6jR/Cj8xcOfqcAnKro/iySPV7lCs6d6KYYdJBOajCcRnSx66JP5eowROSaRQ+EKhSr7LJr4HK
ROu3xdCmtTFvNR8amWaBFpuYo2i6VsACqyy9KmoALErSinHG4y9D8U2ClbznMLnMuwofKdSGD1Y9
qWC1PXzgF8M+s3cNhB1OoE3mGNjprrcdLd9rPBPUVFWFFrrfGWDQahPqSGeuK5RfzbOpT+gxI3pG
zPh9pbB3XY+ViB3GPToLdbHv6sjJ8Z6WIX4b1MlbzTid2uMbRs+Y7tdMRWbHTQRfZOqNLpm66zys
cL/ZstxVHKwfDltGY+RCXqhLUMjMiNcB3+DSgpaGx2dM3Es9ZeZoS7KXZdF/zCGuKWQXM2/O37/c
4Dx9xbcOGRpQhKu/g5s4I+ZSRD3/AkFJ4pDmhCitL5YMdO/JIMxobCFvnsoiqtUyjnMSEVbmwCSA
lIzrIcx/URdWaVf0ltk1KSv6Pne7gHfBKShcqYRFiSQmMUVVohfLuZlGH7py7ZOfqfxJh2tqQmOY
JnhvWisxyUYtsKQJQpuGOagkld4ju46aSHbXk1alY2+lghb1/QzemiMQ4+I2R+5Gr393n77Wvgvt
EHGwh+zssKJg7LseupsXsXqPTbFMUSGuK0VaBtXo3SKAFxsyGWIPtZWbr8yR0LelyVK3G6ipZC3D
fM4G663jT5n6KGkL8HuRLMPnkKc3YViWN8OccLb+fAubr4ywBGqxUxFUucOVLM2wQwLajLuvDZcp
njHyWv3lIEoU/eXadP1CJLOFlINXpHNl2R4+g0kaSeY8xDcmXIiYVeYiWK57LHrJgYdixp0YEQJk
JpWF4h9NCZY8rNBm/v0XSrZCvlu1HY0870Gb0A6Nj8XRvmeNz0DQcDzrubH3PK2uBhQNUoicsng3
LdRKU0vSOLeawRee3tOr/Bs03rn3VLn/JWicchX3f36VpGM/hJj7tg+slprqSflrdpyk2EC88Jg/
nAAbXfDaPKbjAafc7RT04pc2X6hsPndTQaBpH3sIll9Wee4/dFPIbQZYvjhvYhJ9p89Iq4aGx5mK
xpL65Sw0es3nY4YJ8/LxCAKXdlAPpYNz3HrK0AcBxpjQvVP2e6S0glVpHDuCBaAH6McPwiY0NxQs
YQaKRs+IxiEagY9d/hJzhE54xQ5rOLniymOgktKns2HA6vksRkPdJ1Kjg9Q0UuPqORZLJNCdNe3E
AwydiyZ8rdqyUI05e5hQ6qcHjcNBkpPRZPxP+mi2Kx9tCDBUCcfsSGs1aThKsoxgjFwCEFBf0KlH
kmkWdBdMKnM6RfFsuYfw1n33akrs3cNr4mud7VPRqazFhXuuumOQgf53+ghxrInWE+CsnJ77Eh8C
7h5NAhsjoCgWv5IHSjAPWpJhTVa09NoLyutBV02AXK7Nit7b7xzn0NWdXo6oQ2rZUf2y6ivDsnbH
M/1y9PnyypTvAPJ5fQhQglFjMtUN3F15idfpM1Ksb3s45fi7iqdXiF/9uu8iOB8FLrNpozJJD7lq
WMEY0+OMoZoxdT/oBoE+hL7VUQ5yb6DF+TiWqdJ7YsI9Op99f8i66KDvIz1i8oYvKisddXHUVw+h
Z1JJM/73ZNx6cy5hzkAdrdsY6gGN7tGRBIrd1dtSrf9pCuvUaowhfhczGSe9LxJ5ZbpHePL0J0mu
h/6yAA+5dGAGbgqFCj26iTWCOwz4xE5yG6U4XRkPrxq6js6HUcn+afXmMHg3xj3Q5AVVV4gVd0bq
BEp8VK1ynJAhPlLYw9HbJ85DM34vrIlAmTWwvceD7H7137du9ABxrbLN+SCuF10GDFdlRswgsQ4R
NxHqIcdwZMFsKIcNtL0adlL9olJj4hO1kdJg282Iyw6KaoTiT4hzyUrP9wyv9h/RKtvj5BhU79N2
LV3JVEn2PxY48Lu+EOIM0/xDmNRYToIXmoLPszfsOLZD+aHOQl+NGBKUYlLMUJG7KsPtYLOcjsaC
5acIr/X9vCKhOpWXxmZ0woKJHCppn0Pr7q3j4AsFXE5Wop/XXE/ArYeoVfJs8y9bwwu5H2NfwF8U
VtsrjiTX+N2WbHUXUSxkKl50wEhCgz+qXnP/8vJxedHLnClCSBCRWQdwFp1wUomi+gwiVwTlGJ1O
j+4djpUf2j1RatrL6aqFdgkBnBK1wTbuxgmKg6opQEaV7TqyyZuCp+7byyxtifZr0koaRb6Kp9dx
HsuGUN7sHVjxdMKEKj5Vit29/jmCF5I7WJQ+n+FY1mskbs2lauJK7wZ8IBom1KCbaZWa3BfaAM+u
7mSqjB4OVX/3ajCoWvciG/ubpV0FrPkadqgd8hBvWVnDTXLmFcir2DNgoHFQXewdWUKjTShFwkj1
+CRzzL3mFE9CtEMVyKByvDaamY2J9JEOMUecxGtfJNRhsLVqOe6QY9rqSiq9W6DULwkiQdjPpwOv
Nm/OQuMRvhn2sgbkme0ekcVmvKDAk4dNMHAI4gTbJ0eVmAEOH9igqXZild3eJ/fPXdy802GYCzI=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip : entity is "scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip";
end scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip is
  signal NLW_inst_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_result_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of inst : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of inst : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of inst : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of inst : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of inst : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of inst : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of inst : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of inst : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of inst : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of inst : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of inst : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of inst : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of inst : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of inst : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of inst : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of inst : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of inst : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of inst : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of inst : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of inst : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of inst : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of inst : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of inst : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of inst : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of inst : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of inst : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of inst : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of inst : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of inst : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of inst : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of inst : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of inst : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of inst : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of inst : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of inst : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of inst : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of inst : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of inst : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of inst : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of inst : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of inst : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of inst : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of inst : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of inst : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of inst : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of inst : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of inst : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of inst : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of inst : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of inst : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of inst : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of inst : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of inst : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of inst : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of inst : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of inst : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of inst : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of inst : label is 1;
  attribute C_PART : string;
  attribute C_PART of inst : label is "xc7z020clg400-1";
  attribute C_RATE : integer;
  attribute C_RATE of inst : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of inst : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of inst : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of inst : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of inst : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of inst : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of inst : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of inst : label is "zynq";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of inst : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
begin
inst: entity work.scharr_design_scharr_accel_0_0_floating_point_v7_1_15
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_inst_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_inst_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => NLW_inst_m_axis_result_tvalid_UNCONNECTED,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_inst_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => B"01001010111111111111111111111110",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_inst_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_inst_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_inst_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1 : entity is "scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1";
end scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u : label is "floating_point_v7_1_15,Vivado 2023.1";
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => din0_buf1(9),
      R => '0'
    );
scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : out STD_LOGIC;
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    p_dstgx_rows_channel_empty_n : in STD_LOGIC;
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    p_dstgx_cols_channel_empty_n : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    alpha_c_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \alpha_read_reg_374_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln119_reg_424_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s : entity is "scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s";
end scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\ : STD_LOGIC;
  signal alpha_read_reg_374 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_reg_439 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50 : STD_LOGIC;
  signal \i_fu_88[0]_i_3_n_9\ : STD_LOGIC;
  signal i_fu_88_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_fu_88_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln295_1_reg_412[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln295_1_reg_412[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln295_1_reg_412_reg_n_9_[0]\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_10_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_7_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_8_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_9_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394_reg_n_9_[0]\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln58_fu_351_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_1_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_2_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_3_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_4_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_i_8_n_9 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2_carry_n_9 : STD_LOGIC;
  signal r_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln295_reg_400 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sub_ln295_reg_400[1]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[2]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[3]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[5]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[6]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[7]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[8]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[8]_i_2_n_9\ : STD_LOGIC;
  signal temp_3_fu_305_p3 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal temp_3_reg_418 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \temp_3_reg_418[0]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_8_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_9_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_10_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_11_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_12_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_13_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_14_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_15_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_16_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_17_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_18_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_19_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_20_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_21_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_22_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_23_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_24_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_25_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_26_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_8_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_9_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[23]_i_1_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[23]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[23]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[10]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[11]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[12]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[13]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[14]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[15]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[16]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[17]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[18]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[19]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[1]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[20]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[21]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[22]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[23]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[2]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[3]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[4]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[5]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[6]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[7]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[8]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[9]\ : STD_LOGIC;
  signal temp_4_fu_317_p2 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal temp_5_fu_322_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal temp_5_reg_429 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \temp_5_reg_429[12]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[12]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[12]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[12]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[23]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[23]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[23]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_7_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_6_n_9\ : STD_LOGIC;
  signal temp_fu_188_p3 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal temp_i_1_neg_fu_328_p2 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \temp_i_1_neg_fu_328_p2__0\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__0_n_10\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__0_n_11\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__0_n_12\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__0_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_n_10\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_n_11\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_n_12\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__1_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_n_10\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_n_11\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_n_12\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__2_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_n_10\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_n_11\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_n_12\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__3_n_9\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__4_n_10\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__4_n_11\ : STD_LOGIC;
  signal \temp_i_1_neg_fu_328_p2_carry__4_n_12\ : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_i_1_n_9 : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_i_2_n_9 : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_i_3_n_9 : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_i_4_n_9 : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_n_10 : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_n_11 : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_n_12 : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2_carry_n_9 : STD_LOGIC;
  signal tmp_reg_384 : STD_LOGIC;
  signal trunc_ln119_reg_424 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \val_reg_379_reg_n_9_[0]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[10]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[11]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[12]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[13]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[14]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[15]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[16]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[17]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[18]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[19]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[1]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[20]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[21]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[22]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[23]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[24]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[25]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[26]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[27]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[28]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[29]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[2]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[30]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[31]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[3]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[4]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[5]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[6]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[7]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[8]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[9]\ : STD_LOGIC;
  signal \NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln58_fu_351_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln58_fu_351_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_i_1_neg_fu_328_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln295_reg_394[0]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \icmp_ln295_reg_394[0]_i_8\ : label is "soft_lutpair68";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln58_fu_351_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln58_fu_351_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[8]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \temp_3_reg_418[0]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \temp_3_reg_418[0]_i_6\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \temp_3_reg_418[10]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_3_reg_418[10]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \temp_3_reg_418[10]_i_7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \temp_3_reg_418[11]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \temp_3_reg_418[11]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \temp_3_reg_418[12]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \temp_3_reg_418[12]_i_5\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \temp_3_reg_418[13]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \temp_3_reg_418[14]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \temp_3_reg_418[14]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \temp_3_reg_418[15]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \temp_3_reg_418[15]_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \temp_3_reg_418[15]_i_6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \temp_3_reg_418[15]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \temp_3_reg_418[15]_i_8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \temp_3_reg_418[16]_i_6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \temp_3_reg_418[17]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \temp_3_reg_418[17]_i_7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \temp_3_reg_418[18]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \temp_3_reg_418[18]_i_7\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \temp_3_reg_418[19]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \temp_3_reg_418[1]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \temp_3_reg_418[20]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_11\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_14\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_16\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_17\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_19\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_20\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_22\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_23\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_24\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_26\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \temp_3_reg_418[2]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \temp_3_reg_418[2]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \temp_3_reg_418[3]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \temp_3_reg_418[4]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \temp_3_reg_418[5]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \temp_3_reg_418[6]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \temp_3_reg_418[7]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \temp_3_reg_418[7]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \temp_3_reg_418[8]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_3_reg_418[8]_i_5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \temp_3_reg_418[8]_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \temp_3_reg_418[9]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \temp_3_reg_418[9]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \temp_3_reg_418[9]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \temp_5_reg_429[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \temp_5_reg_429[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \temp_5_reg_429[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \temp_5_reg_429[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \temp_5_reg_429[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \temp_5_reg_429[15]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \temp_5_reg_429[16]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \temp_5_reg_429[17]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \temp_5_reg_429[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \temp_5_reg_429[19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \temp_5_reg_429[20]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \temp_5_reg_429[21]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \temp_5_reg_429[22]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \temp_5_reg_429[23]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \temp_5_reg_429[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \temp_5_reg_429[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \temp_5_reg_429[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \temp_5_reg_429[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \temp_5_reg_429[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \temp_5_reg_429[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \temp_5_reg_429[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \temp_5_reg_429[9]_i_1\ : label is "soft_lutpair78";
  attribute ADDER_THRESHOLD of temp_i_1_neg_fu_328_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \temp_i_1_neg_fu_328_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_i_1_neg_fu_328_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_i_1_neg_fu_328_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_i_1_neg_fu_328_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_i_1_neg_fu_328_p2_carry__4\ : label is 35;
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read <= \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\;
\alpha_read_reg_374[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => alpha_c_empty_n,
      I2 => p_dstgx_cols_channel_empty_n,
      I3 => p_dstgx_rows_channel_empty_n,
      O => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\alpha_read_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(0),
      Q => alpha_read_reg_374(0),
      R => '0'
    );
\alpha_read_reg_374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(10),
      Q => alpha_read_reg_374(10),
      R => '0'
    );
\alpha_read_reg_374_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(11),
      Q => alpha_read_reg_374(11),
      R => '0'
    );
\alpha_read_reg_374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(12),
      Q => alpha_read_reg_374(12),
      R => '0'
    );
\alpha_read_reg_374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(13),
      Q => alpha_read_reg_374(13),
      R => '0'
    );
\alpha_read_reg_374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(14),
      Q => alpha_read_reg_374(14),
      R => '0'
    );
\alpha_read_reg_374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(15),
      Q => alpha_read_reg_374(15),
      R => '0'
    );
\alpha_read_reg_374_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(16),
      Q => alpha_read_reg_374(16),
      R => '0'
    );
\alpha_read_reg_374_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(17),
      Q => alpha_read_reg_374(17),
      R => '0'
    );
\alpha_read_reg_374_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(18),
      Q => alpha_read_reg_374(18),
      R => '0'
    );
\alpha_read_reg_374_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(19),
      Q => alpha_read_reg_374(19),
      R => '0'
    );
\alpha_read_reg_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(1),
      Q => alpha_read_reg_374(1),
      R => '0'
    );
\alpha_read_reg_374_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(20),
      Q => alpha_read_reg_374(20),
      R => '0'
    );
\alpha_read_reg_374_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(21),
      Q => alpha_read_reg_374(21),
      R => '0'
    );
\alpha_read_reg_374_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(22),
      Q => alpha_read_reg_374(22),
      R => '0'
    );
\alpha_read_reg_374_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(23),
      Q => alpha_read_reg_374(23),
      R => '0'
    );
\alpha_read_reg_374_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(24),
      Q => alpha_read_reg_374(24),
      R => '0'
    );
\alpha_read_reg_374_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(25),
      Q => alpha_read_reg_374(25),
      R => '0'
    );
\alpha_read_reg_374_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(26),
      Q => alpha_read_reg_374(26),
      R => '0'
    );
\alpha_read_reg_374_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(27),
      Q => alpha_read_reg_374(27),
      R => '0'
    );
\alpha_read_reg_374_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(28),
      Q => alpha_read_reg_374(28),
      R => '0'
    );
\alpha_read_reg_374_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(29),
      Q => alpha_read_reg_374(29),
      R => '0'
    );
\alpha_read_reg_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(2),
      Q => alpha_read_reg_374(2),
      R => '0'
    );
\alpha_read_reg_374_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(30),
      Q => alpha_read_reg_374(30),
      R => '0'
    );
\alpha_read_reg_374_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(31),
      Q => alpha_read_reg_374(31),
      R => '0'
    );
\alpha_read_reg_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(3),
      Q => alpha_read_reg_374(3),
      R => '0'
    );
\alpha_read_reg_374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(4),
      Q => alpha_read_reg_374(4),
      R => '0'
    );
\alpha_read_reg_374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(5),
      Q => alpha_read_reg_374(5),
      R => '0'
    );
\alpha_read_reg_374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(6),
      Q => alpha_read_reg_374(6),
      R => '0'
    );
\alpha_read_reg_374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(7),
      Q => alpha_read_reg_374(7),
      R => '0'
    );
\alpha_read_reg_374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(8),
      Q => alpha_read_reg_374(8),
      R => '0'
    );
\alpha_read_reg_374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => \alpha_read_reg_374_reg[31]_0\(9),
      Q => alpha_read_reg_374(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F00FFFF7F00"
    )
        port map (
      I0 => p_dstgx_rows_channel_empty_n,
      I1 => p_dstgx_cols_channel_empty_n,
      I2 => alpha_c_empty_n,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^co\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      I1 => \ap_CS_fsm[1]_i_2__0_n_9\,
      I2 => \ap_CS_fsm_reg_n_9_[1]\,
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[2]\,
      I1 => \^q\(1),
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state6,
      I4 => \ap_CS_fsm_reg_n_9_[3]\,
      I5 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[1]_i_2__0_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_9_[1]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[1]\,
      Q => \ap_CS_fsm_reg_n_9_[2]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[2]\,
      Q => \ap_CS_fsm_reg_n_9_[3]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[3]\,
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
\empty_reg_439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(0),
      Q => empty_reg_439(0),
      R => '0'
    );
\empty_reg_439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(10),
      Q => empty_reg_439(10),
      R => '0'
    );
\empty_reg_439_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(11),
      Q => empty_reg_439(11),
      R => '0'
    );
\empty_reg_439_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(12),
      Q => empty_reg_439(12),
      R => '0'
    );
\empty_reg_439_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(13),
      Q => empty_reg_439(13),
      R => '0'
    );
\empty_reg_439_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(14),
      Q => empty_reg_439(14),
      R => '0'
    );
\empty_reg_439_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(15),
      Q => empty_reg_439(15),
      R => '0'
    );
\empty_reg_439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(1),
      Q => empty_reg_439(1),
      R => '0'
    );
\empty_reg_439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(2),
      Q => empty_reg_439(2),
      R => '0'
    );
\empty_reg_439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(3),
      Q => empty_reg_439(3),
      R => '0'
    );
\empty_reg_439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(4),
      Q => empty_reg_439(4),
      R => '0'
    );
\empty_reg_439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(5),
      Q => empty_reg_439(5),
      R => '0'
    );
\empty_reg_439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(6),
      Q => empty_reg_439(6),
      R => '0'
    );
\empty_reg_439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(7),
      Q => empty_reg_439(7),
      R => '0'
    );
\empty_reg_439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(8),
      Q => empty_reg_439(8),
      R => '0'
    );
\empty_reg_439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(9),
      Q => empty_reg_439(9),
      R => '0'
    );
fmul_32ns_32ns_32_4_max_dsp_1_U114: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1
     port map (
      D(31 downto 0) => r_tdata(31 downto 0),
      Q(31 downto 0) => alpha_read_reg_374(31 downto 0),
      ap_clk => ap_clk
    );
grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110: entity work.scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop
     port map (
      A(22 downto 0) => temp_i_1_neg_fu_328_p2(22 downto 0),
      B(7 downto 0) => B(7 downto 0),
      CO(0) => \^co\(0),
      D(9 downto 0) => D(9 downto 0),
      O(0) => \temp_i_1_neg_fu_328_p2__0\(23),
      Q(2) => ap_CS_fsm_state10,
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_state8,
      S(3) => \temp_5_reg_429[4]_i_4_n_9\,
      S(2) => \temp_5_reg_429[4]_i_5_n_9\,
      S(1) => \temp_5_reg_429[4]_i_6_n_9\,
      S(0) => \temp_5_reg_429[4]_i_7_n_9\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4_reg_0 => ap_enable_reg_pp0_iter4_reg,
      \ap_loop_exit_ready_pp0_iter3_reg_reg__0_0\(1 downto 0) => ap_NS_fsm(9 downto 8),
      ap_rst_n => ap_rst_n,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23,
      \icmp_ln64_fu_109_p2_carry__0_0\(15 downto 0) => empty_reg_439(15 downto 0),
      mul_ln78_reg_194_reg_0 => \temp_3_reg_418_reg_n_9_[20]\,
      mul_ln78_reg_194_reg_1 => \temp_3_reg_418_reg_n_9_[21]\,
      mul_ln78_reg_194_reg_2 => \temp_3_reg_418_reg_n_9_[22]\,
      mul_ln78_reg_194_reg_3 => \temp_3_reg_418_reg_n_9_[23]\,
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_0(23 downto 0) => temp_5_reg_429(23 downto 0),
      push => push,
      sel => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      temp_4_fu_317_p2(22 downto 0) => temp_4_fu_317_p2(23 downto 1),
      \temp_5_reg_429_reg[12]\(3) => \temp_5_reg_429[12]_i_3_n_9\,
      \temp_5_reg_429_reg[12]\(2) => \temp_5_reg_429[12]_i_4_n_9\,
      \temp_5_reg_429_reg[12]\(1) => \temp_5_reg_429[12]_i_5_n_9\,
      \temp_5_reg_429_reg[12]\(0) => \temp_5_reg_429[12]_i_6_n_9\,
      \temp_5_reg_429_reg[16]\(3) => \temp_5_reg_429[16]_i_3_n_9\,
      \temp_5_reg_429_reg[16]\(2) => \temp_5_reg_429[16]_i_4_n_9\,
      \temp_5_reg_429_reg[16]\(1) => \temp_5_reg_429[16]_i_5_n_9\,
      \temp_5_reg_429_reg[16]\(0) => \temp_5_reg_429[16]_i_6_n_9\,
      \temp_5_reg_429_reg[20]\(3) => \temp_5_reg_429[20]_i_3_n_9\,
      \temp_5_reg_429_reg[20]\(2) => \temp_5_reg_429[20]_i_4_n_9\,
      \temp_5_reg_429_reg[20]\(1) => \temp_5_reg_429[20]_i_5_n_9\,
      \temp_5_reg_429_reg[20]\(0) => \temp_5_reg_429[20]_i_6_n_9\,
      \temp_5_reg_429_reg[23]\(2) => \temp_5_reg_429[23]_i_3_n_9\,
      \temp_5_reg_429_reg[23]\(1) => \temp_5_reg_429[23]_i_4_n_9\,
      \temp_5_reg_429_reg[23]\(0) => \temp_5_reg_429[23]_i_5_n_9\,
      \temp_5_reg_429_reg[4]\ => \temp_5_reg_429[4]_i_3_n_9\,
      \temp_5_reg_429_reg[8]\(3) => \temp_5_reg_429[8]_i_3_n_9\,
      \temp_5_reg_429_reg[8]\(2) => \temp_5_reg_429[8]_i_4_n_9\,
      \temp_5_reg_429_reg[8]\(1) => \temp_5_reg_429[8]_i_5_n_9\,
      \temp_5_reg_429_reg[8]\(0) => \temp_5_reg_429[8]_i_6_n_9\,
      tmp_reg_384 => tmp_reg_384,
      \tmp_reg_384_reg[0]\(3) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47,
      \tmp_reg_384_reg[0]\(2) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48,
      \tmp_reg_384_reg[0]\(1) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49,
      \tmp_reg_384_reg[0]\(0) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50
    );
grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23,
      Q => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      R => SS(0)
    );
\i_fu_88[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0
    );
\i_fu_88[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_88_reg(0),
      O => \i_fu_88[0]_i_3_n_9\
    );
\i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_16\,
      Q => i_fu_88_reg(0),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_88_reg[0]_i_2_n_9\,
      CO(2) => \i_fu_88_reg[0]_i_2_n_10\,
      CO(1) => \i_fu_88_reg[0]_i_2_n_11\,
      CO(0) => \i_fu_88_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_88_reg[0]_i_2_n_13\,
      O(2) => \i_fu_88_reg[0]_i_2_n_14\,
      O(1) => \i_fu_88_reg[0]_i_2_n_15\,
      O(0) => \i_fu_88_reg[0]_i_2_n_16\,
      S(3 downto 1) => i_fu_88_reg(3 downto 1),
      S(0) => \i_fu_88[0]_i_3_n_9\
    );
\i_fu_88_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_14\,
      Q => i_fu_88_reg(10),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_13\,
      Q => i_fu_88_reg(11),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[12]_i_1_n_16\,
      Q => i_fu_88_reg(12),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \i_fu_88_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => i_fu_88_reg(12)
    );
\i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_15\,
      Q => i_fu_88_reg(1),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_14\,
      Q => i_fu_88_reg(2),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_13\,
      Q => i_fu_88_reg(3),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_16\,
      Q => i_fu_88_reg(4),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[0]_i_2_n_9\,
      CO(3) => \i_fu_88_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_88_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_88_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_88_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[4]_i_1_n_13\,
      O(2) => \i_fu_88_reg[4]_i_1_n_14\,
      O(1) => \i_fu_88_reg[4]_i_1_n_15\,
      O(0) => \i_fu_88_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_88_reg(7 downto 4)
    );
\i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_15\,
      Q => i_fu_88_reg(5),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_14\,
      Q => i_fu_88_reg(6),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_13\,
      Q => i_fu_88_reg(7),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_16\,
      Q => i_fu_88_reg(8),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[4]_i_1_n_9\,
      CO(3) => \i_fu_88_reg[8]_i_1_n_9\,
      CO(2) => \i_fu_88_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_88_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_88_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[8]_i_1_n_13\,
      O(2) => \i_fu_88_reg[8]_i_1_n_14\,
      O(1) => \i_fu_88_reg[8]_i_1_n_15\,
      O(0) => \i_fu_88_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_88_reg(11 downto 8)
    );
\i_fu_88_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_15\,
      Q => i_fu_88_reg(9),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\icmp_ln295_1_reg_412[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I2 => \icmp_ln295_1_reg_412[0]_i_2_n_9\,
      I3 => \val_reg_379_reg_n_9_[26]\,
      I4 => \val_reg_379_reg_n_9_[30]\,
      I5 => \val_reg_379_reg_n_9_[25]\,
      O => \icmp_ln295_1_reg_412[0]_i_1_n_9\
    );
\icmp_ln295_1_reg_412[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \val_reg_379_reg_n_9_[23]\,
      I2 => \val_reg_379_reg_n_9_[24]\,
      I3 => \val_reg_379_reg_n_9_[27]\,
      I4 => \val_reg_379_reg_n_9_[28]\,
      I5 => \val_reg_379_reg_n_9_[29]\,
      O => \icmp_ln295_1_reg_412[0]_i_2_n_9\
    );
\icmp_ln295_1_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln295_1_reg_412[0]_i_1_n_9\,
      Q => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      R => '0'
    );
\icmp_ln295_reg_394[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I2 => \icmp_ln295_reg_394[0]_i_2_n_9\,
      I3 => \icmp_ln295_reg_394[0]_i_3_n_9\,
      I4 => \icmp_ln295_reg_394[0]_i_4_n_9\,
      I5 => \icmp_ln295_reg_394[0]_i_5_n_9\,
      O => \icmp_ln295_reg_394[0]_i_1_n_9\
    );
\icmp_ln295_reg_394[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[10]\,
      I1 => \val_reg_379_reg_n_9_[11]\,
      I2 => \val_reg_379_reg_n_9_[16]\,
      I3 => \val_reg_379_reg_n_9_[3]\,
      O => \icmp_ln295_reg_394[0]_i_10_n_9\
    );
\icmp_ln295_reg_394[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[14]\,
      I1 => \val_reg_379_reg_n_9_[18]\,
      I2 => \val_reg_379_reg_n_9_[25]\,
      I3 => \val_reg_379_reg_n_9_[15]\,
      I4 => \icmp_ln295_reg_394[0]_i_6_n_9\,
      I5 => \icmp_ln295_reg_394[0]_i_7_n_9\,
      O => \icmp_ln295_reg_394[0]_i_2_n_9\
    );
\icmp_ln295_reg_394[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[30]\,
      I1 => \val_reg_379_reg_n_9_[6]\,
      I2 => \val_reg_379_reg_n_9_[27]\,
      I3 => \val_reg_379_reg_n_9_[0]\,
      I4 => \icmp_ln295_reg_394[0]_i_8_n_9\,
      O => \icmp_ln295_reg_394[0]_i_3_n_9\
    );
\icmp_ln295_reg_394[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[12]\,
      I1 => \val_reg_379_reg_n_9_[20]\,
      I2 => \val_reg_379_reg_n_9_[1]\,
      I3 => \val_reg_379_reg_n_9_[13]\,
      I4 => \icmp_ln295_reg_394[0]_i_9_n_9\,
      O => \icmp_ln295_reg_394[0]_i_4_n_9\
    );
\icmp_ln295_reg_394[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[22]\,
      I1 => \val_reg_379_reg_n_9_[21]\,
      I2 => \val_reg_379_reg_n_9_[5]\,
      I3 => \val_reg_379_reg_n_9_[4]\,
      I4 => \icmp_ln295_reg_394[0]_i_10_n_9\,
      O => \icmp_ln295_reg_394[0]_i_5_n_9\
    );
\icmp_ln295_reg_394[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[23]\,
      I1 => ap_CS_fsm_state6,
      O => \icmp_ln295_reg_394[0]_i_6_n_9\
    );
\icmp_ln295_reg_394[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[28]\,
      I1 => \val_reg_379_reg_n_9_[29]\,
      O => \icmp_ln295_reg_394[0]_i_7_n_9\
    );
\icmp_ln295_reg_394[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[9]\,
      I1 => \val_reg_379_reg_n_9_[2]\,
      I2 => \val_reg_379_reg_n_9_[17]\,
      I3 => \val_reg_379_reg_n_9_[24]\,
      O => \icmp_ln295_reg_394[0]_i_8_n_9\
    );
\icmp_ln295_reg_394[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[7]\,
      I1 => \val_reg_379_reg_n_9_[8]\,
      I2 => \val_reg_379_reg_n_9_[19]\,
      I3 => \val_reg_379_reg_n_9_[26]\,
      O => \icmp_ln295_reg_394[0]_i_9_n_9\
    );
\icmp_ln295_reg_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln295_reg_394[0]_i_1_n_9\,
      Q => \icmp_ln295_reg_394_reg_n_9_[0]\,
      R => '0'
    );
icmp_ln58_fu_351_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln58_fu_351_p2_carry_n_9,
      CO(2) => icmp_ln58_fu_351_p2_carry_n_10,
      CO(1) => icmp_ln58_fu_351_p2_carry_n_11,
      CO(0) => icmp_ln58_fu_351_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => icmp_ln58_fu_351_p2_carry_i_1_n_9,
      DI(2) => icmp_ln58_fu_351_p2_carry_i_2_n_9,
      DI(1) => icmp_ln58_fu_351_p2_carry_i_3_n_9,
      DI(0) => icmp_ln58_fu_351_p2_carry_i_4_n_9,
      O(3 downto 0) => NLW_icmp_ln58_fu_351_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln58_fu_351_p2_carry_i_5_n_9,
      S(2) => icmp_ln58_fu_351_p2_carry_i_6_n_9,
      S(1) => icmp_ln58_fu_351_p2_carry_i_7_n_9,
      S(0) => icmp_ln58_fu_351_p2_carry_i_8_n_9
    );
\icmp_ln58_fu_351_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln58_fu_351_p2_carry_n_9,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln58_fu_351_p2_carry__0_n_10\,
      CO(1) => \icmp_ln58_fu_351_p2_carry__0_n_11\,
      CO(0) => \icmp_ln58_fu_351_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln58_fu_351_p2_carry__0_i_1_n_9\,
      DI(2) => \icmp_ln58_fu_351_p2_carry__0_i_2_n_9\,
      DI(1) => \icmp_ln58_fu_351_p2_carry__0_i_3_n_9\,
      DI(0) => \icmp_ln58_fu_351_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_icmp_ln58_fu_351_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln58_fu_351_p2_carry__0_i_5_n_9\,
      S(2) => \icmp_ln58_fu_351_p2_carry__0_i_6_n_9\,
      S(1) => \icmp_ln58_fu_351_p2_carry__0_i_7_n_9\,
      S(0) => \icmp_ln58_fu_351_p2_carry__0_i_8_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln119_reg_424(15),
      I1 => trunc_ln119_reg_424(14),
      O => \icmp_ln58_fu_351_p2_carry__0_i_1_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => trunc_ln119_reg_424(13),
      I1 => i_fu_88_reg(12),
      I2 => trunc_ln119_reg_424(12),
      O => \icmp_ln58_fu_351_p2_carry__0_i_2_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(11),
      I1 => i_fu_88_reg(11),
      I2 => trunc_ln119_reg_424(10),
      I3 => i_fu_88_reg(10),
      O => \icmp_ln58_fu_351_p2_carry__0_i_3_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(9),
      I1 => i_fu_88_reg(9),
      I2 => trunc_ln119_reg_424(8),
      I3 => i_fu_88_reg(8),
      O => \icmp_ln58_fu_351_p2_carry__0_i_4_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln119_reg_424(14),
      I1 => trunc_ln119_reg_424(15),
      O => \icmp_ln58_fu_351_p2_carry__0_i_5_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => trunc_ln119_reg_424(13),
      I1 => i_fu_88_reg(12),
      I2 => trunc_ln119_reg_424(12),
      O => \icmp_ln58_fu_351_p2_carry__0_i_6_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(11),
      I1 => trunc_ln119_reg_424(11),
      I2 => i_fu_88_reg(10),
      I3 => trunc_ln119_reg_424(10),
      O => \icmp_ln58_fu_351_p2_carry__0_i_7_n_9\
    );
\icmp_ln58_fu_351_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(9),
      I1 => trunc_ln119_reg_424(9),
      I2 => i_fu_88_reg(8),
      I3 => trunc_ln119_reg_424(8),
      O => \icmp_ln58_fu_351_p2_carry__0_i_8_n_9\
    );
icmp_ln58_fu_351_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(7),
      I1 => i_fu_88_reg(7),
      I2 => trunc_ln119_reg_424(6),
      I3 => i_fu_88_reg(6),
      O => icmp_ln58_fu_351_p2_carry_i_1_n_9
    );
icmp_ln58_fu_351_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(5),
      I1 => i_fu_88_reg(5),
      I2 => trunc_ln119_reg_424(4),
      I3 => i_fu_88_reg(4),
      O => icmp_ln58_fu_351_p2_carry_i_2_n_9
    );
icmp_ln58_fu_351_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(3),
      I1 => i_fu_88_reg(3),
      I2 => trunc_ln119_reg_424(2),
      I3 => i_fu_88_reg(2),
      O => icmp_ln58_fu_351_p2_carry_i_3_n_9
    );
icmp_ln58_fu_351_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(1),
      I1 => i_fu_88_reg(1),
      I2 => trunc_ln119_reg_424(0),
      I3 => i_fu_88_reg(0),
      O => icmp_ln58_fu_351_p2_carry_i_4_n_9
    );
icmp_ln58_fu_351_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(7),
      I1 => trunc_ln119_reg_424(7),
      I2 => i_fu_88_reg(6),
      I3 => trunc_ln119_reg_424(6),
      O => icmp_ln58_fu_351_p2_carry_i_5_n_9
    );
icmp_ln58_fu_351_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(5),
      I1 => trunc_ln119_reg_424(5),
      I2 => i_fu_88_reg(4),
      I3 => trunc_ln119_reg_424(4),
      O => icmp_ln58_fu_351_p2_carry_i_6_n_9
    );
icmp_ln58_fu_351_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(3),
      I1 => trunc_ln119_reg_424(3),
      I2 => i_fu_88_reg(2),
      I3 => trunc_ln119_reg_424(2),
      O => icmp_ln58_fu_351_p2_carry_i_7_n_9
    );
icmp_ln58_fu_351_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(1),
      I1 => trunc_ln119_reg_424(1),
      I2 => i_fu_88_reg(0),
      I3 => trunc_ln119_reg_424(0),
      O => icmp_ln58_fu_351_p2_carry_i_8_n_9
    );
int_ap_idle_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_dstgx_rows_channel_empty_n,
      I2 => dst_1_rows_channel_empty_n,
      I3 => p_dstgx_cols_channel_empty_n,
      O => \ap_CS_fsm_reg[0]_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_dstgx_cols_channel_empty_n,
      I1 => \^q\(1),
      I2 => \^co\(0),
      O => empty_n_reg
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_dstgx_rows_channel_empty_n,
      I1 => \^q\(1),
      I2 => \^co\(0),
      O => empty_n_reg_0
    );
\sub_ln295_reg_400[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[24]\,
      I1 => \val_reg_379_reg_n_9_[23]\,
      O => \sub_ln295_reg_400[1]_i_1_n_9\
    );
\sub_ln295_reg_400[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[25]\,
      I1 => \val_reg_379_reg_n_9_[24]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      O => \sub_ln295_reg_400[2]_i_1_n_9\
    );
\sub_ln295_reg_400[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[26]\,
      I1 => \val_reg_379_reg_n_9_[25]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      I3 => \val_reg_379_reg_n_9_[24]\,
      O => \sub_ln295_reg_400[3]_i_1_n_9\
    );
\sub_ln295_reg_400[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[27]\,
      I1 => \val_reg_379_reg_n_9_[24]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      I3 => \val_reg_379_reg_n_9_[25]\,
      I4 => \val_reg_379_reg_n_9_[26]\,
      O => \sub_ln295_reg_400[4]_i_1_n_9\
    );
\sub_ln295_reg_400[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666666AAAAAAAA"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[28]\,
      I1 => \val_reg_379_reg_n_9_[26]\,
      I2 => \val_reg_379_reg_n_9_[25]\,
      I3 => \val_reg_379_reg_n_9_[23]\,
      I4 => \val_reg_379_reg_n_9_[24]\,
      I5 => \val_reg_379_reg_n_9_[27]\,
      O => \sub_ln295_reg_400[5]_i_1_n_9\
    );
\sub_ln295_reg_400[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[29]\,
      I1 => \sub_ln295_reg_400[8]_i_2_n_9\,
      I2 => \val_reg_379_reg_n_9_[28]\,
      O => \sub_ln295_reg_400[6]_i_1_n_9\
    );
\sub_ln295_reg_400[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[30]\,
      I1 => \sub_ln295_reg_400[8]_i_2_n_9\,
      I2 => \val_reg_379_reg_n_9_[28]\,
      I3 => \val_reg_379_reg_n_9_[29]\,
      O => \sub_ln295_reg_400[7]_i_1_n_9\
    );
\sub_ln295_reg_400[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[30]\,
      I1 => \sub_ln295_reg_400[8]_i_2_n_9\,
      I2 => \val_reg_379_reg_n_9_[28]\,
      I3 => \val_reg_379_reg_n_9_[29]\,
      O => \sub_ln295_reg_400[8]_i_1_n_9\
    );
\sub_ln295_reg_400[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[27]\,
      I1 => \val_reg_379_reg_n_9_[24]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      I3 => \val_reg_379_reg_n_9_[25]\,
      I4 => \val_reg_379_reg_n_9_[26]\,
      O => \sub_ln295_reg_400[8]_i_2_n_9\
    );
\sub_ln295_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[23]\,
      Q => sub_ln295_reg_400(0),
      R => '0'
    );
\sub_ln295_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[1]_i_1_n_9\,
      Q => sub_ln295_reg_400(1),
      R => '0'
    );
\sub_ln295_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[2]_i_1_n_9\,
      Q => sub_ln295_reg_400(2),
      R => '0'
    );
\sub_ln295_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[3]_i_1_n_9\,
      Q => sub_ln295_reg_400(3),
      R => '0'
    );
\sub_ln295_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[4]_i_1_n_9\,
      Q => sub_ln295_reg_400(4),
      R => '0'
    );
\sub_ln295_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[5]_i_1_n_9\,
      Q => sub_ln295_reg_400(5),
      R => '0'
    );
\sub_ln295_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[6]_i_1_n_9\,
      Q => sub_ln295_reg_400(6),
      R => '0'
    );
\sub_ln295_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[7]_i_1_n_9\,
      Q => sub_ln295_reg_400(7),
      R => '0'
    );
\sub_ln295_reg_400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[8]_i_1_n_9\,
      Q => sub_ln295_reg_400(8),
      R => '0'
    );
\temp_3_reg_418[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_2_n_9\,
      I1 => \temp_3_reg_418[0]_i_3_n_9\,
      I2 => temp_fu_188_p3(0),
      I3 => \temp_3_reg_418[0]_i_4_n_9\,
      I4 => sub_ln295_reg_400(3),
      I5 => \temp_3_reg_418[22]_i_4_n_9\,
      O => temp_3_fu_305_p3(0)
    );
\temp_3_reg_418[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000EAEAEAEA"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_5_n_9\,
      I1 => \temp_3_reg_418[1]_i_5_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => temp_fu_188_p3(0),
      I5 => \temp_3_reg_418[22]_i_3_n_9\,
      O => \temp_3_reg_418[0]_i_2_n_9\
    );
\temp_3_reg_418[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sub_ln295_reg_400(3),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(2),
      I4 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[0]_i_3_n_9\
    );
\temp_3_reg_418[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sub_ln295_reg_400(2),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(1),
      O => \temp_3_reg_418[0]_i_4_n_9\
    );
\temp_3_reg_418[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_6_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => \temp_3_reg_418[0]_i_7_n_9\,
      I3 => sub_ln295_reg_400(1),
      I4 => \temp_3_reg_418[2]_i_5_n_9\,
      I5 => sub_ln295_reg_400(0),
      O => \temp_3_reg_418[0]_i_5_n_9\
    );
\temp_3_reg_418[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(8),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(16),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(0),
      O => \temp_3_reg_418[0]_i_6_n_9\
    );
\temp_3_reg_418[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(12),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(20),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(4),
      O => \temp_3_reg_418[0]_i_7_n_9\
    );
\temp_3_reg_418[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBAAABA"
    )
        port map (
      I0 => \temp_3_reg_418[10]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[11]_i_3_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[10]_i_3_n_9\,
      O => temp_3_fu_305_p3(10)
    );
\temp_3_reg_418[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[10]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[11]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(10),
      O => \temp_3_reg_418[10]_i_2_n_9\
    );
\temp_3_reg_418[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[10]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[12]_i_4_n_9\,
      O => \temp_3_reg_418[10]_i_3_n_9\
    );
\temp_3_reg_418[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[12]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[10]_i_6_n_9\,
      O => \temp_3_reg_418[10]_i_4_n_9\
    );
\temp_3_reg_418[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220030"
    )
        port map (
      I0 => temp_fu_188_p3(3),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(7),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[10]_i_5_n_9\
    );
\temp_3_reg_418[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => temp_fu_188_p3(14),
      I1 => sub_ln295_reg_400(4),
      I2 => temp_fu_188_p3(22),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[10]_i_7_n_9\,
      O => \temp_3_reg_418[10]_i_6_n_9\
    );
\temp_3_reg_418[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(10),
      I3 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[10]_i_7_n_9\
    );
\temp_3_reg_418[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \temp_3_reg_418[11]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[12]_i_2_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[11]_i_3_n_9\,
      O => temp_3_fu_305_p3(11)
    );
\temp_3_reg_418[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => temp_fu_188_p3(11),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[11]_i_4_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[12]_i_5_n_9\,
      I5 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[11]_i_2_n_9\
    );
\temp_3_reg_418[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[11]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[13]_i_4_n_9\,
      O => \temp_3_reg_418[11]_i_3_n_9\
    );
\temp_3_reg_418[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[13]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[11]_i_6_n_9\,
      O => \temp_3_reg_418[11]_i_4_n_9\
    );
\temp_3_reg_418[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(4),
      I1 => temp_fu_188_p3(0),
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(8),
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[11]_i_5_n_9\
    );
\temp_3_reg_418[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00CC00B800B8"
    )
        port map (
      I0 => temp_fu_188_p3(15),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(11),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(19),
      I5 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[11]_i_6_n_9\
    );
\temp_3_reg_418[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[12]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[13]_i_2_n_9\,
      I4 => \temp_3_reg_418[12]_i_3_n_9\,
      O => temp_3_fu_305_p3(12)
    );
\temp_3_reg_418[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[12]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[14]_i_5_n_9\,
      O => \temp_3_reg_418[12]_i_2_n_9\
    );
\temp_3_reg_418[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[13]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[12]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(12),
      O => \temp_3_reg_418[12]_i_3_n_9\
    );
\temp_3_reg_418[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => temp_fu_188_p3(1),
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(9),
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[12]_i_4_n_9\
    );
\temp_3_reg_418[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \temp_3_reg_418[14]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[12]_i_6_n_9\,
      O => \temp_3_reg_418[12]_i_5_n_9\
    );
\temp_3_reg_418[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000CA00CA"
    )
        port map (
      I0 => temp_fu_188_p3(12),
      I1 => temp_fu_188_p3(20),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(16),
      I5 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[12]_i_6_n_9\
    );
\temp_3_reg_418[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4045"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[13]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[14]_i_3_n_9\,
      I4 => \temp_3_reg_418[13]_i_3_n_9\,
      O => temp_3_fu_305_p3(13)
    );
\temp_3_reg_418[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[13]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[15]_i_4_n_9\,
      O => \temp_3_reg_418[13]_i_2_n_9\
    );
\temp_3_reg_418[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF002E2E00002E2E"
    )
        port map (
      I0 => \temp_3_reg_418[13]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[14]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(13),
      O => \temp_3_reg_418[13]_i_3_n_9\
    );
\temp_3_reg_418[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(6),
      I1 => temp_fu_188_p3(2),
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(10),
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[13]_i_4_n_9\
    );
\temp_3_reg_418[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_9_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[13]_i_6_n_9\,
      O => \temp_3_reg_418[13]_i_5_n_9\
    );
\temp_3_reg_418[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000CA00CA"
    )
        port map (
      I0 => temp_fu_188_p3(13),
      I1 => temp_fu_188_p3(21),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(17),
      I5 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[13]_i_6_n_9\
    );
\temp_3_reg_418[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[14]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[15]_i_2_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[14]_i_3_n_9\,
      O => temp_3_fu_305_p3(14)
    );
\temp_3_reg_418[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(14),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[14]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[15]_i_6_n_9\,
      O => \temp_3_reg_418[14]_i_2_n_9\
    );
\temp_3_reg_418[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[14]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[16]_i_4_n_9\,
      O => \temp_3_reg_418[14]_i_3_n_9\
    );
\temp_3_reg_418[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_8_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[14]_i_6_n_9\,
      O => \temp_3_reg_418[14]_i_4_n_9\
    );
\temp_3_reg_418[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(7),
      I1 => temp_fu_188_p3(3),
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(11),
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[14]_i_5_n_9\
    );
\temp_3_reg_418[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(14),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(22),
      I5 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[14]_i_6_n_9\
    );
\temp_3_reg_418[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1504"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[15]_i_2_n_9\,
      I3 => \temp_3_reg_418[16]_i_2_n_9\,
      I4 => \temp_3_reg_418[15]_i_3_n_9\,
      O => temp_3_fu_305_p3(15)
    );
\temp_3_reg_418[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[17]_i_5_n_9\,
      O => \temp_3_reg_418[15]_i_2_n_9\
    );
\temp_3_reg_418[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F80808F8F8F"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => temp_fu_188_p3(15),
      I2 => \temp_3_reg_418[22]_i_3_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[15]_i_5_n_9\,
      I5 => \temp_3_reg_418[15]_i_6_n_9\,
      O => \temp_3_reg_418[15]_i_3_n_9\
    );
\temp_3_reg_418[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B080B080000FFFF"
    )
        port map (
      I0 => temp_fu_188_p3(0),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(8),
      I4 => \temp_3_reg_418[15]_i_7_n_9\,
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[15]_i_4_n_9\
    );
\temp_3_reg_418[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[18]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[15]_i_8_n_9\,
      O => \temp_3_reg_418[15]_i_5_n_9\
    );
\temp_3_reg_418[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[17]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[15]_i_9_n_9\,
      O => \temp_3_reg_418[15]_i_6_n_9\
    );
\temp_3_reg_418[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(4),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(12),
      O => \temp_3_reg_418[15]_i_7_n_9\
    );
\temp_3_reg_418[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => temp_fu_188_p3(20),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(16),
      O => \temp_3_reg_418[15]_i_8_n_9\
    );
\temp_3_reg_418[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC4FFC7"
    )
        port map (
      I0 => temp_fu_188_p3(19),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(15),
      O => \temp_3_reg_418[15]_i_9_n_9\
    );
\temp_3_reg_418[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4045"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[16]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[17]_i_3_n_9\,
      I4 => \temp_3_reg_418[16]_i_3_n_9\,
      O => temp_3_fu_305_p3(16)
    );
\temp_3_reg_418[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[16]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[18]_i_5_n_9\,
      O => \temp_3_reg_418[16]_i_2_n_9\
    );
\temp_3_reg_418[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C505"
    )
        port map (
      I0 => \temp_3_reg_418[16]_i_5_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_3_n_9\,
      I3 => temp_fu_188_p3(16),
      O => \temp_3_reg_418[16]_i_3_n_9\
    );
\temp_3_reg_418[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7F4F7FFFF0000"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(9),
      I4 => \temp_3_reg_418[16]_i_6_n_9\,
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[16]_i_4_n_9\
    );
\temp_3_reg_418[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[17]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[16]_i_5_n_9\
    );
\temp_3_reg_418[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(13),
      O => \temp_3_reg_418[16]_i_6_n_9\
    );
\temp_3_reg_418[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[17]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[18]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[17]_i_3_n_9\,
      O => temp_3_fu_305_p3(17)
    );
\temp_3_reg_418[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(17),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[17]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[18]_i_4_n_9\,
      O => \temp_3_reg_418[17]_i_2_n_9\
    );
\temp_3_reg_418[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[17]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[19]_i_5_n_9\,
      O => \temp_3_reg_418[17]_i_3_n_9\
    );
\temp_3_reg_418[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEF0000"
    )
        port map (
      I0 => sub_ln295_reg_400(3),
      I1 => sub_ln295_reg_400(4),
      I2 => temp_fu_188_p3(19),
      I3 => sub_ln295_reg_400(2),
      I4 => sub_ln295_reg_400(1),
      I5 => \temp_3_reg_418[17]_i_6_n_9\,
      O => \temp_3_reg_418[17]_i_4_n_9\
    );
\temp_3_reg_418[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(2),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(10),
      I4 => \temp_3_reg_418[22]_i_19_n_9\,
      I5 => \temp_3_reg_418[17]_i_7_n_9\,
      O => \temp_3_reg_418[17]_i_5_n_9\
    );
\temp_3_reg_418[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => temp_fu_188_p3(21),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(17),
      O => \temp_3_reg_418[17]_i_6_n_9\
    );
\temp_3_reg_418[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(6),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(14),
      O => \temp_3_reg_418[17]_i_7_n_9\
    );
\temp_3_reg_418[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774474"
    )
        port map (
      I0 => \temp_3_reg_418[18]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[18]_i_3_n_9\,
      I4 => \temp_3_reg_418[19]_i_3_n_9\,
      O => temp_3_fu_305_p3(18)
    );
\temp_3_reg_418[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7774447477777777"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[18]_i_4_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[19]_i_4_n_9\,
      I5 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[18]_i_2_n_9\
    );
\temp_3_reg_418[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[18]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[20]_i_5_n_9\,
      O => \temp_3_reg_418[18]_i_3_n_9\
    );
\temp_3_reg_418[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => sub_ln295_reg_400(4),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(2),
      I3 => temp_fu_188_p3(20),
      I4 => sub_ln295_reg_400(1),
      I5 => \temp_3_reg_418[18]_i_6_n_9\,
      O => \temp_3_reg_418[18]_i_4_n_9\
    );
\temp_3_reg_418[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => temp_fu_188_p3(7),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(15),
      I4 => \temp_3_reg_418[18]_i_7_n_9\,
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[18]_i_5_n_9\
    );
\temp_3_reg_418[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => temp_fu_188_p3(22),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(18),
      O => \temp_3_reg_418[18]_i_6_n_9\
    );
\temp_3_reg_418[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(3),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(11),
      O => \temp_3_reg_418[18]_i_7_n_9\
    );
\temp_3_reg_418[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAB"
    )
        port map (
      I0 => \temp_3_reg_418[19]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[20]_i_3_n_9\,
      I4 => \temp_3_reg_418[19]_i_3_n_9\,
      O => temp_3_fu_305_p3(19)
    );
\temp_3_reg_418[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880F000FFF"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => temp_fu_188_p3(19),
      I2 => \temp_3_reg_418[20]_i_4_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[19]_i_4_n_9\,
      I5 => \temp_3_reg_418[22]_i_3_n_9\,
      O => \temp_3_reg_418[19]_i_2_n_9\
    );
\temp_3_reg_418[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3553"
    )
        port map (
      I0 => \temp_3_reg_418[19]_i_5_n_9\,
      I1 => \temp_3_reg_418[21]_i_6_n_9\,
      I2 => sub_ln295_reg_400(1),
      I3 => sub_ln295_reg_400(0),
      O => \temp_3_reg_418[19]_i_3_n_9\
    );
\temp_3_reg_418[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFCFCFCFF"
    )
        port map (
      I0 => temp_fu_188_p3(21),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(4),
      I3 => temp_fu_188_p3(19),
      I4 => sub_ln295_reg_400(2),
      I5 => sub_ln295_reg_400(1),
      O => \temp_3_reg_418[19]_i_4_n_9\
    );
\temp_3_reg_418[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(4),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(12),
      I4 => \temp_3_reg_418[22]_i_19_n_9\,
      I5 => \temp_3_reg_418[22]_i_15_n_9\,
      O => \temp_3_reg_418[19]_i_5_n_9\
    );
\temp_3_reg_418[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20202"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_6_n_9\,
      I1 => \temp_3_reg_418[2]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[1]_i_4_n_9\,
      I4 => sub_ln295_reg_400(1),
      O => \temp_3_reg_418[1]_i_2_n_9\
    );
\temp_3_reg_418[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[1]_i_5_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[2]_i_4_n_9\,
      I5 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[1]_i_3_n_9\
    );
\temp_3_reg_418[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFEFFFFFFFF"
    )
        port map (
      I0 => sub_ln295_reg_400(4),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(1),
      I4 => sub_ln295_reg_400(3),
      I5 => temp_fu_188_p3(0),
      O => \temp_3_reg_418[1]_i_4_n_9\
    );
\temp_3_reg_418[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \temp_3_reg_418[3]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[1]_i_6_n_9\,
      I3 => sub_ln295_reg_400(2),
      I4 => \temp_3_reg_418[1]_i_7_n_9\,
      O => \temp_3_reg_418[1]_i_5_n_9\
    );
\temp_3_reg_418[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(13),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(21),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(5),
      O => \temp_3_reg_418[1]_i_6_n_9\
    );
\temp_3_reg_418[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(9),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(17),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(1),
      O => \temp_3_reg_418[1]_i_7_n_9\
    );
\temp_3_reg_418[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[20]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[21]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[20]_i_3_n_9\,
      O => temp_3_fu_305_p3(20)
    );
\temp_3_reg_418[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(20),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[20]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[21]_i_5_n_9\,
      O => \temp_3_reg_418[20]_i_2_n_9\
    );
\temp_3_reg_418[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[20]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[22]_i_21_n_9\,
      O => \temp_3_reg_418[20]_i_3_n_9\
    );
\temp_3_reg_418[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => temp_fu_188_p3(22),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(4),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      I5 => temp_fu_188_p3(20),
      O => \temp_3_reg_418[20]_i_4_n_9\
    );
\temp_3_reg_418[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(13),
      I4 => \temp_3_reg_418[22]_i_19_n_9\,
      I5 => \temp_3_reg_418[22]_i_25_n_9\,
      O => \temp_3_reg_418[20]_i_5_n_9\
    );
\temp_3_reg_418[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[21]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[22]_i_8_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[21]_i_3_n_9\,
      O => temp_3_fu_305_p3(21)
    );
\temp_3_reg_418[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(21),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[21]_i_4_n_9\,
      I5 => \temp_3_reg_418[21]_i_5_n_9\,
      O => \temp_3_reg_418[21]_i_2_n_9\
    );
\temp_3_reg_418[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFB2FF8E00B2008"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_15_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(1),
      I4 => \temp_3_reg_418[22]_i_16_n_9\,
      I5 => \temp_3_reg_418[21]_i_6_n_9\,
      O => \temp_3_reg_418[21]_i_3_n_9\
    );
\temp_3_reg_418[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(22),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[21]_i_4_n_9\
    );
\temp_3_reg_418[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(21),
      O => \temp_3_reg_418[21]_i_5_n_9\
    );
\temp_3_reg_418[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(6),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(14),
      I4 => \temp_3_reg_418[22]_i_19_n_9\,
      I5 => \temp_3_reg_418[22]_i_18_n_9\,
      O => \temp_3_reg_418[21]_i_6_n_9\
    );
\temp_3_reg_418[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I1 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I2 => ap_CS_fsm_state7,
      I3 => \temp_3_reg_418[22]_i_3_n_9\,
      I4 => \temp_3_reg_418[22]_i_4_n_9\,
      O => temp_3_reg_418(23)
    );
\temp_3_reg_418[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I1 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      O => \temp_3_reg_418[22]_i_10_n_9\
    );
\temp_3_reg_418[22]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln295_reg_400(5),
      I1 => sub_ln295_reg_400(6),
      I2 => sub_ln295_reg_400(7),
      I3 => sub_ln295_reg_400(8),
      O => \temp_3_reg_418[22]_i_11_n_9\
    );
\temp_3_reg_418[22]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => sub_ln295_reg_400(3),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[22]_i_12_n_9\
    );
\temp_3_reg_418[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000302"
    )
        port map (
      I0 => sub_ln295_reg_400(0),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(3),
      I3 => temp_fu_188_p3(22),
      I4 => sub_ln295_reg_400(4),
      I5 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[22]_i_13_n_9\
    );
\temp_3_reg_418[22]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sub_ln295_reg_400(4),
      I1 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[22]_i_14_n_9\
    );
\temp_3_reg_418[22]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(8),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(0),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(16),
      O => \temp_3_reg_418[22]_i_15_n_9\
    );
\temp_3_reg_418[22]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(12),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(4),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(20),
      O => \temp_3_reg_418[22]_i_16_n_9\
    );
\temp_3_reg_418[22]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => sub_ln295_reg_400(0),
      O => \temp_3_reg_418[22]_i_17_n_9\
    );
\temp_3_reg_418[22]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(10),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(2),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(18),
      O => \temp_3_reg_418[22]_i_18_n_9\
    );
\temp_3_reg_418[22]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sub_ln295_reg_400(2),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(1),
      O => \temp_3_reg_418[22]_i_19_n_9\
    );
\temp_3_reg_418[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_5_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[22]_i_7_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[22]_i_8_n_9\,
      O => temp_3_fu_305_p3(22)
    );
\temp_3_reg_418[22]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(14),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(6),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(22),
      O => \temp_3_reg_418[22]_i_20_n_9\
    );
\temp_3_reg_418[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(7),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(15),
      I4 => \temp_3_reg_418[22]_i_19_n_9\,
      I5 => \temp_3_reg_418[22]_i_24_n_9\,
      O => \temp_3_reg_418[22]_i_21_n_9\
    );
\temp_3_reg_418[22]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_25_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(1),
      I4 => \temp_3_reg_418[22]_i_26_n_9\,
      O => \temp_3_reg_418[22]_i_22_n_9\
    );
\temp_3_reg_418[22]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln295_reg_400(0),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(4),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[22]_i_23_n_9\
    );
\temp_3_reg_418[22]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(11),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(3),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(19),
      O => \temp_3_reg_418[22]_i_24_n_9\
    );
\temp_3_reg_418[22]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(9),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(1),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(17),
      O => \temp_3_reg_418[22]_i_25_n_9\
    );
\temp_3_reg_418[22]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(13),
      I1 => \temp_3_reg_418[22]_i_12_n_9\,
      I2 => temp_fu_188_p3(5),
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(21),
      O => \temp_3_reg_418[22]_i_26_n_9\
    );
\temp_3_reg_418[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEFEFEFEFEF"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_9_n_9\,
      I1 => \temp_3_reg_418[22]_i_10_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => sub_ln295_reg_400(4),
      I4 => \temp_3_reg_418[0]_i_4_n_9\,
      I5 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[22]_i_3_n_9\
    );
\temp_3_reg_418[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFFFFFFF"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_6_n_9\,
      I1 => sub_ln295_reg_400(4),
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I4 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I5 => \temp_3_reg_418[22]_i_9_n_9\,
      O => \temp_3_reg_418[22]_i_4_n_9\
    );
\temp_3_reg_418[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => temp_fu_188_p3(22),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_13_n_9\,
      I3 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[22]_i_5_n_9\
    );
\temp_3_reg_418[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000001"
    )
        port map (
      I0 => sub_ln295_reg_400(0),
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[22]_i_14_n_9\,
      I3 => sub_ln295_reg_400(2),
      I4 => sub_ln295_reg_400(6),
      I5 => sub_ln295_reg_400(5),
      O => \temp_3_reg_418[22]_i_6_n_9\
    );
\temp_3_reg_418[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_15_n_9\,
      I1 => \temp_3_reg_418[22]_i_16_n_9\,
      I2 => \temp_3_reg_418[22]_i_17_n_9\,
      I3 => \temp_3_reg_418[22]_i_18_n_9\,
      I4 => \temp_3_reg_418[22]_i_19_n_9\,
      I5 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[22]_i_7_n_9\
    );
\temp_3_reg_418[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_21_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[22]_i_22_n_9\,
      O => \temp_3_reg_418[22]_i_8_n_9\
    );
\temp_3_reg_418[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => sub_ln295_reg_400(8),
      I1 => sub_ln295_reg_400(7),
      I2 => \temp_3_reg_418[22]_i_23_n_9\,
      I3 => sub_ln295_reg_400(5),
      I4 => sub_ln295_reg_400(6),
      O => \temp_3_reg_418[22]_i_9_n_9\
    );
\temp_3_reg_418[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF303022222222"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[23]\,
      I1 => temp_3_reg_418(23),
      I2 => \temp_3_reg_418[23]_i_2_n_9\,
      I3 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I4 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I5 => ap_CS_fsm_state7,
      O => \temp_3_reg_418[23]_i_1_n_9\
    );
\temp_3_reg_418[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[23]_i_3_n_9\,
      I2 => sub_ln295_reg_400(1),
      I3 => \temp_3_reg_418[22]_i_22_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[22]_i_7_n_9\,
      O => \temp_3_reg_418[23]_i_2_n_9\
    );
\temp_3_reg_418[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B8888BB8BBB88"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_24_n_9\,
      I1 => \temp_3_reg_418[22]_i_19_n_9\,
      I2 => temp_fu_188_p3(7),
      I3 => \temp_3_reg_418[22]_i_12_n_9\,
      I4 => \temp_3_reg_418[0]_i_3_n_9\,
      I5 => temp_fu_188_p3(15),
      O => \temp_3_reg_418[23]_i_3_n_9\
    );
\temp_3_reg_418[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
        port map (
      I0 => \temp_3_reg_418[2]_i_2_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[3]_i_3_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[2]_i_3_n_9\,
      O => temp_3_fu_305_p3(2)
    );
\temp_3_reg_418[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFEFF"
    )
        port map (
      I0 => sub_ln295_reg_400(2),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(1),
      I3 => temp_fu_188_p3(1),
      I4 => sub_ln295_reg_400(3),
      I5 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[2]_i_2_n_9\
    );
\temp_3_reg_418[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[3]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[2]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(2),
      O => \temp_3_reg_418[2]_i_3_n_9\
    );
\temp_3_reg_418[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[4]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[2]_i_5_n_9\,
      O => \temp_3_reg_418[2]_i_4_n_9\
    );
\temp_3_reg_418[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[6]_i_6_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => \temp_3_reg_418[2]_i_6_n_9\,
      O => \temp_3_reg_418[2]_i_5_n_9\
    );
\temp_3_reg_418[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(10),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(18),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(2),
      O => \temp_3_reg_418[2]_i_6_n_9\
    );
\temp_3_reg_418[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABABBBA"
    )
        port map (
      I0 => \temp_3_reg_418[3]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[4]_i_2_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[3]_i_3_n_9\,
      O => temp_3_fu_305_p3(3)
    );
\temp_3_reg_418[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[4]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[3]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(3),
      O => \temp_3_reg_418[3]_i_2_n_9\
    );
\temp_3_reg_418[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => temp_fu_188_p3(0),
      I1 => \temp_3_reg_418[22]_i_17_n_9\,
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => temp_fu_188_p3(2),
      I4 => \temp_3_reg_418[22]_i_12_n_9\,
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[3]_i_3_n_9\
    );
\temp_3_reg_418[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[5]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[3]_i_5_n_9\,
      O => \temp_3_reg_418[3]_i_4_n_9\
    );
\temp_3_reg_418[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38FFFF3B380000"
    )
        port map (
      I0 => temp_fu_188_p3(15),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(4),
      I3 => temp_fu_188_p3(7),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[3]_i_6_n_9\,
      O => \temp_3_reg_418[3]_i_5_n_9\
    );
\temp_3_reg_418[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(11),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(19),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(3),
      O => \temp_3_reg_418[3]_i_6_n_9\
    );
\temp_3_reg_418[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[4]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[5]_i_3_n_9\,
      I4 => \temp_3_reg_418[4]_i_3_n_9\,
      O => temp_3_fu_305_p3(4)
    );
\temp_3_reg_418[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => \temp_3_reg_418[22]_i_17_n_9\,
      I2 => \temp_3_reg_418[22]_i_19_n_9\,
      I3 => \temp_3_reg_418[0]_i_3_n_9\,
      I4 => temp_fu_188_p3(3),
      I5 => \temp_3_reg_418[22]_i_12_n_9\,
      O => \temp_3_reg_418[4]_i_2_n_9\
    );
\temp_3_reg_418[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[4]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[5]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(4),
      O => \temp_3_reg_418[4]_i_3_n_9\
    );
\temp_3_reg_418[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[6]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[4]_i_5_n_9\,
      O => \temp_3_reg_418[4]_i_4_n_9\
    );
\temp_3_reg_418[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(16),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(8),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[0]_i_7_n_9\,
      O => \temp_3_reg_418[4]_i_5_n_9\
    );
\temp_3_reg_418[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \temp_3_reg_418[5]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[6]_i_2_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[5]_i_3_n_9\,
      O => temp_3_fu_305_p3(5)
    );
\temp_3_reg_418[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[5]_i_4_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[6]_i_4_n_9\,
      I5 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[5]_i_2_n_9\
    );
\temp_3_reg_418[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_3_n_9\,
      I1 => temp_fu_188_p3(2),
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => \temp_3_reg_418[22]_i_19_n_9\,
      I4 => \temp_3_reg_418[22]_i_17_n_9\,
      I5 => \temp_3_reg_418[7]_i_5_n_9\,
      O => \temp_3_reg_418[5]_i_3_n_9\
    );
\temp_3_reg_418[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[7]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[5]_i_5_n_9\,
      O => \temp_3_reg_418[5]_i_4_n_9\
    );
\temp_3_reg_418[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(17),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(9),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[1]_i_6_n_9\,
      O => \temp_3_reg_418[5]_i_5_n_9\
    );
\temp_3_reg_418[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[6]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[7]_i_3_n_9\,
      I4 => \temp_3_reg_418[6]_i_3_n_9\,
      O => temp_3_fu_305_p3(6)
    );
\temp_3_reg_418[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_19_n_9\,
      I1 => \temp_3_reg_418[0]_i_3_n_9\,
      I2 => temp_fu_188_p3(3),
      I3 => \temp_3_reg_418[22]_i_12_n_9\,
      I4 => \temp_3_reg_418[22]_i_17_n_9\,
      I5 => \temp_3_reg_418[8]_i_4_n_9\,
      O => \temp_3_reg_418[6]_i_2_n_9\
    );
\temp_3_reg_418[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[7]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[6]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(6),
      O => \temp_3_reg_418[6]_i_3_n_9\
    );
\temp_3_reg_418[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[8]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      O => \temp_3_reg_418[6]_i_4_n_9\
    );
\temp_3_reg_418[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(10),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[6]_i_6_n_9\,
      O => \temp_3_reg_418[6]_i_5_n_9\
    );
\temp_3_reg_418[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(14),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(22),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(6),
      O => \temp_3_reg_418[6]_i_6_n_9\
    );
\temp_3_reg_418[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \temp_3_reg_418[7]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[8]_i_2_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[7]_i_3_n_9\,
      O => temp_3_fu_305_p3(7)
    );
\temp_3_reg_418[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => temp_fu_188_p3(7),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[7]_i_4_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[8]_i_5_n_9\,
      I5 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[7]_i_2_n_9\
    );
\temp_3_reg_418[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[7]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[9]_i_5_n_9\,
      O => \temp_3_reg_418[7]_i_3_n_9\
    );
\temp_3_reg_418[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[7]_i_6_n_9\,
      O => \temp_3_reg_418[7]_i_4_n_9\
    );
\temp_3_reg_418[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => temp_fu_188_p3(0),
      I1 => \temp_3_reg_418[22]_i_19_n_9\,
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => temp_fu_188_p3(4),
      I4 => \temp_3_reg_418[0]_i_3_n_9\,
      O => \temp_3_reg_418[7]_i_5_n_9\
    );
\temp_3_reg_418[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => temp_fu_188_p3(11),
      I1 => sub_ln295_reg_400(4),
      I2 => temp_fu_188_p3(19),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[7]_i_7_n_9\,
      O => \temp_3_reg_418[7]_i_6_n_9\
    );
\temp_3_reg_418[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => temp_fu_188_p3(15),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(4),
      I3 => temp_fu_188_p3(7),
      O => \temp_3_reg_418[7]_i_7_n_9\
    );
\temp_3_reg_418[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[8]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[9]_i_3_n_9\,
      I4 => \temp_3_reg_418[8]_i_3_n_9\,
      O => temp_3_fu_305_p3(8)
    );
\temp_3_reg_418[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[8]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[10]_i_5_n_9\,
      O => \temp_3_reg_418[8]_i_2_n_9\
    );
\temp_3_reg_418[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[8]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[9]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(8),
      O => \temp_3_reg_418[8]_i_3_n_9\
    );
\temp_3_reg_418[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => \temp_3_reg_418[22]_i_19_n_9\,
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => temp_fu_188_p3(5),
      I4 => \temp_3_reg_418[0]_i_3_n_9\,
      O => \temp_3_reg_418[8]_i_4_n_9\
    );
\temp_3_reg_418[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[10]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[8]_i_6_n_9\,
      O => \temp_3_reg_418[8]_i_5_n_9\
    );
\temp_3_reg_418[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => temp_fu_188_p3(12),
      I1 => sub_ln295_reg_400(4),
      I2 => temp_fu_188_p3(20),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[8]_i_7_n_9\,
      O => \temp_3_reg_418[8]_i_6_n_9\
    );
\temp_3_reg_418[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => temp_fu_188_p3(16),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(8),
      I3 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[8]_i_7_n_9\
    );
\temp_3_reg_418[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[10]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[9]_i_3_n_9\,
      O => temp_3_fu_305_p3(9)
    );
\temp_3_reg_418[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => temp_fu_188_p3(9),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[9]_i_4_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[10]_i_4_n_9\,
      I5 => \temp_3_reg_418[22]_i_11_n_9\,
      O => \temp_3_reg_418[9]_i_2_n_9\
    );
\temp_3_reg_418[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[11]_i_5_n_9\,
      O => \temp_3_reg_418[9]_i_3_n_9\
    );
\temp_3_reg_418[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[11]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[9]_i_6_n_9\,
      O => \temp_3_reg_418[9]_i_4_n_9\
    );
\temp_3_reg_418[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => temp_fu_188_p3(2),
      I1 => \temp_3_reg_418[22]_i_19_n_9\,
      I2 => \temp_3_reg_418[22]_i_12_n_9\,
      I3 => temp_fu_188_p3(6),
      I4 => \temp_3_reg_418[0]_i_3_n_9\,
      O => \temp_3_reg_418[9]_i_5_n_9\
    );
\temp_3_reg_418[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => temp_fu_188_p3(13),
      I1 => sub_ln295_reg_400(4),
      I2 => temp_fu_188_p3(21),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[9]_i_7_n_9\,
      O => \temp_3_reg_418[9]_i_6_n_9\
    );
\temp_3_reg_418[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => temp_fu_188_p3(17),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(9),
      I3 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[9]_i_7_n_9\
    );
\temp_3_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(0),
      Q => temp_5_fu_322_p3(0),
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(10),
      Q => \temp_3_reg_418_reg_n_9_[10]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(11),
      Q => \temp_3_reg_418_reg_n_9_[11]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(12),
      Q => \temp_3_reg_418_reg_n_9_[12]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(13),
      Q => \temp_3_reg_418_reg_n_9_[13]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(14),
      Q => \temp_3_reg_418_reg_n_9_[14]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(15),
      Q => \temp_3_reg_418_reg_n_9_[15]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(16),
      Q => \temp_3_reg_418_reg_n_9_[16]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(17),
      Q => \temp_3_reg_418_reg_n_9_[17]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(18),
      Q => \temp_3_reg_418_reg_n_9_[18]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(19),
      Q => \temp_3_reg_418_reg_n_9_[19]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(1),
      Q => \temp_3_reg_418_reg_n_9_[1]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_3_reg_418[1]_i_2_n_9\,
      I1 => \temp_3_reg_418[1]_i_3_n_9\,
      O => temp_3_fu_305_p3(1),
      S => \temp_3_reg_418[22]_i_4_n_9\
    );
\temp_3_reg_418_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(20),
      Q => \temp_3_reg_418_reg_n_9_[20]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(21),
      Q => \temp_3_reg_418_reg_n_9_[21]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(22),
      Q => \temp_3_reg_418_reg_n_9_[22]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_3_reg_418[23]_i_1_n_9\,
      Q => \temp_3_reg_418_reg_n_9_[23]\,
      R => '0'
    );
\temp_3_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(2),
      Q => \temp_3_reg_418_reg_n_9_[2]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(3),
      Q => \temp_3_reg_418_reg_n_9_[3]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(4),
      Q => \temp_3_reg_418_reg_n_9_[4]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(5),
      Q => \temp_3_reg_418_reg_n_9_[5]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(6),
      Q => \temp_3_reg_418_reg_n_9_[6]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(7),
      Q => \temp_3_reg_418_reg_n_9_[7]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(8),
      Q => \temp_3_reg_418_reg_n_9_[8]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(9),
      Q => \temp_3_reg_418_reg_n_9_[9]\,
      R => temp_3_reg_418(23)
    );
\temp_5_reg_429[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(10),
      I1 => \temp_3_reg_418_reg_n_9_[10]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(10)
    );
\temp_5_reg_429[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(11),
      I1 => \temp_3_reg_418_reg_n_9_[11]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(11)
    );
\temp_5_reg_429[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(12),
      I1 => \temp_3_reg_418_reg_n_9_[12]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(12)
    );
\temp_5_reg_429[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[12]\,
      O => \temp_5_reg_429[12]_i_3_n_9\
    );
\temp_5_reg_429[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[11]\,
      O => \temp_5_reg_429[12]_i_4_n_9\
    );
\temp_5_reg_429[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[10]\,
      O => \temp_5_reg_429[12]_i_5_n_9\
    );
\temp_5_reg_429[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[9]\,
      O => \temp_5_reg_429[12]_i_6_n_9\
    );
\temp_5_reg_429[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(13),
      I1 => \temp_3_reg_418_reg_n_9_[13]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(13)
    );
\temp_5_reg_429[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(14),
      I1 => \temp_3_reg_418_reg_n_9_[14]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(14)
    );
\temp_5_reg_429[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(15),
      I1 => \temp_3_reg_418_reg_n_9_[15]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(15)
    );
\temp_5_reg_429[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(16),
      I1 => \temp_3_reg_418_reg_n_9_[16]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(16)
    );
\temp_5_reg_429[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[16]\,
      O => \temp_5_reg_429[16]_i_3_n_9\
    );
\temp_5_reg_429[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[15]\,
      O => \temp_5_reg_429[16]_i_4_n_9\
    );
\temp_5_reg_429[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[14]\,
      O => \temp_5_reg_429[16]_i_5_n_9\
    );
\temp_5_reg_429[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[13]\,
      O => \temp_5_reg_429[16]_i_6_n_9\
    );
\temp_5_reg_429[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(17),
      I1 => \temp_3_reg_418_reg_n_9_[17]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(17)
    );
\temp_5_reg_429[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(18),
      I1 => \temp_3_reg_418_reg_n_9_[18]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(18)
    );
\temp_5_reg_429[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(19),
      I1 => \temp_3_reg_418_reg_n_9_[19]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(19)
    );
\temp_5_reg_429[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(1),
      I1 => \temp_3_reg_418_reg_n_9_[1]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(1)
    );
\temp_5_reg_429[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(20),
      I1 => \temp_3_reg_418_reg_n_9_[20]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(20)
    );
\temp_5_reg_429[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[20]\,
      O => \temp_5_reg_429[20]_i_3_n_9\
    );
\temp_5_reg_429[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[19]\,
      O => \temp_5_reg_429[20]_i_4_n_9\
    );
\temp_5_reg_429[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[18]\,
      O => \temp_5_reg_429[20]_i_5_n_9\
    );
\temp_5_reg_429[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[17]\,
      O => \temp_5_reg_429[20]_i_6_n_9\
    );
\temp_5_reg_429[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(21),
      I1 => \temp_3_reg_418_reg_n_9_[21]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(21)
    );
\temp_5_reg_429[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(22),
      I1 => \temp_3_reg_418_reg_n_9_[22]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(22)
    );
\temp_5_reg_429[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(23),
      I1 => \temp_3_reg_418_reg_n_9_[23]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(23)
    );
\temp_5_reg_429[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[23]\,
      O => \temp_5_reg_429[23]_i_3_n_9\
    );
\temp_5_reg_429[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[22]\,
      O => \temp_5_reg_429[23]_i_4_n_9\
    );
\temp_5_reg_429[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[21]\,
      O => \temp_5_reg_429[23]_i_5_n_9\
    );
\temp_5_reg_429[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(2),
      I1 => \temp_3_reg_418_reg_n_9_[2]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(2)
    );
\temp_5_reg_429[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(3),
      I1 => \temp_3_reg_418_reg_n_9_[3]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(3)
    );
\temp_5_reg_429[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(4),
      I1 => \temp_3_reg_418_reg_n_9_[4]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(4)
    );
\temp_5_reg_429[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => temp_5_fu_322_p3(0),
      O => \temp_5_reg_429[4]_i_3_n_9\
    );
\temp_5_reg_429[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[4]\,
      O => \temp_5_reg_429[4]_i_4_n_9\
    );
\temp_5_reg_429[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[3]\,
      O => \temp_5_reg_429[4]_i_5_n_9\
    );
\temp_5_reg_429[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[2]\,
      O => \temp_5_reg_429[4]_i_6_n_9\
    );
\temp_5_reg_429[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[1]\,
      O => \temp_5_reg_429[4]_i_7_n_9\
    );
\temp_5_reg_429[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(5),
      I1 => \temp_3_reg_418_reg_n_9_[5]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(5)
    );
\temp_5_reg_429[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(6),
      I1 => \temp_3_reg_418_reg_n_9_[6]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(6)
    );
\temp_5_reg_429[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(7),
      I1 => \temp_3_reg_418_reg_n_9_[7]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(7)
    );
\temp_5_reg_429[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(8),
      I1 => \temp_3_reg_418_reg_n_9_[8]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(8)
    );
\temp_5_reg_429[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[8]\,
      O => \temp_5_reg_429[8]_i_3_n_9\
    );
\temp_5_reg_429[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[7]\,
      O => \temp_5_reg_429[8]_i_4_n_9\
    );
\temp_5_reg_429[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[6]\,
      O => \temp_5_reg_429[8]_i_5_n_9\
    );
\temp_5_reg_429[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[5]\,
      O => \temp_5_reg_429[8]_i_6_n_9\
    );
\temp_5_reg_429[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(9),
      I1 => \temp_3_reg_418_reg_n_9_[9]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(9)
    );
\temp_5_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(0),
      Q => temp_5_reg_429(0),
      R => '0'
    );
\temp_5_reg_429_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(10),
      Q => temp_5_reg_429(10),
      R => '0'
    );
\temp_5_reg_429_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(11),
      Q => temp_5_reg_429(11),
      R => '0'
    );
\temp_5_reg_429_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(12),
      Q => temp_5_reg_429(12),
      R => '0'
    );
\temp_5_reg_429_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(13),
      Q => temp_5_reg_429(13),
      R => '0'
    );
\temp_5_reg_429_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(14),
      Q => temp_5_reg_429(14),
      R => '0'
    );
\temp_5_reg_429_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(15),
      Q => temp_5_reg_429(15),
      R => '0'
    );
\temp_5_reg_429_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(16),
      Q => temp_5_reg_429(16),
      R => '0'
    );
\temp_5_reg_429_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(17),
      Q => temp_5_reg_429(17),
      R => '0'
    );
\temp_5_reg_429_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(18),
      Q => temp_5_reg_429(18),
      R => '0'
    );
\temp_5_reg_429_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(19),
      Q => temp_5_reg_429(19),
      R => '0'
    );
\temp_5_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(1),
      Q => temp_5_reg_429(1),
      R => '0'
    );
\temp_5_reg_429_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(20),
      Q => temp_5_reg_429(20),
      R => '0'
    );
\temp_5_reg_429_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(21),
      Q => temp_5_reg_429(21),
      R => '0'
    );
\temp_5_reg_429_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(22),
      Q => temp_5_reg_429(22),
      R => '0'
    );
\temp_5_reg_429_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(23),
      Q => temp_5_reg_429(23),
      R => '0'
    );
\temp_5_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(2),
      Q => temp_5_reg_429(2),
      R => '0'
    );
\temp_5_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(3),
      Q => temp_5_reg_429(3),
      R => '0'
    );
\temp_5_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(4),
      Q => temp_5_reg_429(4),
      R => '0'
    );
\temp_5_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(5),
      Q => temp_5_reg_429(5),
      R => '0'
    );
\temp_5_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(6),
      Q => temp_5_reg_429(6),
      R => '0'
    );
\temp_5_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(7),
      Q => temp_5_reg_429(7),
      R => '0'
    );
\temp_5_reg_429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(8),
      Q => temp_5_reg_429(8),
      R => '0'
    );
\temp_5_reg_429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(9),
      Q => temp_5_reg_429(9),
      R => '0'
    );
temp_i_1_neg_fu_328_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_i_1_neg_fu_328_p2_carry_n_9,
      CO(2) => temp_i_1_neg_fu_328_p2_carry_n_10,
      CO(1) => temp_i_1_neg_fu_328_p2_carry_n_11,
      CO(0) => temp_i_1_neg_fu_328_p2_carry_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(3 downto 0),
      S(3) => temp_i_1_neg_fu_328_p2_carry_i_1_n_9,
      S(2) => temp_i_1_neg_fu_328_p2_carry_i_2_n_9,
      S(1) => temp_i_1_neg_fu_328_p2_carry_i_3_n_9,
      S(0) => temp_i_1_neg_fu_328_p2_carry_i_4_n_9
    );
\temp_i_1_neg_fu_328_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => temp_i_1_neg_fu_328_p2_carry_n_9,
      CO(3) => \temp_i_1_neg_fu_328_p2_carry__0_n_9\,
      CO(2) => \temp_i_1_neg_fu_328_p2_carry__0_n_10\,
      CO(1) => \temp_i_1_neg_fu_328_p2_carry__0_n_11\,
      CO(0) => \temp_i_1_neg_fu_328_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(7 downto 4),
      S(3) => \temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9\,
      S(2) => \temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9\,
      S(1) => \temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9\,
      S(0) => \temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[7]\,
      I2 => temp_4_fu_317_p2(7),
      O => \temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[6]\,
      I2 => temp_4_fu_317_p2(6),
      O => \temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[5]\,
      I2 => temp_4_fu_317_p2(5),
      O => \temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[4]\,
      I2 => temp_4_fu_317_p2(4),
      O => \temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_i_1_neg_fu_328_p2_carry__0_n_9\,
      CO(3) => \temp_i_1_neg_fu_328_p2_carry__1_n_9\,
      CO(2) => \temp_i_1_neg_fu_328_p2_carry__1_n_10\,
      CO(1) => \temp_i_1_neg_fu_328_p2_carry__1_n_11\,
      CO(0) => \temp_i_1_neg_fu_328_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(11 downto 8),
      S(3) => \temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9\,
      S(2) => \temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9\,
      S(1) => \temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9\,
      S(0) => \temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[11]\,
      I2 => temp_4_fu_317_p2(11),
      O => \temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[10]\,
      I2 => temp_4_fu_317_p2(10),
      O => \temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[9]\,
      I2 => temp_4_fu_317_p2(9),
      O => \temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[8]\,
      I2 => temp_4_fu_317_p2(8),
      O => \temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_i_1_neg_fu_328_p2_carry__1_n_9\,
      CO(3) => \temp_i_1_neg_fu_328_p2_carry__2_n_9\,
      CO(2) => \temp_i_1_neg_fu_328_p2_carry__2_n_10\,
      CO(1) => \temp_i_1_neg_fu_328_p2_carry__2_n_11\,
      CO(0) => \temp_i_1_neg_fu_328_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(15 downto 12),
      S(3) => \temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9\,
      S(2) => \temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9\,
      S(1) => \temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9\,
      S(0) => \temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[15]\,
      I2 => temp_4_fu_317_p2(15),
      O => \temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[14]\,
      I2 => temp_4_fu_317_p2(14),
      O => \temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[13]\,
      I2 => temp_4_fu_317_p2(13),
      O => \temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[12]\,
      I2 => temp_4_fu_317_p2(12),
      O => \temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_i_1_neg_fu_328_p2_carry__2_n_9\,
      CO(3) => \temp_i_1_neg_fu_328_p2_carry__3_n_9\,
      CO(2) => \temp_i_1_neg_fu_328_p2_carry__3_n_10\,
      CO(1) => \temp_i_1_neg_fu_328_p2_carry__3_n_11\,
      CO(0) => \temp_i_1_neg_fu_328_p2_carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(19 downto 16),
      S(3) => \temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9\,
      S(2) => \temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9\,
      S(1) => \temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9\,
      S(0) => \temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[19]\,
      I2 => temp_4_fu_317_p2(19),
      O => \temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[18]\,
      I2 => temp_4_fu_317_p2(18),
      O => \temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[17]\,
      I2 => temp_4_fu_317_p2(17),
      O => \temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[16]\,
      I2 => temp_4_fu_317_p2(16),
      O => \temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9\
    );
\temp_i_1_neg_fu_328_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_i_1_neg_fu_328_p2_carry__3_n_9\,
      CO(3) => \NLW_temp_i_1_neg_fu_328_p2_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \temp_i_1_neg_fu_328_p2_carry__4_n_10\,
      CO(1) => \temp_i_1_neg_fu_328_p2_carry__4_n_11\,
      CO(0) => \temp_i_1_neg_fu_328_p2_carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \temp_i_1_neg_fu_328_p2__0\(23),
      O(2 downto 0) => temp_i_1_neg_fu_328_p2(22 downto 20),
      S(3) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47,
      S(2) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48,
      S(1) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49,
      S(0) => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50
    );
temp_i_1_neg_fu_328_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[3]\,
      I2 => temp_4_fu_317_p2(3),
      O => temp_i_1_neg_fu_328_p2_carry_i_1_n_9
    );
temp_i_1_neg_fu_328_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[2]\,
      I2 => temp_4_fu_317_p2(2),
      O => temp_i_1_neg_fu_328_p2_carry_i_2_n_9
    );
temp_i_1_neg_fu_328_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => \temp_3_reg_418_reg_n_9_[1]\,
      I2 => temp_4_fu_317_p2(1),
      O => temp_i_1_neg_fu_328_p2_carry_i_3_n_9
    );
temp_i_1_neg_fu_328_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => temp_5_fu_322_p3(0),
      O => temp_i_1_neg_fu_328_p2_carry_i_4_n_9
    );
\tmp_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[31]\,
      Q => tmp_reg_384,
      R => '0'
    );
\trunc_ln119_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(0),
      Q => trunc_ln119_reg_424(0),
      R => '0'
    );
\trunc_ln119_reg_424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(10),
      Q => trunc_ln119_reg_424(10),
      R => '0'
    );
\trunc_ln119_reg_424_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(11),
      Q => trunc_ln119_reg_424(11),
      R => '0'
    );
\trunc_ln119_reg_424_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(12),
      Q => trunc_ln119_reg_424(12),
      R => '0'
    );
\trunc_ln119_reg_424_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(13),
      Q => trunc_ln119_reg_424(13),
      R => '0'
    );
\trunc_ln119_reg_424_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(14),
      Q => trunc_ln119_reg_424(14),
      R => '0'
    );
\trunc_ln119_reg_424_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(15),
      Q => trunc_ln119_reg_424(15),
      R => '0'
    );
\trunc_ln119_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(1),
      Q => trunc_ln119_reg_424(1),
      R => '0'
    );
\trunc_ln119_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(2),
      Q => trunc_ln119_reg_424(2),
      R => '0'
    );
\trunc_ln119_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(3),
      Q => trunc_ln119_reg_424(3),
      R => '0'
    );
\trunc_ln119_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(4),
      Q => trunc_ln119_reg_424(4),
      R => '0'
    );
\trunc_ln119_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(5),
      Q => trunc_ln119_reg_424(5),
      R => '0'
    );
\trunc_ln119_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(6),
      Q => trunc_ln119_reg_424(6),
      R => '0'
    );
\trunc_ln119_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(7),
      Q => trunc_ln119_reg_424(7),
      R => '0'
    );
\trunc_ln119_reg_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(8),
      Q => trunc_ln119_reg_424(8),
      R => '0'
    );
\trunc_ln119_reg_424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(9),
      Q => trunc_ln119_reg_424(9),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[0]\,
      Q => temp_fu_188_p3(0),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[10]\,
      Q => temp_fu_188_p3(10),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[11]\,
      Q => temp_fu_188_p3(11),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[12]\,
      Q => temp_fu_188_p3(12),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[13]\,
      Q => temp_fu_188_p3(13),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[14]\,
      Q => temp_fu_188_p3(14),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[15]\,
      Q => temp_fu_188_p3(15),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[16]\,
      Q => temp_fu_188_p3(16),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[17]\,
      Q => temp_fu_188_p3(17),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[18]\,
      Q => temp_fu_188_p3(18),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[19]\,
      Q => temp_fu_188_p3(19),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[1]\,
      Q => temp_fu_188_p3(1),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[20]\,
      Q => temp_fu_188_p3(20),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[21]\,
      Q => temp_fu_188_p3(21),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[22]\,
      Q => temp_fu_188_p3(22),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[2]\,
      Q => temp_fu_188_p3(2),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[3]\,
      Q => temp_fu_188_p3(3),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[4]\,
      Q => temp_fu_188_p3(4),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[5]\,
      Q => temp_fu_188_p3(5),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[6]\,
      Q => temp_fu_188_p3(6),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[7]\,
      Q => temp_fu_188_p3(7),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[8]\,
      Q => temp_fu_188_p3(8),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[9]\,
      Q => temp_fu_188_p3(9),
      R => '0'
    );
\val_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(0),
      Q => \val_reg_379_reg_n_9_[0]\,
      R => '0'
    );
\val_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(10),
      Q => \val_reg_379_reg_n_9_[10]\,
      R => '0'
    );
\val_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(11),
      Q => \val_reg_379_reg_n_9_[11]\,
      R => '0'
    );
\val_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(12),
      Q => \val_reg_379_reg_n_9_[12]\,
      R => '0'
    );
\val_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(13),
      Q => \val_reg_379_reg_n_9_[13]\,
      R => '0'
    );
\val_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(14),
      Q => \val_reg_379_reg_n_9_[14]\,
      R => '0'
    );
\val_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(15),
      Q => \val_reg_379_reg_n_9_[15]\,
      R => '0'
    );
\val_reg_379_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(16),
      Q => \val_reg_379_reg_n_9_[16]\,
      R => '0'
    );
\val_reg_379_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(17),
      Q => \val_reg_379_reg_n_9_[17]\,
      R => '0'
    );
\val_reg_379_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(18),
      Q => \val_reg_379_reg_n_9_[18]\,
      R => '0'
    );
\val_reg_379_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(19),
      Q => \val_reg_379_reg_n_9_[19]\,
      R => '0'
    );
\val_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(1),
      Q => \val_reg_379_reg_n_9_[1]\,
      R => '0'
    );
\val_reg_379_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(20),
      Q => \val_reg_379_reg_n_9_[20]\,
      R => '0'
    );
\val_reg_379_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(21),
      Q => \val_reg_379_reg_n_9_[21]\,
      R => '0'
    );
\val_reg_379_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(22),
      Q => \val_reg_379_reg_n_9_[22]\,
      R => '0'
    );
\val_reg_379_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(23),
      Q => \val_reg_379_reg_n_9_[23]\,
      R => '0'
    );
\val_reg_379_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(24),
      Q => \val_reg_379_reg_n_9_[24]\,
      R => '0'
    );
\val_reg_379_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(25),
      Q => \val_reg_379_reg_n_9_[25]\,
      R => '0'
    );
\val_reg_379_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(26),
      Q => \val_reg_379_reg_n_9_[26]\,
      R => '0'
    );
\val_reg_379_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(27),
      Q => \val_reg_379_reg_n_9_[27]\,
      R => '0'
    );
\val_reg_379_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(28),
      Q => \val_reg_379_reg_n_9_[28]\,
      R => '0'
    );
\val_reg_379_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(29),
      Q => \val_reg_379_reg_n_9_[29]\,
      R => '0'
    );
\val_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(2),
      Q => \val_reg_379_reg_n_9_[2]\,
      R => '0'
    );
\val_reg_379_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(30),
      Q => \val_reg_379_reg_n_9_[30]\,
      R => '0'
    );
\val_reg_379_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(31),
      Q => \val_reg_379_reg_n_9_[31]\,
      R => '0'
    );
\val_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(3),
      Q => \val_reg_379_reg_n_9_[3]\,
      R => '0'
    );
\val_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(4),
      Q => \val_reg_379_reg_n_9_[4]\,
      R => '0'
    );
\val_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(5),
      Q => \val_reg_379_reg_n_9_[5]\,
      R => '0'
    );
\val_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(6),
      Q => \val_reg_379_reg_n_9_[6]\,
      R => '0'
    );
\val_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(7),
      Q => \val_reg_379_reg_n_9_[7]\,
      R => '0'
    );
\val_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(8),
      Q => \val_reg_379_reg_n_9_[8]\,
      R => '0'
    );
\val_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(9),
      Q => \val_reg_379_reg_n_9_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0_scharr_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of scharr_design_scharr_accel_0_0_scharr_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of scharr_design_scharr_accel_0_0_scharr_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of scharr_design_scharr_accel_0_0_scharr_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of scharr_design_scharr_accel_0_0_scharr_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of scharr_design_scharr_accel_0_0_scharr_accel : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of scharr_design_scharr_accel_0_0_scharr_accel : entity is "scharr_accel";
  attribute hls_module : string;
  attribute hls_module of scharr_design_scharr_accel_0_0_scharr_accel : entity is "yes";
end scharr_design_scharr_accel_0_0_scharr_accel;

architecture STRUCTURE of scharr_design_scharr_accel_0_0_scharr_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Block_entry2_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal Block_entry2_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry2_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal Block_entry2_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13 : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15 : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16 : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33 : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34 : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37 : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write : STD_LOGIC;
  signal Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal alpha : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alpha_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alpha_c_empty_n : STD_LOGIC;
  signal alpha_c_full_n : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_6 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_13 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_rows_channel : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_cols_c15_channel : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_rows_c14_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_rows_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dstgx_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dstgx_rows_channel : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry2_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_channel_write_dst_1_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_dst_1_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_cols_c15_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_rows_c14_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dst_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dst_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dstgx_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dstgx_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9 : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis2xfMat_24_16_2160_3840_1_U0_n_15 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_17 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_18 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_19 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_20 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_21 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_22 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_23 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_24 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_25 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_26 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_27 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_28 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_29 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_30 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_148 : STD_LOGIC;
  signal control_s_axi_U_n_149 : STD_LOGIC;
  signal control_s_axi_U_n_16 : STD_LOGIC;
  signal control_s_axi_U_n_17 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_15 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_18 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_19 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_22 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_24 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_25 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read : STD_LOGIC;
  signal dst_1_cols_channel_U_n_12 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_13 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_14 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_15 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_16 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_48 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_49 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_50 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_51 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_52 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_53 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_54 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_55 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_56 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_57 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_58 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_59 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_60 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_61 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_62 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_63 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_64 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_65 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_66 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_67 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_68 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_69 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_70 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_71 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_72 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_73 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_74 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_75 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_76 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_77 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_78 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_79 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_80 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_81 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_82 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_83 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_84 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_85 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_86 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_87 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_88 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_89 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_90 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_91 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_92 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_93 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_94 : STD_LOGIC;
  signal dst_1_cols_channel_dout : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dst_1_cols_channel_empty_n : STD_LOGIC;
  signal dst_1_cols_channel_full_n : STD_LOGIC;
  signal dst_1_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst_1_data_empty_n : STD_LOGIC;
  signal dst_1_data_full_n : STD_LOGIC;
  signal dst_1_rows_channel_U_n_12 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_13 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_14 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_15 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_29 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_30 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_31 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_32 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_33 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_34 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_35 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_36 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_37 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_38 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_39 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_40 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_41 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_42 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_43 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_44 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_45 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_46 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_47 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_48 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_49 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_50 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_51 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_52 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_53 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_54 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_55 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_56 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_57 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_58 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_59 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_60 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_61 : STD_LOGIC;
  signal dst_1_rows_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dst_1_rows_channel_empty_n : STD_LOGIC;
  signal dst_1_rows_channel_full_n : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal full_n_5 : STD_LOGIC;
  signal \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0 : STD_LOGIC;
  signal \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3\ : STD_LOGIC;
  signal \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614\ : STD_LOGIC;
  signal \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal i_fu_62_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_fu_76_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln104_reg_211 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2 : STD_LOGIC;
  signal icmp_ln79_fu_141_p2 : STD_LOGIC;
  signal img_out_TREADY_int_regslice : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_11 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_12 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_13 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_14 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_15 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_16 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_17 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_18 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_19 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_20 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_21 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_22 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_23 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_24 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_25 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_26 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_27 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_28 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_29 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_30 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_47 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_48 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_49 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_50 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_51 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_52 : STD_LOGIC;
  signal in_mat_cols_c15_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c15_channel_empty_n : STD_LOGIC;
  signal in_mat_cols_c15_channel_full_n : STD_LOGIC;
  signal in_mat_cols_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c_empty_n : STD_LOGIC;
  signal in_mat_cols_c_full_n : STD_LOGIC;
  signal in_mat_data_U_n_9 : STD_LOGIC;
  signal in_mat_data_empty_n : STD_LOGIC;
  signal in_mat_data_full_n : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_12 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_13 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_14 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_15 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_16 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_17 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_18 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_19 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_20 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_21 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_22 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_23 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_24 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_25 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_26 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_27 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_28 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_29 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_30 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_31 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_48 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_49 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_50 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_51 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_52 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_53 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_54 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_55 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_56 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_57 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_58 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_59 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_60 : STD_LOGIC;
  signal in_mat_rows_c14_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c14_channel_empty_n : STD_LOGIC;
  signal in_mat_rows_c14_channel_full_n : STD_LOGIC;
  signal in_mat_rows_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c_empty_n : STD_LOGIC;
  signal in_mat_rows_c_full_n : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_9 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_dst_cols_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dst_cols_channel_empty_n : STD_LOGIC;
  signal p_dst_cols_channel_full_n : STD_LOGIC;
  signal p_dst_data_U_n_10 : STD_LOGIC;
  signal p_dst_data_U_n_9 : STD_LOGIC;
  signal p_dst_data_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_dst_data_empty_n : STD_LOGIC;
  signal p_dst_data_full_n : STD_LOGIC;
  signal p_dst_rows_channel_U_n_12 : STD_LOGIC;
  signal p_dst_rows_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dst_rows_channel_empty_n : STD_LOGIC;
  signal p_dst_rows_channel_full_n : STD_LOGIC;
  signal p_dstgx_cols_channel_U_n_11 : STD_LOGIC;
  signal p_dstgx_cols_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dstgx_cols_channel_empty_n : STD_LOGIC;
  signal p_dstgx_cols_channel_full_n : STD_LOGIC;
  signal p_dstgx_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_dstgx_data_empty_n : STD_LOGIC;
  signal p_dstgx_data_full_n : STD_LOGIC;
  signal p_dstgx_rows_channel_U_n_12 : STD_LOGIC;
  signal p_dstgx_rows_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dstgx_rows_channel_empty_n : STD_LOGIC;
  signal p_dstgx_rows_channel_full_n : STD_LOGIC;
  signal p_dstgy_data_U_n_11 : STD_LOGIC;
  signal p_dstgy_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_dstgy_data_empty_n : STD_LOGIC;
  signal p_dstgy_data_full_n : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_11 : STD_LOGIC;
  signal push_12 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal push_7 : STD_LOGIC;
  signal push_8 : STD_LOGIC;
  signal \regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out\ : STD_LOGIC;
  signal rev_fu_108_p2 : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift_c_U_n_11 : STD_LOGIC;
  signal shift_c_U_n_12 : STD_LOGIC;
  signal shift_c_U_n_13 : STD_LOGIC;
  signal shift_c_U_n_46 : STD_LOGIC;
  signal shift_c_U_n_47 : STD_LOGIC;
  signal shift_c_U_n_48 : STD_LOGIC;
  signal shift_c_U_n_49 : STD_LOGIC;
  signal shift_c_U_n_50 : STD_LOGIC;
  signal shift_c_U_n_51 : STD_LOGIC;
  signal shift_c_U_n_52 : STD_LOGIC;
  signal shift_c_U_n_53 : STD_LOGIC;
  signal shift_c_U_n_54 : STD_LOGIC;
  signal shift_c_U_n_55 : STD_LOGIC;
  signal shift_c_U_n_56 : STD_LOGIC;
  signal shift_c_U_n_57 : STD_LOGIC;
  signal shift_c_U_n_58 : STD_LOGIC;
  signal shift_c_U_n_59 : STD_LOGIC;
  signal shift_c_U_n_60 : STD_LOGIC;
  signal shift_c_U_n_61 : STD_LOGIC;
  signal shift_c_U_n_62 : STD_LOGIC;
  signal shift_c_U_n_63 : STD_LOGIC;
  signal shift_c_U_n_64 : STD_LOGIC;
  signal shift_c_U_n_65 : STD_LOGIC;
  signal shift_c_U_n_66 : STD_LOGIC;
  signal shift_c_U_n_67 : STD_LOGIC;
  signal shift_c_U_n_68 : STD_LOGIC;
  signal shift_c_U_n_69 : STD_LOGIC;
  signal shift_c_U_n_70 : STD_LOGIC;
  signal shift_c_U_n_71 : STD_LOGIC;
  signal shift_c_U_n_72 : STD_LOGIC;
  signal shift_c_U_n_73 : STD_LOGIC;
  signal shift_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift_c_empty_n : STD_LOGIC;
  signal shift_c_full_n : STD_LOGIC;
  signal start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11 : STD_LOGIC;
  signal start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13 : STD_LOGIC;
  signal start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal sub13_fu_112_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_fu_106_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trunc_ln105_reg_206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xfMat2axis_8_0_2160_3840_1_U0_n_12 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_13 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_14 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_15 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_16 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_17 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_18 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_19 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(0) <= \<const0>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
Block_entry2_proc_U0: entity work.scharr_design_scharr_accel_0_0_scharr_accel_Block_entry2_proc
     port map (
      D(31 downto 16) => Block_entry2_proc_U0_ap_return_6(31 downto 16),
      D(15 downto 8) => Block_entry2_proc_U0_ap_return_0(15 downto 8),
      D(7 downto 0) => Block_entry2_proc_U0_ap_return_4(7 downto 0),
      Q(31 downto 0) => cols(31 downto 0),
      alpha_c_full_n => alpha_c_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => p_dstgx_rows_channel_U_n_12,
      \ap_return_6_preg_reg[31]_0\(31 downto 0) => rows(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_channel_write_dst_1_cols_channel => ap_sync_channel_write_dst_1_cols_channel,
      ap_sync_channel_write_dst_1_rows_channel => ap_sync_channel_write_dst_1_rows_channel,
      ap_sync_channel_write_in_mat_cols_c15_channel => ap_sync_channel_write_in_mat_cols_c15_channel,
      ap_sync_channel_write_in_mat_rows_c14_channel => ap_sync_channel_write_in_mat_rows_c14_channel,
      ap_sync_channel_write_p_dst_cols_channel => ap_sync_channel_write_p_dst_cols_channel,
      ap_sync_channel_write_p_dst_rows_channel => ap_sync_channel_write_p_dst_rows_channel,
      ap_sync_channel_write_p_dstgx_cols_channel => ap_sync_channel_write_p_dstgx_cols_channel,
      ap_sync_channel_write_p_dstgx_rows_channel => ap_sync_channel_write_p_dstgx_rows_channel,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      ap_sync_reg_channel_write_in_mat_cols_c15_channel => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      ap_sync_reg_channel_write_in_mat_rows_c14_channel => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      ap_sync_reg_channel_write_p_dst_rows_channel => ap_sync_reg_channel_write_p_dst_rows_channel,
      ap_sync_reg_channel_write_p_dstgx_cols_channel => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      ap_sync_reg_channel_write_p_dstgx_rows_channel_reg => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9,
      dst_1_cols_channel_full_n => dst_1_cols_channel_full_n,
      dst_1_rows_channel_full_n => dst_1_rows_channel_full_n,
      \in\(31 downto 0) => Block_entry2_proc_U0_ap_return_7(31 downto 0),
      in_mat_cols_c15_channel_full_n => in_mat_cols_c15_channel_full_n,
      in_mat_rows_c14_channel_full_n => in_mat_rows_c14_channel_full_n,
      int_ap_start_reg => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n,
      p_dst_rows_channel_full_n => p_dst_rows_channel_full_n,
      p_dstgx_cols_channel_full_n => p_dstgx_cols_channel_full_n,
      p_dstgx_rows_channel_full_n => p_dstgx_rows_channel_full_n,
      shift_c_full_n => shift_c_full_n
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Scharr_0_16_0_2160_3840_1_2_2_2_U0: entity work.scharr_design_scharr_accel_0_0_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s
     port map (
      D(7 downto 0) => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din(7 downto 0),
      E(0) => push_0,
      \GradientValuesY_reg_756_reg[7]\(7 downto 0) => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din(7 downto 0),
      Q(0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594\(1),
      SS(0) => ap_rst_n_inv,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      \ap_CS_fsm_reg[0]_0\(0) => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15,
      \ap_CS_fsm_reg[1]_0\ => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37,
      \ap_CS_fsm_reg[8]\ => p_dstgy_data_U_n_11,
      ap_block_pp0_stage0_subdone => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_reg => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34,
      ap_rst_n => ap_rst_n,
      cmp_i_i603_i_reg_614 => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614\,
      d1(23 downto 0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1\(23 downto 0),
      full_n_reg(0) => push,
      \img_height_reg_68_reg[15]_0\(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      \img_width_reg_73_reg[15]_0\(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      \mOutPtr_reg[0]\ => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_9,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      push => push_2,
      ram_reg_2(23 downto 0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1\(23 downto 0),
      ram_reg_2_0(23 downto 0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1\(23 downto 0),
      \trunc_ln350_reg_594_reg[0]\ => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13,
      \trunc_ln350_reg_594_reg[0]_0\ => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16
    );
accumulateWeighted_0_2_2160_3840_1_2_2_2_U0: entity work.scharr_design_scharr_accel_0_0_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s
     port map (
      B(7 downto 0) => p_dstgy_data_dout(7 downto 0),
      CO(0) => icmp_ln58_fu_351_p2,
      D(9 downto 0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din(9 downto 0),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22,
      SS(0) => ap_rst_n_inv,
      accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      alpha_c_empty_n => alpha_c_empty_n,
      \alpha_read_reg_374_reg[31]_0\(31 downto 0) => alpha_c_dout(31 downto 0),
      \ap_CS_fsm_reg[0]_0\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4_reg => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24,
      ap_rst_n => ap_rst_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26,
      empty_n_reg_0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27,
      \out\(15 downto 0) => p_dstgx_cols_channel_dout(15 downto 0),
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      push => push_1,
      \trunc_ln119_reg_424_reg[15]_0\(15 downto 0) => p_dstgx_rows_channel_dout(15 downto 0)
    );
alpha_c_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S
     port map (
      E(0) => control_s_axi_U_n_17,
      Q(31 downto 0) => alpha(31 downto 0),
      SS(0) => ap_rst_n_inv,
      accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      alpha_c_empty_n => alpha_c_empty_n,
      alpha_c_full_n => alpha_c_full_n,
      ap_clk => ap_clk,
      \out\(31 downto 0) => alpha_c_dout(31 downto 0),
      push => push_3
    );
ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_149,
      Q => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_channel_write_dst_1_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_dst_1_cols_channel,
      Q => ap_sync_reg_channel_write_dst_1_cols_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_dst_1_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_dst_1_rows_channel,
      Q => ap_sync_reg_channel_write_dst_1_rows_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_cols_c15_channel,
      Q => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_rows_c14_channel,
      Q => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dst_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dst_cols_channel,
      Q => ap_sync_reg_channel_write_p_dst_cols_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dst_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dst_rows_channel,
      Q => ap_sync_reg_channel_write_p_dst_rows_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dstgx_cols_channel,
      Q => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dstgx_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dstgx_rows_channel,
      Q => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_entry_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_148,
      Q => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      R => '0'
    );
axis2xfMat_24_16_2160_3840_1_U0: entity work.scharr_design_scharr_accel_0_0_scharr_accel_axis2xfMat_24_16_2160_3840_1_s
     port map (
      \B_V_data_1_state_reg[1]\ => img_inp_TREADY,
      CO(0) => icmp_ln79_fu_141_p2,
      D(11 downto 0) => in_mat_cols_c15_channel_dout(11 downto 0),
      DI(1) => in_mat_cols_c15_channel_U_n_51,
      DI(0) => in_mat_cols_c15_channel_U_n_52,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => axis2xfMat_24_16_2160_3840_1_U0_n_15,
      S(3) => in_mat_cols_c15_channel_U_n_27,
      S(2) => in_mat_cols_c15_channel_U_n_28,
      S(1) => in_mat_cols_c15_channel_U_n_29,
      S(0) => in_mat_cols_c15_channel_U_n_30,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => axis2xfMat_24_16_2160_3840_1_U0_n_17,
      \ap_CS_fsm_reg[2]_0\(3) => in_mat_rows_c14_channel_U_n_16,
      \ap_CS_fsm_reg[2]_0\(2) => in_mat_rows_c14_channel_U_n_17,
      \ap_CS_fsm_reg[2]_0\(1) => in_mat_rows_c14_channel_U_n_18,
      \ap_CS_fsm_reg[2]_0\(0) => in_mat_rows_c14_channel_U_n_19,
      \ap_CS_fsm_reg[2]_1\(3) => in_mat_rows_c14_channel_U_n_12,
      \ap_CS_fsm_reg[2]_1\(2) => in_mat_rows_c14_channel_U_n_13,
      \ap_CS_fsm_reg[2]_1\(1) => in_mat_rows_c14_channel_U_n_14,
      \ap_CS_fsm_reg[2]_1\(0) => in_mat_rows_c14_channel_U_n_15,
      ap_clk => ap_clk,
      ap_loop_init_int => \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      \axi_data_reg_138_reg[23]\(23 downto 0) => axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din(23 downto 0),
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_30,
      \icmp_ln79_fu_141_p2_carry__0_0\(3) => in_mat_rows_c14_channel_U_n_28,
      \icmp_ln79_fu_141_p2_carry__0_0\(2) => in_mat_rows_c14_channel_U_n_29,
      \icmp_ln79_fu_141_p2_carry__0_0\(1) => in_mat_rows_c14_channel_U_n_30,
      \icmp_ln79_fu_141_p2_carry__0_0\(0) => in_mat_rows_c14_channel_U_n_31,
      \icmp_ln79_fu_141_p2_carry__0_1\(3) => in_mat_rows_c14_channel_U_n_48,
      \icmp_ln79_fu_141_p2_carry__0_1\(2) => in_mat_rows_c14_channel_U_n_49,
      \icmp_ln79_fu_141_p2_carry__0_1\(1) => in_mat_rows_c14_channel_U_n_50,
      \icmp_ln79_fu_141_p2_carry__0_1\(0) => in_mat_rows_c14_channel_U_n_51,
      \icmp_ln79_fu_141_p2_carry__1_0\(3) => in_mat_rows_c14_channel_U_n_52,
      \icmp_ln79_fu_141_p2_carry__1_0\(2) => in_mat_rows_c14_channel_U_n_53,
      \icmp_ln79_fu_141_p2_carry__1_0\(1) => in_mat_rows_c14_channel_U_n_54,
      \icmp_ln79_fu_141_p2_carry__1_0\(0) => in_mat_rows_c14_channel_U_n_55,
      \icmp_ln79_fu_141_p2_carry__1_1\(3) => in_mat_rows_c14_channel_U_n_56,
      \icmp_ln79_fu_141_p2_carry__1_1\(2) => in_mat_rows_c14_channel_U_n_57,
      \icmp_ln79_fu_141_p2_carry__1_1\(1) => in_mat_rows_c14_channel_U_n_58,
      \icmp_ln79_fu_141_p2_carry__1_1\(0) => in_mat_rows_c14_channel_U_n_59,
      \icmp_ln79_fu_141_p2_carry__2_0\(3) => in_mat_rows_c14_channel_U_n_20,
      \icmp_ln79_fu_141_p2_carry__2_0\(2) => in_mat_rows_c14_channel_U_n_21,
      \icmp_ln79_fu_141_p2_carry__2_0\(1) => in_mat_rows_c14_channel_U_n_22,
      \icmp_ln79_fu_141_p2_carry__2_0\(0) => in_mat_rows_c14_channel_U_n_23,
      \icmp_ln79_fu_141_p2_carry__2_1\(3) => in_mat_rows_c14_channel_U_n_24,
      \icmp_ln79_fu_141_p2_carry__2_1\(2) => in_mat_rows_c14_channel_U_n_25,
      \icmp_ln79_fu_141_p2_carry__2_1\(1) => in_mat_rows_c14_channel_U_n_26,
      \icmp_ln79_fu_141_p2_carry__2_1\(0) => in_mat_rows_c14_channel_U_n_27,
      \icmp_ln81_fu_107_p2_carry__1\(3) => in_mat_cols_c15_channel_U_n_47,
      \icmp_ln81_fu_107_p2_carry__1\(2) => in_mat_cols_c15_channel_U_n_48,
      \icmp_ln81_fu_107_p2_carry__1\(1) => in_mat_cols_c15_channel_U_n_49,
      \icmp_ln81_fu_107_p2_carry__1\(0) => in_mat_cols_c15_channel_U_n_50,
      \icmp_ln81_fu_107_p2_carry__2\(3) => in_mat_cols_c15_channel_U_n_19,
      \icmp_ln81_fu_107_p2_carry__2\(2) => in_mat_cols_c15_channel_U_n_20,
      \icmp_ln81_fu_107_p2_carry__2\(1) => in_mat_cols_c15_channel_U_n_21,
      \icmp_ln81_fu_107_p2_carry__2\(0) => in_mat_cols_c15_channel_U_n_22,
      \icmp_ln81_fu_107_p2_carry__2_0\(3) => in_mat_cols_c15_channel_U_n_23,
      \icmp_ln81_fu_107_p2_carry__2_0\(2) => in_mat_cols_c15_channel_U_n_24,
      \icmp_ln81_fu_107_p2_carry__2_0\(1) => in_mat_cols_c15_channel_U_n_25,
      \icmp_ln81_fu_107_p2_carry__2_0\(0) => in_mat_cols_c15_channel_U_n_26,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TVALID => img_inp_TVALID,
      in_mat_data_full_n => in_mat_data_full_n,
      \j_2_fu_60_reg[0]\(3) => in_mat_cols_c15_channel_U_n_15,
      \j_2_fu_60_reg[0]\(2) => in_mat_cols_c15_channel_U_n_16,
      \j_2_fu_60_reg[0]\(1) => in_mat_cols_c15_channel_U_n_17,
      \j_2_fu_60_reg[0]\(0) => in_mat_cols_c15_channel_U_n_18,
      \j_2_fu_60_reg[0]_0\(3) => in_mat_cols_c15_channel_U_n_11,
      \j_2_fu_60_reg[0]_0\(2) => in_mat_cols_c15_channel_U_n_12,
      \j_2_fu_60_reg[0]_0\(1) => in_mat_cols_c15_channel_U_n_13,
      \j_2_fu_60_reg[0]_0\(0) => in_mat_cols_c15_channel_U_n_14,
      \j_2_fu_60_reg[11]\(11) => axis2xfMat_24_16_2160_3840_1_U0_n_18,
      \j_2_fu_60_reg[11]\(10) => axis2xfMat_24_16_2160_3840_1_U0_n_19,
      \j_2_fu_60_reg[11]\(9) => axis2xfMat_24_16_2160_3840_1_U0_n_20,
      \j_2_fu_60_reg[11]\(8) => axis2xfMat_24_16_2160_3840_1_U0_n_21,
      \j_2_fu_60_reg[11]\(7) => axis2xfMat_24_16_2160_3840_1_U0_n_22,
      \j_2_fu_60_reg[11]\(6) => axis2xfMat_24_16_2160_3840_1_U0_n_23,
      \j_2_fu_60_reg[11]\(5) => axis2xfMat_24_16_2160_3840_1_U0_n_24,
      \j_2_fu_60_reg[11]\(4) => axis2xfMat_24_16_2160_3840_1_U0_n_25,
      \j_2_fu_60_reg[11]\(3) => axis2xfMat_24_16_2160_3840_1_U0_n_26,
      \j_2_fu_60_reg[11]\(2) => axis2xfMat_24_16_2160_3840_1_U0_n_27,
      \j_2_fu_60_reg[11]\(1) => axis2xfMat_24_16_2160_3840_1_U0_n_28,
      \j_2_fu_60_reg[11]\(0) => axis2xfMat_24_16_2160_3840_1_U0_n_29,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      push => push_2,
      push_0 => push_12,
      sel => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => in_mat_rows_c14_channel_U_n_60
    );
control_s_axi_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_control_s_axi
     port map (
      E(0) => control_s_axi_U_n_17,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22,
      SS(0) => ap_rst_n_inv,
      alpha_c_empty_n => alpha_c_empty_n,
      alpha_c_full_n => alpha_c_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => control_s_axi_U_n_148,
      ap_done_reg_reg_0 => control_s_axi_U_n_149,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      \int_alpha_reg[31]_0\(31 downto 0) => alpha(31 downto 0),
      int_ap_idle_reg_0 => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      int_ap_idle_reg_1 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_19,
      int_ap_start_reg_0 => control_s_axi_U_n_16,
      \int_cols_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      \int_isr_reg[0]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      \int_rows_reg[31]_0\(31 downto 0) => rows(31 downto 0),
      \int_shift_reg[31]_0\(31 downto 0) => shift(31 downto 0),
      interrupt => interrupt,
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      push => push_3,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      shift_c_full_n => shift_c_full_n
    );
convertTo_2_0_2160_3840_1_2_2_8_U0: entity work.scharr_design_scharr_accel_0_0_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8
     port map (
      CO(0) => icmp_ln75_fu_132_p2,
      D(9 downto 0) => p_dst_data_dout(9 downto 0),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2_6,
      S(3) => shift_c_U_n_11,
      S(2) => shift_c_U_n_12,
      S(1) => shift_c_U_n_13,
      S(0) => shift_c_dout(0),
      SS(0) => ap_rst_n_inv,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      \ap_CS_fsm_reg[0]_0\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_19,
      \ap_CS_fsm_reg[2]_0\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_18,
      \ap_CS_fsm_reg[2]_1\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_22,
      ap_block_pp0_stage0_subdone => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter3 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3\,
      ap_rst_n => ap_rst_n,
      convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      dst_1_data_full_n => dst_1_data_full_n,
      empty_n_reg => convertTo_2_0_2160_3840_1_2_2_8_U0_n_24,
      empty_n_reg_0 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_25,
      full_n => full_n_5,
      full_n_0 => full_n,
      \height_reg_165_reg[15]_0\(15 downto 0) => p_dst_rows_channel_dout(15 downto 0),
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      int_ap_idle_reg(0) => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15,
      int_ap_idle_reg_0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20,
      int_ap_idle_reg_1 => xfMat2axis_8_0_2160_3840_1_U0_n_12,
      \mOutPtr_reg[0]\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_15,
      \mOutPtr_reg[0]_0\ => p_dst_data_U_n_10,
      \mOutPtr_reg[1]\ => p_dst_data_U_n_9,
      \out\(15 downto 0) => p_dst_cols_channel_dout(15 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      \p_shift_read_reg_155_reg[31]_0\(30 downto 0) => shift_c_dout(31 downto 1),
      push => push_4,
      push_1 => push_1,
      push_2 => push_11,
      push_3 => push_10,
      rev_fu_108_p2 => rev_fu_108_p2,
      shift_c_empty_n => shift_c_empty_n,
      \sub_i377_i_reg_175_reg[11]_0\(3) => shift_c_U_n_50,
      \sub_i377_i_reg_175_reg[11]_0\(2) => shift_c_U_n_51,
      \sub_i377_i_reg_175_reg[11]_0\(1) => shift_c_U_n_52,
      \sub_i377_i_reg_175_reg[11]_0\(0) => shift_c_U_n_53,
      \sub_i377_i_reg_175_reg[15]_0\(3) => shift_c_U_n_54,
      \sub_i377_i_reg_175_reg[15]_0\(2) => shift_c_U_n_55,
      \sub_i377_i_reg_175_reg[15]_0\(1) => shift_c_U_n_56,
      \sub_i377_i_reg_175_reg[15]_0\(0) => shift_c_U_n_57,
      \sub_i377_i_reg_175_reg[19]_0\(3) => shift_c_U_n_58,
      \sub_i377_i_reg_175_reg[19]_0\(2) => shift_c_U_n_59,
      \sub_i377_i_reg_175_reg[19]_0\(1) => shift_c_U_n_60,
      \sub_i377_i_reg_175_reg[19]_0\(0) => shift_c_U_n_61,
      \sub_i377_i_reg_175_reg[23]_0\(3) => shift_c_U_n_62,
      \sub_i377_i_reg_175_reg[23]_0\(2) => shift_c_U_n_63,
      \sub_i377_i_reg_175_reg[23]_0\(1) => shift_c_U_n_64,
      \sub_i377_i_reg_175_reg[23]_0\(0) => shift_c_U_n_65,
      \sub_i377_i_reg_175_reg[27]_0\(3) => shift_c_U_n_66,
      \sub_i377_i_reg_175_reg[27]_0\(2) => shift_c_U_n_67,
      \sub_i377_i_reg_175_reg[27]_0\(1) => shift_c_U_n_68,
      \sub_i377_i_reg_175_reg[27]_0\(0) => shift_c_U_n_69,
      \sub_i377_i_reg_175_reg[31]_0\(3) => shift_c_U_n_70,
      \sub_i377_i_reg_175_reg[31]_0\(2) => shift_c_U_n_71,
      \sub_i377_i_reg_175_reg[31]_0\(1) => shift_c_U_n_72,
      \sub_i377_i_reg_175_reg[31]_0\(0) => shift_c_U_n_73,
      \sub_i377_i_reg_175_reg[7]_0\(3) => shift_c_U_n_46,
      \sub_i377_i_reg_175_reg[7]_0\(2) => shift_c_U_n_47,
      \sub_i377_i_reg_175_reg[7]_0\(1) => shift_c_U_n_48,
      \sub_i377_i_reg_175_reg[7]_0\(0) => shift_c_U_n_49,
      \trunc_ln105_reg_206_reg[7]\(7 downto 0) => trunc_ln105_reg_206(7 downto 0)
    );
dst_1_cols_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S
     port map (
      D(0) => sub_fu_106_p2(0),
      DI(1) => dst_1_cols_channel_U_n_60,
      DI(0) => dst_1_cols_channel_U_n_61,
      E(0) => xfMat2axis_8_0_2160_3840_1_U0_n_16,
      S(3) => dst_1_cols_channel_U_n_13,
      S(2) => dst_1_cols_channel_U_n_14,
      S(1) => dst_1_cols_channel_U_n_15,
      S(0) => dst_1_cols_channel_U_n_16,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_clk_0(3) => dst_1_cols_channel_U_n_48,
      ap_clk_0(2) => dst_1_cols_channel_U_n_49,
      ap_clk_0(1) => dst_1_cols_channel_U_n_50,
      ap_clk_0(0) => dst_1_cols_channel_U_n_51,
      ap_clk_1(3) => dst_1_cols_channel_U_n_52,
      ap_clk_1(2) => dst_1_cols_channel_U_n_53,
      ap_clk_1(1) => dst_1_cols_channel_U_n_54,
      ap_clk_1(0) => dst_1_cols_channel_U_n_55,
      ap_clk_10(3) => dst_1_cols_channel_U_n_88,
      ap_clk_10(2) => dst_1_cols_channel_U_n_89,
      ap_clk_10(1) => dst_1_cols_channel_U_n_90,
      ap_clk_10(0) => dst_1_cols_channel_U_n_91,
      ap_clk_11(2) => dst_1_cols_channel_U_n_92,
      ap_clk_11(1) => dst_1_cols_channel_U_n_93,
      ap_clk_11(0) => dst_1_cols_channel_U_n_94,
      ap_clk_2(3) => dst_1_cols_channel_U_n_56,
      ap_clk_2(2) => dst_1_cols_channel_U_n_57,
      ap_clk_2(1) => dst_1_cols_channel_U_n_58,
      ap_clk_2(0) => dst_1_cols_channel_U_n_59,
      ap_clk_3(1) => dst_1_cols_channel_U_n_62,
      ap_clk_3(0) => dst_1_cols_channel_U_n_63,
      ap_clk_4(3) => dst_1_cols_channel_U_n_64,
      ap_clk_4(2) => dst_1_cols_channel_U_n_65,
      ap_clk_4(1) => dst_1_cols_channel_U_n_66,
      ap_clk_4(0) => dst_1_cols_channel_U_n_67,
      ap_clk_5(3) => dst_1_cols_channel_U_n_68,
      ap_clk_5(2) => dst_1_cols_channel_U_n_69,
      ap_clk_5(1) => dst_1_cols_channel_U_n_70,
      ap_clk_5(0) => dst_1_cols_channel_U_n_71,
      ap_clk_6(3) => dst_1_cols_channel_U_n_72,
      ap_clk_6(2) => dst_1_cols_channel_U_n_73,
      ap_clk_6(1) => dst_1_cols_channel_U_n_74,
      ap_clk_6(0) => dst_1_cols_channel_U_n_75,
      ap_clk_7(3) => dst_1_cols_channel_U_n_76,
      ap_clk_7(2) => dst_1_cols_channel_U_n_77,
      ap_clk_7(1) => dst_1_cols_channel_U_n_78,
      ap_clk_7(0) => dst_1_cols_channel_U_n_79,
      ap_clk_8(3) => dst_1_cols_channel_U_n_80,
      ap_clk_8(2) => dst_1_cols_channel_U_n_81,
      ap_clk_8(1) => dst_1_cols_channel_U_n_82,
      ap_clk_8(0) => dst_1_cols_channel_U_n_83,
      ap_clk_9(3) => dst_1_cols_channel_U_n_84,
      ap_clk_9(2) => dst_1_cols_channel_U_n_85,
      ap_clk_9(1) => dst_1_cols_channel_U_n_86,
      ap_clk_9(0) => dst_1_cols_channel_U_n_87,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      ap_sync_reg_channel_write_dst_1_cols_channel_reg => dst_1_cols_channel_U_n_12,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4 => control_s_axi_U_n_16,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_cols_channel_full_n => dst_1_cols_channel_full_n,
      empty_n_reg_0 => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      full_n_reg_0 => xfMat2axis_8_0_2160_3840_1_U0_n_18,
      \in\(31 downto 0) => Block_entry2_proc_U0_ap_return_7(31 downto 0),
      \mOutPtr_reg[3]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_15,
      \out\(30 downto 0) => dst_1_cols_channel_dout(30 downto 0),
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n,
      push => push_7
    );
dst_1_data_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out\,
      D(7 downto 0) => dst_1_data_dout(7 downto 0),
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][7]\(7 downto 0) => trunc_ln105_reg_206(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_block_pp0_stage0_subdone => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_0 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter3 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3\,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_data_full_n => dst_1_data_full_n,
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      \mOutPtr_reg[0]_0\(0) => ap_CS_fsm_state3_13,
      p_dst_data_empty_n => p_dst_data_empty_n,
      push => push_4
    );
dst_1_rows_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_0
     port map (
      D(0) => sub13_fu_112_p2(0),
      DI(3) => dst_1_rows_channel_U_n_36,
      DI(2) => dst_1_rows_channel_U_n_37,
      DI(1) => dst_1_rows_channel_U_n_38,
      DI(0) => dst_1_rows_channel_U_n_39,
      E(0) => xfMat2axis_8_0_2160_3840_1_U0_n_14,
      S(3) => dst_1_rows_channel_U_n_12,
      S(2) => dst_1_rows_channel_U_n_13,
      S(1) => dst_1_rows_channel_U_n_14,
      S(0) => dst_1_rows_channel_U_n_15,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_clk_0(3) => dst_1_rows_channel_U_n_29,
      ap_clk_0(2) => dst_1_rows_channel_U_n_30,
      ap_clk_0(1) => dst_1_rows_channel_U_n_31,
      ap_clk_0(0) => dst_1_rows_channel_U_n_32,
      ap_clk_1(2) => dst_1_rows_channel_U_n_33,
      ap_clk_1(1) => dst_1_rows_channel_U_n_34,
      ap_clk_1(0) => dst_1_rows_channel_U_n_35,
      ap_clk_2(3) => dst_1_rows_channel_U_n_40,
      ap_clk_2(2) => dst_1_rows_channel_U_n_41,
      ap_clk_2(1) => dst_1_rows_channel_U_n_42,
      ap_clk_2(0) => dst_1_rows_channel_U_n_43,
      ap_clk_3(1) => dst_1_rows_channel_U_n_44,
      ap_clk_3(0) => dst_1_rows_channel_U_n_45,
      ap_clk_4(3) => dst_1_rows_channel_U_n_46,
      ap_clk_4(2) => dst_1_rows_channel_U_n_47,
      ap_clk_4(1) => dst_1_rows_channel_U_n_48,
      ap_clk_4(0) => dst_1_rows_channel_U_n_49,
      ap_clk_5(3) => dst_1_rows_channel_U_n_50,
      ap_clk_5(2) => dst_1_rows_channel_U_n_51,
      ap_clk_5(1) => dst_1_rows_channel_U_n_52,
      ap_clk_5(0) => dst_1_rows_channel_U_n_53,
      ap_clk_6(3) => dst_1_rows_channel_U_n_54,
      ap_clk_6(2) => dst_1_rows_channel_U_n_55,
      ap_clk_6(1) => dst_1_rows_channel_U_n_56,
      ap_clk_6(0) => dst_1_rows_channel_U_n_57,
      ap_clk_7(3) => dst_1_rows_channel_U_n_58,
      ap_clk_7(2) => dst_1_rows_channel_U_n_59,
      ap_clk_7(1) => dst_1_rows_channel_U_n_60,
      ap_clk_7(0) => dst_1_rows_channel_U_n_61,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      dst_1_rows_channel_full_n => dst_1_rows_channel_full_n,
      empty_n_reg_0 => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      full_n_reg_0 => xfMat2axis_8_0_2160_3840_1_U0_n_17,
      \icmp_ln104_fu_131_p2_carry__0\(11 downto 0) => i_fu_62_reg(11 downto 0),
      \icmp_ln104_fu_131_p2_carry__2_i_1\(31 downto 16) => Block_entry2_proc_U0_ap_return_6(31 downto 16),
      \icmp_ln104_fu_131_p2_carry__2_i_1\(15 downto 8) => Block_entry2_proc_U0_ap_return_0(15 downto 8),
      \icmp_ln104_fu_131_p2_carry__2_i_1\(7 downto 0) => Block_entry2_proc_U0_ap_return_4(7 downto 0),
      \mOutPtr_reg[3]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_13,
      \out\(11 downto 0) => dst_1_rows_channel_dout(11 downto 0),
      push => push_8
    );
in_mat_cols_c15_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S
     port map (
      CO(0) => icmp_ln79_fu_141_p2,
      D(15 downto 0) => in_mat_cols_c15_channel_dout(15 downto 0),
      DI(1) => in_mat_cols_c15_channel_U_n_51,
      DI(0) => in_mat_cols_c15_channel_U_n_52,
      Q(0) => ap_CS_fsm_state2,
      S(3) => in_mat_cols_c15_channel_U_n_27,
      S(2) => in_mat_cols_c15_channel_U_n_28,
      S(1) => in_mat_cols_c15_channel_U_n_29,
      S(0) => in_mat_cols_c15_channel_U_n_30,
      \SRL_SIG_reg[0][15]\(3) => in_mat_cols_c15_channel_U_n_47,
      \SRL_SIG_reg[0][15]\(2) => in_mat_cols_c15_channel_U_n_48,
      \SRL_SIG_reg[0][15]\(1) => in_mat_cols_c15_channel_U_n_49,
      \SRL_SIG_reg[0][15]\(0) => in_mat_cols_c15_channel_U_n_50,
      \SRL_SIG_reg[0][23]\(3) => in_mat_cols_c15_channel_U_n_19,
      \SRL_SIG_reg[0][23]\(2) => in_mat_cols_c15_channel_U_n_20,
      \SRL_SIG_reg[0][23]\(1) => in_mat_cols_c15_channel_U_n_21,
      \SRL_SIG_reg[0][23]\(0) => in_mat_cols_c15_channel_U_n_22,
      \SRL_SIG_reg[0][31]\(3) => in_mat_cols_c15_channel_U_n_11,
      \SRL_SIG_reg[0][31]\(2) => in_mat_cols_c15_channel_U_n_12,
      \SRL_SIG_reg[0][31]\(1) => in_mat_cols_c15_channel_U_n_13,
      \SRL_SIG_reg[0][31]\(0) => in_mat_cols_c15_channel_U_n_14,
      \SRL_SIG_reg[0][31]_0\(3) => in_mat_cols_c15_channel_U_n_15,
      \SRL_SIG_reg[0][31]_0\(2) => in_mat_cols_c15_channel_U_n_16,
      \SRL_SIG_reg[0][31]_0\(1) => in_mat_cols_c15_channel_U_n_17,
      \SRL_SIG_reg[0][31]_0\(0) => in_mat_cols_c15_channel_U_n_18,
      \SRL_SIG_reg[0][31]_1\(31 downto 0) => Block_entry2_proc_U0_ap_return_7(31 downto 0),
      \SRL_SIG_reg[1][22]\(3) => in_mat_cols_c15_channel_U_n_23,
      \SRL_SIG_reg[1][22]\(2) => in_mat_cols_c15_channel_U_n_24,
      \SRL_SIG_reg[1][22]\(1) => in_mat_cols_c15_channel_U_n_25,
      \SRL_SIG_reg[1][22]\(0) => in_mat_cols_c15_channel_U_n_26,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_loop_init_int => \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_in_mat_cols_c15_channel => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      full_n_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_17,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      icmp_ln81_fu_107_p2_carry => axis2xfMat_24_16_2160_3840_1_U0_n_30,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(11) => axis2xfMat_24_16_2160_3840_1_U0_n_18,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(10) => axis2xfMat_24_16_2160_3840_1_U0_n_19,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(9) => axis2xfMat_24_16_2160_3840_1_U0_n_20,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(8) => axis2xfMat_24_16_2160_3840_1_U0_n_21,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(7) => axis2xfMat_24_16_2160_3840_1_U0_n_22,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(6) => axis2xfMat_24_16_2160_3840_1_U0_n_23,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(5) => axis2xfMat_24_16_2160_3840_1_U0_n_24,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(4) => axis2xfMat_24_16_2160_3840_1_U0_n_25,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(3) => axis2xfMat_24_16_2160_3840_1_U0_n_26,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(2) => axis2xfMat_24_16_2160_3840_1_U0_n_27,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(1) => axis2xfMat_24_16_2160_3840_1_U0_n_28,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(0) => axis2xfMat_24_16_2160_3840_1_U0_n_29,
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_cols_c15_channel_full_n => in_mat_cols_c15_channel_full_n
    );
in_mat_cols_c_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_1
     port map (
      D(15 downto 0) => in_mat_cols_c15_channel_dout(15 downto 0),
      \SRL_SIG_reg[0][15]\(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      SS(0) => ap_rst_n_inv,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      ap_clk => ap_clk,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      \mOutPtr_reg[0]_0\(0) => mOutPtr(0),
      \mOutPtr_reg[0]_1\ => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13,
      push => push_12
    );
in_mat_data_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din(23 downto 0),
      Q(0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594\(1),
      \SRL_SIG_reg[1][23]\(23 downto 0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1\(23 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_block_pp0_stage0_subdone => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\,
      cmp_i_i603_i_reg_614 => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614\,
      \cmp_i_i603_i_reg_614_reg[0]\(23 downto 0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1\(23 downto 0),
      d1(23 downto 0) => \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1\(23 downto 0),
      empty_n_reg_0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34,
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_data_full_n => in_mat_data_full_n,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_9,
      \mOutPtr_reg[0]_1\ => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33,
      push => push_2,
      ram_reg_2 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13,
      ram_reg_2_0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16
    );
in_mat_rows_c14_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_2
     port map (
      CO(0) => icmp_ln79_fu_141_p2,
      D(15 downto 0) => in_mat_rows_c14_channel_dout(15 downto 0),
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[0][15]\(3) => in_mat_rows_c14_channel_U_n_56,
      \SRL_SIG_reg[0][15]\(2) => in_mat_rows_c14_channel_U_n_57,
      \SRL_SIG_reg[0][15]\(1) => in_mat_rows_c14_channel_U_n_58,
      \SRL_SIG_reg[0][15]\(0) => in_mat_rows_c14_channel_U_n_59,
      \SRL_SIG_reg[0][23]\(3) => in_mat_rows_c14_channel_U_n_20,
      \SRL_SIG_reg[0][23]\(2) => in_mat_rows_c14_channel_U_n_21,
      \SRL_SIG_reg[0][23]\(1) => in_mat_rows_c14_channel_U_n_22,
      \SRL_SIG_reg[0][23]\(0) => in_mat_rows_c14_channel_U_n_23,
      \SRL_SIG_reg[0][31]\(3) => in_mat_rows_c14_channel_U_n_12,
      \SRL_SIG_reg[0][31]\(2) => in_mat_rows_c14_channel_U_n_13,
      \SRL_SIG_reg[0][31]\(1) => in_mat_rows_c14_channel_U_n_14,
      \SRL_SIG_reg[0][31]\(0) => in_mat_rows_c14_channel_U_n_15,
      \SRL_SIG_reg[0][31]_0\(3) => in_mat_rows_c14_channel_U_n_16,
      \SRL_SIG_reg[0][31]_0\(2) => in_mat_rows_c14_channel_U_n_17,
      \SRL_SIG_reg[0][31]_0\(1) => in_mat_rows_c14_channel_U_n_18,
      \SRL_SIG_reg[0][31]_0\(0) => in_mat_rows_c14_channel_U_n_19,
      \SRL_SIG_reg[0][31]_1\(31 downto 16) => Block_entry2_proc_U0_ap_return_6(31 downto 16),
      \SRL_SIG_reg[0][31]_1\(15 downto 8) => Block_entry2_proc_U0_ap_return_0(15 downto 8),
      \SRL_SIG_reg[0][31]_1\(7 downto 0) => Block_entry2_proc_U0_ap_return_4(7 downto 0),
      \SRL_SIG_reg[1][14]\(3) => in_mat_rows_c14_channel_U_n_52,
      \SRL_SIG_reg[1][14]\(2) => in_mat_rows_c14_channel_U_n_53,
      \SRL_SIG_reg[1][14]\(1) => in_mat_rows_c14_channel_U_n_54,
      \SRL_SIG_reg[1][14]\(0) => in_mat_rows_c14_channel_U_n_55,
      \SRL_SIG_reg[1][22]\(3) => in_mat_rows_c14_channel_U_n_24,
      \SRL_SIG_reg[1][22]\(2) => in_mat_rows_c14_channel_U_n_25,
      \SRL_SIG_reg[1][22]\(1) => in_mat_rows_c14_channel_U_n_26,
      \SRL_SIG_reg[1][22]\(0) => in_mat_rows_c14_channel_U_n_27,
      \SRL_SIG_reg[1][7]\(3) => in_mat_rows_c14_channel_U_n_48,
      \SRL_SIG_reg[1][7]\(2) => in_mat_rows_c14_channel_U_n_49,
      \SRL_SIG_reg[1][7]\(1) => in_mat_rows_c14_channel_U_n_50,
      \SRL_SIG_reg[1][7]\(0) => in_mat_rows_c14_channel_U_n_51,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_in_mat_rows_c14_channel => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      empty_n_reg_0 => in_mat_rows_c14_channel_U_n_60,
      full_n_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_17,
      \i_fu_76_reg[7]\(3) => in_mat_rows_c14_channel_U_n_28,
      \i_fu_76_reg[7]\(2) => in_mat_rows_c14_channel_U_n_29,
      \i_fu_76_reg[7]\(1) => in_mat_rows_c14_channel_U_n_30,
      \i_fu_76_reg[7]\(0) => in_mat_rows_c14_channel_U_n_31,
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      in_mat_rows_c14_channel_full_n => in_mat_rows_c14_channel_full_n,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      sel => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
in_mat_rows_c_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d2_S_3
     port map (
      D(15 downto 0) => in_mat_rows_c14_channel_dout(15 downto 0),
      \SRL_SIG_reg[0][15]\(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      SS(0) => ap_rst_n_inv,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
      ap_clk => ap_clk,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_9(0),
      \mOutPtr_reg[0]_1\ => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11,
      push => push_12
    );
p_dst_cols_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_4
     port map (
      CO(0) => icmp_ln75_fu_132_p2,
      Q(0) => ap_CS_fsm_state2_6,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      empty_n_reg_0 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_24,
      full_n => full_n,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_7(15 downto 0),
      \out\(15 downto 0) => p_dst_cols_channel_dout(15 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n,
      push => push_10
    );
p_dst_data_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w16_d2_S
     port map (
      D(9 downto 0) => p_dst_data_dout(9 downto 0),
      \SRL_SIG_reg[0][9]\(9 downto 0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din(9 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      empty_n_reg_0 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_22,
      \mOutPtr_reg[0]_0\ => p_dst_data_U_n_10,
      \mOutPtr_reg[0]_1\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_18,
      \mOutPtr_reg[1]_0\ => p_dst_data_U_n_9,
      \mOutPtr_reg[1]_1\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_15,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_data_full_n => p_dst_data_full_n,
      push => push_1
    );
p_dst_rows_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d5_S_5
     port map (
      CO(0) => icmp_ln75_fu_132_p2,
      Q(0) => ap_CS_fsm_state2_6,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_p_dst_rows_channel => ap_sync_reg_channel_write_p_dst_rows_channel,
      empty_n_reg_0 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_25,
      full_n => full_n_5,
      full_n_reg_0 => p_dst_rows_channel_U_n_12,
      \in\(15 downto 8) => Block_entry2_proc_U0_ap_return_0(15 downto 8),
      \in\(7 downto 0) => Block_entry2_proc_U0_ap_return_4(7 downto 0),
      \out\(15 downto 0) => p_dst_rows_channel_dout(15 downto 0),
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      p_dst_rows_channel_full_n => p_dst_rows_channel_full_n,
      push => push_11
    );
p_dstgx_cols_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S
     port map (
      CO(0) => icmp_ln58_fu_351_p2,
      Q(0) => ap_CS_fsm_state9,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_in_mat_cols_c15_channel => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      ap_sync_reg_channel_write_p_dstgx_cols_channel => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3 => control_s_axi_U_n_16,
      ap_sync_reg_channel_write_p_dstgx_cols_channel_reg => p_dstgx_cols_channel_U_n_11,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_7(15 downto 0),
      in_mat_cols_c15_channel_full_n => in_mat_cols_c15_channel_full_n,
      \mOutPtr_reg[2]_0\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26,
      \out\(15 downto 0) => p_dstgx_cols_channel_dout(15 downto 0),
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_cols_channel_full_n => p_dstgx_cols_channel_full_n
    );
p_dstgx_data_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_6
     port map (
      D(7 downto 0) => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din(7 downto 0),
      E(0) => push_0,
      \SRL_SIG_reg[0][7]\(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      SS(0) => ap_rst_n_inv,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      ap_clk => ap_clk,
      full_n_reg_0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgx_data_full_n => p_dstgx_data_full_n
    );
p_dstgx_rows_channel_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d4_S_7
     port map (
      CO(0) => icmp_ln58_fu_351_p2,
      D(15 downto 8) => Block_entry2_proc_U0_ap_return_0(15 downto 8),
      D(7 downto 0) => Block_entry2_proc_U0_ap_return_4(7 downto 0),
      Q(0) => ap_CS_fsm_state9,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      ap_sync_reg_channel_write_dst_1_rows_channel_reg => p_dstgx_rows_channel_U_n_12,
      ap_sync_reg_channel_write_in_mat_rows_c14_channel => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0 => control_s_axi_U_n_16,
      ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1 => dst_1_cols_channel_U_n_12,
      ap_sync_reg_channel_write_p_dstgx_rows_channel => ap_sync_reg_channel_write_p_dstgx_rows_channel,
      ap_sync_reg_channel_write_p_dstgx_rows_channel_reg => p_dst_rows_channel_U_n_12,
      ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0 => p_dstgx_cols_channel_U_n_11,
      in_mat_rows_c14_channel_full_n => in_mat_rows_c14_channel_full_n,
      \mOutPtr_reg[2]_0\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27,
      \out\(15 downto 0) => p_dstgx_rows_channel_dout(15 downto 0),
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      p_dstgx_rows_channel_full_n => p_dstgx_rows_channel_full_n,
      push => push_8,
      \trunc_ln119_reg_424_reg[15]\ => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9
    );
p_dstgy_data_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w8_d2_S_8
     port map (
      B(7 downto 0) => p_dstgy_data_dout(7 downto 0),
      D(7 downto 0) => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din(7 downto 0),
      E(0) => push,
      SS(0) => ap_rst_n_inv,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write => Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
      ap_clk => ap_clk,
      full_n_reg_0 => p_dstgy_data_U_n_11,
      full_n_reg_1 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n
    );
shift_c_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_fifo_w32_d6_S_9
     port map (
      S(3) => shift_c_U_n_11,
      S(2) => shift_c_U_n_12,
      S(1) => shift_c_U_n_13,
      S(0) => shift_c_dout(0),
      SS(0) => ap_rst_n_inv,
      alpha_c_full_n => alpha_c_full_n,
      ap_clk => ap_clk,
      ap_start => ap_start,
      convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      \in\(31 downto 0) => shift(31 downto 0),
      \int_shift_reg[11]\(3) => shift_c_U_n_50,
      \int_shift_reg[11]\(2) => shift_c_U_n_51,
      \int_shift_reg[11]\(1) => shift_c_U_n_52,
      \int_shift_reg[11]\(0) => shift_c_U_n_53,
      \int_shift_reg[15]\(3) => shift_c_U_n_54,
      \int_shift_reg[15]\(2) => shift_c_U_n_55,
      \int_shift_reg[15]\(1) => shift_c_U_n_56,
      \int_shift_reg[15]\(0) => shift_c_U_n_57,
      \int_shift_reg[19]\(3) => shift_c_U_n_58,
      \int_shift_reg[19]\(2) => shift_c_U_n_59,
      \int_shift_reg[19]\(1) => shift_c_U_n_60,
      \int_shift_reg[19]\(0) => shift_c_U_n_61,
      \int_shift_reg[23]\(3) => shift_c_U_n_62,
      \int_shift_reg[23]\(2) => shift_c_U_n_63,
      \int_shift_reg[23]\(1) => shift_c_U_n_64,
      \int_shift_reg[23]\(0) => shift_c_U_n_65,
      \int_shift_reg[27]\(3) => shift_c_U_n_66,
      \int_shift_reg[27]\(2) => shift_c_U_n_67,
      \int_shift_reg[27]\(1) => shift_c_U_n_68,
      \int_shift_reg[27]\(0) => shift_c_U_n_69,
      \int_shift_reg[31]\(3) => shift_c_U_n_70,
      \int_shift_reg[31]\(2) => shift_c_U_n_71,
      \int_shift_reg[31]\(1) => shift_c_U_n_72,
      \int_shift_reg[31]\(0) => shift_c_U_n_73,
      \int_shift_reg[7]\(3) => shift_c_U_n_46,
      \int_shift_reg[7]\(2) => shift_c_U_n_47,
      \int_shift_reg[7]\(1) => shift_c_U_n_48,
      \int_shift_reg[7]\(0) => shift_c_U_n_49,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      \out\(30 downto 0) => shift_c_dout(31 downto 1),
      push => push_3,
      rev_fu_108_p2 => rev_fu_108_p2,
      shift_c_empty_n => shift_c_empty_n,
      shift_c_full_n => shift_c_full_n
    );
start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U: entity work.scharr_design_scharr_accel_0_0_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0
     port map (
      Q(0) => axis2xfMat_24_16_2160_3840_1_U0_n_15,
      SS(0) => ap_rst_n_inv,
      Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start => Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
      ap_clk => ap_clk,
      empty_n_reg_0 => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11,
      empty_n_reg_1 => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13,
      full_n_reg_0 => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37,
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \mOutPtr_reg[0]_0\(0) => Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15,
      \mOutPtr_reg[0]_1\(0) => mOutPtr_9(0),
      \mOutPtr_reg[0]_2\(0) => mOutPtr(0),
      push => push_12,
      start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n => start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
xfMat2axis_8_0_2160_3840_1_U0: entity work.scharr_design_scharr_accel_0_0_scharr_accel_xfMat2axis_8_0_2160_3840_1_s
     port map (
      \B_V_data_1_payload_B_reg[7]\(7 downto 0) => dst_1_data_dout(7 downto 0),
      B_V_data_1_sel_wr01_out => \regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out\,
      \B_V_data_1_state_reg[0]\ => img_out_TVALID,
      \B_V_data_1_state_reg[0]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_13,
      \B_V_data_1_state_reg[0]_1\ => xfMat2axis_8_0_2160_3840_1_U0_n_15,
      \B_V_data_1_state_reg[0]_2\(0) => xfMat2axis_8_0_2160_3840_1_U0_n_16,
      \B_V_data_1_state_reg[0]_3\ => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      D(0) => sub_fu_106_p2(0),
      DI(1) => dst_1_cols_channel_U_n_60,
      DI(0) => dst_1_cols_channel_U_n_61,
      E(0) => xfMat2axis_8_0_2160_3840_1_U0_n_14,
      Q(0) => axis2xfMat_24_16_2160_3840_1_U0_n_15,
      S(3) => dst_1_cols_channel_U_n_13,
      S(2) => dst_1_cols_channel_U_n_14,
      S(1) => dst_1_cols_channel_U_n_15,
      S(0) => dst_1_cols_channel_U_n_16,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_12,
      \ap_CS_fsm_reg[2]_0\(0) => ap_CS_fsm_state3_13,
      \ap_CS_fsm_reg[3]_0\(3) => dst_1_rows_channel_U_n_54,
      \ap_CS_fsm_reg[3]_0\(2) => dst_1_rows_channel_U_n_55,
      \ap_CS_fsm_reg[3]_0\(1) => dst_1_rows_channel_U_n_56,
      \ap_CS_fsm_reg[3]_0\(0) => dst_1_rows_channel_U_n_57,
      \ap_CS_fsm_reg[3]_1\(3) => dst_1_rows_channel_U_n_58,
      \ap_CS_fsm_reg[3]_1\(2) => dst_1_rows_channel_U_n_59,
      \ap_CS_fsm_reg[3]_1\(1) => dst_1_rows_channel_U_n_60,
      \ap_CS_fsm_reg[3]_1\(0) => dst_1_rows_channel_U_n_61,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\,
      ap_loop_init_int_reg(3) => dst_1_cols_channel_U_n_84,
      ap_loop_init_int_reg(2) => dst_1_cols_channel_U_n_85,
      ap_loop_init_int_reg(1) => dst_1_cols_channel_U_n_86,
      ap_loop_init_int_reg(0) => dst_1_cols_channel_U_n_87,
      ap_loop_init_int_reg_0(3) => dst_1_cols_channel_U_n_88,
      ap_loop_init_int_reg_0(2) => dst_1_cols_channel_U_n_89,
      ap_loop_init_int_reg_0(1) => dst_1_cols_channel_U_n_90,
      ap_loop_init_int_reg_0(0) => dst_1_cols_channel_U_n_91,
      ap_rst_n => ap_rst_n,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg => xfMat2axis_8_0_2160_3840_1_U0_n_17,
      empty_n_reg_0 => xfMat2axis_8_0_2160_3840_1_U0_n_18,
      \i_fu_62_reg[11]_0\(11 downto 0) => i_fu_62_reg(11 downto 0),
      \icmp_ln104_fu_131_p2_carry__0_0\(11 downto 0) => dst_1_rows_channel_dout(11 downto 0),
      \icmp_ln104_fu_131_p2_carry__0_1\(3) => dst_1_rows_channel_U_n_36,
      \icmp_ln104_fu_131_p2_carry__0_1\(2) => dst_1_rows_channel_U_n_37,
      \icmp_ln104_fu_131_p2_carry__0_1\(1) => dst_1_rows_channel_U_n_38,
      \icmp_ln104_fu_131_p2_carry__0_1\(0) => dst_1_rows_channel_U_n_39,
      \icmp_ln104_fu_131_p2_carry__1_0\(3) => dst_1_rows_channel_U_n_40,
      \icmp_ln104_fu_131_p2_carry__1_0\(2) => dst_1_rows_channel_U_n_41,
      \icmp_ln104_fu_131_p2_carry__1_0\(1) => dst_1_rows_channel_U_n_42,
      \icmp_ln104_fu_131_p2_carry__1_0\(0) => dst_1_rows_channel_U_n_43,
      \icmp_ln104_fu_131_p2_carry__1_1\(1) => dst_1_rows_channel_U_n_44,
      \icmp_ln104_fu_131_p2_carry__1_1\(0) => dst_1_rows_channel_U_n_45,
      \icmp_ln104_fu_131_p2_carry__2_0\(3) => dst_1_rows_channel_U_n_46,
      \icmp_ln104_fu_131_p2_carry__2_0\(2) => dst_1_rows_channel_U_n_47,
      \icmp_ln104_fu_131_p2_carry__2_0\(1) => dst_1_rows_channel_U_n_48,
      \icmp_ln104_fu_131_p2_carry__2_0\(0) => dst_1_rows_channel_U_n_49,
      \icmp_ln104_fu_131_p2_carry__2_1\(3) => dst_1_rows_channel_U_n_50,
      \icmp_ln104_fu_131_p2_carry__2_1\(2) => dst_1_rows_channel_U_n_51,
      \icmp_ln104_fu_131_p2_carry__2_1\(1) => dst_1_rows_channel_U_n_52,
      \icmp_ln104_fu_131_p2_carry__2_1\(0) => dst_1_rows_channel_U_n_53,
      \icmp_ln106_fu_149_p2_carry__1\(1) => dst_1_cols_channel_U_n_62,
      \icmp_ln106_fu_149_p2_carry__1\(0) => dst_1_cols_channel_U_n_63,
      \icmp_ln106_fu_149_p2_carry__2\(3) => dst_1_cols_channel_U_n_68,
      \icmp_ln106_fu_149_p2_carry__2\(2) => dst_1_cols_channel_U_n_69,
      \icmp_ln106_fu_149_p2_carry__2\(1) => dst_1_cols_channel_U_n_70,
      \icmp_ln106_fu_149_p2_carry__2\(0) => dst_1_cols_channel_U_n_71,
      \icmp_ln106_fu_149_p2_carry__2_0\(3) => dst_1_cols_channel_U_n_72,
      \icmp_ln106_fu_149_p2_carry__2_0\(2) => dst_1_cols_channel_U_n_73,
      \icmp_ln106_fu_149_p2_carry__2_0\(1) => dst_1_cols_channel_U_n_74,
      \icmp_ln106_fu_149_p2_carry__2_0\(0) => dst_1_cols_channel_U_n_75,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      \out\(30 downto 0) => dst_1_cols_channel_dout(30 downto 0),
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      push => push_8,
      push_0 => push_7,
      \sub13_reg_169_reg[0]_0\(0) => sub13_fu_112_p2(0),
      \sub13_reg_169_reg[11]_0\(2) => dst_1_rows_channel_U_n_33,
      \sub13_reg_169_reg[11]_0\(1) => dst_1_rows_channel_U_n_34,
      \sub13_reg_169_reg[11]_0\(0) => dst_1_rows_channel_U_n_35,
      \sub13_reg_169_reg[4]_0\(3) => dst_1_rows_channel_U_n_12,
      \sub13_reg_169_reg[4]_0\(2) => dst_1_rows_channel_U_n_13,
      \sub13_reg_169_reg[4]_0\(1) => dst_1_rows_channel_U_n_14,
      \sub13_reg_169_reg[4]_0\(0) => dst_1_rows_channel_U_n_15,
      \sub13_reg_169_reg[8]_0\(3) => dst_1_rows_channel_U_n_29,
      \sub13_reg_169_reg[8]_0\(2) => dst_1_rows_channel_U_n_30,
      \sub13_reg_169_reg[8]_0\(1) => dst_1_rows_channel_U_n_31,
      \sub13_reg_169_reg[8]_0\(0) => dst_1_rows_channel_U_n_32,
      \sub_reg_164_reg[12]_0\(3) => dst_1_cols_channel_U_n_52,
      \sub_reg_164_reg[12]_0\(2) => dst_1_cols_channel_U_n_53,
      \sub_reg_164_reg[12]_0\(1) => dst_1_cols_channel_U_n_54,
      \sub_reg_164_reg[12]_0\(0) => dst_1_cols_channel_U_n_55,
      \sub_reg_164_reg[16]_0\(3) => dst_1_cols_channel_U_n_56,
      \sub_reg_164_reg[16]_0\(2) => dst_1_cols_channel_U_n_57,
      \sub_reg_164_reg[16]_0\(1) => dst_1_cols_channel_U_n_58,
      \sub_reg_164_reg[16]_0\(0) => dst_1_cols_channel_U_n_59,
      \sub_reg_164_reg[20]_0\(3) => dst_1_cols_channel_U_n_64,
      \sub_reg_164_reg[20]_0\(2) => dst_1_cols_channel_U_n_65,
      \sub_reg_164_reg[20]_0\(1) => dst_1_cols_channel_U_n_66,
      \sub_reg_164_reg[20]_0\(0) => dst_1_cols_channel_U_n_67,
      \sub_reg_164_reg[24]_0\(3) => dst_1_cols_channel_U_n_76,
      \sub_reg_164_reg[24]_0\(2) => dst_1_cols_channel_U_n_77,
      \sub_reg_164_reg[24]_0\(1) => dst_1_cols_channel_U_n_78,
      \sub_reg_164_reg[24]_0\(0) => dst_1_cols_channel_U_n_79,
      \sub_reg_164_reg[28]_0\(3) => dst_1_cols_channel_U_n_80,
      \sub_reg_164_reg[28]_0\(2) => dst_1_cols_channel_U_n_81,
      \sub_reg_164_reg[28]_0\(1) => dst_1_cols_channel_U_n_82,
      \sub_reg_164_reg[28]_0\(0) => dst_1_cols_channel_U_n_83,
      \sub_reg_164_reg[31]_0\(2) => dst_1_cols_channel_U_n_92,
      \sub_reg_164_reg[31]_0\(1) => dst_1_cols_channel_U_n_93,
      \sub_reg_164_reg[31]_0\(0) => dst_1_cols_channel_U_n_94,
      \sub_reg_164_reg[8]_0\(3) => dst_1_cols_channel_U_n_48,
      \sub_reg_164_reg[8]_0\(2) => dst_1_cols_channel_U_n_49,
      \sub_reg_164_reg[8]_0\(1) => dst_1_cols_channel_U_n_50,
      \sub_reg_164_reg[8]_0\(0) => dst_1_cols_channel_U_n_51
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity scharr_design_scharr_accel_0_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of scharr_design_scharr_accel_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of scharr_design_scharr_accel_0_0 : entity is "scharr_design_scharr_accel_0_0,scharr_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of scharr_design_scharr_accel_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of scharr_design_scharr_accel_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of scharr_design_scharr_accel_0_0 : entity is "scharr_accel,Vivado 2023.1";
  attribute hls_module : string;
  attribute hls_module of scharr_design_scharr_accel_0_0 : entity is "yes";
end scharr_design_scharr_accel_0_0;

architecture STRUCTURE of scharr_design_scharr_accel_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_img_out_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TREADY : signal is "xilinx.com:interface:axis:1.0 img_inp TREADY";
  attribute X_INTERFACE_INFO of img_inp_TVALID : signal is "xilinx.com:interface:axis:1.0 img_inp TVALID";
  attribute X_INTERFACE_INFO of img_out_TREADY : signal is "xilinx.com:interface:axis:1.0 img_out TREADY";
  attribute X_INTERFACE_INFO of img_out_TVALID : signal is "xilinx.com:interface:axis:1.0 img_out TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of img_inp_TDATA : signal is "xilinx.com:interface:axis:1.0 img_inp TDATA";
  attribute X_INTERFACE_INFO of img_inp_TDEST : signal is "xilinx.com:interface:axis:1.0 img_inp TDEST";
  attribute X_INTERFACE_PARAMETER of img_inp_TDEST : signal is "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TID : signal is "xilinx.com:interface:axis:1.0 img_inp TID";
  attribute X_INTERFACE_INFO of img_inp_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_inp TKEEP";
  attribute X_INTERFACE_INFO of img_inp_TLAST : signal is "xilinx.com:interface:axis:1.0 img_inp TLAST";
  attribute X_INTERFACE_INFO of img_inp_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_inp TSTRB";
  attribute X_INTERFACE_INFO of img_inp_TUSER : signal is "xilinx.com:interface:axis:1.0 img_inp TUSER";
  attribute X_INTERFACE_INFO of img_out_TDATA : signal is "xilinx.com:interface:axis:1.0 img_out TDATA";
  attribute X_INTERFACE_INFO of img_out_TDEST : signal is "xilinx.com:interface:axis:1.0 img_out TDEST";
  attribute X_INTERFACE_PARAMETER of img_out_TDEST : signal is "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_out_TID : signal is "xilinx.com:interface:axis:1.0 img_out TID";
  attribute X_INTERFACE_INFO of img_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_out TKEEP";
  attribute X_INTERFACE_INFO of img_out_TLAST : signal is "xilinx.com:interface:axis:1.0 img_out TLAST";
  attribute X_INTERFACE_INFO of img_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_out TSTRB";
  attribute X_INTERFACE_INFO of img_out_TUSER : signal is "xilinx.com:interface:axis:1.0 img_out TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(0) <= \<const1>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.scharr_design_scharr_accel_0_0_scharr_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TDEST(0) => '0',
      img_inp_TID(0) => '0',
      img_inp_TKEEP(2 downto 0) => B"000",
      img_inp_TLAST(0) => '0',
      img_inp_TREADY => img_inp_TREADY,
      img_inp_TSTRB(2 downto 0) => B"000",
      img_inp_TUSER(0) => '0',
      img_inp_TVALID => img_inp_TVALID,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TDEST(0) => NLW_inst_img_out_TDEST_UNCONNECTED(0),
      img_out_TID(0) => NLW_inst_img_out_TID_UNCONNECTED(0),
      img_out_TKEEP(0) => NLW_inst_img_out_TKEEP_UNCONNECTED(0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TSTRB(0) => NLW_inst_img_out_TSTRB_UNCONNECTED(0),
      img_out_TUSER(0) => NLW_inst_img_out_TUSER_UNCONNECTED(0),
      img_out_TVALID => img_out_TVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
