INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junsung.ahn/Desktop/junsung.ahn/2019/Spring/ECE260/Exercise/Week04/Week04.sim/sim_1/impl/timing/xsim/delay_ex_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_ex
INFO: [VRFC 10-311] analyzing module glbl
