$date
	Sat Aug 30 11:37:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wlc_tb $end
$var wire 1 ! fr3 $end
$var wire 1 " fr2 $end
$var wire 1 # fr1 $end
$var wire 1 $ dfr $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' s1 $end
$var reg 1 ( s2 $end
$var reg 1 ) s3 $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' s1 $end
$var wire 1 ( s2 $end
$var wire 1 ) s3 $end
$var parameter 2 * q0 $end
$var parameter 2 + q1 $end
$var parameter 2 , q2 $end
$var parameter 2 - q3 $end
$var reg 1 $ dfr $end
$var reg 1 # fr1 $end
$var reg 1 " fr2 $end
$var reg 1 ! fr3 $end
$var reg 2 . state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 -
b10 ,
b1 +
b0 *
$end
#0
$dumpvars
bx .
0)
0(
0'
1&
0%
x$
x#
x"
x!
$end
#5
1#
1"
1!
1$
b0 .
1%
#7
0&
#10
0%
#15
1%
#17
1'
#20
0%
#25
b1 .
1%
#27
1(
#30
0%
#35
b10 .
1%
#37
1)
#40
0%
#45
0#
0"
0$
0!
b11 .
1%
#47
0)
#50
0%
#55
1#
1$
b10 .
1%
#60
0%
#65
1"
b1 .
1%
#70
0%
#75
b10 .
1%
#80
0%
#85
b1 .
1%
#90
0%
#95
b10 .
1%
#100
0%
#105
b1 .
1%
#110
0%
#115
b10 .
1%
#120
0%
#125
b1 .
1%
#130
0%
#135
b10 .
1%
#140
0%
#145
b1 .
1%
#147
