
DeflectionAnalyzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00011274  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .eh_frame     00000000  08011274  0c011274  00019274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  1ffe8000  1ffe8000  00028000  2**0
                  ALLOC
  3 .data         0000029c  1ffe8800  0c011274  00020800  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000005bc  1ffe8a9c  0c011510  00020a9c  2**2
                  ALLOC
  5 .no_init      00000014  2003ffc0  2003ffc0  00027fc0  2**2
                  ALLOC
  6 .debug_aranges 00001bc8  00000000  00000000  00020aa0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0002c2f8  00000000  00000000  00022668  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000544d  00000000  00000000  0004e960  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000d46b  00000000  00000000  00053dad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000088c8  00000000  00000000  00061218  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00010471  00000000  00000000  00069ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000f1f6  00000000  00000000  00079f51  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000018a0  00000000  00000000  00089147  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00001427  00000000  00000000  0008a9e7  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 91 02 00 08 91 02 00 08     ................
 8000010:	91 02 00 08 91 02 00 08 91 02 00 08 00 00 00 00     ................
	...
 800002c:	91 02 00 08 91 02 00 08 00 00 00 00 91 02 00 08     ................
 800003c:	d1 42 00 08 91 02 00 08 91 02 00 08 91 02 00 08     .B..............
 800004c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800005c:	91 02 00 08 91 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 91 02 00 08 00 00 00 00 91 02 00 08     ................
 800007c:	91 02 00 08 19 67 00 08 91 02 00 08 91 02 00 08     .....g..........
 800008c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800009c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80000ac:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80000bc:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80000cc:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80000dc:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80000ec:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80000fc:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800010c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800011c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800012c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800013c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800014c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800015c:	91 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800017c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800018c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 800019c:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80001ac:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80001bc:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80001cc:	91 02 00 08 91 02 00 08 91 02 00 08 91 02 00 08     ................
 80001dc:	00 00 00 00 91 02 00 08 91 02 00 08 51 53 00 08     ............QS..
 80001ec:	91 02 00 08 91 02 00 08 00 00 00 00 91 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d070 	ldr.w	sp, [pc, #112]	; 8000274 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481c      	ldr	r0, [pc, #112]	; (8000278 <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1c      	ldr	r4, [pc, #112]	; (800027c <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1d      	ldr	r5, [pc, #116]	; (8000280 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b17      	ldr	r3, [pc, #92]	; (8000284 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c18      	ldr	r4, [pc, #96]	; (8000288 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
    blx  r0
#endif

    ldr  r0, =main
 800023e:	4813      	ldr	r0, [pc, #76]	; (800028c <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
	...

08000244 <__copy_table_start__>:
 8000244:	0c011274 	.word	0x0c011274
 8000248:	1ffe8800 	.word	0x1ffe8800
 800024c:	0000029c 	.word	0x0000029c
 8000250:	0c011274 	.word	0x0c011274
 8000254:	1ffe8800 	.word	0x1ffe8800
 8000258:	00000000 	.word	0x00000000

0800025c <__copy_table_end__>:
 800025c:	1ffe8a9c 	.word	0x1ffe8a9c
 8000260:	000005bc 	.word	0x000005bc
 8000264:	20000000 	.word	0x20000000
 8000268:	00000000 	.word	0x00000000
 800026c:	20000000 	.word	0x20000000
 8000270:	00000000 	.word	0x00000000

08000274 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000274:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000278:	08000295 	.word	0x08000295
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 800027c:	08000244 	.word	0x08000244
	ldr	r5, =__copy_table_end__
 8000280:	0800025c 	.word	0x0800025c
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000284:	0800025c 	.word	0x0800025c
	ldr	r4, =__zero_table_end__
 8000288:	08000274 	.word	0x08000274
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
    blx  r0
#endif

    ldr  r0, =main
 800028c:	08006659 	.word	0x08006659

08000290 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000290:	e7fe      	b.n	8000290 <BusFault_Handler>
	...

08000294 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8000294:	b598      	push	{r3, r4, r7, lr}
 8000296:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8000298:	4a05      	ldr	r2, [pc, #20]	; (80002b0 <SystemInit+0x1c>)
 800029a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800029e:	4614      	mov	r4, r2
 80002a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  
  SystemCoreSetup();
 80002a6:	f005 ff23 	bl	80060f0 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 80002aa:	f005 ff8b 	bl	80061c4 <SystemCoreClockSetup>
}
 80002ae:	bd98      	pop	{r3, r4, r7, pc}
 80002b0:	2003ffc4 	.word	0x2003ffc4

080002b4 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b084      	sub	sp, #16
 80002b8:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80002ba:	4b2f      	ldr	r3, [pc, #188]	; (8000378 <SystemCoreClockUpdate+0xc4>)
 80002bc:	68db      	ldr	r3, [r3, #12]
 80002be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d03e      	beq.n	8000344 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80002c6:	4b2d      	ldr	r3, [pc, #180]	; (800037c <SystemCoreClockUpdate+0xc8>)
 80002c8:	68db      	ldr	r3, [r3, #12]
 80002ca:	f003 0301 	and.w	r3, r3, #1
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d002      	beq.n	80002d8 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80002d2:	4b2b      	ldr	r3, [pc, #172]	; (8000380 <SystemCoreClockUpdate+0xcc>)
 80002d4:	60fb      	str	r3, [r7, #12]
 80002d6:	e002      	b.n	80002de <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80002d8:	f005 ff6a 	bl	80061b0 <OSCHP_GetFrequency>
 80002dc:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80002de:	4b27      	ldr	r3, [pc, #156]	; (800037c <SystemCoreClockUpdate+0xc8>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	f003 0304 	and.w	r3, r3, #4
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d020      	beq.n	800032c <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 80002ea:	4b24      	ldr	r3, [pc, #144]	; (800037c <SystemCoreClockUpdate+0xc8>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80002f2:	0e1b      	lsrs	r3, r3, #24
 80002f4:	3301      	adds	r3, #1
 80002f6:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 80002f8:	4b20      	ldr	r3, [pc, #128]	; (800037c <SystemCoreClockUpdate+0xc8>)
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000300:	0a1b      	lsrs	r3, r3, #8
 8000302:	3301      	adds	r3, #1
 8000304:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8000306:	4b1d      	ldr	r3, [pc, #116]	; (800037c <SystemCoreClockUpdate+0xc8>)
 8000308:	689b      	ldr	r3, [r3, #8]
 800030a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800030e:	0c1b      	lsrs	r3, r3, #16
 8000310:	3301      	adds	r3, #1
 8000312:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8000314:	68bb      	ldr	r3, [r7, #8]
 8000316:	683a      	ldr	r2, [r7, #0]
 8000318:	fb02 f303 	mul.w	r3, r2, r3
 800031c:	68fa      	ldr	r2, [r7, #12]
 800031e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000322:	687a      	ldr	r2, [r7, #4]
 8000324:	fb02 f303 	mul.w	r3, r2, r3
 8000328:	60fb      	str	r3, [r7, #12]
 800032a:	e00d      	b.n	8000348 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 800032c:	4b13      	ldr	r3, [pc, #76]	; (800037c <SystemCoreClockUpdate+0xc8>)
 800032e:	689b      	ldr	r3, [r3, #8]
 8000330:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000334:	3301      	adds	r3, #1
 8000336:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8000338:	68fa      	ldr	r2, [r7, #12]
 800033a:	683b      	ldr	r3, [r7, #0]
 800033c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000340:	60fb      	str	r3, [r7, #12]
 8000342:	e001      	b.n	8000348 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8000344:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <SystemCoreClockUpdate+0xcc>)
 8000346:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000348:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <SystemCoreClockUpdate+0xc4>)
 800034a:	68db      	ldr	r3, [r3, #12]
 800034c:	b2db      	uxtb	r3, r3
 800034e:	3301      	adds	r3, #1
 8000350:	68fa      	ldr	r2, [r7, #12]
 8000352:	fbb2 f3f3 	udiv	r3, r2, r3
 8000356:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000358:	4b07      	ldr	r3, [pc, #28]	; (8000378 <SystemCoreClockUpdate+0xc4>)
 800035a:	691b      	ldr	r3, [r3, #16]
 800035c:	f003 0301 	and.w	r3, r3, #1
 8000360:	3301      	adds	r3, #1
 8000362:	68fa      	ldr	r2, [r7, #12]
 8000364:	fbb2 f3f3 	udiv	r3, r2, r3
 8000368:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 800036a:	4a06      	ldr	r2, [pc, #24]	; (8000384 <SystemCoreClockUpdate+0xd0>)
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	6013      	str	r3, [r2, #0]
}
 8000370:	3710      	adds	r7, #16
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	50004600 	.word	0x50004600
 800037c:	50004710 	.word	0x50004710
 8000380:	016e3600 	.word	0x016e3600
 8000384:	2003ffc0 	.word	0x2003ffc0

08000388 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000388:	b480      	push	{r7}
 800038a:	b085      	sub	sp, #20
 800038c:	af00      	add	r7, sp, #0
 800038e:	60f8      	str	r0, [r7, #12]
 8000390:	460b      	mov	r3, r1
 8000392:	607a      	str	r2, [r7, #4]
 8000394:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8000396:	7afb      	ldrb	r3, [r7, #11]
 8000398:	089b      	lsrs	r3, r3, #2
 800039a:	b2db      	uxtb	r3, r3
 800039c:	4618      	mov	r0, r3
 800039e:	7afb      	ldrb	r3, [r7, #11]
 80003a0:	089b      	lsrs	r3, r3, #2
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	461a      	mov	r2, r3
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	3204      	adds	r2, #4
 80003aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003ae:	7afb      	ldrb	r3, [r7, #11]
 80003b0:	f003 0303 	and.w	r3, r3, #3
 80003b4:	00db      	lsls	r3, r3, #3
 80003b6:	4619      	mov	r1, r3
 80003b8:	23f8      	movs	r3, #248	; 0xf8
 80003ba:	408b      	lsls	r3, r1
 80003bc:	43db      	mvns	r3, r3
 80003be:	ea02 0103 	and.w	r1, r2, r3
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	1d02      	adds	r2, r0, #4
 80003c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80003ce:	7afb      	ldrb	r3, [r7, #11]
 80003d0:	005b      	lsls	r3, r3, #1
 80003d2:	4619      	mov	r1, r3
 80003d4:	2303      	movs	r3, #3
 80003d6:	408b      	lsls	r3, r1
 80003d8:	43db      	mvns	r3, r3
 80003da:	401a      	ands	r2, r3
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	4a3a      	ldr	r2, [pc, #232]	; (80004cc <XMC_GPIO_Init+0x144>)
 80003e4:	4293      	cmp	r3, r2
 80003e6:	d003      	beq.n	80003f0 <XMC_GPIO_Init+0x68>
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	4a39      	ldr	r2, [pc, #228]	; (80004d0 <XMC_GPIO_Init+0x148>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d10a      	bne.n	8000406 <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80003f4:	7afb      	ldrb	r3, [r7, #11]
 80003f6:	2101      	movs	r1, #1
 80003f8:	fa01 f303 	lsl.w	r3, r1, r3
 80003fc:	43db      	mvns	r3, r3
 80003fe:	401a      	ands	r2, r3
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	661a      	str	r2, [r3, #96]	; 0x60
 8000404:	e042      	b.n	800048c <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	781b      	ldrb	r3, [r3, #0]
 800040a:	b2db      	uxtb	r3, r3
 800040c:	b25b      	sxtb	r3, r3
 800040e:	2b00      	cmp	r3, #0
 8000410:	da3c      	bge.n	800048c <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	685a      	ldr	r2, [r3, #4]
 8000416:	7afb      	ldrb	r3, [r7, #11]
 8000418:	409a      	lsls	r2, r3
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 800041e:	7afb      	ldrb	r3, [r7, #11]
 8000420:	08db      	lsrs	r3, r3, #3
 8000422:	b2db      	uxtb	r3, r3
 8000424:	4618      	mov	r0, r3
 8000426:	7afb      	ldrb	r3, [r7, #11]
 8000428:	08db      	lsrs	r3, r3, #3
 800042a:	b2db      	uxtb	r3, r3
 800042c:	461a      	mov	r2, r3
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	3210      	adds	r2, #16
 8000432:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000436:	7afb      	ldrb	r3, [r7, #11]
 8000438:	f003 0307 	and.w	r3, r3, #7
 800043c:	009b      	lsls	r3, r3, #2
 800043e:	4619      	mov	r1, r3
 8000440:	2307      	movs	r3, #7
 8000442:	408b      	lsls	r3, r1
 8000444:	43db      	mvns	r3, r3
 8000446:	ea02 0103 	and.w	r1, r2, r3
 800044a:	68fb      	ldr	r3, [r7, #12]
 800044c:	f100 0210 	add.w	r2, r0, #16
 8000450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000454:	7afb      	ldrb	r3, [r7, #11]
 8000456:	08db      	lsrs	r3, r3, #3
 8000458:	b2db      	uxtb	r3, r3
 800045a:	4618      	mov	r0, r3
 800045c:	7afb      	ldrb	r3, [r7, #11]
 800045e:	08db      	lsrs	r3, r3, #3
 8000460:	b2db      	uxtb	r3, r3
 8000462:	461a      	mov	r2, r3
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	3210      	adds	r2, #16
 8000468:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	7a1b      	ldrb	r3, [r3, #8]
 8000470:	4619      	mov	r1, r3
 8000472:	7afb      	ldrb	r3, [r7, #11]
 8000474:	f003 0307 	and.w	r3, r3, #7
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	fa01 f303 	lsl.w	r3, r1, r3
 800047e:	ea42 0103 	orr.w	r1, r2, r3
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	f100 0210 	add.w	r2, r0, #16
 8000488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 800048c:	7afb      	ldrb	r3, [r7, #11]
 800048e:	089b      	lsrs	r3, r3, #2
 8000490:	b2db      	uxtb	r3, r3
 8000492:	4618      	mov	r0, r3
 8000494:	7afb      	ldrb	r3, [r7, #11]
 8000496:	089b      	lsrs	r3, r3, #2
 8000498:	b2db      	uxtb	r3, r3
 800049a:	461a      	mov	r2, r3
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	3204      	adds	r2, #4
 80004a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	4619      	mov	r1, r3
 80004aa:	7afb      	ldrb	r3, [r7, #11]
 80004ac:	f003 0303 	and.w	r3, r3, #3
 80004b0:	00db      	lsls	r3, r3, #3
 80004b2:	fa01 f303 	lsl.w	r3, r1, r3
 80004b6:	ea42 0103 	orr.w	r1, r2, r3
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	1d02      	adds	r2, r0, #4
 80004be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80004c2:	3714      	adds	r7, #20
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr
 80004cc:	48028e00 	.word	0x48028e00
 80004d0:	48028f00 	.word	0x48028f00

080004d4 <XMC_RTC_IsRunning>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_RTC_Start(), XMC_RTC_Stop()
 */ 
__STATIC_INLINE bool XMC_RTC_IsRunning(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
  return (bool)(RTC->CTR & RTC_CTR_ENB_Msk);
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <XMC_RTC_IsRunning+0x20>)
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	f003 0301 	and.w	r3, r3, #1
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	bf14      	ite	ne
 80004e4:	2301      	movne	r3, #1
 80004e6:	2300      	moveq	r3, #0
 80004e8:	b2db      	uxtb	r3, r3
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr
 80004f4:	50004a00 	.word	0x50004a00

080004f8 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 80004fc:	4b03      	ldr	r3, [pc, #12]	; (800050c <XMC_SCU_GetMirrorStatus+0x14>)
 80004fe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8000502:	4618      	mov	r0, r3
 8000504:	46bd      	mov	sp, r7
 8000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050a:	4770      	bx	lr
 800050c:	50004000 	.word	0x50004000

08000510 <XMC_RTC_Init>:

/*
 * Initialize the RTC peripheral
 */
XMC_RTC_STATUS_t XMC_RTC_Init(const XMC_RTC_CONFIG_t *const config)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  if (XMC_RTC_IsRunning() == false)
 8000518:	f7ff ffdc 	bl	80004d4 <XMC_RTC_IsRunning>
 800051c:	4603      	mov	r3, r0
 800051e:	f083 0301 	eor.w	r3, r3, #1
 8000522:	b2db      	uxtb	r3, r3
 8000524:	2b00      	cmp	r3, #0
 8000526:	d03e      	beq.n	80005a6 <XMC_RTC_Init+0x96>
  {
    if (XMC_SCU_HIB_IsHibernateDomainEnabled() == false)
 8000528:	f000 fb76 	bl	8000c18 <XMC_SCU_HIB_IsHibernateDomainEnabled>
 800052c:	4603      	mov	r3, r0
 800052e:	f083 0301 	eor.w	r3, r3, #1
 8000532:	b2db      	uxtb	r3, r3
 8000534:	2b00      	cmp	r3, #0
 8000536:	d001      	beq.n	800053c <XMC_RTC_Init+0x2c>
    {
      XMC_SCU_HIB_EnableHibernateDomain();
 8000538:	f000 fb42 	bl	8000bc0 <XMC_SCU_HIB_EnableHibernateDomain>
    }
    
    XMC_RTC_SetPrescaler(config->prescaler);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	8a1b      	ldrh	r3, [r3, #16]
 8000540:	4618      	mov	r0, r3
 8000542:	f000 fe69 	bl	8001218 <XMC_RTC_SetPrescaler>
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk) != 0U)
 8000546:	bf00      	nop
 8000548:	f7ff ffd6 	bl	80004f8 <XMC_SCU_GetMirrorStatus>
 800054c:	4603      	mov	r3, r0
 800054e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000552:	2b00      	cmp	r3, #0
 8000554:	d1f8      	bne.n	8000548 <XMC_RTC_Init+0x38>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->TIM0 = config->time.raw0;
 8000556:	4a16      	ldr	r2, [pc, #88]	; (80005b0 <XMC_RTC_Init+0xa0>)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	6213      	str	r3, [r2, #32]
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk) != 0U)
 800055e:	bf00      	nop
 8000560:	f7ff ffca 	bl	80004f8 <XMC_SCU_GetMirrorStatus>
 8000564:	4603      	mov	r3, r0
 8000566:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800056a:	2b00      	cmp	r3, #0
 800056c:	d1f8      	bne.n	8000560 <XMC_RTC_Init+0x50>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->TIM1 = config->time.raw1;
 800056e:	4a10      	ldr	r2, [pc, #64]	; (80005b0 <XMC_RTC_Init+0xa0>)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	6253      	str	r3, [r2, #36]	; 0x24
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk) != 0U)
 8000576:	bf00      	nop
 8000578:	f7ff ffbe 	bl	80004f8 <XMC_SCU_GetMirrorStatus>
 800057c:	4603      	mov	r3, r0
 800057e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000582:	2b00      	cmp	r3, #0
 8000584:	d1f8      	bne.n	8000578 <XMC_RTC_Init+0x68>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->ATIM0 = config->alarm.raw0;
 8000586:	4a0a      	ldr	r2, [pc, #40]	; (80005b0 <XMC_RTC_Init+0xa0>)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	689b      	ldr	r3, [r3, #8]
 800058c:	6193      	str	r3, [r2, #24]
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk) != 0U)
 800058e:	bf00      	nop
 8000590:	f7ff ffb2 	bl	80004f8 <XMC_SCU_GetMirrorStatus>
 8000594:	4603      	mov	r3, r0
 8000596:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800059a:	2b00      	cmp	r3, #0
 800059c:	d1f8      	bne.n	8000590 <XMC_RTC_Init+0x80>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->ATIM1 = config->alarm.raw1;    
 800059e:	4a04      	ldr	r2, [pc, #16]	; (80005b0 <XMC_RTC_Init+0xa0>)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	61d3      	str	r3, [r2, #28]
  }  
  return XMC_RTC_STATUS_OK;
 80005a6:	2300      	movs	r3, #0
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	50004a00 	.word	0x50004a00

080005b4 <XMC_RTC_EnableEvent>:

/*
 * Enable RTC periodic and alarm event(s)
 */ 
void XMC_RTC_EnableEvent(const uint32_t event)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_MSKSR_Msk) != 0U)
 80005bc:	bf00      	nop
 80005be:	f7ff ff9b 	bl	80004f8 <XMC_SCU_GetMirrorStatus>
 80005c2:	4603      	mov	r3, r0
 80005c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d1f8      	bne.n	80005be <XMC_RTC_EnableEvent+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->MSKSR |= event;
 80005cc:	4904      	ldr	r1, [pc, #16]	; (80005e0 <XMC_RTC_EnableEvent+0x2c>)
 80005ce:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <XMC_RTC_EnableEvent+0x2c>)
 80005d0:	691a      	ldr	r2, [r3, #16]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4313      	orrs	r3, r2
 80005d6:	610b      	str	r3, [r1, #16]
}
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	50004a00 	.word	0x50004a00

080005e4 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80005e8:	4b03      	ldr	r3, [pc, #12]	; (80005f8 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 80005ea:	681b      	ldr	r3, [r3, #0]
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	2003ffc0 	.word	0x2003ffc0

080005fc <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <XMC_SCU_GetMirrorStatus+0x14>)
 8000602:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8000606:	4618      	mov	r0, r3
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	50004000 	.word	0x50004000

08000614 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 800061c:	f7ff fe4a 	bl	80002b4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000620:	4b0b      	ldr	r3, [pc, #44]	; (8000650 <XMC_SCU_lDelay+0x3c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0b      	ldr	r2, [pc, #44]	; (8000654 <XMC_SCU_lDelay+0x40>)
 8000626:	fba2 2303 	umull	r2, r3, r2, r3
 800062a:	0c9a      	lsrs	r2, r3, #18
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	fb02 f303 	mul.w	r3, r2, r3
 8000632:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8000634:	2300      	movs	r3, #0
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	e003      	b.n	8000642 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 800063a:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	3301      	adds	r3, #1
 8000640:	60fb      	str	r3, [r7, #12]
 8000642:	68fa      	ldr	r2, [r7, #12]
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	429a      	cmp	r2, r3
 8000648:	d3f7      	bcc.n	800063a <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	2003ffc0 	.word	0x2003ffc0
 8000654:	431bde83 	.word	0x431bde83

08000658 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 800065c:	4b03      	ldr	r3, [pc, #12]	; (800066c <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 800065e:	685b      	ldr	r3, [r3, #4]
}
 8000660:	4618      	mov	r0, r3
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	50004074 	.word	0x50004074

08000670 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000678:	4a03      	ldr	r2, [pc, #12]	; (8000688 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	60d3      	str	r3, [r2, #12]
}
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	50004074 	.word	0x50004074

0800068c <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 800068c:	b5b0      	push	{r4, r5, r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af02      	add	r7, sp, #8
 8000692:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
                 (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                 (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8000694:	2000      	movs	r0, #0
 8000696:	f000 f8bf 	bl	8000818 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 800069a:	f000 fa91 	bl	8000bc0 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	79db      	ldrb	r3, [r3, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d00a      	beq.n	80006bc <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 80006a6:	f000 fae7 	bl	8000c78 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 80006aa:	bf00      	nop
 80006ac:	f000 fad2 	bl	8000c54 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 80006b0:	4603      	mov	r3, r0
 80006b2:	f083 0301 	eor.w	r3, r3, #1
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d1f7      	bne.n	80006ac <XMC_SCU_CLOCK_Init+0x20>
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	7a5b      	ldrb	r3, [r3, #9]
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 f923 	bl	800090c <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 80006c6:	bf00      	nop
 80006c8:	f7ff ff98 	bl	80005fc <XMC_SCU_GetMirrorStatus>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d1fa      	bne.n	80006c8 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	7a1b      	ldrb	r3, [r3, #8]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 fa4c 	bl	8000b74 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	7c1b      	ldrb	r3, [r3, #16]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 f931 	bl	8000948 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	7c5b      	ldrb	r3, [r3, #17]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 f954 	bl	8000998 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	7c9b      	ldrb	r3, [r3, #18]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 f93b 	bl	8000970 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	7cdb      	ldrb	r3, [r3, #19]
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 f95e 	bl	80009c0 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	799b      	ldrb	r3, [r3, #6]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d00a      	beq.n	8000722 <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 800070c:	f000 faec 	bl	8000ce8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8000710:	bf00      	nop
 8000712:	f000 fb11 	bl	8000d38 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8000716:	4603      	mov	r3, r0
 8000718:	f083 0301 	eor.w	r3, r3, #1
 800071c:	b2db      	uxtb	r3, r3
 800071e:	2b00      	cmp	r3, #0
 8000720:	d1f7      	bne.n	8000712 <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	78db      	ldrb	r3, [r3, #3]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d102      	bne.n	8000730 <XMC_SCU_CLOCK_Init+0xa4>
  {
    XMC_SCU_CLOCK_DisableSystemPll();
 800072a:	f000 fb29 	bl	8000d80 <XMC_SCU_CLOCK_DisableSystemPll>
 800072e:	e014      	b.n	800075a <XMC_SCU_CLOCK_Init+0xce>
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8000730:	f000 fb16 	bl	8000d60 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	8899      	ldrh	r1, [r3, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000740:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000746:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	4608      	mov	r0, r1
 8000750:	4611      	mov	r1, r2
 8000752:	462a      	mov	r2, r5
 8000754:	4623      	mov	r3, r4
 8000756:	f000 fb23 	bl	8000da0 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	68db      	ldr	r3, [r3, #12]
 800075e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000762:	d103      	bne.n	800076c <XMC_SCU_CLOCK_Init+0xe0>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 8000764:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000768:	f000 f856 	bl	8000818 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 800076c:	f7ff fda2 	bl	80002b4 <SystemCoreClockUpdate>
}
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bdb0      	pop	{r4, r5, r7, pc}
 8000776:	bf00      	nop

08000778 <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	0f1b      	lsrs	r3, r3, #28
 8000784:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800078c:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 800078e:	68fa      	ldr	r2, [r7, #12]
 8000790:	4613      	mov	r3, r2
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	4413      	add	r3, r2
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	461a      	mov	r2, r3
 800079a:	4b04      	ldr	r3, [pc, #16]	; (80007ac <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 800079c:	4413      	add	r3, r2
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	601a      	str	r2, [r3, #0]
}
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	50004414 	.word	0x50004414

080007b0 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	0f1b      	lsrs	r3, r3, #28
 80007bc:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80007c4:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 80007c6:	68fa      	ldr	r2, [r7, #12]
 80007c8:	4613      	mov	r3, r2
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	4413      	add	r3, r2
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	461a      	mov	r2, r3
 80007d2:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 80007d4:	4413      	add	r3, r2
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	4013      	ands	r3, r2
 80007dc:	2b00      	cmp	r3, #0
 80007de:	bf14      	ite	ne
 80007e0:	2301      	movne	r3, #1
 80007e2:	2300      	moveq	r3, #0
 80007e4:	b2db      	uxtb	r3, r3
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	5000440c 	.word	0x5000440c

080007f8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80007fc:	f7ff fef2 	bl	80005e4 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8000800:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 8000802:	4b04      	ldr	r3, [pc, #16]	; (8000814 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8000804:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	fa22 f303 	lsr.w	r3, r2, r3
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
}
 800080e:	4618      	mov	r0, r3
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	50004600 	.word	0x50004600

08000818 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8000820:	4906      	ldr	r1, [pc, #24]	; (800083c <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4313      	orrs	r3, r2
 800082e:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	50004600 	.word	0x50004600

08000840 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8000848:	4906      	ldr	r1, [pc, #24]	; (8000864 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 800084a:	4b06      	ldr	r3, [pc, #24]	; (8000864 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4313      	orrs	r3, r2
 8000856:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	50004600 	.word	0x50004600

08000868 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8000870:	4906      	ldr	r1, [pc, #24]	; (800088c <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000872:	4b06      	ldr	r3, [pc, #24]	; (800088c <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000876:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4313      	orrs	r3, r2
 800087e:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	50004600 	.word	0x50004600

08000890 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 800089a:	88fb      	ldrh	r3, [r7, #6]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d108      	bne.n	80008b2 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80008a0:	4a0a      	ldr	r2, [pc, #40]	; (80008cc <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80008a2:	4b0a      	ldr	r3, [pc, #40]	; (80008cc <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80008a4:	68db      	ldr	r3, [r3, #12]
 80008a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008aa:	f023 0301 	bic.w	r3, r3, #1
 80008ae:	60d3      	str	r3, [r2, #12]
 80008b0:	e007      	b.n	80008c2 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80008b2:	4a06      	ldr	r2, [pc, #24]	; (80008cc <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80008b4:	4b05      	ldr	r3, [pc, #20]	; (80008cc <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	60d3      	str	r3, [r2, #12]
  }
}
 80008c2:	370c      	adds	r7, #12
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	50004710 	.word	0x50004710

080008d0 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80008da:	bf00      	nop
 80008dc:	4b09      	ldr	r3, [pc, #36]	; (8000904 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 80008de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80008e2:	f003 0308 	and.w	r3, r3, #8
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d1f8      	bne.n	80008dc <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80008ea:	4907      	ldr	r1, [pc, #28]	; (8000908 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 80008f4:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80008f6:	4313      	orrs	r3, r2
 80008f8:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	50004000 	.word	0x50004000
 8000908:	50004300 	.word	0x50004300

0800090c <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000916:	bf00      	nop
 8000918:	4b09      	ldr	r3, [pc, #36]	; (8000940 <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 800091a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800091e:	f003 0308 	and.w	r3, r3, #8
 8000922:	2b00      	cmp	r3, #0
 8000924:	d1f8      	bne.n	8000918 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000926:	4907      	ldr	r1, [pc, #28]	; (8000944 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8000930:	79fb      	ldrb	r3, [r7, #7]
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000932:	4313      	orrs	r3, r2
 8000934:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	50004000 	.word	0x50004000
 8000944:	50004300 	.word	0x50004300

08000948 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000950:	4906      	ldr	r1, [pc, #24]	; (800096c <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000952:	4b06      	ldr	r3, [pc, #24]	; (800096c <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800095e:	4313      	orrs	r3, r2
 8000960:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	50004600 	.word	0x50004600

08000970 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000978:	4906      	ldr	r1, [pc, #24]	; (8000994 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 800097a:	4b06      	ldr	r3, [pc, #24]	; (8000994 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 800097c:	6a1b      	ldr	r3, [r3, #32]
 800097e:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000986:	4313      	orrs	r3, r2
 8000988:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	50004600 	.word	0x50004600

08000998 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80009a0:	4906      	ldr	r1, [pc, #24]	; (80009bc <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80009a4:	691b      	ldr	r3, [r3, #16]
 80009a6:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80009ae:	4313      	orrs	r3, r2
 80009b0:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	50004600 	.word	0x50004600

080009c0 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80009c8:	4906      	ldr	r1, [pc, #24]	; (80009e4 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80009ca:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80009cc:	695b      	ldr	r3, [r3, #20]
 80009ce:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80009d6:	4313      	orrs	r3, r2
 80009d8:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	50004600 	.word	0x50004600

080009e8 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80009f0:	4906      	ldr	r1, [pc, #24]	; (8000a0c <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80009f2:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80009f4:	699b      	ldr	r3, [r3, #24]
 80009f6:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80009fe:	4313      	orrs	r3, r2
 8000a00:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
}
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	50004600 	.word	0x50004600

08000a10 <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000a18:	4906      	ldr	r1, [pc, #24]	; (8000a34 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000a1a:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000a1c:	69db      	ldr	r3, [r3, #28]
 8000a1e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000a26:	4313      	orrs	r3, r2
 8000a28:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	50004600 	.word	0x50004600

08000a38 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000a40:	4906      	ldr	r1, [pc, #24]	; (8000a5c <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000a42:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a46:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	50004600 	.word	0x50004600

08000a60 <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8000a6a:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	6053      	str	r3, [r2, #4]
}
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	50004600 	.word	0x50004600

08000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	0f1b      	lsrs	r3, r3, #28
 8000a8c:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000a94:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	4413      	add	r3, r2
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 8000aa4:	4413      	add	r3, r2
 8000aa6:	68ba      	ldr	r2, [r7, #8]
 8000aa8:	601a      	str	r2, [r3, #0]
}
 8000aaa:	3714      	adds	r7, #20
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	50004648 	.word	0x50004648

08000ab8 <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* API to ungate a given module clock */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	0f1b      	lsrs	r3, r3, #28
 8000ac4:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000acc:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	4413      	add	r3, r2
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	461a      	mov	r2, r3
 8000ada:	4b08      	ldr	r3, [pc, #32]	; (8000afc <XMC_SCU_CLOCK_IsPeripheralClockGated+0x44>)
 8000adc:	4413      	add	r3, r2
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	bf14      	ite	ne
 8000ae8:	2301      	movne	r3, #1
 8000aea:	2300      	moveq	r3, #0
 8000aec:	b2db      	uxtb	r3, r3
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3714      	adds	r7, #20
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	50004640 	.word	0x50004640

08000b00 <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000b0a:	4a19      	ldr	r2, [pc, #100]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b0c:	4b18      	ldr	r3, [pc, #96]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b0e:	695b      	ldr	r3, [r3, #20]
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000b16:	4a16      	ldr	r2, [pc, #88]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b18:	4b15      	ldr	r3, [pc, #84]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	f043 0310 	orr.w	r3, r3, #16
 8000b20:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000b22:	4913      	ldr	r1, [pc, #76]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	021a      	lsls	r2, r3, #8
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3b01      	subs	r3, #1
 8000b2e:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000b30:	4313      	orrs	r3, r2
 8000b32:	614b      	str	r3, [r1, #20]
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000b34:	4a0e      	ldr	r2, [pc, #56]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b36:	4b0e      	ldr	r3, [pc, #56]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b38:	695b      	ldr	r3, [r3, #20]
 8000b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b3e:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000b40:	4a0b      	ldr	r2, [pc, #44]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b42:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b44:	695b      	ldr	r3, [r3, #20]
 8000b46:	f023 0310 	bic.w	r3, r3, #16
 8000b4a:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8000b4c:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b4e:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b50:	695b      	ldr	r3, [r3, #20]
 8000b52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b56:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8000b58:	bf00      	nop
 8000b5a:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b5c:	691b      	ldr	r3, [r3, #16]
 8000b5e:	f003 0304 	and.w	r3, r3, #4
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0f9      	beq.n	8000b5a <XMC_SCU_CLOCK_StartUsbPll+0x5a>
  {
    /* wait for PLL Lock */
  }

}
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	50004710 	.word	0x50004710

08000b74 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000b7e:	4a0f      	ldr	r2, [pc, #60]	; (8000bbc <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b80:	4b0e      	ldr	r3, [pc, #56]	; (8000bbc <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000b88:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d10e      	bne.n	8000bae <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000b90:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b92:	4b0a      	ldr	r3, [pc, #40]	; (8000bbc <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000b9a:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8000b9c:	2064      	movs	r0, #100	; 0x64
 8000b9e:	f7ff fd39 	bl	8000614 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8000ba2:	4a06      	ldr	r2, [pc, #24]	; (8000bbc <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ba4:	4b05      	ldr	r3, [pc, #20]	; (8000bbc <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000bac:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8000bae:	2064      	movs	r0, #100	; 0x64
 8000bb0:	f7ff fd30 	bl	8000614 <XMC_SCU_lDelay>
}
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	50004710 	.word	0x50004710

08000bc0 <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000bc4:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f003 0301 	and.w	r3, r3, #1
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d109      	bne.n	8000be4 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8000bd0:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000bd6:	bf00      	nop
 8000bd8:	4b0d      	ldr	r3, [pc, #52]	; (8000c10 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d0f9      	beq.n	8000bd8 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8000be4:	4b0b      	ldr	r3, [pc, #44]	; (8000c14 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d00a      	beq.n	8000c06 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8000bf0:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000bf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bf6:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8000bf8:	bf00      	nop
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1f9      	bne.n	8000bfa <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	50004200 	.word	0x50004200
 8000c14:	50004400 	.word	0x50004400

08000c18 <XMC_SCU_HIB_IsHibernateDomainEnabled>:
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
}

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <XMC_SCU_HIB_IsHibernateDomainEnabled+0x34>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f003 0301 	and.w	r3, r3, #1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d007      	beq.n	8000c38 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 8000c28:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x38>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
}

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d101      	bne.n	8000c38 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
 8000c34:	2301      	movs	r3, #1
 8000c36:	e000      	b.n	8000c3a <XMC_SCU_HIB_IsHibernateDomainEnabled+0x22>
 8000c38:	2300      	movs	r3, #0
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	b2db      	uxtb	r3, r3
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	50004200 	.word	0x50004200
 8000c50:	50004400 	.word	0x50004400

08000c54 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f003 0308 	and.w	r3, r3, #8
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	bf0c      	ite	eq
 8000c64:	2301      	moveq	r3, #1
 8000c66:	2300      	movne	r3, #0
 8000c68:	b2db      	uxtb	r3, r3
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	50004300 	.word	0x50004300

08000c78 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8000c7c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000c80:	f7ff fcf6 	bl	8000670 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000c84:	4a17      	ldr	r2, [pc, #92]	; (8000ce4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000c86:	4b17      	ldr	r3, [pc, #92]	; (8000ce4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000c8e:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8000c90:	bf00      	nop
 8000c92:	f7ff fce1 	bl	8000658 <XMC_SCU_INTERUPT_GetEventStatus>
 8000c96:	4603      	mov	r3, r0
 8000c98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d0f8      	beq.n	8000c92 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8000ca0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000ca4:	f7ff fce4 	bl	8000670 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000caa:	2208      	movs	r2, #8
 8000cac:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 8000cae:	bf00      	nop
 8000cb0:	f7ff fcd2 	bl	8000658 <XMC_SCU_INTERUPT_GetEventStatus>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d0f8      	beq.n	8000cb0 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 8000cbe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000cc2:	f7ff fcd5 	bl	8000670 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000cc6:	4a07      	ldr	r2, [pc, #28]	; (8000ce4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	f043 0308 	orr.w	r3, r3, #8
 8000cd0:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8000cd2:	bf00      	nop
 8000cd4:	f7ff fcc0 	bl	8000658 <XMC_SCU_INTERUPT_GetEventStatus>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d0f8      	beq.n	8000cd4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	50004300 	.word	0x50004300

08000ce8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8000ce8:	b5b0      	push	{r4, r5, r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8000cec:	4a0f      	ldr	r2, [pc, #60]	; (8000d2c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000cee:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cf6:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000cf8:	4d0d      	ldr	r5, [pc, #52]	; (8000d30 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8000d02:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8000d06:	f005 fa53 	bl	80061b0 <OSCHP_GetFrequency>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8000d0e:	fba3 2302 	umull	r2, r3, r3, r2
 8000d12:	0d1b      	lsrs	r3, r3, #20
 8000d14:	3b01      	subs	r3, #1
 8000d16:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000d18:	4323      	orrs	r3, r4
 8000d1a:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000d1c:	4a03      	ldr	r2, [pc, #12]	; (8000d2c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000d1e:	4b03      	ldr	r3, [pc, #12]	; (8000d2c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000d26:	6053      	str	r3, [r2, #4]
}
 8000d28:	bdb0      	pop	{r4, r5, r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	50004710 	.word	0x50004710
 8000d30:	50004700 	.word	0x50004700
 8000d34:	6b5fca6b 	.word	0x6b5fca6b

08000d38 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000d3c:	4b07      	ldr	r3, [pc, #28]	; (8000d5c <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000d44:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000d48:	bf0c      	ite	eq
 8000d4a:	2301      	moveq	r3, #1
 8000d4c:	2300      	movne	r3, #0
 8000d4e:	b2db      	uxtb	r3, r3
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	50004710 	.word	0x50004710

08000d60 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d64:	4a05      	ldr	r2, [pc, #20]	; (8000d7c <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000d66:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6e:	f023 0302 	bic.w	r3, r3, #2
 8000d72:	6053      	str	r3, [r2, #4]
}
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	50004710 	.word	0x50004710

08000d80 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d84:	4a05      	ldr	r2, [pc, #20]	; (8000d9c <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000d86:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d8e:	f043 0302 	orr.w	r3, r3, #2
 8000d92:	6053      	str	r3, [r2, #4]
}
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	50004710 	.word	0x50004710

08000da0 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60ba      	str	r2, [r7, #8]
 8000da8:	607b      	str	r3, [r7, #4]
 8000daa:	4603      	mov	r3, r0
 8000dac:	81fb      	strh	r3, [r7, #14]
 8000dae:	460b      	mov	r3, r1
 8000db0:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8000db2:	89fb      	ldrh	r3, [r7, #14]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fd6b 	bl	8000890 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000dba:	7b7b      	ldrb	r3, [r7, #13]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	f040 8084 	bne.w	8000eca <XMC_SCU_CLOCK_StartSystemPll+0x12a>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8000dc2:	89fb      	ldrh	r3, [r7, #14]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d109      	bne.n	8000ddc <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8000dc8:	f005 f9f2 	bl	80061b0 <OSCHP_GetFrequency>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	4b4b      	ldr	r3, [pc, #300]	; (8000efc <XMC_SCU_CLOCK_StartSystemPll+0x15c>)
 8000dd0:	fba3 2302 	umull	r2, r3, r3, r2
 8000dd4:	0c9b      	lsrs	r3, r3, #18
 8000dd6:	059b      	lsls	r3, r3, #22
 8000dd8:	617b      	str	r3, [r7, #20]
 8000dda:	e002      	b.n	8000de2 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000ddc:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000de0:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	fb02 f203 	mul.w	r2, r2, r3
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8000df0:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	4a42      	ldr	r2, [pc, #264]	; (8000f00 <XMC_SCU_CLOCK_StartSystemPll+0x160>)
 8000df6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dfa:	091b      	lsrs	r3, r3, #4
 8000dfc:	0d9b      	lsrs	r3, r3, #22
 8000dfe:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e00:	4a40      	ldr	r2, [pc, #256]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e02:	4b40      	ldr	r3, [pc, #256]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f043 0301 	orr.w	r3, r3, #1
 8000e0a:	6053      	str	r3, [r2, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e0c:	4a3d      	ldr	r2, [pc, #244]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e0e:	4b3d      	ldr	r3, [pc, #244]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f043 0310 	orr.w	r3, r3, #16
 8000e16:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000e18:	493a      	ldr	r1, [pc, #232]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e1a:	4b3a      	ldr	r3, [pc, #232]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e1c:	689a      	ldr	r2, [r3, #8]
 8000e1e:	4b3a      	ldr	r3, [pc, #232]	; (8000f08 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8000e20:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	3a01      	subs	r2, #1
 8000e26:	0212      	lsls	r2, r2, #8
 8000e28:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000e30:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	3b01      	subs	r3, #1
 8000e36:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000e3c:	4a31      	ldr	r2, [pc, #196]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e3e:	4b31      	ldr	r3, [pc, #196]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e46:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e48:	4a2e      	ldr	r2, [pc, #184]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e4a:	4b2e      	ldr	r3, [pc, #184]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f023 0310 	bic.w	r3, r3, #16
 8000e52:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8000e54:	4a2b      	ldr	r2, [pc, #172]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e56:	4b2b      	ldr	r3, [pc, #172]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e5e:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000e60:	bf00      	nop
 8000e62:	4b28      	ldr	r3, [pc, #160]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f003 0304 	and.w	r3, r3, #4
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0f9      	beq.n	8000e62 <XMC_SCU_CLOCK_StartSystemPll+0xc2>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e6e:	4a25      	ldr	r2, [pc, #148]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e70:	4b24      	ldr	r3, [pc, #144]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f023 0301 	bic.w	r3, r3, #1
 8000e78:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000e7a:	bf00      	nop
 8000e7c:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1f9      	bne.n	8000e7c <XMC_SCU_CLOCK_StartSystemPll+0xdc>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	4a20      	ldr	r2, [pc, #128]	; (8000f0c <XMC_SCU_CLOCK_StartSystemPll+0x16c>)
 8000e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e90:	095b      	lsrs	r3, r3, #5
 8000e92:	0d9b      	lsrs	r3, r3, #22
 8000e94:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000e96:	6a3a      	ldr	r2, [r7, #32]
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d202      	bcs.n	8000ea4 <XMC_SCU_CLOCK_StartSystemPll+0x104>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000e9e:	6938      	ldr	r0, [r7, #16]
 8000ea0:	f000 f838 	bl	8000f14 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	085b      	lsrs	r3, r3, #1
 8000ea8:	4a19      	ldr	r2, [pc, #100]	; (8000f10 <XMC_SCU_CLOCK_StartSystemPll+0x170>)
 8000eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8000eae:	095b      	lsrs	r3, r3, #5
 8000eb0:	0d9b      	lsrs	r3, r3, #22
 8000eb2:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000eb4:	6a3a      	ldr	r2, [r7, #32]
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d202      	bcs.n	8000ec2 <XMC_SCU_CLOCK_StartSystemPll+0x122>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000ebc:	6938      	ldr	r0, [r7, #16]
 8000ebe:	f000 f829 	bl	8000f14 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8000ec2:	6a38      	ldr	r0, [r7, #32]
 8000ec4:	f000 f826 	bl	8000f14 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000ec8:	e015      	b.n	8000ef6 <XMC_SCU_CLOCK_StartSystemPll+0x156>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000eca:	490e      	ldr	r1, [pc, #56]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000ecc:	4b0d      	ldr	r3, [pc, #52]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8000ed4:	6a3b      	ldr	r3, [r7, #32]
 8000ed6:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	608b      	str	r3, [r1, #8]
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000edc:	4a09      	ldr	r2, [pc, #36]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000ede:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000ee8:	bf00      	nop
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d0f9      	beq.n	8000eea <XMC_SCU_CLOCK_StartSystemPll+0x14a>
    {
      /* wait for prescaler mode */
    }
  }
}
 8000ef6:	3718      	adds	r7, #24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	431bde83 	.word	0x431bde83
 8000f00:	aaaaaaab 	.word	0xaaaaaaab
 8000f04:	50004710 	.word	0x50004710
 8000f08:	f08080ff 	.word	0xf08080ff
 8000f0c:	88888889 	.word	0x88888889
 8000f10:	b60b60b7 	.word	0xb60b60b7

08000f14 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000f1c:	4907      	ldr	r1, [pc, #28]	; (8000f3c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8000f1e:	4b07      	ldr	r3, [pc, #28]	; (8000f3c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	608b      	str	r3, [r1, #8]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  XMC_SCU_lDelay(50U);
 8000f30:	2032      	movs	r0, #50	; 0x32
 8000f32:	f7ff fb6f 	bl	8000614 <XMC_SCU_lDelay>
}
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	50004710 	.word	0x50004710

08000f40 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f4e:	60da      	str	r2, [r3, #12]
}
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a10      	ldr	r2, [pc, #64]	; (8000fa8 <XMC_CCU4_lDeassertReset+0x4c>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d103      	bne.n	8000f74 <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8000f6c:	2004      	movs	r0, #4
 8000f6e:	f7ff fc03 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000f72:	e016      	b.n	8000fa2 <XMC_CCU4_lDeassertReset+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a0d      	ldr	r2, [pc, #52]	; (8000fac <XMC_CCU4_lDeassertReset+0x50>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d103      	bne.n	8000f84 <XMC_CCU4_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8000f7c:	2008      	movs	r0, #8
 8000f7e:	f7ff fbfb 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000f82:	e00e      	b.n	8000fa2 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <XMC_CCU4_lDeassertReset+0x54>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d103      	bne.n	8000f94 <XMC_CCU4_lDeassertReset+0x38>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8000f8c:	2010      	movs	r0, #16
 8000f8e:	f7ff fbf3 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000f92:	e006      	b.n	8000fa2 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <XMC_CCU4_lDeassertReset+0x58>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d102      	bne.n	8000fa2 <XMC_CCU4_lDeassertReset+0x46>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8000f9c:	4806      	ldr	r0, [pc, #24]	; (8000fb8 <XMC_CCU4_lDeassertReset+0x5c>)
 8000f9e:	f7ff fbeb 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	4000c000 	.word	0x4000c000
 8000fac:	40010000 	.word	0x40010000
 8000fb0:	40014000 	.word	0x40014000
 8000fb4:	48004000 	.word	0x48004000
 8000fb8:	10000001 	.word	0x10000001

08000fbc <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4a10      	ldr	r2, [pc, #64]	; (8001008 <XMC_CCU4_lUngateClock+0x4c>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d103      	bne.n	8000fd4 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 8000fcc:	2004      	movs	r0, #4
 8000fce:	f7ff fd57 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000fd2:	e016      	b.n	8001002 <XMC_CCU4_lUngateClock+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a0d      	ldr	r2, [pc, #52]	; (800100c <XMC_CCU4_lUngateClock+0x50>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d103      	bne.n	8000fe4 <XMC_CCU4_lUngateClock+0x28>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 8000fdc:	2008      	movs	r0, #8
 8000fde:	f7ff fd4f 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000fe2:	e00e      	b.n	8001002 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a0a      	ldr	r2, [pc, #40]	; (8001010 <XMC_CCU4_lUngateClock+0x54>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d103      	bne.n	8000ff4 <XMC_CCU4_lUngateClock+0x38>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU42);
 8000fec:	2010      	movs	r0, #16
 8000fee:	f7ff fd47 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000ff2:	e006      	b.n	8001002 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a07      	ldr	r2, [pc, #28]	; (8001014 <XMC_CCU4_lUngateClock+0x58>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d102      	bne.n	8001002 <XMC_CCU4_lUngateClock+0x46>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU43);
 8000ffc:	4806      	ldr	r0, [pc, #24]	; (8001018 <XMC_CCU4_lUngateClock+0x5c>)
 8000ffe:	f7ff fd3f 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	4000c000 	.word	0x4000c000
 800100c:	40010000 	.word	0x40010000
 8001010:	40014000 	.word	0x40014000
 8001014:	48004000 	.word	0x48004000
 8001018:	10000001 	.word	0x10000001

0800101c <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8001024:	2010      	movs	r0, #16
 8001026:	f7ff fd1b 	bl	8000a60 <XMC_SCU_CLOCK_EnableClock>
#endif
  
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ffc6 	bl	8000fbc <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ff93 	bl	8000f5c <XMC_CCU4_lDeassertReset>
#endif
}
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	460b      	mov	r3, r1
 8001046:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff ffe7 	bl	800101c <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ff76 	bl	8000f40 <XMC_CCU4_StartPrescaler>
  
  gctrl = module->GCTRL;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001060:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	039b      	lsls	r3, r3, #14
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	601a      	str	r2, [r3, #0]
}
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	795b      	ldrb	r3, [r3, #5]
 800108e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001092:	b2db      	uxtb	r3, r3
 8001094:	051a      	lsls	r2, r3, #20
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	791b      	ldrb	r3, [r3, #4]
 800109e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	461a      	mov	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	795b      	ldrb	r3, [r3, #5]
 80010ae:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	461a      	mov	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	795b      	ldrb	r3, [r3, #5]
 80010be:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	461a      	mov	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	791b      	ldrb	r3, [r3, #4]
 80010ce:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	461a      	mov	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	70fb      	strb	r3, [r7, #3]
 80010f0:	4613      	mov	r3, r2
 80010f2:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80010fa:	60fb      	str	r3, [r7, #12]
  
  switch(event)
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	2b09      	cmp	r3, #9
 8001100:	d82c      	bhi.n	800115c <XMC_CCU4_SLICE_SetInterruptNode+0x78>
 8001102:	a201      	add	r2, pc, #4	; (adr r2, 8001108 <XMC_CCU4_SLICE_SetInterruptNode+0x24>)
 8001104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001108:	08001131 	.word	0x08001131
 800110c:	08001131 	.word	0x08001131
 8001110:	0800113b 	.word	0x0800113b
 8001114:	0800113b 	.word	0x0800113b
 8001118:	0800115d 	.word	0x0800115d
 800111c:	0800115d 	.word	0x0800115d
 8001120:	0800115d 	.word	0x0800115d
 8001124:	0800115d 	.word	0x0800115d
 8001128:	08001145 	.word	0x08001145
 800112c:	08001151 	.word	0x08001151
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 8001130:	2303      	movs	r3, #3
 8001132:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
      break;
 8001138:	e016      	b.n	8001168 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 800113a:	230c      	movs	r3, #12
 800113c:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 800113e:	2302      	movs	r3, #2
 8001140:	617b      	str	r3, [r7, #20]
      break;
 8001142:	e011      	b.n	8001168 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8001144:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001148:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 800114a:	2308      	movs	r3, #8
 800114c:	617b      	str	r3, [r7, #20]
      break;
 800114e:	e00b      	b.n	8001168 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 8001150:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001154:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 8001156:	230a      	movs	r3, #10
 8001158:	617b      	str	r3, [r7, #20]
      break;
 800115a:	e005      	b.n	8001168 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    default:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 800115c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001160:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8001162:	230c      	movs	r3, #12
 8001164:	617b      	str	r3, [r7, #20]
      break;
 8001166:	bf00      	nop
  }
  
  srs &= ~mask; 
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	4013      	ands	r3, r2
 8001170:	60fb      	str	r3, [r7, #12]
  srs |= (uint32_t)sr << pos;
 8001172:	78ba      	ldrb	r2, [r7, #2]
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	60fb      	str	r3, [r7, #12]
  slice->SRS = srs;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68fa      	ldr	r2, [r7, #12]
 8001184:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8001188:	371c      	adds	r7, #28
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop

08001194 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
 80011a0:	4613      	mov	r3, r2
 80011a2:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80011a8:	78fb      	ldrb	r3, [r7, #3]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4619      	mov	r1, r3
 80011ae:	2303      	movs	r3, #3
 80011b0:	408b      	lsls	r3, r1
 80011b2:	43db      	mvns	r3, r3
 80011b4:	401a      	ands	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80011be:	78bb      	ldrb	r3, [r7, #2]
 80011c0:	78f9      	ldrb	r1, [r7, #3]
 80011c2:	0049      	lsls	r1, r1, #1
 80011c4:	408b      	lsls	r3, r1
 80011c6:	431a      	orrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	675a      	str	r2, [r3, #116]	; 0x74
}
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop

080011d8 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 80011dc:	4b03      	ldr	r3, [pc, #12]	; (80011ec <XMC_SCU_GetMirrorStatus+0x14>)
 80011de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	50004000 	.word	0x50004000

080011f0 <XMC_RTC_Start>:

/*
 * Enables RTC peripheral to start counting time
 */
void XMC_RTC_Start(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 80011f4:	bf00      	nop
 80011f6:	f7ff ffef 	bl	80011d8 <XMC_SCU_GetMirrorStatus>
 80011fa:	4603      	mov	r3, r0
 80011fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1f8      	bne.n	80011f6 <XMC_RTC_Start+0x6>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR |= (uint32_t)RTC_CTR_ENB_Msk;
 8001204:	4a03      	ldr	r2, [pc, #12]	; (8001214 <XMC_RTC_Start+0x24>)
 8001206:	4b03      	ldr	r3, [pc, #12]	; (8001214 <XMC_RTC_Start+0x24>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	6053      	str	r3, [r2, #4]
}
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	50004a00 	.word	0x50004a00

08001218 <XMC_RTC_SetPrescaler>:

/*
 * Sets the RTC module prescaler value
 */
void XMC_RTC_SetPrescaler(uint16_t prescaler)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	80fb      	strh	r3, [r7, #6]
  XMC_ASSERT("XMC_RTC_SetPrescaler:Wrong prescaler value", (prescaler < XMC_RTC_MAXPRESCALER));
  
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 8001222:	bf00      	nop
 8001224:	f7ff ffd8 	bl	80011d8 <XMC_SCU_GetMirrorStatus>
 8001228:	4603      	mov	r3, r0
 800122a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1f8      	bne.n	8001224 <XMC_RTC_SetPrescaler+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR = (RTC->CTR & ~(uint32_t)RTC_CTR_DIV_Msk) |
 8001232:	4905      	ldr	r1, [pc, #20]	; (8001248 <XMC_RTC_SetPrescaler+0x30>)
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <XMC_RTC_SetPrescaler+0x30>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	b29a      	uxth	r2, r3
             ((uint32_t)prescaler << (uint32_t)RTC_CTR_DIV_Pos);
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	041b      	lsls	r3, r3, #16
  
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR = (RTC->CTR & ~(uint32_t)RTC_CTR_DIV_Msk) |
 800123e:	4313      	orrs	r3, r2
 8001240:	604b      	str	r3, [r1, #4]
             ((uint32_t)prescaler << (uint32_t)RTC_CTR_DIV_Pos);
}
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	50004a00 	.word	0x50004a00

0800124c <XMC_SDMMC_Enable>:
/*
 * De-assert the peripheral reset. The SDMMC peripheral
 * needs to be initialized
 */
void XMC_SDMMC_Enable(XMC_SDMMC_t *const sdmmc)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SDMMC_Enable: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  XMC_UNUSED_ARG(sdmmc);

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_SDMMC);
 8001254:	4804      	ldr	r0, [pc, #16]	; (8001268 <XMC_SDMMC_Enable+0x1c>)
 8001256:	f7ff fc13 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_SDMMC);
 800125a:	4803      	ldr	r0, [pc, #12]	; (8001268 <XMC_SDMMC_Enable+0x1c>)
 800125c:	f7ff fa8c 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
}
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	10000040 	.word	0x10000040

0800126c <XMC_SDMMC_ClearEvent>:
  sdmmc->EN_INT_SIGNAL_ERR &= (uint16_t)~(event >> 16U);
}

/* Clear SDMMC event(s) */
void XMC_SDMMC_ClearEvent(XMC_SDMMC_t *const sdmmc, uint32_t event)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SDMMC_ClearEvent: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  XMC_ASSERT("XMC_SDMMC_ClearEvent: Invalid bit-field", !(event & XMC_SDMMC_TARGET_RESP_ERR));

  sdmmc->INT_STATUS_NORM = (uint16_t)event;
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	b29a      	uxth	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	861a      	strh	r2, [r3, #48]	; 0x30
  sdmmc->INT_STATUS_ERR = (uint16_t)(event >> 16U);
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	0c1b      	lsrs	r3, r3, #16
 8001282:	b29a      	uxth	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	865a      	strh	r2, [r3, #50]	; 0x32
}
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop

08001294 <XMC_SPI_CH_Init>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/
 
/* Initializes the selected SPI channel with the config structure. */
void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  XMC_USIC_CH_Enable(channel);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f000 f852 	bl	8001348 <XMC_USIC_CH_Enable>
  
  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	795b      	ldrb	r3, [r3, #5]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d112      	bne.n	80012d2 <XMC_SPI_CH_Init+0x3e>
  {
    /* Configure baud rate */
    if (config->normal_divider_mode)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	791b      	ldrb	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d007      	beq.n	80012c4 <XMC_SPI_CH_Init+0x30>
    {
      /* Normal divider mode */
      (void)XMC_USIC_CH_SetBaudrateEx(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING); 
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	4619      	mov	r1, r3
 80012bc:	2202      	movs	r2, #2
 80012be:	f000 f8ff 	bl	80014c0 <XMC_USIC_CH_SetBaudrateEx>
 80012c2:	e006      	b.n	80012d2 <XMC_SPI_CH_Init+0x3e>
    }
    else
    {
      /* Fractional divider mode */
      (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING); 
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	4619      	mov	r1, r3
 80012cc:	2202      	movs	r2, #2
 80012ce:	f000 f887 	bl	80013e0 <XMC_USIC_CH_SetBaudrate>
  }
  
  /* Configuration of USIC Shift Control */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  channel->SCTR = USIC_CH_SCTR_PDL_Msk |
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a0e      	ldr	r2, [pc, #56]	; (8001310 <XMC_SPI_CH_Init+0x7c>)
 80012d6:	635a      	str	r2, [r3, #52]	; 0x34
                  (0x7UL << USIC_CH_SCTR_WLE_Pos);

  /* Configuration of USIC Transmit Control/Status Register */
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
  channel->TCSR = (uint32_t)(USIC_CH_TCSR_HPCMD_Msk |
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 80012de:	639a      	str	r2, [r3, #56]	; 0x38
                  (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
                  USIC_CH_TCSR_TDSSM_Msk);

  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	795b      	ldrb	r3, [r3, #5]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d107      	bne.n	80012f8 <XMC_SPI_CH_Init+0x64>
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
                           USIC_CH_PCR_SSCMode_SELCTR_Msk |
                           (uint32_t)config->selo_inversion |
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	799b      	ldrb	r3, [r3, #6]
                  USIC_CH_TCSR_TDSSM_Msk);

  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
 80012ec:	f043 030b 	orr.w	r3, r3, #11
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	461a      	mov	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	63da      	str	r2, [r3, #60]	; 0x3c
                           (uint32_t)config->selo_inversion |
                           USIC_CH_PCR_SSCMode_FEM_Msk);
  }

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f04f 32ff 	mov.w	r2, #4294967295
 80012fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	891b      	ldrh	r3, [r3, #8]
 8001304:	461a      	mov	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	641a      	str	r2, [r3, #64]	; 0x40
}
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	073f0102 	.word	0x073f0102

08001314 <XMC_SPI_CH_GetReceivedData>:
  }
}

/* Reads the data from the buffers based on the FIFO mode selection. */
uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001322:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d103      	bne.n	8001332 <XMC_SPI_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800132e:	81fb      	strh	r3, [r7, #14]
 8001330:	e003      	b.n	800133a <XMC_SPI_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001338:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 800133a:	89fb      	ldrh	r3, [r7, #14]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3714      	adds	r7, #20
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a1a      	ldr	r2, [pc, #104]	; (80013bc <XMC_USIC_CH_Enable+0x74>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d003      	beq.n	8001360 <XMC_USIC_CH_Enable+0x18>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a19      	ldr	r2, [pc, #100]	; (80013c0 <XMC_USIC_CH_Enable+0x78>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d103      	bne.n	8001368 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 8001360:	4818      	ldr	r0, [pc, #96]	; (80013c4 <XMC_USIC_CH_Enable+0x7c>)
 8001362:	f000 f949 	bl	80015f8 <XMC_USIC_Enable>
 8001366:	e016      	b.n	8001396 <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a17      	ldr	r2, [pc, #92]	; (80013c8 <XMC_USIC_CH_Enable+0x80>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d003      	beq.n	8001378 <XMC_USIC_CH_Enable+0x30>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a16      	ldr	r2, [pc, #88]	; (80013cc <XMC_USIC_CH_Enable+0x84>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d103      	bne.n	8001380 <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 8001378:	4815      	ldr	r0, [pc, #84]	; (80013d0 <XMC_USIC_CH_Enable+0x88>)
 800137a:	f000 f93d 	bl	80015f8 <XMC_USIC_Enable>
 800137e:	e00a      	b.n	8001396 <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4a14      	ldr	r2, [pc, #80]	; (80013d4 <XMC_USIC_CH_Enable+0x8c>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d003      	beq.n	8001390 <XMC_USIC_CH_Enable+0x48>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a13      	ldr	r2, [pc, #76]	; (80013d8 <XMC_USIC_CH_Enable+0x90>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d102      	bne.n	8001396 <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 8001390:	4812      	ldr	r0, [pc, #72]	; (80013dc <XMC_USIC_CH_Enable+0x94>)
 8001392:	f000 f931 	bl	80015f8 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2203      	movs	r2, #3
 800139a:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 800139c:	bf00      	nop
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d0f9      	beq.n	800139e <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	f023 020f 	bic.w	r2, r3, #15
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40030000 	.word	0x40030000
 80013c0:	40030200 	.word	0x40030200
 80013c4:	40030008 	.word	0x40030008
 80013c8:	48020000 	.word	0x48020000
 80013cc:	48020200 	.word	0x48020200
 80013d0:	48020008 	.word	0x48020008
 80013d4:	48024000 	.word	0x48024000
 80013d8:	48024200 	.word	0x48024200
 80013dc:	48024008 	.word	0x48024008

080013e0 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08e      	sub	sp, #56	; 0x38
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	2b63      	cmp	r3, #99	; 0x63
 80013f0:	d958      	bls.n	80014a4 <XMC_USIC_CH_SetBaudrate+0xc4>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d055      	beq.n	80014a4 <XMC_USIC_CH_SetBaudrate+0xc4>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 80013f8:	f7ff f9fe 	bl	80007f8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80013fc:	4602      	mov	r2, r0
 80013fe:	4b2e      	ldr	r3, [pc, #184]	; (80014b8 <XMC_USIC_CH_SetBaudrate+0xd8>)
 8001400:	fba3 2302 	umull	r2, r3, r3, r2
 8001404:	095b      	lsrs	r3, r3, #5
 8001406:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	4a2b      	ldr	r2, [pc, #172]	; (80014b8 <XMC_USIC_CH_SetBaudrate+0xd8>)
 800140c:	fba2 2303 	umull	r2, r3, r2, r3
 8001410:	095b      	lsrs	r3, r3, #5
 8001412:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
 8001414:	2301      	movs	r3, #1
 8001416:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 8001418:	2301      	movs	r3, #1
 800141a:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 800141c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001420:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 8001422:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001426:	633b      	str	r3, [r7, #48]	; 0x30
 8001428:	e022      	b.n	8001470 <XMC_USIC_CH_SetBaudrate+0x90>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 800142a:	6a3b      	ldr	r3, [r7, #32]
 800142c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800142e:	fb02 f203 	mul.w	r2, r2, r3
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	6879      	ldr	r1, [r7, #4]
 8001436:	fb01 f303 	mul.w	r3, r1, r3
 800143a:	fbb2 f3f3 	udiv	r3, r2, r3
 800143e:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	0a9b      	lsrs	r3, r3, #10
 8001444:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800144c:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001454:	d209      	bcs.n	800146a <XMC_USIC_CH_SetBaudrate+0x8a>
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800145a:	429a      	cmp	r2, r3
 800145c:	d205      	bcs.n	800146a <XMC_USIC_CH_SetBaudrate+0x8a>
      {
        pdiv_frac_min = pdiv_frac;
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 8001466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 800146a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800146c:	3b01      	subs	r3, #1
 800146e:	633b      	str	r3, [r7, #48]	; 0x30
 8001470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1d9      	bne.n	800142a <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 8001476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001478:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	4b0d      	ldr	r3, [pc, #52]	; (80014bc <XMC_USIC_CH_SetBaudrate+0xdc>)
 8001486:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	3a01      	subs	r2, #1
 800148c:	0292      	lsls	r2, r2, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 800148e:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 8001490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001492:	3b01      	subs	r3, #1
 8001494:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001496:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
 800149c:	2300      	movs	r3, #0
 800149e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80014a2:	e002      	b.n	80014aa <XMC_USIC_CH_SetBaudrate+0xca>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  return status;
 80014aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3738      	adds	r7, #56	; 0x38
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	51eb851f 	.word	0x51eb851f
 80014bc:	fc0080ef 	.word	0xfc0080ef

080014c0 <XMC_USIC_CH_SetBaudrateEx>:

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t oversampling)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08c      	sub	sp, #48	; 0x30
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  int32_t peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 80014cc:	f7ff f994 	bl	80007f8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80014d0:	4603      	mov	r3, r0
 80014d2:	623b      	str	r3, [r7, #32]
  int32_t brg_clock = rate * oversampling;
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	fb02 f303 	mul.w	r3, r2, r3
 80014dc:	61fb      	str	r3, [r7, #28]
  int32_t actual_rate_upper;
  int32_t actual_rate_lower;
  uint32_t pdiv = 1;
 80014de:	2301      	movs	r3, #1
 80014e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t divider_step;
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
 80014e2:	6a3a      	ldr	r2, [r7, #32]
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	dd5f      	ble.n	80015aa <XMC_USIC_CH_SetBaudrateEx+0xea>
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 80014ea:	6a3a      	ldr	r2, [r7, #32]
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80014f2:	62bb      	str	r3, [r7, #40]	; 0x28
    while (divider_step >= 1023)
 80014f4:	e010      	b.n	8001518 <XMC_USIC_CH_SetBaudrateEx+0x58>
    {
      pdiv++;
 80014f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f8:	3301      	adds	r3, #1
 80014fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      brg_clock = rate * oversampling * pdiv;
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	fb02 f303 	mul.w	r3, r2, r3
 8001504:	461a      	mov	r2, r3
 8001506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001508:	fb03 f302 	mul.w	r3, r3, r2
 800150c:	61fb      	str	r3, [r7, #28]
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 800150e:	6a3a      	ldr	r2, [r7, #32]
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	fb92 f3f3 	sdiv	r3, r2, r3
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    while (divider_step >= 1023)
 8001518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800151a:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800151e:	4293      	cmp	r3, r2
 8001520:	d8e9      	bhi.n	80014f6 <XMC_USIC_CH_SetBaudrateEx+0x36>
    {
      pdiv++;
      brg_clock = rate * oversampling * pdiv;
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    }
    actual_rate_upper = peripheral_clock / (divider_step * oversampling * pdiv);
 8001522:	6a3a      	ldr	r2, [r7, #32]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001528:	fb01 f303 	mul.w	r3, r1, r3
 800152c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800152e:	fb01 f303 	mul.w	r3, r1, r3
 8001532:	fbb2 f3f3 	udiv	r3, r2, r3
 8001536:	61bb      	str	r3, [r7, #24]
    actual_rate_lower = peripheral_clock / ((divider_step + 1) * oversampling * pdiv);
 8001538:	6a3a      	ldr	r2, [r7, #32]
 800153a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800153c:	3301      	adds	r3, #1
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	fb01 f303 	mul.w	r3, r1, r3
 8001544:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001546:	fb01 f303 	mul.w	r3, r1, r3
 800154a:	fbb2 f3f3 	udiv	r3, r2, r3
 800154e:	617b      	str	r3, [r7, #20]

    // choose better approximation if the peripheral frequency is not a multiple of the baudrate
    if (abs(rate - actual_rate_lower) < abs(rate - actual_rate_upper))
 8001550:	68ba      	ldr	r2, [r7, #8]
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800155a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800155e:	68b9      	ldr	r1, [r7, #8]
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	1acb      	subs	r3, r1, r3
 8001564:	2b00      	cmp	r3, #0
 8001566:	bfb8      	it	lt
 8001568:	425b      	neglt	r3, r3
 800156a:	429a      	cmp	r2, r3
 800156c:	da02      	bge.n	8001574 <XMC_USIC_CH_SetBaudrateEx+0xb4>
    {
      divider_step += 1;
 800156e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001570:	3301      	adds	r3, #1
 8001572:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    divider_step = 1024 - divider_step;
 8001574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001576:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800157a:	62bb      	str	r3, [r7, #40]	; 0x28


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
 800157c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800157e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	611a      	str	r2, [r3, #16]
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	695a      	ldr	r2, [r3, #20]
 800158a:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <XMC_USIC_CH_SetBaudrateEx+0xfc>)
 800158c:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	3a01      	subs	r2, #1
 8001592:	0292      	lsls	r2, r2, #10
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8001594:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
				   ((pdiv -1) << USIC_CH_BRG_PDIV_Pos);
 8001596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001598:	3b01      	subs	r3, #1
 800159a:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800159c:	431a      	orrs	r2, r3


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
				   ((pdiv -1) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 80015a2:	2300      	movs	r3, #0
 80015a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80015a8:	e002      	b.n	80015b0 <XMC_USIC_CH_SetBaudrateEx+0xf0>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return status;
 80015b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3730      	adds	r7, #48	; 0x30
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	fc0080ef 	.word	0xfc0080ef

080015c0 <XMC_USIC_CH_SetInterruptNodePointer>:
}

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	460b      	mov	r3, r1
 80015ca:	607a      	str	r2, [r7, #4]
 80015cc:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	699a      	ldr	r2, [r3, #24]
 80015d2:	7afb      	ldrb	r3, [r7, #11]
 80015d4:	2107      	movs	r1, #7
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	43db      	mvns	r3, r3
 80015dc:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
 80015de:	7afb      	ldrb	r3, [r7, #11]
 80015e0:	6879      	ldr	r1, [r7, #4]
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80015e6:	431a      	orrs	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop

080015f8 <XMC_USIC_Enable>:
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
                   (service_request << (uint32_t)interrupt_node));
}

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4a28      	ldr	r2, [pc, #160]	; (80016a4 <XMC_USIC_Enable+0xac>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d118      	bne.n	800163a <XMC_USIC_Enable+0x42>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
 8001608:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800160c:	f7ff fa38 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC0));
 8001610:	bf00      	nop
 8001612:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001616:	f7ff fa4f 	bl	8000ab8 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1f8      	bne.n	8001612 <XMC_USIC_Enable+0x1a>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8001620:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001624:	f7ff f8a8 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC0));
 8001628:	bf00      	nop
 800162a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800162e:	f7ff f8bf 	bl	80007b0 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1f8      	bne.n	800162a <XMC_USIC_Enable+0x32>
 8001638:	e030      	b.n	800169c <XMC_USIC_Enable+0xa4>
#endif 
  }
#if defined(USIC1)  
  else if (usic == USIC1)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a1a      	ldr	r2, [pc, #104]	; (80016a8 <XMC_USIC_Enable+0xb0>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d114      	bne.n	800166c <XMC_USIC_Enable+0x74>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
 8001642:	481a      	ldr	r0, [pc, #104]	; (80016ac <XMC_USIC_Enable+0xb4>)
 8001644:	f7ff fa1c 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC1));
 8001648:	bf00      	nop
 800164a:	4818      	ldr	r0, [pc, #96]	; (80016ac <XMC_USIC_Enable+0xb4>)
 800164c:	f7ff fa34 	bl	8000ab8 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f9      	bne.n	800164a <XMC_USIC_Enable+0x52>
#endif 
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8001656:	4815      	ldr	r0, [pc, #84]	; (80016ac <XMC_USIC_Enable+0xb4>)
 8001658:	f7ff f88e 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC1));
 800165c:	bf00      	nop
 800165e:	4813      	ldr	r0, [pc, #76]	; (80016ac <XMC_USIC_Enable+0xb4>)
 8001660:	f7ff f8a6 	bl	80007b0 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f9      	bne.n	800165e <XMC_USIC_Enable+0x66>
 800166a:	e017      	b.n	800169c <XMC_USIC_Enable+0xa4>
#endif 
  }
#endif  
#if defined(USIC2)  
  else if (usic == USIC2)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4a10      	ldr	r2, [pc, #64]	; (80016b0 <XMC_USIC_Enable+0xb8>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d113      	bne.n	800169c <XMC_USIC_Enable+0xa4>
  {
#if defined(CLOCK_GATING_SUPPORTED) 
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
 8001674:	480f      	ldr	r0, [pc, #60]	; (80016b4 <XMC_USIC_Enable+0xbc>)
 8001676:	f7ff fa03 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC2));
 800167a:	bf00      	nop
 800167c:	480d      	ldr	r0, [pc, #52]	; (80016b4 <XMC_USIC_Enable+0xbc>)
 800167e:	f7ff fa1b 	bl	8000ab8 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1f9      	bne.n	800167c <XMC_USIC_Enable+0x84>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 8001688:	480a      	ldr	r0, [pc, #40]	; (80016b4 <XMC_USIC_Enable+0xbc>)
 800168a:	f7ff f875 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC2));
 800168e:	bf00      	nop
 8001690:	4808      	ldr	r0, [pc, #32]	; (80016b4 <XMC_USIC_Enable+0xbc>)
 8001692:	f7ff f88d 	bl	80007b0 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f9      	bne.n	8001690 <XMC_USIC_Enable+0x98>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40030008 	.word	0x40030008
 80016a8:	48020008 	.word	0x48020008
 80016ac:	10000080 	.word	0x10000080
 80016b0:	48024008 	.word	0x48024008
 80016b4:	10000100 	.word	0x10000100

080016b8 <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
                                                           const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 80016c2:	783b      	ldrb	r3, [r7, #0]
 80016c4:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	461a      	mov	r2, r3
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
 80016cc:	887b      	ldrh	r3, [r7, #2]
 80016ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 80016d6:	4313      	orrs	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 80016e2:	78fb      	ldrb	r3, [r7, #3]
 80016e4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 80016f6:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
 80016f8:	78fb      	ldrb	r3, [r7, #3]
 80016fa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 8001702:	4313      	orrs	r3, r2
 8001704:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
 8001706:	78fb      	ldrb	r3, [r7, #3]
 8001708:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	079b      	lsls	r3, r3, #30
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	4313      	orrs	r3, r2
 8001714:	60fb      	str	r3, [r7, #12]
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4313      	orrs	r3, r2
 8001720:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundEnableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR |= (uint32_t)VADC_G_ARBPR_ASEN2_Msk;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001742:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop

08001758 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundDisableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN2_Msk);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001766:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop

0800177c <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
#if defined (COMPARATOR)
  COMPARATOR->ORCCTRL = (uint32_t)0xFF;
#endif

#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
 8001780:	2001      	movs	r0, #1
 8001782:	f7ff f97d 	bl	8000a80 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
 8001786:	2001      	movs	r0, #1
 8001788:	f7fe fff6 	bl	8000778 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
}
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop

08001790 <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t reg;
#endif
  XMC_ASSERT("XMC_VADC_GLOBAL_Init:Wrong Module Pointer", (global_ptr == VADC))

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
 800179a:	f7ff ffef 	bl	800177c <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	695a      	ldr	r2, [r3, #20]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	689a      	ldr	r2, [r3, #8]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68da      	ldr	r2, [r3, #12]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	691a      	ldr	r2, [r3, #16]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop

080017e4 <XMC_VADC_GLOBAL_InputClassInit>:

/* API to Set the Global IClass registers*/
void XMC_VADC_GLOBAL_InputClassInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CLASS_t config,
                                          const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	4613      	mov	r3, r2
 80017f2:	71fb      	strb	r3, [r7, #7]
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Conversion Type", ((conv_type) <= XMC_VADC_GROUP_CONV_EMUX))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong ICLASS set number", (set_num < XMC_VADC_MAX_ICLASS_SET))

#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  if (conv_type == XMC_VADC_GROUP_CONV_STD )
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d109      	bne.n	800180e <XMC_VADC_GLOBAL_InputClassInit+0x2a>
  {
#endif
	XMC_UNUSED_ARG(conv_type);
    global_ptr->GLOBICLASS[set_num] = config.globiclass &
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	f240 731f 	movw	r3, #1823	; 0x71f
 8001800:	4013      	ands	r3, r2
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	6839      	ldr	r1, [r7, #0]
 8001806:	3128      	adds	r1, #40	; 0x28
 8001808:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800180c:	e007      	b.n	800181e <XMC_VADC_GLOBAL_InputClassInit+0x3a>
                                      (uint32_t)(VADC_GLOBICLASS_CMS_Msk | VADC_GLOBICLASS_STCS_Msk);
#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  }
  else
  {
    global_ptr->GLOBICLASS[set_num] = config.globiclass & (uint32_t)(VADC_GLOBICLASS_CME_Msk | VADC_GLOBICLASS_STCE_Msk);
 800180e:	68ba      	ldr	r2, [r7, #8]
 8001810:	4b05      	ldr	r3, [pc, #20]	; (8001828 <XMC_VADC_GLOBAL_InputClassInit+0x44>)
 8001812:	4013      	ands	r3, r2
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	6839      	ldr	r1, [r7, #0]
 8001818:	3128      	adds	r1, #40	; 0x28
 800181a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  }
#endif
}
 800181e:	3714      	adds	r7, #20
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	071f0000 	.word	0x071f0000

0800182c <XMC_VADC_GLOBAL_StartupCalibration>:

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif
  
  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800183a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001844:	2300      	movs	r3, #0
 8001846:	73fb      	strb	r3, [r7, #15]
 8001848:	e017      	b.n	800187a <XMC_VADC_GLOBAL_StartupCalibration+0x4e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	4a0f      	ldr	r2, [pc, #60]	; (800188c <XMC_VADC_GLOBAL_StartupCalibration+0x60>)
 800184e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001852:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800185a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d008      	beq.n	8001874 <XMC_VADC_GLOBAL_StartupCalibration+0x48>
    {
      /* This group is active. Loop until it finishes calibration */
      while((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 8001862:	e000      	b.n	8001866 <XMC_VADC_GLOBAL_StartupCalibration+0x3a>
      {
        __NOP();
 8001864:	bf00      	nop
  {
    group_ptr = g_xmc_vadc_group_array[i];
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
    {
      /* This group is active. Loop until it finishes calibration */
      while((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800186c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1f7      	bne.n	8001864 <XMC_VADC_GLOBAL_StartupCalibration+0x38>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	3301      	adds	r3, #1
 8001878:	73fb      	strb	r3, [r7, #15]
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	2b03      	cmp	r3, #3
 800187e:	d9e4      	bls.n	800184a <XMC_VADC_GLOBAL_StartupCalibration+0x1e>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    __NOP();
  }
#endif
}
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	0800ba7c 	.word	0x0800ba7c

08001890 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>:
  global_ptr->GLOBEVNP |= (uint32_t)(node << VADC_GLOBEVNP_REV0NP_Pos);
}

/* API to bind request source event with a service request line */
void XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(XMC_VADC_GLOBAL_t *const global_ptr, XMC_VADC_SR_t sr)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	460b      	mov	r3, r1
 800189a:	70fb      	strb	r3, [r7, #3]
  uint32_t node;
  
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode:Wrong Module Pointer", (global_ptr == VADC))

  if (sr >= XMC_VADC_SR_SHARED_SR0)
 800189c:	78fb      	ldrb	r3, [r7, #3]
 800189e:	2b03      	cmp	r3, #3
 80018a0:	d903      	bls.n	80018aa <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1a>
  {
    node = (uint32_t)sr - (uint32_t)XMC_VADC_SR_SHARED_SR0;
 80018a2:	78fb      	ldrb	r3, [r7, #3]
 80018a4:	3b04      	subs	r3, #4
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	e001      	b.n	80018ae <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1e>
  }
  else
  {
    node = (uint32_t)sr;
 80018aa:	78fb      	ldrb	r3, [r7, #3]
 80018ac:	60fb      	str	r3, [r7, #12]
  }

  global_ptr->GLOBEVNP &= ~((uint32_t)VADC_GLOBEVNP_SEV0NP_Msk);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80018b4:	f023 020f 	bic.w	r2, r3, #15
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  global_ptr->GLOBEVNP |= (uint32_t) (node << VADC_GLOBEVNP_SEV0NP_Pos);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	431a      	orrs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <XMC_VADC_GROUP_Init>:

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)  
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	6859      	ldr	r1, [r3, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	2300      	movs	r3, #0
 80018ec:	f000 f828 	bl	8001940 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	6859      	ldr	r1, [r3, #4]
 80018f6:	2201      	movs	r2, #1
 80018f8:	2300      	movs	r3, #0
 80018fa:	f000 f821 	bl	8001940 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	6899      	ldr	r1, [r3, #8]
 8001904:	2200      	movs	r2, #0
 8001906:	2301      	movs	r3, #1
 8001908:	f000 f81a 	bl	8001940 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	6899      	ldr	r1, [r3, #8]
 8001912:	2201      	movs	r2, #1
 8001914:	2301      	movs	r3, #1
 8001916:	f000 f813 	bl	8001940 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	691a      	ldr	r2, [r3, #16]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  group_ptr->BOUND = config->g_bound;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	68da      	ldr	r2, [r3, #12]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr,config->emux_config);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	6819      	ldr	r1, [r3, #0]
 8001934:	f7ff fec0 	bl	80016b8 <XMC_VADC_GROUP_ExternalMuxControlInit>

}
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop

08001940 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                          const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 8001940:	b480      	push	{r7}
 8001942:	b08d      	sub	sp, #52	; 0x34
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	4613      	mov	r3, r2
 800194e:	71fb      	strb	r3, [r7, #7]

  /* 
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d113      	bne.n	800197e <XMC_VADC_GROUP_InputClassInit+0x3e>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
 8001956:	2308      	movs	r3, #8
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
 800195a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
 8001960:	2300      	movs	r3, #0
 8001962:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
 8001964:	231f      	movs	r3, #31
 8001966:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
 8001968:	7a3b      	ldrb	r3, [r7, #8]
 800196a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800196e:	b2db      	uxtb	r3, r3
 8001970:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
 8001972:	7a7b      	ldrb	r3, [r7, #9]
 8001974:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	76fb      	strb	r3, [r7, #27]
 800197c:	e013      	b.n	80019a6 <XMC_VADC_GROUP_InputClassInit+0x66>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
 800197e:	2318      	movs	r3, #24
 8001980:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
 8001982:	f04f 63e0 	mov.w	r3, #117440512	; 0x7000000
 8001986:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
 8001988:	2310      	movs	r3, #16
 800198a:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
 800198c:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
 8001990:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
 8001992:	7abb      	ldrb	r3, [r7, #10]
 8001994:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8001998:	b2db      	uxtb	r3, r3
 800199a:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
 800199c:	7afb      	ldrb	r3, [r7, #11]
 800199e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	76fb      	strb	r3, [r7, #27]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	683a      	ldr	r2, [r7, #0]
 80019aa:	3228      	adds	r2, #40	; 0x28
 80019ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b0:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
 80019b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b4:	43db      	mvns	r3, r3
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	4013      	ands	r3, r2
 80019ba:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
 80019bc:	7efa      	ldrb	r2, [r7, #27]
 80019be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
 80019ca:	6a3b      	ldr	r3, [r7, #32]
 80019cc:	43db      	mvns	r3, r3
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	4013      	ands	r3, r2
 80019d2:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
 80019d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	4313      	orrs	r3, r2
 80019e0:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	3228      	adds	r2, #40	; 0x28
 80019e8:	6979      	ldr	r1, [r7, #20]
 80019ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80019ee:	3734      	adds	r7, #52	; 0x34
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	70fb      	strb	r3, [r7, #3]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a0a:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f023 0303 	bic.w	r3, r3, #3
 8001a12:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
 8001a14:	78fb      	ldrb	r3, [r7, #3]
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop

08001a30 <XMC_VADC_GLOBAL_BackgroundInit>:
}
#endif

/* API to initialize background scan request source hardware */
void XMC_VADC_GLOBAL_BackgroundInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_BACKGROUND_CONFIG_t *config)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  #endif
  
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

  #if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for(i=(uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	75fb      	strb	r3, [r7, #23]
 8001a3e:	e009      	b.n	8001a54 <XMC_VADC_GLOBAL_BackgroundInit+0x24>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 8001a40:	7dfb      	ldrb	r3, [r7, #23]
 8001a42:	4a39      	ldr	r2, [pc, #228]	; (8001b28 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fe85 	bl	8001758 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>
  #endif
  
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

  #if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for(i=(uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001a4e:	7dfb      	ldrb	r3, [r7, #23]
 8001a50:	3301      	adds	r3, #1
 8001a52:	75fb      	strb	r3, [r7, #23]
 8001a54:	7dfb      	ldrb	r3, [r7, #23]
 8001a56:	2b03      	cmp	r3, #3
 8001a58:	d9f2      	bls.n	8001a40 <XMC_VADC_GLOBAL_BackgroundInit+0x10>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }
  
  conv_start_mask = (uint32_t) 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	f003 0303 	and.w	r3, r3, #3
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d002      	beq.n	8001a72 <XMC_VADC_GLOBAL_BackgroundInit+0x42>
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
 8001a6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a70:	613b      	str	r3, [r7, #16]
  }
  
  for(i=0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001a72:	2300      	movs	r3, #0
 8001a74:	75fb      	strb	r3, [r7, #23]
 8001a76:	e021      	b.n	8001abc <XMC_VADC_GLOBAL_BackgroundInit+0x8c>
  {
    reg = g_xmc_vadc_group_array[i]->ARBPR;
 8001a78:	7dfb      	ldrb	r3, [r7, #23]
 8001a7a:	4a2b      	ldr	r2, [pc, #172]	; (8001b28 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a84:	60fb      	str	r3, [r7, #12]

    reg &= ~(uint32_t)(VADC_G_ARBPR_PRIO2_Msk);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a8c:	60fb      	str	r3, [r7, #12]

    /* Program the priority of the request source */
    reg |= (uint32_t)((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO2_Pos);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]
  
    /* Program the start mode */
    reg |= conv_start_mask;
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]

    g_xmc_vadc_group_array[i]->ARBPR = reg;
 8001aa8:	7dfb      	ldrb	r3, [r7, #23]
 8001aaa:	4a1f      	ldr	r2, [pc, #124]	; (8001b28 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
  }
  
  for(i=0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001ab6:	7dfb      	ldrb	r3, [r7, #23]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	75fb      	strb	r3, [r7, #23]
 8001abc:	7dfb      	ldrb	r3, [r7, #23]
 8001abe:	2b03      	cmp	r3, #3
 8001ac0:	d9da      	bls.n	8001a78 <XMC_VADC_GLOBAL_BackgroundInit+0x48>
  
  }
  #endif

  /* program BRSCTRL register */
  global_ptr->BRSCTRL = (uint32_t)(config->asctrl | (uint32_t)VADC_BRSCTRL_XTWC_Msk | (uint32_t)VADC_BRSCTRL_GTWC_Msk);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001aca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* program BRSMR register */
  global_ptr->BRSMR = (uint32_t)((config->asmr)| (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_BRSMR_ENGT_Pos));
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f043 0201 	orr.w	r2, r3, #1
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode))
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	f003 0303 	and.w	r3, r3, #3
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d107      	bne.n	8001b00 <XMC_VADC_GLOBAL_BackgroundInit+0xd0>
  {
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001af6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }
#endif
  
  #if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for(i=(uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	75fb      	strb	r3, [r7, #23]
 8001b04:	e009      	b.n	8001b1a <XMC_VADC_GLOBAL_BackgroundInit+0xea>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 8001b06:	7dfb      	ldrb	r3, [r7, #23]
 8001b08:	4a07      	ldr	r2, [pc, #28]	; (8001b28 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fe10 	bl	8001734 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
  }
#endif
  
  #if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for(i=(uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001b14:	7dfb      	ldrb	r3, [r7, #23]
 8001b16:	3301      	adds	r3, #1
 8001b18:	75fb      	strb	r3, [r7, #23]
 8001b1a:	7dfb      	ldrb	r3, [r7, #23]
 8001b1c:	2b03      	cmp	r3, #3
 8001b1e:	d9f2      	bls.n	8001b06 <XMC_VADC_GLOBAL_BackgroundInit+0xd6>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }
  #endif
  
}
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	0800ba7c 	.word	0x0800ba7c

08001b2c <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                        const XMC_VADC_CHANNEL_CONFIG_t *config)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b089      	sub	sp, #36	; 0x24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))
  
  prio  = (uint32_t)config->channel_priority;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	7b1b      	ldrb	r3, [r3, #12]
 8001b3c:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b44:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	697a      	ldr	r2, [r7, #20]
 8001b52:	4013      	ands	r3, r2
 8001b54:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	7b5b      	ldrb	r3, [r3, #13]
 8001b70:	b25b      	sxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	db29      	blt.n	8001bca <XMC_VADC_GROUP_ChannelInit+0x9e>
  {
    mask = (uint32_t)0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d10a      	bne.n	8001b96 <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
 8001b80:	2308      	movs	r3, #8
 8001b82:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001b8a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001b94:	e00c      	b.n	8001bb0 <XMC_VADC_GROUP_ChannelInit+0x84>
    }
    else if ((uint32_t)0 == ch_num)
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d109      	bne.n	8001bb0 <XMC_VADC_GROUP_ChannelInit+0x84>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001ba6:	f023 021f 	bic.w	r2, r3, #31
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	7b52      	ldrb	r2, [r2, #13]
 8001bba:	b251      	sxtb	r1, r2
 8001bbc:	69fa      	ldr	r2, [r7, #28]
 8001bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }

  group_ptr->BFL |= config->bfl;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	431a      	orrs	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6819      	ldr	r1, [r3, #0]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	68ba      	ldr	r2, [r7, #8]
 8001bf6:	3280      	adds	r2, #128	; 0x80
 8001bf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 8001bfc:	3724      	adds	r7, #36	; 0x24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop

08001c08 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8001c10:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <_sbrk+0x5c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d102      	bne.n	8001c1e <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8001c18:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <_sbrk+0x5c>)
 8001c1a:	4a13      	ldr	r2, [pc, #76]	; (8001c68 <_sbrk+0x60>)
 8001c1c:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8001c1e:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <_sbrk+0x5c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3303      	adds	r3, #3
 8001c28:	f023 0303 	bic.w	r3, r3, #3
 8001c2c:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8001c2e:	4b0d      	ldr	r3, [pc, #52]	; (8001c64 <_sbrk+0x5c>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4413      	add	r3, r2
 8001c36:	4a0d      	ldr	r2, [pc, #52]	; (8001c6c <_sbrk+0x64>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d207      	bcs.n	8001c4c <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8001c3c:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <_sbrk+0x5c>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4413      	add	r3, r2
 8001c44:	4a07      	ldr	r2, [pc, #28]	; (8001c64 <_sbrk+0x5c>)
 8001c46:	6013      	str	r3, [r2, #0]
    return (base);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	e006      	b.n	8001c5a <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8001c4c:	f007 f82e 	bl	8008cac <__errno>
 8001c50:	4602      	mov	r2, r0
 8001c52:	230c      	movs	r3, #12
 8001c54:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8001c56:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	1ffe8a9c 	.word	0x1ffe8a9c
 8001c68:	20000000 	.word	0x20000000
 8001c6c:	2003ffc0 	.word	0x2003ffc0

08001c70 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8001c7c:	78fb      	ldrb	r3, [r7, #3]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	409a      	lsls	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	605a      	str	r2, [r3, #4]
}
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 8001c9c:	78fb      	ldrb	r3, [r7, #3]
 8001c9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ca2:	409a      	lsls	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	605a      	str	r2, [r3, #4]
}
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop

08001cb4 <XMC_SPI_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_ClearStatusFlag()
 */
__STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  return channel->PSR_SSCMode;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	7c1b      	ldrb	r3, [r3, #16]
 8001cdc:	4610      	mov	r0, r2
 8001cde:	4619      	mov	r1, r3
 8001ce0:	f7ff ffc6 	bl	8001c70 <XMC_GPIO_SetOutputHigh>
}
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop

08001cec <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	7c1b      	ldrb	r3, [r3, #16]
 8001cfc:	4610      	mov	r0, r2
 8001cfe:	4619      	mov	r1, r3
 8001d00:	f7ff ffc6 	bl	8001c90 <XMC_GPIO_SetOutputLow>
}
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop

08001d0c <EVE_pdn_set>:
			extern void delay_ms(uint32_t ms);
			#define DELAY_MS(ms) delay_ms(ms) // redefinition needed to allow for mutliple targets



			static inline void EVE_pdn_set(void) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
				DIGITAL_IO_SetOutputLow(&IO_DIO_DIGOUT_PD_TFT); /* Power-Down low */
 8001d10:	4801      	ldr	r0, [pc, #4]	; (8001d18 <EVE_pdn_set+0xc>)
 8001d12:	f7ff ffeb 	bl	8001cec <DIGITAL_IO_SetOutputLow>
			}
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	08010ce4 	.word	0x08010ce4

08001d1c <EVE_pdn_clear>:

			static inline void EVE_pdn_clear(void) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
				DIGITAL_IO_SetOutputHigh(&IO_DIO_DIGOUT_PD_TFT); /* Power-Down high */
 8001d20:	4801      	ldr	r0, [pc, #4]	; (8001d28 <EVE_pdn_clear+0xc>)
 8001d22:	f7ff ffd3 	bl	8001ccc <DIGITAL_IO_SetOutputHigh>
			}
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	08010ce4 	.word	0x08010ce4

08001d2c <EVE_cs_set>:

			static inline void EVE_cs_set(void) {
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
				DIGITAL_IO_SetOutputLow(&IO_DIO_DIGOUT_CS_TFT); /* manually set chip-select to low */
 8001d30:	4801      	ldr	r0, [pc, #4]	; (8001d38 <EVE_cs_set+0xc>)
 8001d32:	f7ff ffdb 	bl	8001cec <DIGITAL_IO_SetOutputLow>
			}
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	08010cf8 	.word	0x08010cf8

08001d3c <EVE_cs_clear>:

			static inline void EVE_cs_clear(void) {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
				DIGITAL_IO_SetOutputHigh(&IO_DIO_DIGOUT_CS_TFT); /* manually set chip-select to high */
 8001d40:	4801      	ldr	r0, [pc, #4]	; (8001d48 <EVE_cs_clear+0xc>)
 8001d42:	f7ff ffc3 	bl	8001ccc <DIGITAL_IO_SetOutputHigh>
			}
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	08010cf8 	.word	0x08010cf8

08001d4c <spi_transmit>:

			static inline void spi_transmit(uint8_t data) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
				// Transmit a byte and wait till its finished
				SPI_MASTER_Transmit(&SPI_MASTER_0, &data, sizeof(data));
 8001d56:	1dfb      	adds	r3, r7, #7
 8001d58:	4809      	ldr	r0, [pc, #36]	; (8001d80 <spi_transmit+0x34>)
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f002 fd5f 	bl	8004820 <SPI_MASTER_Transmit>
				while (XMC_SPI_CH_GetStatusFlag(SPI_MASTER_0.channel) & XMC_SPI_CH_STATUS_FLAG_MSLS) __NOP();
 8001d62:	e000      	b.n	8001d66 <spi_transmit+0x1a>
 8001d64:	bf00      	nop
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <spi_transmit+0x34>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff ffa2 	bl	8001cb4 <XMC_SPI_CH_GetStatusFlag>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f4      	bne.n	8001d64 <spi_transmit+0x18>
			}
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	1ffe889c 	.word	0x1ffe889c

08001d84 <spi_transmit_32>:

			static inline void spi_transmit_32(uint32_t data) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
				// Transmit 4 byte
				spi_transmit((uint8_t)(data));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ffdb 	bl	8001d4c <spi_transmit>
				spi_transmit((uint8_t)(data >> 8));
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ffd5 	bl	8001d4c <spi_transmit>
				spi_transmit((uint8_t)(data >> 16));
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	0c1b      	lsrs	r3, r3, #16
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff ffcf 	bl	8001d4c <spi_transmit>
				spi_transmit((uint8_t)(data >> 24));
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	0e1b      	lsrs	r3, r3, #24
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff ffc9 	bl	8001d4c <spi_transmit>
			}
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <spi_transmit_burst>:

			/* spi_transmit_burst() is only used for cmd-FIFO commands so it *always* has to transfer 4 bytes */
			static inline void spi_transmit_burst(uint32_t data) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
				spi_transmit_32(data);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff ffdb 	bl	8001d84 <spi_transmit_32>
			}
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <spi_receive>:

			static inline uint8_t spi_receive(uint8_t data) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
				//SPI_MASTER_Transmit(&SPI_MASTER_0, &data, sizeof(data));
				//while (XMC_SPI_CH_GetStatusFlag(SPI_MASTER_0.channel) & XMC_SPI_CH_STATUS_FLAG_MSLS) __NOP();

				// Receive a byte and wait till its finished
				ReadData = 42;
 8001dde:	4b0a      	ldr	r3, [pc, #40]	; (8001e08 <spi_receive+0x34>)
 8001de0:	222a      	movs	r2, #42	; 0x2a
 8001de2:	701a      	strb	r2, [r3, #0]
				SPI_MASTER_Receive(&SPI_MASTER_0, &ReadData, sizeof(ReadData)); //SPI_ReceiveByte(data);
 8001de4:	4809      	ldr	r0, [pc, #36]	; (8001e0c <spi_receive+0x38>)
 8001de6:	4908      	ldr	r1, [pc, #32]	; (8001e08 <spi_receive+0x34>)
 8001de8:	2201      	movs	r2, #1
 8001dea:	f002 fd33 	bl	8004854 <SPI_MASTER_Receive>
				while(SPI_MASTER_0.runtime->rx_busy){}
 8001dee:	bf00      	nop
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <spi_receive+0x38>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	7fdb      	ldrb	r3, [r3, #31]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1f9      	bne.n	8001df0 <spi_receive+0x1c>

				// Return byte
				return (uint8_t) ReadData;
 8001dfc:	4b02      	ldr	r3, [pc, #8]	; (8001e08 <spi_receive+0x34>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
			}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	1ffe8f24 	.word	0x1ffe8f24
 8001e0c:	1ffe889c 	.word	0x1ffe889c

08001e10 <fetch_flash_byte>:

			static inline uint8_t fetch_flash_byte(const uint8_t *data) {
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
				return *data;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	781b      	ldrb	r3, [r3, #0]
			}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <EVE_cmdWrite>:
/*----------------------------------------------------------------------------------------------------------------------------*/
/*---- helper functions ------------------------------------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------------------------------------------------------*/

void EVE_cmdWrite(uint8_t command, uint8_t parameter)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	460a      	mov	r2, r1
 8001e32:	71fb      	strb	r3, [r7, #7]
 8001e34:	4613      	mov	r3, r2
 8001e36:	71bb      	strb	r3, [r7, #6]
	EVE_cs_set();
 8001e38:	f7ff ff78 	bl	8001d2c <EVE_cs_set>
	spi_transmit(command);
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff ff84 	bl	8001d4c <spi_transmit>
	spi_transmit(parameter);
 8001e44:	79bb      	ldrb	r3, [r7, #6]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff ff80 	bl	8001d4c <spi_transmit>
	spi_transmit(0x00);
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	f7ff ff7d 	bl	8001d4c <spi_transmit>
	EVE_cs_clear();
 8001e52:	f7ff ff73 	bl	8001d3c <EVE_cs_clear>
}
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <EVE_memRead8>:


uint8_t EVE_memRead8(uint32_t ftAddress)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	uint8_t ftData8;
	EVE_cs_set();
 8001e64:	f7ff ff62 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_READ); /* send Memory Write plus high address byte */
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	0c1b      	lsrs	r3, r3, #16
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff ff6c 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	0a1b      	lsrs	r3, r3, #8
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ff66 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress));	/* send low address byte */
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff61 	bl	8001d4c <spi_transmit>
	spi_transmit(0x00);	/* send dummy byte */
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f7ff ff5e 	bl	8001d4c <spi_transmit>
	ftData8 = spi_receive(0x00); /* read data byte by sending another dummy byte */
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff ff9f 	bl	8001dd4 <spi_receive>
 8001e96:	4603      	mov	r3, r0
 8001e98:	73fb      	strb	r3, [r7, #15]
	EVE_cs_clear();
 8001e9a:	f7ff ff4f 	bl	8001d3c <EVE_cs_clear>
	return ftData8;	/* return byte read */
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <EVE_memRead16>:


uint16_t EVE_memRead16(uint32_t ftAddress)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	uint16_t ftData16 = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	81fb      	strh	r3, [r7, #14]
	EVE_cs_set();
 8001eb4:	f7ff ff3a 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_READ); /* send Memory Write plus high address byte */
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	0c1b      	lsrs	r3, r3, #16
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff ff44 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	0a1b      	lsrs	r3, r3, #8
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff ff3e 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress)); /* send low address byte */
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff39 	bl	8001d4c <spi_transmit>
	spi_transmit(0x00);	/* send dummy byte */
 8001eda:	2000      	movs	r0, #0
 8001edc:	f7ff ff36 	bl	8001d4c <spi_transmit>
	ftData16 = (spi_receive(0x00));	/* read low byte */
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f7ff ff77 	bl	8001dd4 <spi_receive>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	81fb      	strh	r3, [r7, #14]
	ftData16 = (spi_receive(0x00) << 8) | ftData16;	/* read high byte */
 8001eea:	2000      	movs	r0, #0
 8001eec:	f7ff ff72 	bl	8001dd4 <spi_receive>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	89fb      	ldrh	r3, [r7, #14]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	81fb      	strh	r3, [r7, #14]
	EVE_cs_clear();
 8001efe:	f7ff ff1d 	bl	8001d3c <EVE_cs_clear>
	return ftData16; /* return integer read */
 8001f02:	89fb      	ldrh	r3, [r7, #14]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3710      	adds	r7, #16
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <EVE_memRead32>:


uint32_t EVE_memRead32(uint32_t ftAddress)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
	uint32_t ftData32= 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60fb      	str	r3, [r7, #12]
	EVE_cs_set();
 8001f18:	f7ff ff08 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_READ); /* send Memory Write plus high address byte */
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	0c1b      	lsrs	r3, r3, #16
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff ff12 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	0a1b      	lsrs	r3, r3, #8
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff ff0c 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress));	/* send low address byte */
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff ff07 	bl	8001d4c <spi_transmit>
	spi_transmit(0x00);	/* send dummy byte */
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f7ff ff04 	bl	8001d4c <spi_transmit>
	ftData32 = ((uint32_t)spi_receive(0x00)); /* read low byte */
 8001f44:	2000      	movs	r0, #0
 8001f46:	f7ff ff45 	bl	8001dd4 <spi_receive>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	60fb      	str	r3, [r7, #12]
	ftData32 = ((uint32_t)spi_receive(0x00) << 8) | ftData32;
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff ff40 	bl	8001dd4 <spi_receive>
 8001f54:	4603      	mov	r3, r0
 8001f56:	021b      	lsls	r3, r3, #8
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60fb      	str	r3, [r7, #12]
	ftData32 = ((uint32_t)spi_receive(0x00) << 16) | ftData32;
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7ff ff38 	bl	8001dd4 <spi_receive>
 8001f64:	4603      	mov	r3, r0
 8001f66:	041b      	lsls	r3, r3, #16
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	60fb      	str	r3, [r7, #12]
	ftData32 = ((uint32_t)spi_receive(0x00) << 24) | ftData32; /* read high byte */
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f7ff ff30 	bl	8001dd4 <spi_receive>
 8001f74:	4603      	mov	r3, r0
 8001f76:	061b      	lsls	r3, r3, #24
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
	EVE_cs_clear();
 8001f7e:	f7ff fedd 	bl	8001d3c <EVE_cs_clear>
	return ftData32; /* return long read */
 8001f82:	68fb      	ldr	r3, [r7, #12]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3710      	adds	r7, #16
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <EVE_memWrite8>:


void EVE_memWrite8(uint32_t ftAddress, uint8_t ftData8)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	70fb      	strb	r3, [r7, #3]
	EVE_cs_set();
 8001f98:	f7ff fec8 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	0c1b      	lsrs	r3, r3, #16
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff fecf 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0a1b      	lsrs	r3, r3, #8
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff fec9 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fec4 	bl	8001d4c <spi_transmit>
	spi_transmit(ftData8);
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fec0 	bl	8001d4c <spi_transmit>
	EVE_cs_clear();
 8001fcc:	f7ff feb6 	bl	8001d3c <EVE_cs_clear>
}
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop

08001fd8 <EVE_memWrite16>:


void EVE_memWrite16(uint32_t ftAddress, uint16_t ftData16)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	807b      	strh	r3, [r7, #2]
	EVE_cs_set();
 8001fe4:	f7ff fea2 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE); /* send Memory Write plus high address byte */
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	0c1b      	lsrs	r3, r3, #16
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fea9 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff fea3 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress)); /* send low address byte */
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff fe9e 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftData16)); /* send data low byte */
 8002010:	887b      	ldrh	r3, [r7, #2]
 8002012:	b2db      	uxtb	r3, r3
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff fe99 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftData16 >> 8));  /* send data high byte */
 800201a:	887b      	ldrh	r3, [r7, #2]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	b29b      	uxth	r3, r3
 8002020:	b2db      	uxtb	r3, r3
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fe92 	bl	8001d4c <spi_transmit>
	EVE_cs_clear();
 8002028:	f7ff fe88 	bl	8001d3c <EVE_cs_clear>
}
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop

08002034 <EVE_memWrite32>:


void EVE_memWrite32(uint32_t ftAddress, uint32_t ftData32)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
	EVE_cs_set();
 800203e:	f7ff fe75 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE); /* send Memory Write plus high address byte */
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	0c1b      	lsrs	r3, r3, #16
 8002046:	b2db      	uxtb	r3, r3
 8002048:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800204c:	b2db      	uxtb	r3, r3
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fe7c 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	0a1b      	lsrs	r3, r3, #8
 8002058:	b2db      	uxtb	r3, r3
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fe76 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress)); /* send low address byte */
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	b2db      	uxtb	r3, r3
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff fe71 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftData32)); /* send data low byte */
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	b2db      	uxtb	r3, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff fe6c 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftData32 >> 8));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	b2db      	uxtb	r3, r3
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fe66 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftData32 >> 16));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	0c1b      	lsrs	r3, r3, #16
 8002084:	b2db      	uxtb	r3, r3
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fe60 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftData32 >> 24)); /* send data high byte */
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	0e1b      	lsrs	r3, r3, #24
 8002090:	b2db      	uxtb	r3, r3
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff fe5a 	bl	8001d4c <spi_transmit>
	EVE_cs_clear();
 8002098:	f7ff fe50 	bl	8001d3c <EVE_cs_clear>
}
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop

080020a4 <EVE_busy>:

/* Check if the graphics processor completed executing the current command list. */
/* REG_CMDB_SPACE == 0xffc -> command fifo is empty */
/* (REG_CMDB_SPACE & 0x03) != 0 -> we have a co-processor fault */
uint8_t EVE_busy(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
	{
		return 1;
	}
	#endif

	space = EVE_memRead16(REG_CMDB_SPACE);
 80020aa:	4831      	ldr	r0, [pc, #196]	; (8002170 <EVE_busy+0xcc>)
 80020ac:	f7ff fefc 	bl	8001ea8 <EVE_memRead16>
 80020b0:	4603      	mov	r3, r0
 80020b2:	80fb      	strh	r3, [r7, #6]

	if((space & 0x3) != 0) /* we have a co-processor fault, make EVE play with us again */
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d04c      	beq.n	8002158 <EVE_busy+0xb4>
	{
		printf("EVE_busy - co-processor fault, try to resolve\n");
 80020be:	482d      	ldr	r0, [pc, #180]	; (8002174 <EVE_busy+0xd0>)
 80020c0:	f007 fae8 	bl	8009694 <puts>
		#if EVE_GEN > 2
		uint16_t copro_patch_pointer;
		uint32_t ftAddress;

		copro_patch_pointer = EVE_memRead16(REG_COPRO_PATCH_DTR);
 80020c4:	482c      	ldr	r0, [pc, #176]	; (8002178 <EVE_busy+0xd4>)
 80020c6:	f7ff feef 	bl	8001ea8 <EVE_memRead16>
 80020ca:	4603      	mov	r3, r0
 80020cc:	80bb      	strh	r3, [r7, #4]
		#endif

		EVE_memWrite8(REG_CPURESET, 1);   /* hold co-processor engine in the reset condition */
 80020ce:	482b      	ldr	r0, [pc, #172]	; (800217c <EVE_busy+0xd8>)
 80020d0:	2101      	movs	r1, #1
 80020d2:	f7ff ff5b 	bl	8001f8c <EVE_memWrite8>
		EVE_memWrite16(REG_CMD_READ, 0);  /* set REG_CMD_READ to 0 */
 80020d6:	482a      	ldr	r0, [pc, #168]	; (8002180 <EVE_busy+0xdc>)
 80020d8:	2100      	movs	r1, #0
 80020da:	f7ff ff7d 	bl	8001fd8 <EVE_memWrite16>
		EVE_memWrite16(REG_CMD_WRITE, 0); /* set REG_CMD_WRITE to 0 */
 80020de:	4829      	ldr	r0, [pc, #164]	; (8002184 <EVE_busy+0xe0>)
 80020e0:	2100      	movs	r1, #0
 80020e2:	f7ff ff79 	bl	8001fd8 <EVE_memWrite16>
		EVE_memWrite32(REG_CMD_DL, 0);    /* reset REG_CMD_DL to 0 as required by the BT81x programming guide, should not hurt FT8xx */
 80020e6:	4828      	ldr	r0, [pc, #160]	; (8002188 <EVE_busy+0xe4>)
 80020e8:	2100      	movs	r1, #0
 80020ea:	f7ff ffa3 	bl	8002034 <EVE_memWrite32>
		EVE_memWrite8(REG_CPURESET, 0);  /* set REG_CMD_WRITE to 0 to restart the co-processor engine*/
 80020ee:	4823      	ldr	r0, [pc, #140]	; (800217c <EVE_busy+0xd8>)
 80020f0:	2100      	movs	r1, #0
 80020f2:	f7ff ff4b 	bl	8001f8c <EVE_memWrite8>

		#if EVE_GEN > 2

		EVE_memWrite16(REG_COPRO_PATCH_DTR, copro_patch_pointer);
 80020f6:	88bb      	ldrh	r3, [r7, #4]
 80020f8:	481f      	ldr	r0, [pc, #124]	; (8002178 <EVE_busy+0xd4>)
 80020fa:	4619      	mov	r1, r3
 80020fc:	f7ff ff6c 	bl	8001fd8 <EVE_memWrite16>
		DELAY_MS(5); /* just to be safe */
 8002100:	2005      	movs	r0, #5
 8002102:	f004 fa6f 	bl	80065e4 <delay_ms>
		ftAddress = REG_CMDB_WRITE;
 8002106:	4b21      	ldr	r3, [pc, #132]	; (800218c <EVE_busy+0xe8>)
 8002108:	603b      	str	r3, [r7, #0]

		EVE_cs_set();
 800210a:	f7ff fe0f 	bl	8001d2c <EVE_cs_set>
		spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE); /* send Memory Write plus high address byte */
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	0c1b      	lsrs	r3, r3, #16
 8002112:	b2db      	uxtb	r3, r3
 8002114:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002118:	b2db      	uxtb	r3, r3
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff fe16 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	0a1b      	lsrs	r3, r3, #8
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff fe10 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(ftAddress)); /* send low address byte */
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fe0b 	bl	8001d4c <spi_transmit>

		spi_transmit_32(CMD_FLASHATTACH);
 8002136:	f06f 00b6 	mvn.w	r0, #182	; 0xb6
 800213a:	f7ff fe23 	bl	8001d84 <spi_transmit_32>
		spi_transmit_32(CMD_FLASHFAST);
 800213e:	f06f 00b5 	mvn.w	r0, #181	; 0xb5
 8002142:	f7ff fe1f 	bl	8001d84 <spi_transmit_32>
		EVE_cs_clear();
 8002146:	f7ff fdf9 	bl	8001d3c <EVE_cs_clear>

		EVE_memWrite8(REG_PCLK, EVE_PCLK); /* restore REG_PCLK in case it was set to zero by an error */
 800214a:	4811      	ldr	r0, [pc, #68]	; (8002190 <EVE_busy+0xec>)
 800214c:	2107      	movs	r1, #7
 800214e:	f7ff ff1d 	bl	8001f8c <EVE_memWrite8>
		DELAY_MS(5); /* just to be safe */
 8002152:	2005      	movs	r0, #5
 8002154:	f004 fa46 	bl	80065e4 <delay_ms>

		#endif
	}

	if(space != 0xffc) // Note RS 15.15.2020: Somehow space is always wrong...
 8002158:	88fb      	ldrh	r3, [r7, #6]
 800215a:	f640 72fc 	movw	r2, #4092	; 0xffc
 800215e:	4293      	cmp	r3, r2
 8002160:	d001      	beq.n	8002166 <EVE_busy+0xc2>
	{
		//printf("EVE_busy - space != 0xffc was '%X'\n", space);
		return 1;
 8002162:	2301      	movs	r3, #1
 8002164:	e000      	b.n	8002168 <EVE_busy+0xc4>
	}
	else
	{
		return 0;
 8002166:	2300      	movs	r3, #0
	}
}
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	00302574 	.word	0x00302574
 8002174:	0800ba8c 	.word	0x0800ba8c
 8002178:	00309162 	.word	0x00309162
 800217c:	00302020 	.word	0x00302020
 8002180:	003020f8 	.word	0x003020f8
 8002184:	003020fc 	.word	0x003020fc
 8002188:	00302100 	.word	0x00302100
 800218c:	00302578 	.word	0x00302578
 8002190:	00302070 	.word	0x00302070

08002194 <EVE_begin_cmd>:
/*----------------------------------------------------------------------------------------------------------------------------*/


/* begin a co-processor command, this is used for non-display-list commands */
void EVE_begin_cmd(uint32_t command)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	uint32_t ftAddress;

	ftAddress = REG_CMDB_WRITE;
 800219c:	4b0e      	ldr	r3, [pc, #56]	; (80021d8 <EVE_begin_cmd+0x44>)
 800219e:	60fb      	str	r3, [r7, #12]
	EVE_cs_set();
 80021a0:	f7ff fdc4 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE); /* send Memory Write plus high address byte */
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	0c1b      	lsrs	r3, r3, #16
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fdcb 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	0a1b      	lsrs	r3, r3, #8
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fdc5 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress));      /* send low address byte */
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fdc0 	bl	8001d4c <spi_transmit>
	spi_transmit_32(command);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff fdd9 	bl	8001d84 <spi_transmit_32>
}
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	00302578 	.word	0x00302578

080021dc <spi_flash_write>:


void spi_flash_write(const uint8_t *data, uint16_t len)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	460b      	mov	r3, r1
 80021e6:	807b      	strh	r3, [r7, #2]
	uint16_t count;
	uint8_t padding;

	padding = len & 0x03; /* 0, 1, 2 or 3 */
 80021e8:	887b      	ldrh	r3, [r7, #2]
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	f003 0303 	and.w	r3, r3, #3
 80021f0:	737b      	strb	r3, [r7, #13]
	padding = 4-padding; /* 4, 3, 2 or 1 */
 80021f2:	7b7b      	ldrb	r3, [r7, #13]
 80021f4:	f1c3 0304 	rsb	r3, r3, #4
 80021f8:	737b      	strb	r3, [r7, #13]
	padding &= 3; /* 3, 2 or 1 */
 80021fa:	7b7b      	ldrb	r3, [r7, #13]
 80021fc:	f003 0303 	and.w	r3, r3, #3
 8002200:	737b      	strb	r3, [r7, #13]

	for(count=0;count<len;count++)
 8002202:	2300      	movs	r3, #0
 8002204:	81fb      	strh	r3, [r7, #14]
 8002206:	e00c      	b.n	8002222 <spi_flash_write+0x46>
	{
		spi_transmit(fetch_flash_byte(data+count));
 8002208:	89fb      	ldrh	r3, [r7, #14]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff fdfe 	bl	8001e10 <fetch_flash_byte>
 8002214:	4603      	mov	r3, r0
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fd98 	bl	8001d4c <spi_transmit>

	padding = len & 0x03; /* 0, 1, 2 or 3 */
	padding = 4-padding; /* 4, 3, 2 or 1 */
	padding &= 3; /* 3, 2 or 1 */

	for(count=0;count<len;count++)
 800221c:	89fb      	ldrh	r3, [r7, #14]
 800221e:	3301      	adds	r3, #1
 8002220:	81fb      	strh	r3, [r7, #14]
 8002222:	89fa      	ldrh	r2, [r7, #14]
 8002224:	887b      	ldrh	r3, [r7, #2]
 8002226:	429a      	cmp	r2, r3
 8002228:	d3ee      	bcc.n	8002208 <spi_flash_write+0x2c>
	{
		spi_transmit(fetch_flash_byte(data+count));
	}

	len += padding;
 800222a:	7b7b      	ldrb	r3, [r7, #13]
 800222c:	b29a      	uxth	r2, r3
 800222e:	887b      	ldrh	r3, [r7, #2]
 8002230:	4413      	add	r3, r2
 8002232:	807b      	strh	r3, [r7, #2]

	while(padding > 0)
 8002234:	e005      	b.n	8002242 <spi_flash_write+0x66>
	{
		spi_transmit(0);
 8002236:	2000      	movs	r0, #0
 8002238:	f7ff fd88 	bl	8001d4c <spi_transmit>
		padding--;
 800223c:	7b7b      	ldrb	r3, [r7, #13]
 800223e:	3b01      	subs	r3, #1
 8002240:	737b      	strb	r3, [r7, #13]
		spi_transmit(fetch_flash_byte(data+count));
	}

	len += padding;

	while(padding > 0)
 8002242:	7b7b      	ldrb	r3, [r7, #13]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1f6      	bne.n	8002236 <spi_flash_write+0x5a>
	{
		spi_transmit(0);
		padding--;
	}
}
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop

08002250 <block_transfer>:


void block_transfer(const uint8_t *data, uint32_t len)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
	uint32_t bytes_left;

	bytes_left = len;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	617b      	str	r3, [r7, #20]
	while(bytes_left > 0)
 800225e:	e034      	b.n	80022ca <block_transfer+0x7a>
	{
		uint32_t block_len;
		uint32_t ftAddress;

		block_len = bytes_left>3840 ? 3840:bytes_left;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002266:	bf28      	it	cs
 8002268:	f44f 6370 	movcs.w	r3, #3840	; 0xf00
 800226c:	613b      	str	r3, [r7, #16]

		ftAddress = REG_CMDB_WRITE;
 800226e:	4b1a      	ldr	r3, [pc, #104]	; (80022d8 <block_transfer+0x88>)
 8002270:	60fb      	str	r3, [r7, #12]
		EVE_cs_set();
 8002272:	f7ff fd5b 	bl	8001d2c <EVE_cs_set>
		spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE); /* send Memory Write plus high address byte */
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	0c1b      	lsrs	r3, r3, #16
 800227a:	b2db      	uxtb	r3, r3
 800227c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002280:	b2db      	uxtb	r3, r3
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fd62 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	b2db      	uxtb	r3, r3
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff fd5c 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(ftAddress)); /* send low address byte */
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	b2db      	uxtb	r3, r3
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fd57 	bl	8001d4c <spi_transmit>
		spi_flash_write(data,block_len);
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	4619      	mov	r1, r3
 80022a6:	f7ff ff99 	bl	80021dc <spi_flash_write>
		EVE_cs_clear();
 80022aa:	f7ff fd47 	bl	8001d3c <EVE_cs_clear>
		data += block_len;
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	4413      	add	r3, r2
 80022b4:	607b      	str	r3, [r7, #4]
		bytes_left -= block_len;
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	617b      	str	r3, [r7, #20]
		while (EVE_busy());
 80022be:	bf00      	nop
 80022c0:	f7ff fef0 	bl	80020a4 <EVE_busy>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1fa      	bne.n	80022c0 <block_transfer+0x70>
void block_transfer(const uint8_t *data, uint32_t len)
{
	uint32_t bytes_left;

	bytes_left = len;
	while(bytes_left > 0)
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1c7      	bne.n	8002260 <block_transfer+0x10>
		EVE_cs_clear();
		data += block_len;
		bytes_left -= block_len;
		while (EVE_busy());
	}
}
 80022d0:	3718      	adds	r7, #24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	00302578 	.word	0x00302578

080022dc <EVE_cmd_inflate>:
}


/* this is meant to be called outside display-list building, it includes executing the command and waiting for completion, does not support cmd-burst */
void EVE_cmd_inflate(uint32_t ptr, const uint8_t *data, uint32_t len)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
	EVE_begin_cmd(CMD_INFLATE);
 80022e8:	f06f 00dd 	mvn.w	r0, #221	; 0xdd
 80022ec:	f7ff ff52 	bl	8002194 <EVE_begin_cmd>
	spi_transmit_32(ptr);
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f7ff fd47 	bl	8001d84 <spi_transmit_32>
	EVE_cs_clear();
 80022f6:	f7ff fd21 	bl	8001d3c <EVE_cs_clear>
	if(data)
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d003      	beq.n	8002308 <EVE_cmd_inflate+0x2c>
	{
		block_transfer(data, len);
 8002300:	68b8      	ldr	r0, [r7, #8]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	f7ff ffa4 	bl	8002250 <block_transfer>
	}
}
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop

08002310 <EVE_cmd_memcpy>:
}


/* this is meant to be called outside display-list building, it includes executing the command and waiting for completion, does not support cmd-burst */
void EVE_cmd_memcpy(uint32_t dest, uint32_t src, uint32_t num)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
	EVE_begin_cmd(CMD_MEMCPY);
 800231c:	f06f 00e2 	mvn.w	r0, #226	; 0xe2
 8002320:	f7ff ff38 	bl	8002194 <EVE_begin_cmd>
	spi_transmit_32(dest);
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f7ff fd2d 	bl	8001d84 <spi_transmit_32>
	spi_transmit_32(src);
 800232a:	68b8      	ldr	r0, [r7, #8]
 800232c:	f7ff fd2a 	bl	8001d84 <spi_transmit_32>
	spi_transmit_32(num);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff fd27 	bl	8001d84 <spi_transmit_32>
	EVE_cs_clear();
 8002336:	f7ff fd01 	bl	8001d3c <EVE_cs_clear>
	while (EVE_busy());
 800233a:	bf00      	nop
 800233c:	f7ff feb2 	bl	80020a4 <EVE_busy>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1fa      	bne.n	800233c <EVE_cmd_memcpy+0x2c>
}
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <EVE_init>:
#endif


/* init, has to be executed with the SPI setup to 11 MHz or less as required by FT8xx / BT8xx */
uint8_t EVE_init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
	uint8_t chipid = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	71fb      	strb	r3, [r7, #7]
	uint16_t timeout = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	80bb      	strh	r3, [r7, #4]

	EVE_pdn_set();
 800235a:	f7ff fcd7 	bl	8001d0c <EVE_pdn_set>
	DELAY_MS(6); /* minimum time for power-down is 5ms */
 800235e:	2006      	movs	r0, #6
 8002360:	f004 f940 	bl	80065e4 <delay_ms>
	EVE_pdn_clear();
 8002364:	f7ff fcda 	bl	8001d1c <EVE_pdn_clear>
	DELAY_MS(21); /* minimum time to allow from rising PD_N to first access is 20ms */
 8002368:	2015      	movs	r0, #21
 800236a:	f004 f93b 	bl	80065e4 <delay_ms>

	//EVE_cmdWrite(EVE_CORERST,0);  /* reset, only required for warm-start if PowerDown line is not used */ // RS:05.12

	#if defined (EVE_HAS_CRYSTAL)
	EVE_cmdWrite(EVE_CLKEXT,0);	/* setup EVE for external clock -   EVE_CLKEXT = 0x44  */
 800236e:	2044      	movs	r0, #68	; 0x44
 8002370:	2100      	movs	r1, #0
 8002372:	f7ff fd59 	bl	8001e28 <EVE_cmdWrite>
	#else
	EVE_cmdWrite(EVE_CLKINT,0);	/* setup EVE for internal clock */
	#endif

	#if EVE_GEN > 2
	EVE_cmdWrite(EVE_CLKSEL,0x46); /* set clock to 72 MHz */
 8002376:	2061      	movs	r0, #97	; 0x61
 8002378:	2146      	movs	r1, #70	; 0x46
 800237a:	f7ff fd55 	bl	8001e28 <EVE_cmdWrite>
	#endif

	EVE_cmdWrite(EVE_ACTIVE,0);	/* start EVE */
 800237e:	2000      	movs	r0, #0
 8002380:	2100      	movs	r1, #0
 8002382:	f7ff fd51 	bl	8001e28 <EVE_cmdWrite>
	/* I asked Bridgetek for clarification why this has been made stricter. */
	/* From observation with quite a few of different displays I do not agree that either the 300ms are necessary or that */
	/* *reading* the SPI while EVE inits itself is causing any issues. */
	/* But since BT815 at 72MHz need 42ms anyways before they start to answer, here is my compromise, a fixed 40ms delay */
	/* to provide at least a short moment of silence for EVE */
	DELAY_MS(40);
 8002386:	2028      	movs	r0, #40	; 0x28
 8002388:	f004 f92c 	bl	80065e4 <delay_ms>

	while(chipid != 0x7C) /* if chipid is not 0x7c, continue to read it until it is, EVE needs a moment for it's power on self-test and configuration */
 800238c:	e015      	b.n	80023ba <EVE_init+0x6e>
	{
		DELAY_MS(1);
 800238e:	2001      	movs	r0, #1
 8002390:	f004 f928 	bl	80065e4 <delay_ms>
		chipid = EVE_memRead8(REG_ID);
 8002394:	4865      	ldr	r0, [pc, #404]	; (800252c <EVE_init+0x1e0>)
 8002396:	f7ff fd61 	bl	8001e5c <EVE_memRead8>
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
		timeout++;
 800239e:	88bb      	ldrh	r3, [r7, #4]
 80023a0:	3301      	adds	r3, #1
 80023a2:	80bb      	strh	r3, [r7, #4]
		if(timeout > 400)
 80023a4:	88bb      	ldrh	r3, [r7, #4]
 80023a6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80023aa:	d906      	bls.n	80023ba <EVE_init+0x6e>
		{
			printf("EVE_init Failed - chipid != 0x7C was '%04X'\n", chipid);
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	4860      	ldr	r0, [pc, #384]	; (8002530 <EVE_init+0x1e4>)
 80023b0:	4619      	mov	r1, r3
 80023b2:	f007 f8f9 	bl	80095a8 <iprintf>
			return 0;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e0b4      	b.n	8002524 <EVE_init+0x1d8>
	/* *reading* the SPI while EVE inits itself is causing any issues. */
	/* But since BT815 at 72MHz need 42ms anyways before they start to answer, here is my compromise, a fixed 40ms delay */
	/* to provide at least a short moment of silence for EVE */
	DELAY_MS(40);

	while(chipid != 0x7C) /* if chipid is not 0x7c, continue to read it until it is, EVE needs a moment for it's power on self-test and configuration */
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	2b7c      	cmp	r3, #124	; 0x7c
 80023be:	d1e6      	bne.n	800238e <EVE_init+0x42>
		{
			printf("EVE_init Failed - chipid != 0x7C was '%04X'\n", chipid);
			return 0;
		}
	}
	printf("EVE_init - chipid 0x7C OK was '%04X'\n", chipid);
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	485c      	ldr	r0, [pc, #368]	; (8002534 <EVE_init+0x1e8>)
 80023c4:	4619      	mov	r1, r3
 80023c6:	f007 f8ef 	bl	80095a8 <iprintf>

	timeout = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	80bb      	strh	r3, [r7, #4]
	while (0x00 != (EVE_memRead8(REG_CPURESET) & 0x03)) /* check if EVE is in working status */
 80023ce:	e00e      	b.n	80023ee <EVE_init+0xa2>
	{
		DELAY_MS(1);
 80023d0:	2001      	movs	r0, #1
 80023d2:	f004 f907 	bl	80065e4 <delay_ms>
		timeout++;
 80023d6:	88bb      	ldrh	r3, [r7, #4]
 80023d8:	3301      	adds	r3, #1
 80023da:	80bb      	strh	r3, [r7, #4]
		if(timeout > 500) /* experimental, 10 was the lowest value to get the BT815 started with, the touch-controller was the last to get out of reset */
 80023dc:	88bb      	ldrh	r3, [r7, #4]
 80023de:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80023e2:	d904      	bls.n	80023ee <EVE_init+0xa2>
		{
			printf("EVE_init Failed - EVE working status no ok\n");
 80023e4:	4854      	ldr	r0, [pc, #336]	; (8002538 <EVE_init+0x1ec>)
 80023e6:	f007 f955 	bl	8009694 <puts>
			return 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	e09a      	b.n	8002524 <EVE_init+0x1d8>
		}
	}
	printf("EVE_init - chipid 0x7C OK was '%04X'\n", chipid);

	timeout = 0;
	while (0x00 != (EVE_memRead8(REG_CPURESET) & 0x03)) /* check if EVE is in working status */
 80023ee:	4853      	ldr	r0, [pc, #332]	; (800253c <EVE_init+0x1f0>)
 80023f0:	f7ff fd34 	bl	8001e5c <EVE_memRead8>
 80023f4:	4603      	mov	r3, r0
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1e8      	bne.n	80023d0 <EVE_init+0x84>
		{
			printf("EVE_init Failed - EVE working status no ok\n");
			return 0;
		}
	}
	printf("EVE_init - EVE working status OK!\n");
 80023fe:	4850      	ldr	r0, [pc, #320]	; (8002540 <EVE_init+0x1f4>)
 8002400:	f007 f948 	bl	8009694 <puts>

	/* tell EVE that we changed the frequency from default to 72MHz for BT8xx */
	#if EVE_GEN > 2
	EVE_memWrite32(REG_FREQUENCY, 72000000);
 8002404:	484f      	ldr	r0, [pc, #316]	; (8002544 <EVE_init+0x1f8>)
 8002406:	4950      	ldr	r1, [pc, #320]	; (8002548 <EVE_init+0x1fc>)
 8002408:	f7ff fe14 	bl	8002034 <EVE_memWrite32>
	/*	EVE_memWrite8(REG_PCLK, 0x00);	*/	/* set PCLK to zero - don't clock the LCD until later, line disabled because zero is reset-default and we just did a reset */

	#if defined (EVE_ADAM101)
	EVE_memWrite8(REG_PWM_DUTY, 0x80); /* turn off backlight for Glyn ADAM101 module, it uses inverted values */
	#else
	EVE_memWrite8(REG_PWM_DUTY, 0); /* turn off backlight for any other module */
 800240c:	484f      	ldr	r0, [pc, #316]	; (800254c <EVE_init+0x200>)
 800240e:	2100      	movs	r1, #0
 8002410:	f7ff fdbc 	bl	8001f8c <EVE_memWrite8>
	#endif

	/* Initialize Display */
	EVE_memWrite16(REG_HSIZE,   EVE_HSIZE);   /* active display width */
 8002414:	484e      	ldr	r0, [pc, #312]	; (8002550 <EVE_init+0x204>)
 8002416:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800241a:	f7ff fddd 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_HCYCLE,  EVE_HCYCLE);  /* total number of clocks per line, incl front/back porch */
 800241e:	484d      	ldr	r0, [pc, #308]	; (8002554 <EVE_init+0x208>)
 8002420:	f44f 7109 	mov.w	r1, #548	; 0x224
 8002424:	f7ff fdd8 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_HOFFSET, EVE_HOFFSET); /* start of active line */
 8002428:	484b      	ldr	r0, [pc, #300]	; (8002558 <EVE_init+0x20c>)
 800242a:	212b      	movs	r1, #43	; 0x2b
 800242c:	f7ff fdd4 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_HSYNC0,  EVE_HSYNC0);  /* start of horizontal sync pulse */
 8002430:	484a      	ldr	r0, [pc, #296]	; (800255c <EVE_init+0x210>)
 8002432:	2100      	movs	r1, #0
 8002434:	f7ff fdd0 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_HSYNC1,  EVE_HSYNC1);  /* end of horizontal sync pulse */
 8002438:	4849      	ldr	r0, [pc, #292]	; (8002560 <EVE_init+0x214>)
 800243a:	2129      	movs	r1, #41	; 0x29
 800243c:	f7ff fdcc 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_VSIZE,   EVE_VSIZE);   /* active display height */
 8002440:	4848      	ldr	r0, [pc, #288]	; (8002564 <EVE_init+0x218>)
 8002442:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002446:	f7ff fdc7 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_VCYCLE,  EVE_VCYCLE);  /* total number of lines per screen, including pre/post */
 800244a:	4847      	ldr	r0, [pc, #284]	; (8002568 <EVE_init+0x21c>)
 800244c:	f44f 7192 	mov.w	r1, #292	; 0x124
 8002450:	f7ff fdc2 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_VOFFSET, EVE_VOFFSET); /* start of active screen */
 8002454:	4845      	ldr	r0, [pc, #276]	; (800256c <EVE_init+0x220>)
 8002456:	210c      	movs	r1, #12
 8002458:	f7ff fdbe 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_VSYNC0,  EVE_VSYNC0);  /* start of vertical sync pulse */
 800245c:	4844      	ldr	r0, [pc, #272]	; (8002570 <EVE_init+0x224>)
 800245e:	2100      	movs	r1, #0
 8002460:	f7ff fdba 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite16(REG_VSYNC1,  EVE_VSYNC1);  /* end of vertical sync pulse */
 8002464:	4843      	ldr	r0, [pc, #268]	; (8002574 <EVE_init+0x228>)
 8002466:	210a      	movs	r1, #10
 8002468:	f7ff fdb6 	bl	8001fd8 <EVE_memWrite16>
	EVE_memWrite8(REG_SWIZZLE,  EVE_SWIZZLE); /* FT8xx output to LCD - pin order */
 800246c:	4842      	ldr	r0, [pc, #264]	; (8002578 <EVE_init+0x22c>)
 800246e:	2100      	movs	r1, #0
 8002470:	f7ff fd8c 	bl	8001f8c <EVE_memWrite8>
	EVE_memWrite8(REG_PCLK_POL, EVE_PCLKPOL); /* LCD data is clocked in on this PCLK edge */
 8002474:	4841      	ldr	r0, [pc, #260]	; (800257c <EVE_init+0x230>)
 8002476:	2101      	movs	r1, #1
 8002478:	f7ff fd88 	bl	8001f8c <EVE_memWrite8>
	EVE_memWrite8(REG_CSPREAD,	EVE_CSPREAD); /* helps with noise, when set to 1 fewer signals are changed simultaneously, reset-default: 1 */
 800247c:	4840      	ldr	r0, [pc, #256]	; (8002580 <EVE_init+0x234>)
 800247e:	2101      	movs	r1, #1
 8002480:	f7ff fd84 	bl	8001f8c <EVE_memWrite8>
	printf("EVE_init - Display initialized!\n");
 8002484:	483f      	ldr	r0, [pc, #252]	; (8002584 <EVE_init+0x238>)
 8002486:	f007 f905 	bl	8009694 <puts>

	/* do not set PCLK yet - wait for just after the first display list */

	/* configure Touch */
	EVE_memWrite8(REG_TOUCH_MODE, EVE_TMODE_CONTINUOUS); /* enable touch */
 800248a:	483f      	ldr	r0, [pc, #252]	; (8002588 <EVE_init+0x23c>)
 800248c:	2103      	movs	r1, #3
 800248e:	f7ff fd7d 	bl	8001f8c <EVE_memWrite8>
	EVE_memWrite16(REG_TOUCH_RZTHRESH, EVE_TOUCH_RZTHRESH);	/* eliminate any false touches */
 8002492:	483e      	ldr	r0, [pc, #248]	; (800258c <EVE_init+0x240>)
 8002494:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8002498:	f7ff fd9e 	bl	8001fd8 <EVE_memWrite16>

	/* disable Audio for now */
	EVE_memWrite8(REG_VOL_PB, 0x00); /* turn recorded audio volume down */
 800249c:	483c      	ldr	r0, [pc, #240]	; (8002590 <EVE_init+0x244>)
 800249e:	2100      	movs	r1, #0
 80024a0:	f7ff fd74 	bl	8001f8c <EVE_memWrite8>
	EVE_memWrite8(REG_VOL_SOUND, 0x00); /* turn synthesizer volume off */
 80024a4:	483b      	ldr	r0, [pc, #236]	; (8002594 <EVE_init+0x248>)
 80024a6:	2100      	movs	r1, #0
 80024a8:	f7ff fd70 	bl	8001f8c <EVE_memWrite8>
	EVE_memWrite16(REG_SOUND, 0x6000); /* set synthesizer to mute */
 80024ac:	483a      	ldr	r0, [pc, #232]	; (8002598 <EVE_init+0x24c>)
 80024ae:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80024b2:	f7ff fd91 	bl	8001fd8 <EVE_memWrite16>

	/* write a basic display-list to get things started */
	EVE_memWrite32(EVE_RAM_DL, DL_CLEAR_RGB);
 80024b6:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80024ba:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80024be:	f7ff fdb9 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(EVE_RAM_DL + 4, (DL_CLEAR | CLR_COL | CLR_STN | CLR_TAG));
 80024c2:	4836      	ldr	r0, [pc, #216]	; (800259c <EVE_init+0x250>)
 80024c4:	4936      	ldr	r1, [pc, #216]	; (80025a0 <EVE_init+0x254>)
 80024c6:	f7ff fdb5 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(EVE_RAM_DL + 8, DL_DISPLAY);	/* end of display list */
 80024ca:	4836      	ldr	r0, [pc, #216]	; (80025a4 <EVE_init+0x258>)
 80024cc:	2100      	movs	r1, #0
 80024ce:	f7ff fdb1 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(REG_DLSWAP, EVE_DLSWAP_FRAME);
 80024d2:	4835      	ldr	r0, [pc, #212]	; (80025a8 <EVE_init+0x25c>)
 80024d4:	2102      	movs	r1, #2
 80024d6:	f7ff fdad 	bl	8002034 <EVE_memWrite32>
	printf("EVE_init - Basic display list written!\n");
 80024da:	4834      	ldr	r0, [pc, #208]	; (80025ac <EVE_init+0x260>)
 80024dc:	f007 f8da 	bl	8009694 <puts>
	}
	#endif

	#endif

	EVE_memWrite8(REG_GPIO, 0x80); /* enable the DISP signal to the LCD panel, it is set to output in REG_GPIO_DIR by default */
 80024e0:	4833      	ldr	r0, [pc, #204]	; (80025b0 <EVE_init+0x264>)
 80024e2:	2180      	movs	r1, #128	; 0x80
 80024e4:	f7ff fd52 	bl	8001f8c <EVE_memWrite8>
	EVE_memWrite8(REG_PCLK, EVE_PCLK); /* now start clocking data to the LCD panel */
 80024e8:	4832      	ldr	r0, [pc, #200]	; (80025b4 <EVE_init+0x268>)
 80024ea:	2107      	movs	r1, #7
 80024ec:	f7ff fd4e 	bl	8001f8c <EVE_memWrite8>

	#if defined (EVE_ADAM101)
	EVE_memWrite8(REG_PWM_DUTY, 0x60); /* turn on backlight to 25% for Glyn ADAM101 module, it uses inverted values */
	#else
	EVE_memWrite8(REG_PWM_DUTY, 0x20); /* turn on backlight to 25% for any other module */
 80024f0:	4816      	ldr	r0, [pc, #88]	; (800254c <EVE_init+0x200>)
 80024f2:	2120      	movs	r1, #32
 80024f4:	f7ff fd4a 	bl	8001f8c <EVE_memWrite8>
	#endif

	timeout = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	80bb      	strh	r3, [r7, #4]
	while(EVE_busy() == 1) /* just to be safe, should not even enter the loop */
 80024fc:	e009      	b.n	8002512 <EVE_init+0x1c6>
	{
		DELAY_MS(1);
 80024fe:	2001      	movs	r0, #1
 8002500:	f004 f870 	bl	80065e4 <delay_ms>
		timeout++;
 8002504:	88bb      	ldrh	r3, [r7, #4]
 8002506:	3301      	adds	r3, #1
 8002508:	80bb      	strh	r3, [r7, #4]
		if(timeout > 4)
 800250a:	88bb      	ldrh	r3, [r7, #4]
 800250c:	2b04      	cmp	r3, #4
 800250e:	d900      	bls.n	8002512 <EVE_init+0x1c6>
		{
			break; /* something is wrong here, but since we made it this far through the init, just leave the loop */
 8002510:	e004      	b.n	800251c <EVE_init+0x1d0>
	#else
	EVE_memWrite8(REG_PWM_DUTY, 0x20); /* turn on backlight to 25% for any other module */
	#endif

	timeout = 0;
	while(EVE_busy() == 1) /* just to be safe, should not even enter the loop */
 8002512:	f7ff fdc7 	bl	80020a4 <EVE_busy>
 8002516:	4603      	mov	r3, r0
 8002518:	2b01      	cmp	r3, #1
 800251a:	d0f0      	beq.n	80024fe <EVE_init+0x1b2>

	#if defined (EVE_DMA)
	EVE_init_dma(); /* prepare DMA */
	#endif

	printf("EVE_init - Finish\n");
 800251c:	4826      	ldr	r0, [pc, #152]	; (80025b8 <EVE_init+0x26c>)
 800251e:	f007 f8b9 	bl	8009694 <puts>
	return 1;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	00302000 	.word	0x00302000
 8002530:	0800babc 	.word	0x0800babc
 8002534:	0800baec 	.word	0x0800baec
 8002538:	0800bb14 	.word	0x0800bb14
 800253c:	00302020 	.word	0x00302020
 8002540:	0800bb40 	.word	0x0800bb40
 8002544:	0030200c 	.word	0x0030200c
 8002548:	044aa200 	.word	0x044aa200
 800254c:	003020d4 	.word	0x003020d4
 8002550:	00302034 	.word	0x00302034
 8002554:	0030202c 	.word	0x0030202c
 8002558:	00302030 	.word	0x00302030
 800255c:	00302038 	.word	0x00302038
 8002560:	0030203c 	.word	0x0030203c
 8002564:	00302048 	.word	0x00302048
 8002568:	00302040 	.word	0x00302040
 800256c:	00302044 	.word	0x00302044
 8002570:	0030204c 	.word	0x0030204c
 8002574:	00302050 	.word	0x00302050
 8002578:	00302064 	.word	0x00302064
 800257c:	0030206c 	.word	0x0030206c
 8002580:	00302068 	.word	0x00302068
 8002584:	0800bb64 	.word	0x0800bb64
 8002588:	00302104 	.word	0x00302104
 800258c:	00302118 	.word	0x00302118
 8002590:	00302080 	.word	0x00302080
 8002594:	00302084 	.word	0x00302084
 8002598:	00302088 	.word	0x00302088
 800259c:	00300004 	.word	0x00300004
 80025a0:	26000007 	.word	0x26000007
 80025a4:	00300008 	.word	0x00300008
 80025a8:	00302054 	.word	0x00302054
 80025ac:	0800bb84 	.word	0x0800bb84
 80025b0:	00302094 	.word	0x00302094
 80025b4:	00302070 	.word	0x00302070
 80025b8:	0800bbac 	.word	0x0800bbac

080025bc <EVE_start_cmd_burst>:
These eliminate the overhead of transmitting the command-fifo address with every single command, just wrap a sequence of commands
with these and the address is only transmitted once at the start of the block.
Be careful to not use any functions in the sequence that do not address the command-fifo as for example any EVE_mem...() function.
*/
void EVE_start_cmd_burst(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
	{
		while (EVE_busy()); /* this is a safe-guard to protect segmented display-list building with DMA from overlapping */
	}
#endif

	cmd_burst = 42;
 80025c2:	4b0f      	ldr	r3, [pc, #60]	; (8002600 <EVE_start_cmd_burst+0x44>)
 80025c4:	222a      	movs	r2, #42	; 0x2a
 80025c6:	701a      	strb	r2, [r3, #0]
	ftAddress = REG_CMDB_WRITE;
 80025c8:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <EVE_start_cmd_burst+0x48>)
 80025ca:	607b      	str	r3, [r7, #4]
		/* 0x low mid hi 00 */
		EVE_dma_buffer[0] = ((uint8_t)(ftAddress >> 16) | MEM_WRITE) | (ftAddress & 0x0000ff00) |  ((uint8_t)(ftAddress) << 16);
		EVE_dma_buffer[0] = EVE_dma_buffer[0] << 8;
		EVE_dma_buffer_index = 1;
	#else
		EVE_cs_set();
 80025cc:	f7ff fbae 	bl	8001d2c <EVE_cs_set>
		spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE); /* send Memory Write plus high address byte */
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	0c1b      	lsrs	r3, r3, #16
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff fbb5 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	0a1b      	lsrs	r3, r3, #8
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff fbaf 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(ftAddress)); /* send low address byte */
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fbaa 	bl	8001d4c <spi_transmit>
	#endif
}
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	1ffe8aa0 	.word	0x1ffe8aa0
 8002604:	00302578 	.word	0x00302578

08002608 <EVE_end_cmd_burst>:


void EVE_end_cmd_burst(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	cmd_burst = 0;
 800260c:	4b02      	ldr	r3, [pc, #8]	; (8002618 <EVE_end_cmd_burst+0x10>)
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]

	#if defined (EVE_DMA)
		EVE_start_dma_transfer(); /* begin DMA transfer */
	#else
		EVE_cs_clear();
 8002612:	f7ff fb93 	bl	8001d3c <EVE_cs_clear>
	#endif
}
 8002616:	bd80      	pop	{r7, pc}
 8002618:	1ffe8aa0 	.word	0x1ffe8aa0

0800261c <EVE_start_command>:


/* private function, begin a co-processor command, only used for non-burst commands */
void EVE_start_command(uint32_t command)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	uint32_t ftAddress;

	ftAddress = REG_CMDB_WRITE;
 8002624:	4b0e      	ldr	r3, [pc, #56]	; (8002660 <EVE_start_command+0x44>)
 8002626:	60fb      	str	r3, [r7, #12]
	EVE_cs_set();
 8002628:	f7ff fb80 	bl	8001d2c <EVE_cs_set>
	spi_transmit((uint8_t)(ftAddress >> 16) | MEM_WRITE); /* send Memory Write plus high address byte */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	0c1b      	lsrs	r3, r3, #16
 8002630:	b2db      	uxtb	r3, r3
 8002632:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002636:	b2db      	uxtb	r3, r3
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fb87 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress >> 8)); /* send middle address byte */
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	0a1b      	lsrs	r3, r3, #8
 8002642:	b2db      	uxtb	r3, r3
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fb81 	bl	8001d4c <spi_transmit>
	spi_transmit((uint8_t)(ftAddress)); /* send low address byte */
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff fb7c 	bl	8001d4c <spi_transmit>

	spi_transmit_32(command);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff fb95 	bl	8001d84 <spi_transmit_32>
}
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	00302578 	.word	0x00302578

08002664 <EVE_write_string>:


/* write a string to co-processor memory in context of a command: no chip-select, just plain SPI-transfers */
void EVE_write_string(const char *text)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
	uint8_t textindex = 0;
 800266c:	2300      	movs	r3, #0
 800266e:	75fb      	strb	r3, [r7, #23]
	uint8_t padding = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	75bb      	strb	r3, [r7, #22]
	uint8_t *bytes = (uint8_t *) text; /* treat the array as bunch of bytes */
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	60bb      	str	r3, [r7, #8]

	if(cmd_burst)
 8002678:	4b3e      	ldr	r3, [pc, #248]	; (8002774 <EVE_write_string+0x110>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d049      	beq.n	8002716 <EVE_write_string+0xb2>
	{
		uint32_t *longs = (uint32_t *) text; /* treat the array as bunch of longs */
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	613b      	str	r3, [r7, #16]
		uint32_t calc;

		while(bytes[textindex] != 0)
 8002686:	e015      	b.n	80026b4 <EVE_write_string+0x50>
		{
			padding++;
 8002688:	7dbb      	ldrb	r3, [r7, #22]
 800268a:	3301      	adds	r3, #1
 800268c:	75bb      	strb	r3, [r7, #22]
			if(padding > 3)
 800268e:	7dbb      	ldrb	r3, [r7, #22]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d908      	bls.n	80026a6 <EVE_write_string+0x42>
			{
				padding = 0;
 8002694:	2300      	movs	r3, #0
 8002696:	75bb      	strb	r3, [r7, #22]
				spi_transmit_burst(*longs++);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1d1a      	adds	r2, r3, #4
 800269c:	613a      	str	r2, [r7, #16]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fb8d 	bl	8001dc0 <spi_transmit_burst>
			}
			textindex++;
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
 80026a8:	3301      	adds	r3, #1
 80026aa:	75fb      	strb	r3, [r7, #23]
			if(textindex > 249) /* there appears to be no end for the "string", so leave */
 80026ac:	7dfb      	ldrb	r3, [r7, #23]
 80026ae:	2bf9      	cmp	r3, #249	; 0xf9
 80026b0:	d900      	bls.n	80026b4 <EVE_write_string+0x50>
			{
				break;
 80026b2:	e005      	b.n	80026c0 <EVE_write_string+0x5c>
	if(cmd_burst)
	{
		uint32_t *longs = (uint32_t *) text; /* treat the array as bunch of longs */
		uint32_t calc;

		while(bytes[textindex] != 0)
 80026b4:	7dfb      	ldrb	r3, [r7, #23]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	4413      	add	r3, r2
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1e3      	bne.n	8002688 <EVE_write_string+0x24>
			{
				break;
			}
		}

		calc = *longs;
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	60fb      	str	r3, [r7, #12]

		switch(padding)
 80026c6:	7dbb      	ldrb	r3, [r7, #22]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d00c      	beq.n	80026e6 <EVE_write_string+0x82>
 80026cc:	2b03      	cmp	r3, #3
 80026ce:	d002      	beq.n	80026d6 <EVE_write_string+0x72>
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d00f      	beq.n	80026f4 <EVE_write_string+0x90>
 80026d4:	e015      	b.n	8002702 <EVE_write_string+0x9e>
		{
			case 3:
			calc &= 0x00ffffff;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80026dc:	60fb      	str	r3, [r7, #12]
			textindex += 1;
 80026de:	7dfb      	ldrb	r3, [r7, #23]
 80026e0:	3301      	adds	r3, #1
 80026e2:	75fb      	strb	r3, [r7, #23]
			break;
 80026e4:	e013      	b.n	800270e <EVE_write_string+0xaa>
			case 2:
			calc &= 0x0000ffff;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	60fb      	str	r3, [r7, #12]
			textindex += 2;
 80026ec:	7dfb      	ldrb	r3, [r7, #23]
 80026ee:	3302      	adds	r3, #2
 80026f0:	75fb      	strb	r3, [r7, #23]
			break;
 80026f2:	e00c      	b.n	800270e <EVE_write_string+0xaa>
			case 1:
			calc &= 0x000000ff;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	60fb      	str	r3, [r7, #12]
			textindex += 3;
 80026fa:	7dfb      	ldrb	r3, [r7, #23]
 80026fc:	3303      	adds	r3, #3
 80026fe:	75fb      	strb	r3, [r7, #23]
			break;
 8002700:	e005      	b.n	800270e <EVE_write_string+0xaa>
			default:
			calc = 0x00000000;
 8002702:	2300      	movs	r3, #0
 8002704:	60fb      	str	r3, [r7, #12]
			textindex += 4;
 8002706:	7dfb      	ldrb	r3, [r7, #23]
 8002708:	3304      	adds	r3, #4
 800270a:	75fb      	strb	r3, [r7, #23]
			break;
 800270c:	bf00      	nop
		}

		spi_transmit_burst(calc);
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f7ff fb56 	bl	8001dc0 <spi_transmit_burst>
 8002714:	e02a      	b.n	800276c <EVE_write_string+0x108>
	}
	else
	{
		while(bytes[textindex] != 0)
 8002716:	e00d      	b.n	8002734 <EVE_write_string+0xd0>
		{
			spi_transmit(bytes[textindex]);
 8002718:	7dfb      	ldrb	r3, [r7, #23]
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	4413      	add	r3, r2
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fb13 	bl	8001d4c <spi_transmit>
			textindex++;
 8002726:	7dfb      	ldrb	r3, [r7, #23]
 8002728:	3301      	adds	r3, #1
 800272a:	75fb      	strb	r3, [r7, #23]
			if(textindex > 249) /* there appears to be no end for the "string", so leave */
 800272c:	7dfb      	ldrb	r3, [r7, #23]
 800272e:	2bf9      	cmp	r3, #249	; 0xf9
 8002730:	d900      	bls.n	8002734 <EVE_write_string+0xd0>
			{
				break;
 8002732:	e005      	b.n	8002740 <EVE_write_string+0xdc>

		spi_transmit_burst(calc);
	}
	else
	{
		while(bytes[textindex] != 0)
 8002734:	7dfb      	ldrb	r3, [r7, #23]
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	4413      	add	r3, r2
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1eb      	bne.n	8002718 <EVE_write_string+0xb4>
				break;
			}
		}

		/* we need to transmit at least one 0x00 byte and up to four if the string happens to be 4-byte aligned already */
		padding = textindex & 3;  /* 0, 1, 2 or 3 */
 8002740:	7dfb      	ldrb	r3, [r7, #23]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	75bb      	strb	r3, [r7, #22]
		padding = 4-padding; /* 4, 3, 2 or 1 */
 8002748:	7dbb      	ldrb	r3, [r7, #22]
 800274a:	f1c3 0304 	rsb	r3, r3, #4
 800274e:	75bb      	strb	r3, [r7, #22]
		textindex += padding;
 8002750:	7dfa      	ldrb	r2, [r7, #23]
 8002752:	7dbb      	ldrb	r3, [r7, #22]
 8002754:	4413      	add	r3, r2
 8002756:	75fb      	strb	r3, [r7, #23]

		while(padding > 0)
 8002758:	e005      	b.n	8002766 <EVE_write_string+0x102>
		{
			spi_transmit(0);
 800275a:	2000      	movs	r0, #0
 800275c:	f7ff faf6 	bl	8001d4c <spi_transmit>
			padding--;
 8002760:	7dbb      	ldrb	r3, [r7, #22]
 8002762:	3b01      	subs	r3, #1
 8002764:	75bb      	strb	r3, [r7, #22]
		/* we need to transmit at least one 0x00 byte and up to four if the string happens to be 4-byte aligned already */
		padding = textindex & 3;  /* 0, 1, 2 or 3 */
		padding = 4-padding; /* 4, 3, 2 or 1 */
		textindex += padding;

		while(padding > 0)
 8002766:	7dbb      	ldrb	r3, [r7, #22]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1f6      	bne.n	800275a <EVE_write_string+0xf6>
		{
			spi_transmit(0);
			padding--;
		}
	}
}
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	1ffe8aa0 	.word	0x1ffe8aa0

08002778 <EVE_cmd_dl>:
 EVE_cmd_dl(LINE_WIDTH(1*16));
 EVE_cmd_dl(VERTEX2F(0,0));
 EVE_cmd_dl(DL_BEGIN | EVE_RECTS);
*/
void EVE_cmd_dl(uint32_t command)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	if(!cmd_burst)
 8002780:	4b06      	ldr	r3, [pc, #24]	; (800279c <EVE_cmd_dl+0x24>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d104      	bne.n	8002794 <EVE_cmd_dl+0x1c>
	{
		EVE_start_command(command);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7ff ff46 	bl	800261c <EVE_start_command>
		EVE_cs_clear();
 8002790:	f7ff fad4 	bl	8001d3c <EVE_cs_clear>
	}
}
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	1ffe8aa0 	.word	0x1ffe8aa0

080027a0 <EVE_cmd_dl_burst>:


void EVE_cmd_dl_burst(uint32_t command)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
	spi_transmit_burst(command);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff fb09 	bl	8001dc0 <spi_transmit_burst>
}
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <EVE_cmd_append_burst>:
	}
}


void EVE_cmd_append_burst(uint32_t ptr, uint32_t num)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	spi_transmit_burst(CMD_APPEND);
 80027be:	f06f 00e1 	mvn.w	r0, #225	; 0xe1
 80027c2:	f7ff fafd 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(ptr);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff fafa 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(num);
 80027cc:	6838      	ldr	r0, [r7, #0]
 80027ce:	f7ff faf7 	bl	8001dc0 <spi_transmit_burst>
}
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <EVE_cmd_bgcolor>:


void EVE_cmd_bgcolor(uint32_t color)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	if(!cmd_burst)
 80027e0:	4b10      	ldr	r3, [pc, #64]	; (8002824 <EVE_cmd_bgcolor+0x4c>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d119      	bne.n	800281e <EVE_cmd_bgcolor+0x46>
	{
		EVE_start_command(CMD_BGCOLOR);
 80027ea:	f06f 00f6 	mvn.w	r0, #246	; 0xf6
 80027ee:	f7ff ff15 	bl	800261c <EVE_start_command>
		spi_transmit((uint8_t)(color));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff faa8 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(color >> 8));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	0a1b      	lsrs	r3, r3, #8
 8002800:	b2db      	uxtb	r3, r3
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff faa2 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(color >> 16));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	0c1b      	lsrs	r3, r3, #16
 800280c:	b2db      	uxtb	r3, r3
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff fa9c 	bl	8001d4c <spi_transmit>
		spi_transmit(0x00);
 8002814:	2000      	movs	r0, #0
 8002816:	f7ff fa99 	bl	8001d4c <spi_transmit>
		EVE_cs_clear();
 800281a:	f7ff fa8f 	bl	8001d3c <EVE_cs_clear>
	}
}
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	1ffe8aa0 	.word	0x1ffe8aa0

08002828 <EVE_cmd_bgcolor_burst>:


void EVE_cmd_bgcolor_burst(uint32_t color)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	spi_transmit_burst(CMD_BGCOLOR);
 8002830:	f06f 00f6 	mvn.w	r0, #246	; 0xf6
 8002834:	f7ff fac4 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(color);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7ff fac1 	bl	8001dc0 <spi_transmit_burst>
}
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <EVE_cmd_button_burst>:
	}
}


void EVE_cmd_button_burst(int16_t x0, int16_t y0, int16_t w0, int16_t h0, int16_t font, uint16_t options, const char* text)
{
 8002844:	b590      	push	{r4, r7, lr}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	4604      	mov	r4, r0
 800284c:	4608      	mov	r0, r1
 800284e:	4611      	mov	r1, r2
 8002850:	461a      	mov	r2, r3
 8002852:	4623      	mov	r3, r4
 8002854:	80fb      	strh	r3, [r7, #6]
 8002856:	4603      	mov	r3, r0
 8002858:	80bb      	strh	r3, [r7, #4]
 800285a:	460b      	mov	r3, r1
 800285c:	807b      	strh	r3, [r7, #2]
 800285e:	4613      	mov	r3, r2
 8002860:	803b      	strh	r3, [r7, #0]
	spi_transmit_burst(CMD_BUTTON);
 8002862:	f06f 00f2 	mvn.w	r0, #242	; 0xf2
 8002866:	f7ff faab 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) x0 + ((uint32_t) y0 << 16));
 800286a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800286e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002872:	041b      	lsls	r3, r3, #16
 8002874:	4413      	add	r3, r2
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff faa2 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) w0 + ((uint32_t) h0 << 16));
 800287c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002880:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002884:	041b      	lsls	r3, r3, #16
 8002886:	4413      	add	r3, r2
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fa99 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) font + ((uint32_t) options << 16));
 800288e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002892:	8bbb      	ldrh	r3, [r7, #28]
 8002894:	041b      	lsls	r3, r3, #16
 8002896:	4413      	add	r3, r2
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff fa91 	bl	8001dc0 <spi_transmit_burst>
	EVE_write_string(text);
 800289e:	6a38      	ldr	r0, [r7, #32]
 80028a0:	f7ff fee0 	bl	8002664 <EVE_write_string>
}
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd90      	pop	{r4, r7, pc}
 80028aa:	bf00      	nop

080028ac <EVE_cmd_fgcolor_burst>:
	}
}


void EVE_cmd_fgcolor_burst(uint32_t color)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
	spi_transmit_burst(CMD_FGCOLOR);
 80028b4:	f06f 00f5 	mvn.w	r0, #245	; 0xf5
 80028b8:	f7ff fa82 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(color);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff fa7f 	bl	8001dc0 <spi_transmit_burst>
}
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <EVE_cmd_gradcolor_burst>:
	}
}


void EVE_cmd_gradcolor_burst(uint32_t color)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	spi_transmit_burst(CMD_GRADCOLOR);
 80028d0:	f06f 00cb 	mvn.w	r0, #203	; 0xcb
 80028d4:	f7ff fa74 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(color);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff fa71 	bl	8001dc0 <spi_transmit_burst>
}
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <EVE_cmd_number>:
	EVE_write_string(text);
}


void EVE_cmd_number(int16_t x0, int16_t y0, int16_t font, uint16_t options, int32_t number)
{
 80028e4:	b590      	push	{r4, r7, lr}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4604      	mov	r4, r0
 80028ec:	4608      	mov	r0, r1
 80028ee:	4611      	mov	r1, r2
 80028f0:	461a      	mov	r2, r3
 80028f2:	4623      	mov	r3, r4
 80028f4:	80fb      	strh	r3, [r7, #6]
 80028f6:	4603      	mov	r3, r0
 80028f8:	80bb      	strh	r3, [r7, #4]
 80028fa:	460b      	mov	r3, r1
 80028fc:	807b      	strh	r3, [r7, #2]
 80028fe:	4613      	mov	r3, r2
 8002900:	803b      	strh	r3, [r7, #0]
	if(!cmd_burst)
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <EVE_cmd_number+0xa8>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	d13c      	bne.n	8002986 <EVE_cmd_number+0xa2>
	{
		EVE_start_command(CMD_NUMBER);
 800290c:	f06f 00d1 	mvn.w	r0, #209	; 0xd1
 8002910:	f7ff fe84 	bl	800261c <EVE_start_command>

		spi_transmit((uint8_t)(x0));
 8002914:	88fb      	ldrh	r3, [r7, #6]
 8002916:	b2db      	uxtb	r3, r3
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fa17 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(x0 >> 8));
 800291e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002922:	121b      	asrs	r3, r3, #8
 8002924:	b29b      	uxth	r3, r3
 8002926:	b2db      	uxtb	r3, r3
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff fa0f 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(y0));
 800292e:	88bb      	ldrh	r3, [r7, #4]
 8002930:	b2db      	uxtb	r3, r3
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff fa0a 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(y0 >> 8));
 8002938:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800293c:	121b      	asrs	r3, r3, #8
 800293e:	b29b      	uxth	r3, r3
 8002940:	b2db      	uxtb	r3, r3
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff fa02 	bl	8001d4c <spi_transmit>

		spi_transmit((uint8_t)(font));
 8002948:	887b      	ldrh	r3, [r7, #2]
 800294a:	b2db      	uxtb	r3, r3
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff f9fd 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(font >> 8));
 8002952:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002956:	121b      	asrs	r3, r3, #8
 8002958:	b29b      	uxth	r3, r3
 800295a:	b2db      	uxtb	r3, r3
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff f9f5 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(options));
 8002962:	883b      	ldrh	r3, [r7, #0]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f9f0 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(options >> 8));
 800296c:	883b      	ldrh	r3, [r7, #0]
 800296e:	0a1b      	lsrs	r3, r3, #8
 8002970:	b29b      	uxth	r3, r3
 8002972:	b2db      	uxtb	r3, r3
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff f9e9 	bl	8001d4c <spi_transmit>

		spi_transmit_32(number);
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff fa01 	bl	8001d84 <spi_transmit_32>
		EVE_cs_clear();
 8002982:	f7ff f9db 	bl	8001d3c <EVE_cs_clear>
	}
}
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	bd90      	pop	{r4, r7, pc}
 800298c:	1ffe8aa0 	.word	0x1ffe8aa0

08002990 <EVE_cmd_number_burst>:


void EVE_cmd_number_burst(int16_t x0, int16_t y0, int16_t font, uint16_t options, int32_t number)
{
 8002990:	b590      	push	{r4, r7, lr}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	4604      	mov	r4, r0
 8002998:	4608      	mov	r0, r1
 800299a:	4611      	mov	r1, r2
 800299c:	461a      	mov	r2, r3
 800299e:	4623      	mov	r3, r4
 80029a0:	80fb      	strh	r3, [r7, #6]
 80029a2:	4603      	mov	r3, r0
 80029a4:	80bb      	strh	r3, [r7, #4]
 80029a6:	460b      	mov	r3, r1
 80029a8:	807b      	strh	r3, [r7, #2]
 80029aa:	4613      	mov	r3, r2
 80029ac:	803b      	strh	r3, [r7, #0]
	spi_transmit_burst(CMD_NUMBER);
 80029ae:	f06f 00d1 	mvn.w	r0, #209	; 0xd1
 80029b2:	f7ff fa05 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) x0 + ((uint32_t) y0 << 16));
 80029b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80029ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80029be:	041b      	lsls	r3, r3, #16
 80029c0:	4413      	add	r3, r2
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff f9fc 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) font + ((uint32_t) options << 16));
 80029c8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80029cc:	883b      	ldrh	r3, [r7, #0]
 80029ce:	041b      	lsls	r3, r3, #16
 80029d0:	4413      	add	r3, r2
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff f9f4 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(number);
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff f9f0 	bl	8001dc0 <spi_transmit_burst>
}
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd90      	pop	{r4, r7, pc}
 80029e6:	bf00      	nop

080029e8 <EVE_cmd_setbitmap_burst>:
	}
}


void EVE_cmd_setbitmap_burst(uint32_t addr, uint16_t fmt, uint16_t width, uint16_t height)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	4608      	mov	r0, r1
 80029f2:	4611      	mov	r1, r2
 80029f4:	461a      	mov	r2, r3
 80029f6:	4603      	mov	r3, r0
 80029f8:	817b      	strh	r3, [r7, #10]
 80029fa:	460b      	mov	r3, r1
 80029fc:	813b      	strh	r3, [r7, #8]
 80029fe:	4613      	mov	r3, r2
 8002a00:	80fb      	strh	r3, [r7, #6]
	spi_transmit_burst(CMD_SETBITMAP);
 8002a02:	f06f 00bc 	mvn.w	r0, #188	; 0xbc
 8002a06:	f7ff f9db 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(addr);
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f7ff f9d8 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) fmt + ((uint32_t) width << 16));
 8002a10:	897a      	ldrh	r2, [r7, #10]
 8002a12:	893b      	ldrh	r3, [r7, #8]
 8002a14:	041b      	lsls	r3, r3, #16
 8002a16:	4413      	add	r3, r2
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff f9d1 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst(height);
 8002a1e:	88fb      	ldrh	r3, [r7, #6]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff f9cd 	bl	8001dc0 <spi_transmit_burst>
}
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <EVE_cmd_text>:
	spi_transmit_burst((uint32_t) style + ((uint32_t) scale << 16));
}


void EVE_cmd_text(int16_t x0, int16_t y0, int16_t font, uint16_t options, const char* text)
{
 8002a2c:	b590      	push	{r4, r7, lr}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4604      	mov	r4, r0
 8002a34:	4608      	mov	r0, r1
 8002a36:	4611      	mov	r1, r2
 8002a38:	461a      	mov	r2, r3
 8002a3a:	4623      	mov	r3, r4
 8002a3c:	80fb      	strh	r3, [r7, #6]
 8002a3e:	4603      	mov	r3, r0
 8002a40:	80bb      	strh	r3, [r7, #4]
 8002a42:	460b      	mov	r3, r1
 8002a44:	807b      	strh	r3, [r7, #2]
 8002a46:	4613      	mov	r3, r2
 8002a48:	803b      	strh	r3, [r7, #0]
	if(!cmd_burst)
 8002a4a:	4b22      	ldr	r3, [pc, #136]	; (8002ad4 <EVE_cmd_text+0xa8>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d13b      	bne.n	8002acc <EVE_cmd_text+0xa0>
	{
		EVE_start_command(CMD_TEXT);
 8002a54:	f06f 00f3 	mvn.w	r0, #243	; 0xf3
 8002a58:	f7ff fde0 	bl	800261c <EVE_start_command>

		spi_transmit((uint8_t)(x0));
 8002a5c:	88fb      	ldrh	r3, [r7, #6]
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff f973 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(x0 >> 8));
 8002a66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a6a:	121b      	asrs	r3, r3, #8
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff f96b 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(y0));
 8002a76:	88bb      	ldrh	r3, [r7, #4]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff f966 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(y0 >> 8));
 8002a80:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a84:	121b      	asrs	r3, r3, #8
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff f95e 	bl	8001d4c <spi_transmit>

		spi_transmit((uint8_t)(font));
 8002a90:	887b      	ldrh	r3, [r7, #2]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff f959 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(font >> 8));
 8002a9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a9e:	121b      	asrs	r3, r3, #8
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff f951 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(options));
 8002aaa:	883b      	ldrh	r3, [r7, #0]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff f94c 	bl	8001d4c <spi_transmit>
		spi_transmit((uint8_t)(options >> 8));
 8002ab4:	883b      	ldrh	r3, [r7, #0]
 8002ab6:	0a1b      	lsrs	r3, r3, #8
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff f945 	bl	8001d4c <spi_transmit>

		EVE_write_string(text);
 8002ac2:	69b8      	ldr	r0, [r7, #24]
 8002ac4:	f7ff fdce 	bl	8002664 <EVE_write_string>
		EVE_cs_clear();
 8002ac8:	f7ff f938 	bl	8001d3c <EVE_cs_clear>
	}
}
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd90      	pop	{r4, r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	1ffe8aa0 	.word	0x1ffe8aa0

08002ad8 <EVE_cmd_text_burst>:


void EVE_cmd_text_burst(int16_t x0, int16_t y0, int16_t font, uint16_t options, const char* text)
{
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4604      	mov	r4, r0
 8002ae0:	4608      	mov	r0, r1
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4623      	mov	r3, r4
 8002ae8:	80fb      	strh	r3, [r7, #6]
 8002aea:	4603      	mov	r3, r0
 8002aec:	80bb      	strh	r3, [r7, #4]
 8002aee:	460b      	mov	r3, r1
 8002af0:	807b      	strh	r3, [r7, #2]
 8002af2:	4613      	mov	r3, r2
 8002af4:	803b      	strh	r3, [r7, #0]
	spi_transmit_burst(CMD_TEXT);
 8002af6:	f06f 00f3 	mvn.w	r0, #243	; 0xf3
 8002afa:	f7ff f961 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) x0 + ((uint32_t) y0 << 16));
 8002afe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b02:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b06:	041b      	lsls	r3, r3, #16
 8002b08:	4413      	add	r3, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff f958 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) font + ((uint32_t) options << 16));
 8002b10:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002b14:	883b      	ldrh	r3, [r7, #0]
 8002b16:	041b      	lsls	r3, r3, #16
 8002b18:	4413      	add	r3, r2
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff f950 	bl	8001dc0 <spi_transmit_burst>
	EVE_write_string(text);
 8002b20:	69b8      	ldr	r0, [r7, #24]
 8002b22:	f7ff fd9f 	bl	8002664 <EVE_write_string>
}
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd90      	pop	{r4, r7, pc}

08002b2c <EVE_cmd_int_burst>:
	spi_transmit_burst((uint32_t) x0 + ((uint32_t) y0 << 16));
	spi_transmit_burst((uint32_t) font + ((uint32_t) options << 16));
	EVE_write_string(buffer);
}
void EVE_cmd_int_burst(int16_t x0, int16_t y0, int16_t font, uint16_t options, int32_t val)
{
 8002b2c:	b590      	push	{r4, r7, lr}
 8002b2e:	b08b      	sub	sp, #44	; 0x2c
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4604      	mov	r4, r0
 8002b34:	4608      	mov	r0, r1
 8002b36:	4611      	mov	r1, r2
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4623      	mov	r3, r4
 8002b3c:	80fb      	strh	r3, [r7, #6]
 8002b3e:	4603      	mov	r3, r0
 8002b40:	80bb      	strh	r3, [r7, #4]
 8002b42:	460b      	mov	r3, r1
 8002b44:	807b      	strh	r3, [r7, #2]
 8002b46:	4613      	mov	r3, r2
 8002b48:	803b      	strh	r3, [r7, #0]
	char buffer[32]; // buffer for integer to string conversion
	sprintf(buffer, "%ld", val); // integer to string conversion
 8002b4a:	f107 0308 	add.w	r3, r7, #8
 8002b4e:	4618      	mov	r0, r3
 8002b50:	4910      	ldr	r1, [pc, #64]	; (8002b94 <EVE_cmd_int_burst+0x68>)
 8002b52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b54:	f006 fdd0 	bl	80096f8 <siprintf>

	spi_transmit_burst(CMD_TEXT);
 8002b58:	f06f 00f3 	mvn.w	r0, #243	; 0xf3
 8002b5c:	f7ff f930 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) x0 + ((uint32_t) y0 << 16));
 8002b60:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b64:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b68:	041b      	lsls	r3, r3, #16
 8002b6a:	4413      	add	r3, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff f927 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) font + ((uint32_t) options << 16));
 8002b72:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002b76:	883b      	ldrh	r3, [r7, #0]
 8002b78:	041b      	lsls	r3, r3, #16
 8002b7a:	4413      	add	r3, r2
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff f91f 	bl	8001dc0 <spi_transmit_burst>
	EVE_write_string(buffer);
 8002b82:	f107 0308 	add.w	r3, r7, #8
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff fd6c 	bl	8002664 <EVE_write_string>
}
 8002b8c:	372c      	adds	r7, #44	; 0x2c
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}
 8002b92:	bf00      	nop
 8002b94:	0800bbc8 	.word	0x0800bbc8

08002b98 <EVE_cmd_toggle_burst>:
	}
}


void EVE_cmd_toggle_burst(int16_t x0, int16_t y0, int16_t w0, int16_t font, uint16_t options, uint16_t state, const char* text)
{
 8002b98:	b590      	push	{r4, r7, lr}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	4608      	mov	r0, r1
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4623      	mov	r3, r4
 8002ba8:	80fb      	strh	r3, [r7, #6]
 8002baa:	4603      	mov	r3, r0
 8002bac:	80bb      	strh	r3, [r7, #4]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	807b      	strh	r3, [r7, #2]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	803b      	strh	r3, [r7, #0]
	spi_transmit_burst(CMD_TOGGLE);
 8002bb6:	f06f 00ed 	mvn.w	r0, #237	; 0xed
 8002bba:	f7ff f901 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) x0 + ((uint32_t) y0 << 16));
 8002bbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002bc2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002bc6:	041b      	lsls	r3, r3, #16
 8002bc8:	4413      	add	r3, r2
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff f8f8 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) w0 + ((uint32_t) font << 16));
 8002bd0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002bd4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002bd8:	041b      	lsls	r3, r3, #16
 8002bda:	4413      	add	r3, r2
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff f8ef 	bl	8001dc0 <spi_transmit_burst>
	spi_transmit_burst((uint32_t) options + ((uint32_t) state << 16));
 8002be2:	8b3a      	ldrh	r2, [r7, #24]
 8002be4:	8bbb      	ldrh	r3, [r7, #28]
 8002be6:	041b      	lsls	r3, r3, #16
 8002be8:	4413      	add	r3, r2
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff f8e8 	bl	8001dc0 <spi_transmit_burst>
	EVE_write_string(text);
 8002bf0:	6a38      	ldr	r0, [r7, #32]
 8002bf2:	f7ff fd37 	bl	8002664 <EVE_write_string>
}
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd90      	pop	{r4, r7, pc}

08002bfc <TFT_GraphStatic>:





void TFT_GraphStatic(uint8_t burst, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t padding, double amp_max, double t_max, double h_grid_lines, double v_grid_lines){
 8002bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bfe:	b0a3      	sub	sp, #140	; 0x8c
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	4604      	mov	r4, r0
 8002c04:	4608      	mov	r0, r1
 8002c06:	4611      	mov	r1, r2
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4623      	mov	r3, r4
 8002c0c:	71fb      	strb	r3, [r7, #7]
 8002c0e:	4603      	mov	r3, r0
 8002c10:	80bb      	strh	r3, [r7, #4]
 8002c12:	460b      	mov	r3, r1
 8002c14:	807b      	strh	r3, [r7, #2]
 8002c16:	4613      	mov	r3, r2
 8002c18:	803b      	strh	r3, [r7, #0]
	///  h_grid_lines ... number of horizontal grid lines
	///  v_grid_lines ... number of vertical grid lines
	///  Note: The predefined GRAPH_AXISCOLOR and GRAPH_GRIDCOLOR are used directly!

	// Define a array of function pointers for every used "EVE_cmd_dl..." function. First one is normal, second one is to be used with burst mode
	void (*EVE_cmd_dl__fptr_arr[])(uint32_t) = {EVE_cmd_dl, EVE_cmd_dl_burst};
 8002c1a:	4aa0      	ldr	r2, [pc, #640]	; (8002e9c <TFT_GraphStatic+0x2a0>)
 8002c1c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002c20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c24:	e883 0003 	stmia.w	r3, {r0, r1}
	void (*EVE_cmd_text__fptr_arr[])(int16_t, int16_t, int16_t, uint16_t, const char*) = {EVE_cmd_text, EVE_cmd_text_burst};
 8002c28:	4a9d      	ldr	r2, [pc, #628]	; (8002ea0 <TFT_GraphStatic+0x2a4>)
 8002c2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c32:	e883 0003 	stmia.w	r3, {r0, r1}
	void (*EVE_cmd_number__fptr_arr[])(int16_t, int16_t, int16_t, uint16_t, int32_t) = {EVE_cmd_number, EVE_cmd_number_burst};
 8002c36:	4a9b      	ldr	r2, [pc, #620]	; (8002ea4 <TFT_GraphStatic+0x2a8>)
 8002c38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c40:	e883 0003 	stmia.w	r3, {r0, r1}


	// Internal offsets and sizes
	const uint8_t arrow_offset = 5;   // Offset of the ARROW HEAD corners
 8002c44:	2305      	movs	r3, #5
 8002c46:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	const uint8_t grid_linewidth = 9; // linewidth of the grid in 1/16 pixel (16=1px)
 8002c4a:	2309      	movs	r3, #9
 8002c4c:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

	#define axis_lbl_txt_size 26 	  // Font for axis labels
	#define grid_lbl_txt_size 20 	  // Font for grid labels

	const uint8_t h_ax_lbl_comp_x = 6;  // Offset used to print the horizontal axis label at the right position (text width compensation)
 8002c50:	2306      	movs	r3, #6
 8002c52:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	const uint8_t h_ax_lbl_comp_y = 20; // Offset used to print the horizontal axis label at the right position (text height compensation)
 8002c56:	2314      	movs	r3, #20
 8002c58:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	const uint8_t v_ax_lbl_comp_x = 2;  // Offset used to print the vertical axis label at the right position (text width compensation)
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	const uint8_t v_ax_lbl_comp_y = 22; // Offset used to print the vertical axis label at the right position (text height compensation)
 8002c62:	2316      	movs	r3, #22
 8002c64:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a

	const uint8_t h_grid_lbl_comp_x = 3;  // Offset used to print the horizontal grid labels (numbers) at the right position (text width compensation)
 8002c68:	2303      	movs	r3, #3
 8002c6a:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	const uint8_t h_grid_lbl_comp_y = 10; // Offset used to print the horizontal grid labels (numbers) at the right position (text height compensation)
 8002c6e:	230a      	movs	r3, #10
 8002c70:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
	const uint8_t v_grid_lbl_comp_x = 7;  // Offset used to print the vertical grid labels (numbers) at the right position (text width compensation)
 8002c74:	2307      	movs	r3, #7
 8002c76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	const uint8_t v_grid_lbl_comp_y = 0;  // Offset used to print the vertical grid labels (numbers) at the right position (text height compensation)
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

	/// Calculate pixels between lines and labels of the grid
	// Used by grid lines and labels (space between them)
	double widthPerSection = (double)(width)/v_grid_lines;
 8002c80:	883b      	ldrh	r3, [r7, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f005 fcba 	bl	80085fc <__aeabi_ui2d>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8002c94:	f005 fe52 	bl	800893c <__aeabi_ddiv>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	double heightPerSection = (double)(height)/h_grid_lines;
 8002ca0:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f005 fca9 	bl	80085fc <__aeabi_ui2d>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4610      	mov	r0, r2
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8002cb6:	f005 fe41 	bl	800893c <__aeabi_ddiv>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

	/// Axes LABELS
	(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_AXISCOLOR);
 8002cc2:	79fb      	ldrb	r3, [r7, #7]
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002cca:	4413      	add	r3, r2
 8002ccc:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002cd0:	4875      	ldr	r0, [pc, #468]	; (8002ea8 <TFT_GraphStatic+0x2ac>)
 8002cd2:	4798      	blx	r3
	(*EVE_cmd_text__fptr_arr[burst])(x + padding         + h_ax_lbl_comp_x, y + padding          - h_ax_lbl_comp_y, axis_lbl_txt_size, 0, "V");
 8002cd4:	79fb      	ldrb	r3, [r7, #7]
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002cdc:	4413      	add	r3, r2
 8002cde:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8002ce2:	88ba      	ldrh	r2, [r7, #4]
 8002ce4:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002ce8:	4413      	add	r3, r2
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	4413      	add	r3, r2
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	b299      	uxth	r1, r3
 8002cf8:	887a      	ldrh	r2, [r7, #2]
 8002cfa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002cfe:	4413      	add	r3, r2
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	b209      	sxth	r1, r1
 8002d10:	b21a      	sxth	r2, r3
 8002d12:	4b66      	ldr	r3, [pc, #408]	; (8002eac <TFT_GraphStatic+0x2b0>)
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	4608      	mov	r0, r1
 8002d18:	4611      	mov	r1, r2
 8002d1a:	221a      	movs	r2, #26
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	47a0      	blx	r4
	(*EVE_cmd_text__fptr_arr[burst])(x + padding + width + v_ax_lbl_comp_x, y + padding + height - v_ax_lbl_comp_y, axis_lbl_txt_size, 0, "t");
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002d28:	4413      	add	r3, r2
 8002d2a:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8002d2e:	88ba      	ldrh	r2, [r7, #4]
 8002d30:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002d34:	4413      	add	r3, r2
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	883b      	ldrh	r3, [r7, #0]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	4413      	add	r3, r2
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	b299      	uxth	r1, r3
 8002d4a:	887a      	ldrh	r2, [r7, #2]
 8002d4c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002d50:	4413      	add	r3, r2
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002d58:	4413      	add	r3, r2
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	b209      	sxth	r1, r1
 8002d6a:	b21a      	sxth	r2, r3
 8002d6c:	4b50      	ldr	r3, [pc, #320]	; (8002eb0 <TFT_GraphStatic+0x2b4>)
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	4608      	mov	r0, r1
 8002d72:	4611      	mov	r1, r2
 8002d74:	221a      	movs	r2, #26
 8002d76:	2300      	movs	r3, #0
 8002d78:	47a0      	blx	r4

	/// AXES lines
	//(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_AXISCOLOR);
	(*EVE_cmd_dl__fptr_arr[burst])(DL_BEGIN | EVE_LINES);
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002d82:	4413      	add	r3, r2
 8002d84:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002d88:	484a      	ldr	r0, [pc, #296]	; (8002eb4 <TFT_GraphStatic+0x2b8>)
 8002d8a:	4798      	blx	r3
	// left vertical line (Amplitude)
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding, y));
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002d94:	4413      	add	r3, r2
 8002d96:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002d9a:	88b9      	ldrh	r1, [r7, #4]
 8002d9c:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002da0:	440a      	add	r2, r1
 8002da2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002da6:	03d1      	lsls	r1, r2, #15
 8002da8:	887a      	ldrh	r2, [r7, #2]
 8002daa:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002dae:	430a      	orrs	r2, r1
 8002db0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002db4:	4610      	mov	r0, r2
 8002db6:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding, y + padding + height + padding));
 8002db8:	79fb      	ldrb	r3, [r7, #7]
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002dc0:	4413      	add	r3, r2
 8002dc2:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002dc6:	88b9      	ldrh	r1, [r7, #4]
 8002dc8:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002dcc:	440a      	add	r2, r1
 8002dce:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002dd2:	03d1      	lsls	r1, r2, #15
 8002dd4:	8878      	ldrh	r0, [r7, #2]
 8002dd6:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002dda:	4410      	add	r0, r2
 8002ddc:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 8002de0:	4410      	add	r0, r2
 8002de2:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002de6:	4402      	add	r2, r0
 8002de8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002dec:	430a      	orrs	r2, r1
 8002dee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002df2:	4610      	mov	r0, r2
 8002df4:	4798      	blx	r3
	// bottom horizontal line (Time)
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x                            , y + padding + height ));
 8002df6:	79fb      	ldrb	r3, [r7, #7]
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002dfe:	4413      	add	r3, r2
 8002e00:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002e04:	88ba      	ldrh	r2, [r7, #4]
 8002e06:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002e0a:	03d1      	lsls	r1, r2, #15
 8002e0c:	8878      	ldrh	r0, [r7, #2]
 8002e0e:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002e12:	4410      	add	r0, r2
 8002e14:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 8002e18:	4402      	add	r2, r0
 8002e1a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e24:	4610      	mov	r0, r2
 8002e26:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + width + padding, y + padding + height ));
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002e30:	4413      	add	r3, r2
 8002e32:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002e36:	88b9      	ldrh	r1, [r7, #4]
 8002e38:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002e3c:	4411      	add	r1, r2
 8002e3e:	883a      	ldrh	r2, [r7, #0]
 8002e40:	4411      	add	r1, r2
 8002e42:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002e46:	440a      	add	r2, r1
 8002e48:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002e4c:	03d1      	lsls	r1, r2, #15
 8002e4e:	8878      	ldrh	r0, [r7, #2]
 8002e50:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002e54:	4410      	add	r0, r2
 8002e56:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 8002e5a:	4402      	add	r2, r0
 8002e5c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002e60:	430a      	orrs	r2, r1
 8002e62:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e66:	4610      	mov	r0, r2
 8002e68:	4798      	blx	r3

	/// GRID lines
	(*EVE_cmd_dl__fptr_arr[burst])(LINE_WIDTH(grid_linewidth)); /* size is in 1/16 pixel */
 8002e6a:	79fb      	ldrb	r3, [r7, #7]
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002e72:	4413      	add	r3, r2
 8002e74:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002e78:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
 8002e7c:	f042 6260 	orr.w	r2, r2, #234881024	; 0xe000000
 8002e80:	4610      	mov	r0, r2
 8002e82:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_GRIDCOLOR);
 8002e84:	79fb      	ldrb	r3, [r7, #7]
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002e92:	4809      	ldr	r0, [pc, #36]	; (8002eb8 <TFT_GraphStatic+0x2bc>)
 8002e94:	4798      	blx	r3
	// vertical grid
	for(int i=1; i<=(int)floor(v_grid_lines); i++){
 8002e96:	2301      	movs	r3, #1
 8002e98:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002e9a:	e06f      	b.n	8002f7c <TFT_GraphStatic+0x380>
 8002e9c:	0800bbf4 	.word	0x0800bbf4
 8002ea0:	0800bbfc 	.word	0x0800bbfc
 8002ea4:	0800bc04 	.word	0x0800bc04
 8002ea8:	043b1e0b 	.word	0x043b1e0b
 8002eac:	0800bbe4 	.word	0x0800bbe4
 8002eb0:	0800bbe8 	.word	0x0800bbe8
 8002eb4:	1f000003 	.word	0x1f000003
 8002eb8:	04c5dae2 	.word	0x04c5dae2
		// y-position at upper and lower corner; x-position from left with padding and width of graph divided by number of gridlines - times current line
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + (uint16_t)(widthPerSection*(double)i), y + padding ));
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002ec4:	4413      	add	r3, r2
 8002ec6:	f853 4c48 	ldr.w	r4, [r3, #-72]
 8002eca:	88ba      	ldrh	r2, [r7, #4]
 8002ecc:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002ed0:	18d5      	adds	r5, r2, r3
 8002ed2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002ed4:	f005 fba2 	bl	800861c <__aeabi_i2d>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4610      	mov	r0, r2
 8002ede:	4619      	mov	r1, r3
 8002ee0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002ee4:	f005 fc00 	bl	80086e8 <__aeabi_dmul>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	4610      	mov	r0, r2
 8002eee:	4619      	mov	r1, r3
 8002ef0:	f005 febc 	bl	8008c6c <__aeabi_d2uiz>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	442b      	add	r3, r5
 8002efa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002efe:	03da      	lsls	r2, r3, #15
 8002f00:	8879      	ldrh	r1, [r7, #2]
 8002f02:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002f06:	440b      	add	r3, r1
 8002f08:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002f12:	4618      	mov	r0, r3
 8002f14:	47a0      	blx	r4
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + (uint16_t)(widthPerSection*(double)i), y + padding + height ));
 8002f16:	79fb      	ldrb	r3, [r7, #7]
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002f1e:	4413      	add	r3, r2
 8002f20:	f853 4c48 	ldr.w	r4, [r3, #-72]
 8002f24:	88ba      	ldrh	r2, [r7, #4]
 8002f26:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002f2a:	18d5      	adds	r5, r2, r3
 8002f2c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002f2e:	f005 fb75 	bl	800861c <__aeabi_i2d>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f3e:	f005 fbd3 	bl	80086e8 <__aeabi_dmul>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	4610      	mov	r0, r2
 8002f48:	4619      	mov	r1, r3
 8002f4a:	f005 fe8f 	bl	8008c6c <__aeabi_d2uiz>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	442b      	add	r3, r5
 8002f54:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002f58:	03da      	lsls	r2, r3, #15
 8002f5a:	8879      	ldrh	r1, [r7, #2]
 8002f5c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002f60:	4419      	add	r1, r3
 8002f62:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002f66:	440b      	add	r3, r1
 8002f68:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002f72:	4618      	mov	r0, r3
 8002f74:	47a0      	blx	r4

	/// GRID lines
	(*EVE_cmd_dl__fptr_arr[burst])(LINE_WIDTH(grid_linewidth)); /* size is in 1/16 pixel */
	(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_GRIDCOLOR);
	// vertical grid
	for(int i=1; i<=(int)floor(v_grid_lines); i++){
 8002f76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f78:	3301      	adds	r3, #1
 8002f7a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002f7c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002f80:	f004 f8aa 	bl	80070d8 <floor>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4610      	mov	r0, r2
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	f005 fe46 	bl	8008c1c <__aeabi_d2iz>
 8002f90:	4602      	mov	r2, r0
 8002f92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f94:	429a      	cmp	r2, r3
 8002f96:	da91      	bge.n	8002ebc <TFT_GraphStatic+0x2c0>
		// y-position at upper and lower corner; x-position from left with padding and width of graph divided by number of gridlines - times current line
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + (uint16_t)(widthPerSection*(double)i), y + padding ));
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + (uint16_t)(widthPerSection*(double)i), y + padding + height ));
	}
	// horizontal grid
	for(int i=1; i<=(int)floor(h_grid_lines); i++){
 8002f98:	2301      	movs	r3, #1
 8002f9a:	67bb      	str	r3, [r7, #120]	; 0x78
 8002f9c:	e064      	b.n	8003068 <TFT_GraphStatic+0x46c>
		// x-position at left and right corner; y-position from top y, padding and height divided by number of gridlines - times current line
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding        , y + padding + height - (uint16_t)(heightPerSection*(double)i) ));
 8002f9e:	79fb      	ldrb	r3, [r7, #7]
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002fa6:	4413      	add	r3, r2
 8002fa8:	f853 4c48 	ldr.w	r4, [r3, #-72]
 8002fac:	88ba      	ldrh	r2, [r7, #4]
 8002fae:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002fb2:	4413      	add	r3, r2
 8002fb4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002fb8:	03dd      	lsls	r5, r3, #15
 8002fba:	887a      	ldrh	r2, [r7, #2]
 8002fbc:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002fc0:	441a      	add	r2, r3
 8002fc2:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002fc6:	18d6      	adds	r6, r2, r3
 8002fc8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002fca:	f005 fb27 	bl	800861c <__aeabi_i2d>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002fda:	f005 fb85 	bl	80086e8 <__aeabi_dmul>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	f005 fe41 	bl	8008c6c <__aeabi_d2uiz>
 8002fea:	4603      	mov	r3, r0
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	1af3      	subs	r3, r6, r3
 8002ff0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002ff4:	432b      	orrs	r3, r5
 8002ff6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	47a0      	blx	r4
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + width, y + padding + height - (uint16_t)(heightPerSection*(double)i) ));
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003006:	4413      	add	r3, r2
 8003008:	f853 4c48 	ldr.w	r4, [r3, #-72]
 800300c:	88ba      	ldrh	r2, [r7, #4]
 800300e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8003012:	441a      	add	r2, r3
 8003014:	883b      	ldrh	r3, [r7, #0]
 8003016:	4413      	add	r3, r2
 8003018:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800301c:	03dd      	lsls	r5, r3, #15
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8003024:	441a      	add	r2, r3
 8003026:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800302a:	18d6      	adds	r6, r2, r3
 800302c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800302e:	f005 faf5 	bl	800861c <__aeabi_i2d>
 8003032:	4602      	mov	r2, r0
 8003034:	460b      	mov	r3, r1
 8003036:	4610      	mov	r0, r2
 8003038:	4619      	mov	r1, r3
 800303a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800303e:	f005 fb53 	bl	80086e8 <__aeabi_dmul>
 8003042:	4602      	mov	r2, r0
 8003044:	460b      	mov	r3, r1
 8003046:	4610      	mov	r0, r2
 8003048:	4619      	mov	r1, r3
 800304a:	f005 fe0f 	bl	8008c6c <__aeabi_d2uiz>
 800304e:	4603      	mov	r3, r0
 8003050:	b29b      	uxth	r3, r3
 8003052:	1af3      	subs	r3, r6, r3
 8003054:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003058:	432b      	orrs	r3, r5
 800305a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800305e:	4618      	mov	r0, r3
 8003060:	47a0      	blx	r4
		// y-position at upper and lower corner; x-position from left with padding and width of graph divided by number of gridlines - times current line
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + (uint16_t)(widthPerSection*(double)i), y + padding ));
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + (uint16_t)(widthPerSection*(double)i), y + padding + height ));
	}
	// horizontal grid
	for(int i=1; i<=(int)floor(h_grid_lines); i++){
 8003062:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003064:	3301      	adds	r3, #1
 8003066:	67bb      	str	r3, [r7, #120]	; 0x78
 8003068:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800306c:	f004 f834 	bl	80070d8 <floor>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4610      	mov	r0, r2
 8003076:	4619      	mov	r1, r3
 8003078:	f005 fdd0 	bl	8008c1c <__aeabi_d2iz>
 800307c:	4602      	mov	r2, r0
 800307e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003080:	429a      	cmp	r2, r3
 8003082:	da8c      	bge.n	8002f9e <TFT_GraphStatic+0x3a2>
		// x-position at left and right corner; y-position from top y, padding and height divided by number of gridlines - times current line
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding        , y + padding + height - (uint16_t)(heightPerSection*(double)i) ));
		(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + width, y + padding + height - (uint16_t)(heightPerSection*(double)i) ));
	}
	(*EVE_cmd_dl__fptr_arr[burst])(DL_END);
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800308c:	4413      	add	r3, r2
 800308e:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8003092:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 8003096:	4798      	blx	r3

	/// Grid VALUES
	(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_AXISCOLOR);
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80030a0:	4413      	add	r3, r2
 80030a2:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80030a6:	48a4      	ldr	r0, [pc, #656]	; (8003338 <TFT_GraphStatic+0x73c>)
 80030a8:	4798      	blx	r3
	// vertical grid (time)
	for(int i=1; i<=(int)ceil(v_grid_lines); i++){ // "ceil" and "i-1" at val -> print also the 0 value
 80030aa:	2301      	movs	r3, #1
 80030ac:	677b      	str	r3, [r7, #116]	; 0x74
 80030ae:	e0be      	b.n	800322e <TFT_GraphStatic+0x632>
		// Calc time at current vertical line
		double val = (t_max/v_grid_lines*(double)(i-1));
 80030b0:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80030b4:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 80030b8:	f005 fc40 	bl	800893c <__aeabi_ddiv>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4614      	mov	r4, r2
 80030c2:	461d      	mov	r5, r3
 80030c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030c6:	3b01      	subs	r3, #1
 80030c8:	4618      	mov	r0, r3
 80030ca:	f005 faa7 	bl	800861c <__aeabi_i2d>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4620      	mov	r0, r4
 80030d4:	4629      	mov	r1, r5
 80030d6:	f005 fb07 	bl	80086e8 <__aeabi_dmul>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

		// If its a pure integer write it as number, else convert and write it to string
		if((val - (double)((uint32_t)val)) == 0){ //val % 1.0 == 0
 80030e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80030e6:	f005 fdc1 	bl	8008c6c <__aeabi_d2uiz>
 80030ea:	4603      	mov	r3, r0
 80030ec:	4618      	mov	r0, r3
 80030ee:	f005 fa85 	bl	80085fc <__aeabi_ui2d>
 80030f2:	4602      	mov	r2, r0
 80030f4:	460b      	mov	r3, r1
 80030f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80030fa:	f005 f941 	bl	8008380 <__aeabi_dsub>
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	4610      	mov	r0, r2
 8003104:	4619      	mov	r1, r3
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	f005 fd53 	bl	8008bb8 <__aeabi_dcmpeq>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d041      	beq.n	800319c <TFT_GraphStatic+0x5a0>
			(*EVE_cmd_number__fptr_arr[burst])(x + padding + (uint16_t)(widthPerSection*(double)(i-1)) + h_grid_lbl_comp_x, y + height + h_grid_lbl_comp_y, grid_lbl_txt_size, 0, (int32_t)val); //EVE_OPT_RIGHTX| + 18
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003120:	4413      	add	r3, r2
 8003122:	f853 4c58 	ldr.w	r4, [r3, #-88]
 8003126:	88ba      	ldrh	r2, [r7, #4]
 8003128:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800312c:	4413      	add	r3, r2
 800312e:	b29d      	uxth	r5, r3
 8003130:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003132:	3b01      	subs	r3, #1
 8003134:	4618      	mov	r0, r3
 8003136:	f005 fa71 	bl	800861c <__aeabi_i2d>
 800313a:	4602      	mov	r2, r0
 800313c:	460b      	mov	r3, r1
 800313e:	4610      	mov	r0, r2
 8003140:	4619      	mov	r1, r3
 8003142:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003146:	f005 facf 	bl	80086e8 <__aeabi_dmul>
 800314a:	4602      	mov	r2, r0
 800314c:	460b      	mov	r3, r1
 800314e:	4610      	mov	r0, r2
 8003150:	4619      	mov	r1, r3
 8003152:	f005 fd8b 	bl	8008c6c <__aeabi_d2uiz>
 8003156:	4603      	mov	r3, r0
 8003158:	b29b      	uxth	r3, r3
 800315a:	442b      	add	r3, r5
 800315c:	b29a      	uxth	r2, r3
 800315e:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8003162:	b29b      	uxth	r3, r3
 8003164:	4413      	add	r3, r2
 8003166:	b29b      	uxth	r3, r3
 8003168:	b29e      	uxth	r6, r3
 800316a:	887a      	ldrh	r2, [r7, #2]
 800316c:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8003170:	4413      	add	r3, r2
 8003172:	b29a      	uxth	r2, r3
 8003174:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8003178:	b29b      	uxth	r3, r3
 800317a:	4413      	add	r3, r2
 800317c:	b29b      	uxth	r3, r3
 800317e:	b29d      	uxth	r5, r3
 8003180:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003184:	f005 fd4a 	bl	8008c1c <__aeabi_d2iz>
 8003188:	4601      	mov	r1, r0
 800318a:	b232      	sxth	r2, r6
 800318c:	b22b      	sxth	r3, r5
 800318e:	9100      	str	r1, [sp, #0]
 8003190:	4610      	mov	r0, r2
 8003192:	4619      	mov	r1, r3
 8003194:	2214      	movs	r2, #20
 8003196:	2300      	movs	r3, #0
 8003198:	47a0      	blx	r4
 800319a:	e045      	b.n	8003228 <TFT_GraphStatic+0x62c>
		}
		else{
			char buffer[32]; // buffer for double to string conversion
			sprintf(buffer, "%.1lf", val); // double to string conversion
 800319c:	f107 0308 	add.w	r3, r7, #8
 80031a0:	4618      	mov	r0, r3
 80031a2:	4966      	ldr	r1, [pc, #408]	; (800333c <TFT_GraphStatic+0x740>)
 80031a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80031a8:	f006 faa6 	bl	80096f8 <siprintf>
			(*EVE_cmd_text__fptr_arr[burst])(x + padding + (uint16_t)(widthPerSection*(double)(i-1)) + h_grid_lbl_comp_x, y + height + h_grid_lbl_comp_y, grid_lbl_txt_size, 0, buffer);
 80031ac:	79fb      	ldrb	r3, [r7, #7]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80031b4:	4413      	add	r3, r2
 80031b6:	f853 4c50 	ldr.w	r4, [r3, #-80]
 80031ba:	88ba      	ldrh	r2, [r7, #4]
 80031bc:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80031c0:	4413      	add	r3, r2
 80031c2:	b29d      	uxth	r5, r3
 80031c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031c6:	3b01      	subs	r3, #1
 80031c8:	4618      	mov	r0, r3
 80031ca:	f005 fa27 	bl	800861c <__aeabi_i2d>
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	4610      	mov	r0, r2
 80031d4:	4619      	mov	r1, r3
 80031d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80031da:	f005 fa85 	bl	80086e8 <__aeabi_dmul>
 80031de:	4602      	mov	r2, r0
 80031e0:	460b      	mov	r3, r1
 80031e2:	4610      	mov	r0, r2
 80031e4:	4619      	mov	r1, r3
 80031e6:	f005 fd41 	bl	8008c6c <__aeabi_d2uiz>
 80031ea:	4603      	mov	r3, r0
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	442b      	add	r3, r5
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	4413      	add	r3, r2
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	b299      	uxth	r1, r3
 80031fe:	887a      	ldrh	r2, [r7, #2]
 8003200:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8003204:	4413      	add	r3, r2
 8003206:	b29a      	uxth	r2, r3
 8003208:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 800320c:	b29b      	uxth	r3, r3
 800320e:	4413      	add	r3, r2
 8003210:	b29b      	uxth	r3, r3
 8003212:	b29b      	uxth	r3, r3
 8003214:	b209      	sxth	r1, r1
 8003216:	b21a      	sxth	r2, r3
 8003218:	f107 0308 	add.w	r3, r7, #8
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	4608      	mov	r0, r1
 8003220:	4611      	mov	r1, r2
 8003222:	2214      	movs	r2, #20
 8003224:	2300      	movs	r3, #0
 8003226:	47a0      	blx	r4
	(*EVE_cmd_dl__fptr_arr[burst])(DL_END);

	/// Grid VALUES
	(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_AXISCOLOR);
	// vertical grid (time)
	for(int i=1; i<=(int)ceil(v_grid_lines); i++){ // "ceil" and "i-1" at val -> print also the 0 value
 8003228:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800322a:	3301      	adds	r3, #1
 800322c:	677b      	str	r3, [r7, #116]	; 0x74
 800322e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003232:	f003 fecd 	bl	8006fd0 <ceil>
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	4610      	mov	r0, r2
 800323c:	4619      	mov	r1, r3
 800323e:	f005 fced 	bl	8008c1c <__aeabi_d2iz>
 8003242:	4602      	mov	r2, r0
 8003244:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003246:	429a      	cmp	r2, r3
 8003248:	f6bf af32 	bge.w	80030b0 <TFT_GraphStatic+0x4b4>
			(*EVE_cmd_text__fptr_arr[burst])(x + padding + (uint16_t)(widthPerSection*(double)(i-1)) + h_grid_lbl_comp_x, y + height + h_grid_lbl_comp_y, grid_lbl_txt_size, 0, buffer);
		}
	}
	// horizontal grid (amplitude)
	//(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_AXISCOLOR);
	for(int i=1; i<=(int)floor(h_grid_lines); i++){  // "floor" and "i" at val -> don't print the 0 value
 800324c:	2301      	movs	r3, #1
 800324e:	673b      	str	r3, [r7, #112]	; 0x70
 8003250:	e0bd      	b.n	80033ce <TFT_GraphStatic+0x7d2>
		// Calc amplitude at current horizontal line
		double val = (amp_max/h_grid_lines*(double)i);
 8003252:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003256:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 800325a:	f005 fb6f 	bl	800893c <__aeabi_ddiv>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4614      	mov	r4, r2
 8003264:	461d      	mov	r5, r3
 8003266:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003268:	f005 f9d8 	bl	800861c <__aeabi_i2d>
 800326c:	4602      	mov	r2, r0
 800326e:	460b      	mov	r3, r1
 8003270:	4620      	mov	r0, r4
 8003272:	4629      	mov	r1, r5
 8003274:	f005 fa38 	bl	80086e8 <__aeabi_dmul>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

		// If its a pure integer write it as number, else convert and write it to string
		if((val - (double)((uint32_t)val)) == 0){ //val % 1.0 == 0
 8003280:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003284:	f005 fcf2 	bl	8008c6c <__aeabi_d2uiz>
 8003288:	4603      	mov	r3, r0
 800328a:	4618      	mov	r0, r3
 800328c:	f005 f9b6 	bl	80085fc <__aeabi_ui2d>
 8003290:	4602      	mov	r2, r0
 8003292:	460b      	mov	r3, r1
 8003294:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003298:	f005 f872 	bl	8008380 <__aeabi_dsub>
 800329c:	4602      	mov	r2, r0
 800329e:	460b      	mov	r3, r1
 80032a0:	4610      	mov	r0, r2
 80032a2:	4619      	mov	r1, r3
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	f04f 0300 	mov.w	r3, #0
 80032ac:	f005 fc84 	bl	8008bb8 <__aeabi_dcmpeq>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d044      	beq.n	8003340 <TFT_GraphStatic+0x744>
			(*EVE_cmd_number__fptr_arr[burst])(x - v_grid_lbl_comp_x, y + padding + height - (uint16_t)(heightPerSection*(double)i) + v_grid_lbl_comp_y, grid_lbl_txt_size, 0, (int32_t)val); //EVE_OPT_RIGHTX|
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80032be:	4413      	add	r3, r2
 80032c0:	f853 4c58 	ldr.w	r4, [r3, #-88]
 80032c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	88ba      	ldrh	r2, [r7, #4]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	b29e      	uxth	r6, r3
 80032d2:	887a      	ldrh	r2, [r7, #2]
 80032d4:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80032d8:	4413      	add	r3, r2
 80032da:	b29a      	uxth	r2, r3
 80032dc:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80032e0:	4413      	add	r3, r2
 80032e2:	b29d      	uxth	r5, r3
 80032e4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80032e6:	f005 f999 	bl	800861c <__aeabi_i2d>
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	4610      	mov	r0, r2
 80032f0:	4619      	mov	r1, r3
 80032f2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80032f6:	f005 f9f7 	bl	80086e8 <__aeabi_dmul>
 80032fa:	4602      	mov	r2, r0
 80032fc:	460b      	mov	r3, r1
 80032fe:	4610      	mov	r0, r2
 8003300:	4619      	mov	r1, r3
 8003302:	f005 fcb3 	bl	8008c6c <__aeabi_d2uiz>
 8003306:	4603      	mov	r3, r0
 8003308:	b29b      	uxth	r3, r3
 800330a:	1aeb      	subs	r3, r5, r3
 800330c:	b29a      	uxth	r2, r3
 800330e:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8003312:	b29b      	uxth	r3, r3
 8003314:	4413      	add	r3, r2
 8003316:	b29b      	uxth	r3, r3
 8003318:	b29d      	uxth	r5, r3
 800331a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800331e:	f005 fc7d 	bl	8008c1c <__aeabi_d2iz>
 8003322:	4601      	mov	r1, r0
 8003324:	b232      	sxth	r2, r6
 8003326:	b22b      	sxth	r3, r5
 8003328:	9100      	str	r1, [sp, #0]
 800332a:	4610      	mov	r0, r2
 800332c:	4619      	mov	r1, r3
 800332e:	2214      	movs	r2, #20
 8003330:	2300      	movs	r3, #0
 8003332:	47a0      	blx	r4
 8003334:	e048      	b.n	80033c8 <TFT_GraphStatic+0x7cc>
 8003336:	bf00      	nop
 8003338:	043b1e0b 	.word	0x043b1e0b
 800333c:	0800bbec 	.word	0x0800bbec
		}
		else{
			char buffer[32]; // buffer for double to string conversion
			sprintf(buffer, "%.1lf", val); // double to string conversion
 8003340:	f107 0308 	add.w	r3, r7, #8
 8003344:	4618      	mov	r0, r3
 8003346:	499c      	ldr	r1, [pc, #624]	; (80035b8 <TFT_GraphStatic+0x9bc>)
 8003348:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800334c:	f006 f9d4 	bl	80096f8 <siprintf>
			(*EVE_cmd_text__fptr_arr[burst])(x - v_grid_lbl_comp_x, y + padding + height - (uint16_t)(heightPerSection*(double)i) + v_grid_lbl_comp_y, grid_lbl_txt_size, 0, buffer);
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003358:	4413      	add	r3, r2
 800335a:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800335e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003362:	b29b      	uxth	r3, r3
 8003364:	88ba      	ldrh	r2, [r7, #4]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	b29b      	uxth	r3, r3
 800336a:	b29e      	uxth	r6, r3
 800336c:	887a      	ldrh	r2, [r7, #2]
 800336e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8003372:	4413      	add	r3, r2
 8003374:	b29a      	uxth	r2, r3
 8003376:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800337a:	4413      	add	r3, r2
 800337c:	b29d      	uxth	r5, r3
 800337e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003380:	f005 f94c 	bl	800861c <__aeabi_i2d>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4610      	mov	r0, r2
 800338a:	4619      	mov	r1, r3
 800338c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003390:	f005 f9aa 	bl	80086e8 <__aeabi_dmul>
 8003394:	4602      	mov	r2, r0
 8003396:	460b      	mov	r3, r1
 8003398:	4610      	mov	r0, r2
 800339a:	4619      	mov	r1, r3
 800339c:	f005 fc66 	bl	8008c6c <__aeabi_d2uiz>
 80033a0:	4603      	mov	r3, r0
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	1aeb      	subs	r3, r5, r3
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	4413      	add	r3, r2
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	b231      	sxth	r1, r6
 80033b6:	b21a      	sxth	r2, r3
 80033b8:	f107 0308 	add.w	r3, r7, #8
 80033bc:	9300      	str	r3, [sp, #0]
 80033be:	4608      	mov	r0, r1
 80033c0:	4611      	mov	r1, r2
 80033c2:	2214      	movs	r2, #20
 80033c4:	2300      	movs	r3, #0
 80033c6:	47a0      	blx	r4
			(*EVE_cmd_text__fptr_arr[burst])(x + padding + (uint16_t)(widthPerSection*(double)(i-1)) + h_grid_lbl_comp_x, y + height + h_grid_lbl_comp_y, grid_lbl_txt_size, 0, buffer);
		}
	}
	// horizontal grid (amplitude)
	//(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_AXISCOLOR);
	for(int i=1; i<=(int)floor(h_grid_lines); i++){  // "floor" and "i" at val -> don't print the 0 value
 80033c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033ca:	3301      	adds	r3, #1
 80033cc:	673b      	str	r3, [r7, #112]	; 0x70
 80033ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80033d2:	f003 fe81 	bl	80070d8 <floor>
 80033d6:	4602      	mov	r2, r0
 80033d8:	460b      	mov	r3, r1
 80033da:	4610      	mov	r0, r2
 80033dc:	4619      	mov	r1, r3
 80033de:	f005 fc1d 	bl	8008c1c <__aeabi_d2iz>
 80033e2:	4602      	mov	r2, r0
 80033e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033e6:	429a      	cmp	r2, r3
 80033e8:	f6bf af33 	bge.w	8003252 <TFT_GraphStatic+0x656>
	}

	/// ARROWS on axes
	//(*EVE_cmd_dl__fptr_arr[burst])(DL_COLOR_RGB | GRAPH_AXISCOLOR);
	// bottom vertical arrow (Amplitude)
	(*EVE_cmd_dl__fptr_arr[burst])(DL_BEGIN | EVE_LINE_STRIP);
 80033ec:	79fb      	ldrb	r3, [r7, #7]
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80033f4:	4413      	add	r3, r2
 80033f6:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80033fa:	4870      	ldr	r0, [pc, #448]	; (80035bc <TFT_GraphStatic+0x9c0>)
 80033fc:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + arrow_offset, y + arrow_offset ));
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003406:	4413      	add	r3, r2
 8003408:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800340c:	88b9      	ldrh	r1, [r7, #4]
 800340e:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8003412:	4411      	add	r1, r2
 8003414:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8003418:	440a      	add	r2, r1
 800341a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800341e:	03d1      	lsls	r1, r2, #15
 8003420:	8878      	ldrh	r0, [r7, #2]
 8003422:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8003426:	4402      	add	r2, r0
 8003428:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800342c:	430a      	orrs	r2, r1
 800342e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003432:	4610      	mov	r0, r2
 8003434:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding               , y                ));
 8003436:	79fb      	ldrb	r3, [r7, #7]
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800343e:	4413      	add	r3, r2
 8003440:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8003444:	88b9      	ldrh	r1, [r7, #4]
 8003446:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800344a:	440a      	add	r2, r1
 800344c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003450:	03d1      	lsls	r1, r2, #15
 8003452:	887a      	ldrh	r2, [r7, #2]
 8003454:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003458:	430a      	orrs	r2, r1
 800345a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800345e:	4610      	mov	r0, r2
 8003460:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding - arrow_offset, y + arrow_offset ));
 8003462:	79fb      	ldrb	r3, [r7, #7]
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800346a:	4413      	add	r3, r2
 800346c:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8003470:	88b9      	ldrh	r1, [r7, #4]
 8003472:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8003476:	4411      	add	r1, r2
 8003478:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800347c:	1a8a      	subs	r2, r1, r2
 800347e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003482:	03d1      	lsls	r1, r2, #15
 8003484:	8878      	ldrh	r0, [r7, #2]
 8003486:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800348a:	4402      	add	r2, r0
 800348c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003490:	430a      	orrs	r2, r1
 8003492:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003496:	4610      	mov	r0, r2
 8003498:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(DL_END);
 800349a:	79fb      	ldrb	r3, [r7, #7]
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80034a2:	4413      	add	r3, r2
 80034a4:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80034a8:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 80034ac:	4798      	blx	r3
	// bottom horizontal arrow (Time)
	(*EVE_cmd_dl__fptr_arr[burst])(DL_BEGIN | EVE_LINE_STRIP);
 80034ae:	79fb      	ldrb	r3, [r7, #7]
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80034b6:	4413      	add	r3, r2
 80034b8:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80034bc:	483f      	ldr	r0, [pc, #252]	; (80035bc <TFT_GraphStatic+0x9c0>)
 80034be:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + width + padding - arrow_offset, y + padding + height + arrow_offset ));
 80034c0:	79fb      	ldrb	r3, [r7, #7]
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80034c8:	4413      	add	r3, r2
 80034ca:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80034ce:	88b9      	ldrh	r1, [r7, #4]
 80034d0:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80034d4:	4411      	add	r1, r2
 80034d6:	883a      	ldrh	r2, [r7, #0]
 80034d8:	4411      	add	r1, r2
 80034da:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80034de:	4411      	add	r1, r2
 80034e0:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80034e4:	1a8a      	subs	r2, r1, r2
 80034e6:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80034ea:	03d1      	lsls	r1, r2, #15
 80034ec:	8878      	ldrh	r0, [r7, #2]
 80034ee:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80034f2:	4410      	add	r0, r2
 80034f4:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 80034f8:	4410      	add	r0, r2
 80034fa:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80034fe:	4402      	add	r2, r0
 8003500:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003504:	430a      	orrs	r2, r1
 8003506:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800350a:	4610      	mov	r0, r2
 800350c:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + width + padding               , y + padding + height                ));
 800350e:	79fb      	ldrb	r3, [r7, #7]
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003516:	4413      	add	r3, r2
 8003518:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800351c:	88b9      	ldrh	r1, [r7, #4]
 800351e:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8003522:	4411      	add	r1, r2
 8003524:	883a      	ldrh	r2, [r7, #0]
 8003526:	4411      	add	r1, r2
 8003528:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800352c:	440a      	add	r2, r1
 800352e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003532:	03d1      	lsls	r1, r2, #15
 8003534:	8878      	ldrh	r0, [r7, #2]
 8003536:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800353a:	4410      	add	r0, r2
 800353c:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 8003540:	4402      	add	r2, r0
 8003542:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003546:	430a      	orrs	r2, r1
 8003548:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800354c:	4610      	mov	r0, r2
 800354e:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(VERTEX2F(x + padding + width + padding - arrow_offset, y + padding + height - arrow_offset ));
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003558:	4413      	add	r3, r2
 800355a:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800355e:	88b9      	ldrh	r1, [r7, #4]
 8003560:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8003564:	4411      	add	r1, r2
 8003566:	883a      	ldrh	r2, [r7, #0]
 8003568:	4411      	add	r1, r2
 800356a:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800356e:	4411      	add	r1, r2
 8003570:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8003574:	1a8a      	subs	r2, r1, r2
 8003576:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800357a:	03d1      	lsls	r1, r2, #15
 800357c:	8878      	ldrh	r0, [r7, #2]
 800357e:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8003582:	4410      	add	r0, r2
 8003584:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 8003588:	4410      	add	r0, r2
 800358a:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800358e:	1a82      	subs	r2, r0, r2
 8003590:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003594:	430a      	orrs	r2, r1
 8003596:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800359a:	4610      	mov	r0, r2
 800359c:	4798      	blx	r3
	(*EVE_cmd_dl__fptr_arr[burst])(DL_END);
 800359e:	79fb      	ldrb	r3, [r7, #7]
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80035a6:	4413      	add	r3, r2
 80035a8:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80035ac:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 80035b0:	4798      	blx	r3

}
 80035b2:	3784      	adds	r7, #132	; 0x84
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035b8:	0800bbec 	.word	0x0800bbec
 80035bc:	1f000004 	.word	0x1f000004

080035c0 <TFT_GraphData>:

void TFT_GraphData(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t padding, double y_max, XMC_VADC_RESULT_SIZE_t SBuffer[], uint16_t size, uint16_t *SBuffer_curidx, uint8_t graphmode, uint32_t datacolor, uint32_t markercolor){
 80035c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035c4:	b084      	sub	sp, #16
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	4604      	mov	r4, r0
 80035ca:	4608      	mov	r0, r1
 80035cc:	4611      	mov	r1, r2
 80035ce:	461a      	mov	r2, r3
 80035d0:	4623      	mov	r3, r4
 80035d2:	80fb      	strh	r3, [r7, #6]
 80035d4:	4603      	mov	r3, r0
 80035d6:	80bb      	strh	r3, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
 80035dc:	4613      	mov	r3, r2
 80035de:	803b      	strh	r3, [r7, #0]
	///  Note: No predefined graph settings are used direct (#define ...)!



	/// Display current DATA as line strip in frame or roll mode
	EVE_cmd_dl_burst(DL_COLOR_RGB | datacolor);
 80035e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff f8da 	bl	80027a0 <EVE_cmd_dl_burst>
	EVE_cmd_dl_burst(DL_BEGIN | EVE_LINE_STRIP);
 80035ec:	4877      	ldr	r0, [pc, #476]	; (80037cc <TFT_GraphData+0x20c>)
 80035ee:	f7ff f8d7 	bl	80027a0 <EVE_cmd_dl_burst>
	/// Display graph frame-mode
	if(graphmode == 0){
 80035f2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d146      	bne.n	8003688 <TFT_GraphData+0xc8>
		// Print values in the order they are stored
		for (int x_cur = 0; x_cur < size; ++x_cur) {
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	e03e      	b.n	800367e <TFT_GraphData+0xbe>
			EVE_cmd_dl_burst(VERTEX2F(x + padding + x_cur, y + padding + height - (uint16_t)(( ((double)SBuffer[x_cur]) / ((double)y_max) )*(double)(height)) )); //if(frameover==1) printf("%lf %lf\n", ((((double)(SBuffer[x_cur]))/((double)y_max))*(double)(height)), (double)SBuffer[x]);
 8003600:	88fa      	ldrh	r2, [r7, #6]
 8003602:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003604:	441a      	add	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	4413      	add	r3, r2
 800360a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800360e:	03dc      	lsls	r4, r3, #15
 8003610:	88ba      	ldrh	r2, [r7, #4]
 8003612:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003614:	441a      	add	r2, r3
 8003616:	883b      	ldrh	r3, [r7, #0]
 8003618:	18d5      	adds	r5, r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003620:	4413      	add	r3, r2
 8003622:	881b      	ldrh	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f004 ffe9 	bl	80085fc <__aeabi_ui2d>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	4610      	mov	r0, r2
 8003630:	4619      	mov	r1, r3
 8003632:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003636:	f005 f981 	bl	800893c <__aeabi_ddiv>
 800363a:	4602      	mov	r2, r0
 800363c:	460b      	mov	r3, r1
 800363e:	4690      	mov	r8, r2
 8003640:	4699      	mov	r9, r3
 8003642:	883b      	ldrh	r3, [r7, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f004 ffd9 	bl	80085fc <__aeabi_ui2d>
 800364a:	4602      	mov	r2, r0
 800364c:	460b      	mov	r3, r1
 800364e:	4640      	mov	r0, r8
 8003650:	4649      	mov	r1, r9
 8003652:	f005 f849 	bl	80086e8 <__aeabi_dmul>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	4610      	mov	r0, r2
 800365c:	4619      	mov	r1, r3
 800365e:	f005 fb05 	bl	8008c6c <__aeabi_d2uiz>
 8003662:	4603      	mov	r3, r0
 8003664:	b29b      	uxth	r3, r3
 8003666:	1aeb      	subs	r3, r5, r3
 8003668:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800366c:	4323      	orrs	r3, r4
 800366e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff f894 	bl	80027a0 <EVE_cmd_dl_burst>
	EVE_cmd_dl_burst(DL_COLOR_RGB | datacolor);
	EVE_cmd_dl_burst(DL_BEGIN | EVE_LINE_STRIP);
	/// Display graph frame-mode
	if(graphmode == 0){
		// Print values in the order they are stored
		for (int x_cur = 0; x_cur < size; ++x_cur) {
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	3301      	adds	r3, #1
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	429a      	cmp	r2, r3
 8003684:	dcbc      	bgt.n	8003600 <TFT_GraphData+0x40>
 8003686:	e05b      	b.n	8003740 <TFT_GraphData+0x180>
		// Print newest value always at the rightmost corner with all older values to the right
		// => Start Display    x position at rightmost corner and decrement till 0 (last run will make it -1 at the end but it isnt used after that)
		// => Start Arrayindex i at current index and decrement every loop. If i goes below 0, reset to max index and decrement further till
		//    value before current is hit.

		int16_t i = *SBuffer_curidx;
 8003688:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	817b      	strh	r3, [r7, #10]
		for (int16_t x_cur = size-1; x_cur >= 0; x_cur--) {
 800368e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003690:	3b01      	subs	r3, #1
 8003692:	b29b      	uxth	r3, r3
 8003694:	813b      	strh	r3, [r7, #8]
 8003696:	e04f      	b.n	8003738 <TFT_GraphData+0x178>
			// if index goes below 0 set to highest buffer index
			if(i < 0){i = size-1;}
 8003698:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800369c:	2b00      	cmp	r3, #0
 800369e:	da03      	bge.n	80036a8 <TFT_GraphData+0xe8>
 80036a0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	817b      	strh	r3, [r7, #10]

			// Send next point for EVE_LINE_STRIP at current x+padding and normalized buffer value
			EVE_cmd_dl_burst(VERTEX2F(x + padding + x_cur, y + padding + height - (uint16_t)(( ((double)SBuffer[i]) / ((double)y_max) )*(double)(height)) )); 				// EVE_cmd_dl_burst(VERTEX2F(x + padding + x_cur, EVE_VSIZE - ((uint16_t)(SBuffer[i]/y_div) + margin + padding)));
 80036a8:	88fa      	ldrh	r2, [r7, #6]
 80036aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80036ac:	441a      	add	r2, r3
 80036ae:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80036b2:	4413      	add	r3, r2
 80036b4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80036b8:	03dc      	lsls	r4, r3, #15
 80036ba:	88ba      	ldrh	r2, [r7, #4]
 80036bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80036be:	441a      	add	r2, r3
 80036c0:	883b      	ldrh	r3, [r7, #0]
 80036c2:	18d5      	adds	r5, r2, r3
 80036c4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036cc:	4413      	add	r3, r2
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f004 ff93 	bl	80085fc <__aeabi_ui2d>
 80036d6:	4602      	mov	r2, r0
 80036d8:	460b      	mov	r3, r1
 80036da:	4610      	mov	r0, r2
 80036dc:	4619      	mov	r1, r3
 80036de:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80036e2:	f005 f92b 	bl	800893c <__aeabi_ddiv>
 80036e6:	4602      	mov	r2, r0
 80036e8:	460b      	mov	r3, r1
 80036ea:	4690      	mov	r8, r2
 80036ec:	4699      	mov	r9, r3
 80036ee:	883b      	ldrh	r3, [r7, #0]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f004 ff83 	bl	80085fc <__aeabi_ui2d>
 80036f6:	4602      	mov	r2, r0
 80036f8:	460b      	mov	r3, r1
 80036fa:	4640      	mov	r0, r8
 80036fc:	4649      	mov	r1, r9
 80036fe:	f004 fff3 	bl	80086e8 <__aeabi_dmul>
 8003702:	4602      	mov	r2, r0
 8003704:	460b      	mov	r3, r1
 8003706:	4610      	mov	r0, r2
 8003708:	4619      	mov	r1, r3
 800370a:	f005 faaf 	bl	8008c6c <__aeabi_d2uiz>
 800370e:	4603      	mov	r3, r0
 8003710:	b29b      	uxth	r3, r3
 8003712:	1aeb      	subs	r3, r5, r3
 8003714:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003718:	4323      	orrs	r3, r4
 800371a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800371e:	4618      	mov	r0, r3
 8003720:	f7ff f83e 	bl	80027a0 <EVE_cmd_dl_burst>

			// decrement index
			i--;
 8003724:	897b      	ldrh	r3, [r7, #10]
 8003726:	b29b      	uxth	r3, r3
 8003728:	3b01      	subs	r3, #1
 800372a:	b29b      	uxth	r3, r3
 800372c:	817b      	strh	r3, [r7, #10]
		// => Start Display    x position at rightmost corner and decrement till 0 (last run will make it -1 at the end but it isnt used after that)
		// => Start Arrayindex i at current index and decrement every loop. If i goes below 0, reset to max index and decrement further till
		//    value before current is hit.

		int16_t i = *SBuffer_curidx;
		for (int16_t x_cur = size-1; x_cur >= 0; x_cur--) {
 800372e:	893b      	ldrh	r3, [r7, #8]
 8003730:	b29b      	uxth	r3, r3
 8003732:	3b01      	subs	r3, #1
 8003734:	b29b      	uxth	r3, r3
 8003736:	813b      	strh	r3, [r7, #8]
 8003738:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800373c:	2b00      	cmp	r3, #0
 800373e:	daab      	bge.n	8003698 <TFT_GraphData+0xd8>
			// decrement index
			i--;
		}
	}
	// End EVE_LINE_STRIP and therefore DATA
	EVE_cmd_dl_burst(DL_END);
 8003740:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 8003744:	f7ff f82c 	bl	80027a0 <EVE_cmd_dl_burst>


	/// Draw current POSITION MARKER in frame mode
	if(graphmode == 0){
 8003748:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800374c:	2b00      	cmp	r3, #0
 800374e:	d138      	bne.n	80037c2 <TFT_GraphData+0x202>
		EVE_cmd_dl_burst(DL_COLOR_RGB | markercolor);
 8003750:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003752:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003756:	4618      	mov	r0, r3
 8003758:	f7ff f822 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_BEGIN | EVE_LINE_STRIP);
 800375c:	481b      	ldr	r0, [pc, #108]	; (80037cc <TFT_GraphData+0x20c>)
 800375e:	f7ff f81f 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(VERTEX2F(x + padding + *SBuffer_curidx, y + padding - 5 ));
 8003762:	88fa      	ldrh	r2, [r7, #6]
 8003764:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003766:	4413      	add	r3, r2
 8003768:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800376a:	8812      	ldrh	r2, [r2, #0]
 800376c:	4413      	add	r3, r2
 800376e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003772:	03da      	lsls	r2, r3, #15
 8003774:	88b9      	ldrh	r1, [r7, #4]
 8003776:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003778:	440b      	add	r3, r1
 800377a:	3b05      	subs	r3, #5
 800377c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003780:	4313      	orrs	r3, r2
 8003782:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff f80a 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(VERTEX2F(x + padding + *SBuffer_curidx, y + padding + height + 5 ));
 800378c:	88fa      	ldrh	r2, [r7, #6]
 800378e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003790:	4413      	add	r3, r2
 8003792:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003794:	8812      	ldrh	r2, [r2, #0]
 8003796:	4413      	add	r3, r2
 8003798:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800379c:	03da      	lsls	r2, r3, #15
 800379e:	88b9      	ldrh	r1, [r7, #4]
 80037a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80037a2:	4419      	add	r1, r3
 80037a4:	883b      	ldrh	r3, [r7, #0]
 80037a6:	440b      	add	r3, r1
 80037a8:	3305      	adds	r3, #5
 80037aa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80037ae:	4313      	orrs	r3, r2
 80037b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7fe fff3 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_END);
 80037ba:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 80037be:	f7fe ffef 	bl	80027a0 <EVE_cmd_dl_burst>
	}
	/////////////// GRAPH END

}
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80037ca:	bf00      	nop
 80037cc:	1f000004 	.word	0x1f000004

080037d0 <touch_calibrate>:


void touch_calibrate(void) {
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
	//EVE_memWrite32(REG_TOUCH_TRANSFORM_D, 0x000001a3);
	//EVE_memWrite32(REG_TOUCH_TRANSFORM_E, 0x00005b33);
	//EVE_memWrite32(REG_TOUCH_TRANSFORM_F, 0xFFFbb870);

	// Actual values (measured with routine down below) by Rene S. at 20.12.2020 on Display SM-RVT43ULBNWC01 2031/20/609 00010
	EVE_memWrite32(REG_TOUCH_TRANSFORM_A, 0x000061c4);
 80037d4:	480e      	ldr	r0, [pc, #56]	; (8003810 <touch_calibrate+0x40>)
 80037d6:	f246 11c4 	movw	r1, #25028	; 0x61c4
 80037da:	f7fe fc2b 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(REG_TOUCH_TRANSFORM_B, 0x0000025d);
 80037de:	480d      	ldr	r0, [pc, #52]	; (8003814 <touch_calibrate+0x44>)
 80037e0:	f240 215d 	movw	r1, #605	; 0x25d
 80037e4:	f7fe fc26 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(REG_TOUCH_TRANSFORM_C, 0xfff14ab1);
 80037e8:	480b      	ldr	r0, [pc, #44]	; (8003818 <touch_calibrate+0x48>)
 80037ea:	490c      	ldr	r1, [pc, #48]	; (800381c <touch_calibrate+0x4c>)
 80037ec:	f7fe fc22 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(REG_TOUCH_TRANSFORM_D, 0xffffff91);
 80037f0:	480b      	ldr	r0, [pc, #44]	; (8003820 <touch_calibrate+0x50>)
 80037f2:	f06f 016e 	mvn.w	r1, #110	; 0x6e
 80037f6:	f7fe fc1d 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(REG_TOUCH_TRANSFORM_E, 0x00005b6b);
 80037fa:	480a      	ldr	r0, [pc, #40]	; (8003824 <touch_calibrate+0x54>)
 80037fc:	f645 316b 	movw	r1, #23403	; 0x5b6b
 8003800:	f7fe fc18 	bl	8002034 <EVE_memWrite32>
	EVE_memWrite32(REG_TOUCH_TRANSFORM_F, 0xFFFac7ab);
 8003804:	4808      	ldr	r0, [pc, #32]	; (8003828 <touch_calibrate+0x58>)
 8003806:	4909      	ldr	r1, [pc, #36]	; (800382c <touch_calibrate+0x5c>)
 8003808:	f7fe fc14 	bl	8002034 <EVE_memWrite32>
	EVE_cmd_dl(CMD_SWAP); /* make this list active */
	EVE_cmd_execute();

	while(1);
#endif
}
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	00302150 	.word	0x00302150
 8003814:	00302154 	.word	0x00302154
 8003818:	00302158 	.word	0x00302158
 800381c:	fff14ab1 	.word	0xfff14ab1
 8003820:	0030215c 	.word	0x0030215c
 8003824:	00302160 	.word	0x00302160
 8003828:	00302164 	.word	0x00302164
 800382c:	fffac7ab 	.word	0xfffac7ab

08003830 <TFT_init>:

uint8_t TFT_init(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
	/// Initializes EVE (or checks if its already initialized). Only at first sucessful EVE_init() the tft is set active, backlight is set to medium brightness, the pre-elaborated touch calibration is loaded and the static Background is initiated. Created by Rudolph Riedel, adapted by RS @ MCI 2020/21
	if(EVE_init() != 0)
 8003834:	f7fe fd8a 	bl	800234c <EVE_init>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d02e      	beq.n	800389c <TFT_init+0x6c>
	{
		#if defined (DEBUG_ENABLE)
			printf("TFT_init - EVE_init was ok, starting to init TFT!\n");
 800383e:	4819      	ldr	r0, [pc, #100]	; (80038a4 <TFT_init+0x74>)
 8003840:	f005 ff28 	bl	8009694 <puts>
		#endif
		// Mark Display as active (TFT_display only does anythin after his)
		tft_active = 1;
 8003844:	4b18      	ldr	r3, [pc, #96]	; (80038a8 <TFT_init+0x78>)
 8003846:	2201      	movs	r2, #1
 8003848:	701a      	strb	r2, [r3, #0]

		// Initial Backlight strength
		EVE_memWrite8(REG_PWM_DUTY, 0x30);	/* setup backlight, range is from 0 = off to 0x80 = max */
 800384a:	4818      	ldr	r0, [pc, #96]	; (80038ac <TFT_init+0x7c>)
 800384c:	2130      	movs	r1, #48	; 0x30
 800384e:	f7fe fb9d 	bl	8001f8c <EVE_memWrite8>

		// Write prerecorded touchscreen calibration back to display
		touch_calibrate();
 8003852:	f7ff ffbd 	bl	80037d0 <touch_calibrate>

		// Clear screen, set precision for VERTEX2F to 1 pixel and show DL for the first time
		EVE_start_cmd_burst(); /* start writing to the cmd-fifo as one stream of bytes, only sending the address once */
 8003856:	f7fe feb1 	bl	80025bc <EVE_start_cmd_burst>
		EVE_cmd_dl_burst(CMD_DLSTART); /* start the display list */
 800385a:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 800385e:	f7fe ff9f 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(TAG(0)); /* do not use the following objects for touch-detection */
 8003862:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 8003866:	f7fe ff9b 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_bgcolor_burst(MAIN_BGCOLOR);
 800386a:	4811      	ldr	r0, [pc, #68]	; (80038b0 <TFT_init+0x80>)
 800386c:	f7fe ffdc 	bl	8002828 <EVE_cmd_bgcolor_burst>
		EVE_cmd_dl_burst(VERTEX_FORMAT(0)); /* reduce precision for VERTEX2F to 1 pixel instead of 1/16 pixel default */
 8003870:	f04f 501c 	mov.w	r0, #654311424	; 0x27000000
 8003874:	f7fe ff94 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_CLEAR_RGB | WHITE); /* set the default clear color to white */
 8003878:	f06f 407d 	mvn.w	r0, #4244635648	; 0xfd000000
 800387c:	f7fe ff90 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_CLEAR | CLR_COL | CLR_STN | CLR_TAG); /* clear the screen - this and the previous prevent artifacts between lists, Attributes are the color, stencil and tag buffers */
 8003880:	480c      	ldr	r0, [pc, #48]	; (80038b4 <TFT_init+0x84>)
 8003882:	f7fe ff8d 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_DISPLAY); /* instruct the graphics processor to show the list */
 8003886:	2000      	movs	r0, #0
 8003888:	f7fe ff8a 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(CMD_SWAP); /* make this list active */
 800388c:	f06f 00fe 	mvn.w	r0, #254	; 0xfe
 8003890:	f7fe ff86 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_end_cmd_burst(); /* stop writing to the cmd-fifo, the cmd-FIFO will be executed automatically after this or when DMA is done */
 8003894:	f7fe feb8 	bl	8002608 <EVE_end_cmd_burst>
		return 1;
 8003898:	2301      	movs	r3, #1
 800389a:	e000      	b.n	800389e <TFT_init+0x6e>
	}
	else{
		return 0;
 800389c:	2300      	movs	r3, #0
	}
}
 800389e:	4618      	mov	r0, r3
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	0800bc0c 	.word	0x0800bc0c
 80038a8:	1ffe8aa1 	.word	0x1ffe8aa1
 80038ac:	003020d4 	.word	0x003020d4
 80038b0:	00f5f1ee 	.word	0x00f5f1ee
 80038b4:	26000007 	.word	0x26000007

080038b8 <TFT_display_init_screen>:

void TFT_display_init_screen(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
	/// Display logo over full screen
	if(tft_active != 0)
 80038bc:	4b1a      	ldr	r3, [pc, #104]	; (8003928 <TFT_display_init_screen+0x70>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d030      	beq.n	8003926 <TFT_display_init_screen+0x6e>
	{
		EVE_cmd_inflate(MEM_LOGO, logo_init, sizeof(logo_init)); /* load logo into gfx-memory and de-compress it */
 80038c4:	2000      	movs	r0, #0
 80038c6:	4919      	ldr	r1, [pc, #100]	; (800392c <TFT_display_init_screen+0x74>)
 80038c8:	f644 7204 	movw	r2, #20228	; 0x4f04
 80038cc:	f7fe fd06 	bl	80022dc <EVE_cmd_inflate>

		EVE_start_cmd_burst(); /* start writing to the cmd-fifo as one stream of bytes, only sending the address once */
 80038d0:	f7fe fe74 	bl	80025bc <EVE_start_cmd_burst>

		EVE_cmd_dl_burst(CMD_DLSTART); /* start the display list */
 80038d4:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 80038d8:	f7fe ff62 	bl	80027a0 <EVE_cmd_dl_burst>
		//EVE_cmd_dl_burst(VERTEX_FORMAT(0)); /* reduce precision for VERTEX2F to 1 pixel instead of 1/16 pixel default */
		EVE_cmd_dl_burst(DL_CLEAR_RGB | WHITE); /* set the default clear color to white */
 80038dc:	f06f 407d 	mvn.w	r0, #4244635648	; 0xfd000000
 80038e0:	f7fe ff5e 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_CLEAR | CLR_COL | CLR_STN | CLR_TAG); /* clear the screen - this and the previous prevent artifacts between lists, Attributes are the color, stencil and tag buffers */
 80038e4:	4812      	ldr	r0, [pc, #72]	; (8003930 <TFT_display_init_screen+0x78>)
 80038e6:	f7fe ff5b 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(TAG(0));
 80038ea:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 80038ee:	f7fe ff57 	bl	80027a0 <EVE_cmd_dl_burst>

		EVE_cmd_setbitmap_burst(MEM_LOGO, EVE_ARGB1555, 308, 250);
 80038f2:	2000      	movs	r0, #0
 80038f4:	2100      	movs	r1, #0
 80038f6:	f44f 729a 	mov.w	r2, #308	; 0x134
 80038fa:	23fa      	movs	r3, #250	; 0xfa
 80038fc:	f7ff f874 	bl	80029e8 <EVE_cmd_setbitmap_burst>
		EVE_cmd_dl_burst(DL_BEGIN | EVE_BITMAPS);
 8003900:	480c      	ldr	r0, [pc, #48]	; (8003934 <TFT_display_init_screen+0x7c>)
 8003902:	f7fe ff4d 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(VERTEX2F(86*16, 11*16));  //105*16
 8003906:	480c      	ldr	r0, [pc, #48]	; (8003938 <TFT_display_init_screen+0x80>)
 8003908:	f7fe ff4a 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_END);
 800390c:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 8003910:	f7fe ff46 	bl	80027a0 <EVE_cmd_dl_burst>


		EVE_cmd_dl_burst(DL_DISPLAY); /* instruct the graphics processor to show the list */
 8003914:	2000      	movs	r0, #0
 8003916:	f7fe ff43 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(CMD_SWAP); /* make this list active */
 800391a:	f06f 00fe 	mvn.w	r0, #254	; 0xfe
 800391e:	f7fe ff3f 	bl	80027a0 <EVE_cmd_dl_burst>

		EVE_end_cmd_burst(); /* stop writing to the cmd-fifo, the cmd-FIFO will be executed automatically after this or when DMA is done */
 8003922:	f7fe fe71 	bl	8002608 <EVE_end_cmd_burst>
	}
}
 8003926:	bd80      	pop	{r7, pc}
 8003928:	1ffe8aa1 	.word	0x1ffe8aa1
 800392c:	0800bc40 	.word	0x0800bc40
 8003930:	26000007 	.word	0x26000007
 8003934:	1f000001 	.word	0x1f000001
 8003938:	42b000b0 	.word	0x42b000b0

0800393c <TFT_display_static>:



void TFT_display_static(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
	// Static portion of display-handling, meant to be called once at startup. Created by Rudolph Riedel, adapted by RS @ MCI 2020/21
	EVE_cmd_dl(CMD_DLSTART); // Start a new display list (resets REG_CMD_DL to 0)
 8003940:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 8003944:	f7fe ff18 	bl	8002778 <EVE_cmd_dl>

	/// Main settings
	EVE_cmd_dl(TAG(1)); /* give everything considered background area tag 1 -> used for wipe feature*/
 8003948:	4821      	ldr	r0, [pc, #132]	; (80039d0 <TFT_display_static+0x94>)
 800394a:	f7fe ff15 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_bgcolor(MAIN_BGCOLOR); /* light grey */
 800394e:	4821      	ldr	r0, [pc, #132]	; (80039d4 <TFT_display_static+0x98>)
 8003950:	f7fe ff42 	bl	80027d8 <EVE_cmd_bgcolor>
	EVE_cmd_dl(VERTEX_FORMAT(0)); /* reduce precision for VERTEX2F to 1 pixel instead of 1/16 pixel default */
 8003954:	f04f 501c 	mov.w	r0, #654311424	; 0x27000000
 8003958:	f7fe ff0e 	bl	8002778 <EVE_cmd_dl>
	// Main Rectangle
	EVE_cmd_dl(DL_COLOR_RGB | MAIN_BGCOLOR);
 800395c:	481e      	ldr	r0, [pc, #120]	; (80039d8 <TFT_display_static+0x9c>)
 800395e:	f7fe ff0b 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_BEGIN | EVE_RECTS);
 8003962:	481e      	ldr	r0, [pc, #120]	; (80039dc <TFT_display_static+0xa0>)
 8003964:	f7fe ff08 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(0, 0));
 8003968:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800396c:	f7fe ff04 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(EVE_HSIZE, EVE_VSIZE));
 8003970:	481b      	ldr	r0, [pc, #108]	; (80039e0 <TFT_display_static+0xa4>)
 8003972:	f7fe ff01 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_END);
 8003976:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 800397a:	f7fe fefd 	bl	8002778 <EVE_cmd_dl>


	/////////////// Execute current menu specific code
	(*TFT_display_static_cur_Menu__fptr_arr[TFT_cur_Menu])();
 800397e:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <TFT_display_static+0xa8>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	b25b      	sxtb	r3, r3
 8003984:	4a18      	ldr	r2, [pc, #96]	; (80039e8 <TFT_display_static+0xac>)
 8003986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398a:	4798      	blx	r3



	// Wait for Display to be finished
	while (EVE_busy());
 800398c:	bf00      	nop
 800398e:	f7fe fb89 	bl	80020a4 <EVE_busy>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1fa      	bne.n	800398e <TFT_display_static+0x52>

	// Get size of the current display list
	num_dl_static = EVE_memRead16(REG_CMD_DL); // REG_CMD_DL = Command display list offset
 8003998:	4814      	ldr	r0, [pc, #80]	; (80039ec <TFT_display_static+0xb0>)
 800399a:	f7fe fa85 	bl	8001ea8 <EVE_memRead16>
 800399e:	4603      	mov	r3, r0
 80039a0:	461a      	mov	r2, r3
 80039a2:	4b13      	ldr	r3, [pc, #76]	; (80039f0 <TFT_display_static+0xb4>)
 80039a4:	601a      	str	r2, [r3, #0]

	// Copy "num_dl_static" bytes from pointer "EVE_RAM_DL" to pointer "MEM_DL_STATIC"
	EVE_cmd_memcpy(MEM_DL_STATIC, EVE_RAM_DL, num_dl_static);
 80039a6:	4b12      	ldr	r3, [pc, #72]	; (80039f0 <TFT_display_static+0xb4>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f44f 207f 	mov.w	r0, #1044480	; 0xff000
 80039ae:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
 80039b2:	461a      	mov	r2, r3
 80039b4:	f7fe fcac 	bl	8002310 <EVE_cmd_memcpy>
	while (EVE_busy());
 80039b8:	bf00      	nop
 80039ba:	f7fe fb73 	bl	80020a4 <EVE_busy>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1fa      	bne.n	80039ba <TFT_display_static+0x7e>

	// The menu is now established and can be set as last known menu
	TFT_last_Menu = TFT_cur_Menu;
 80039c4:	4b07      	ldr	r3, [pc, #28]	; (80039e4 <TFT_display_static+0xa8>)
 80039c6:	781a      	ldrb	r2, [r3, #0]
 80039c8:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <TFT_display_static+0xb8>)
 80039ca:	701a      	strb	r2, [r3, #0]
}
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	03000001 	.word	0x03000001
 80039d4:	00f5f1ee 	.word	0x00f5f1ee
 80039d8:	04f5f1ee 	.word	0x04f5f1ee
 80039dc:	1f000009 	.word	0x1f000009
 80039e0:	40f00110 	.word	0x40f00110
 80039e4:	1ffe8aa2 	.word	0x1ffe8aa2
 80039e8:	1ffe8814 	.word	0x1ffe8814
 80039ec:	00302100 	.word	0x00302100
 80039f0:	1ffe8f28 	.word	0x1ffe8f28
 80039f4:	1ffe8800 	.word	0x1ffe8800

080039f8 <TFT_touch>:

void TFT_touch(void)
{
 80039f8:	b590      	push	{r4, r7, lr}
 80039fa:	b087      	sub	sp, #28
 80039fc:	af02      	add	r7, sp, #8
	/// Check for touch events and setup vars for TFT_display() (Buttons). Created by Rudolph Riedel, adapted by RS @ MCI 2020/21
	// Init vars
	uint8_t tag; // temporary store of received touched tag
	
	// If Display is still busy, skip this evaluation to prevent hanging, glitches and flickers
	if(EVE_busy()) { return; } /* is EVE still processing the last display list? */
 80039fe:	f7fe fb51 	bl	80020a4 <EVE_busy>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d000      	beq.n	8003a0a <TFT_touch+0x12>
 8003a08:	e0d9      	b.n	8003bbe <TFT_touch+0x1c6>

	// Read the value for the first touch point
	tag = EVE_memRead8(REG_TOUCH_TAG);
 8003a0a:	486e      	ldr	r0, [pc, #440]	; (8003bc4 <TFT_touch+0x1cc>)
 8003a0c:	f7fe fa26 	bl	8001e5c <EVE_memRead8>
 8003a10:	4603      	mov	r3, r0
 8003a12:	73fb      	strb	r3, [r7, #15]
	// Read currently touched position in pixels
	uint32_t TouchXY = EVE_memRead32(REG_TOUCH_SCREEN_XY); // Currently touched X and Y coordinate from register (1.byte=X, 2.byte=Y)
 8003a14:	486c      	ldr	r0, [pc, #432]	; (8003bc8 <TFT_touch+0x1d0>)
 8003a16:	f7fe fa79 	bl	8001f0c <EVE_memRead32>
 8003a1a:	60b8      	str	r0, [r7, #8]
	uint16_t Y = TouchXY;
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	80fb      	strh	r3, [r7, #6]
	uint16_t X = TouchXY >> 16;
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	0c1b      	lsrs	r3, r3, #16
 8003a24:	80bb      	strh	r3, [r7, #4]

	/// If a swipe is in progress save start coordinates (once at start), calculate swipe distance and detect the end-of-touch (debounced).
	/// A swipe gets started by a touch tag action (switch statement below) and lasts till no touch was detected for at least 5 executions (debounce).
	/// At an end-of-touch the evoking tag is run one again so it can execute final actions.
	if(swipeInProgress){
 8003a26:	4b69      	ldr	r3, [pc, #420]	; (8003bcc <TFT_touch+0x1d4>)
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d041      	beq.n	8003ab2 <TFT_touch+0xba>
		// If the initial touched position is not set, remember it (used to determine how far the user swiped)
		if(swipeInitialTouch_X == 32768 && swipeInitialTouch_Y == 32768){
 8003a2e:	4b68      	ldr	r3, [pc, #416]	; (8003bd0 <TFT_touch+0x1d8>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a36:	d10a      	bne.n	8003a4e <TFT_touch+0x56>
 8003a38:	4b66      	ldr	r3, [pc, #408]	; (8003bd4 <TFT_touch+0x1dc>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a40:	d105      	bne.n	8003a4e <TFT_touch+0x56>
			swipeInitialTouch_X = X;
 8003a42:	88bb      	ldrh	r3, [r7, #4]
 8003a44:	4a62      	ldr	r2, [pc, #392]	; (8003bd0 <TFT_touch+0x1d8>)
 8003a46:	6013      	str	r3, [r2, #0]
			swipeInitialTouch_Y = Y;
 8003a48:	88fb      	ldrh	r3, [r7, #6]
 8003a4a:	4a62      	ldr	r2, [pc, #392]	; (8003bd4 <TFT_touch+0x1dc>)
 8003a4c:	6013      	str	r3, [r2, #0]
		}

		// Update the currently swiped distance and its direction if the background is still touched (tag==1) and the positions are valid
		// Note a positive effect: If the tag somehow changes or the position get invalid (happens at corners) the last valid distances and effects survive
		if(X < 32768 && Y < 32768){
 8003a4e:	88bb      	ldrh	r3, [r7, #4]
 8003a50:	b21b      	sxth	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	db0f      	blt.n	8003a76 <TFT_touch+0x7e>
 8003a56:	88fb      	ldrh	r3, [r7, #6]
 8003a58:	b21b      	sxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	db0b      	blt.n	8003a76 <TFT_touch+0x7e>
			swipeDistance_X = swipeInitialTouch_X - X;
 8003a5e:	4b5c      	ldr	r3, [pc, #368]	; (8003bd0 <TFT_touch+0x1d8>)
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	88bb      	ldrh	r3, [r7, #4]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	4a5c      	ldr	r2, [pc, #368]	; (8003bd8 <TFT_touch+0x1e0>)
 8003a68:	6013      	str	r3, [r2, #0]
			swipeDistance_Y = swipeInitialTouch_Y - Y;
 8003a6a:	4b5a      	ldr	r3, [pc, #360]	; (8003bd4 <TFT_touch+0x1dc>)
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	4a5a      	ldr	r2, [pc, #360]	; (8003bdc <TFT_touch+0x1e4>)
 8003a74:	6013      	str	r3, [r2, #0]
		}

		// Increase end-of-touch debounce timer
		if(tag == 0) swipeEndOfTouch_Debounce++;
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d105      	bne.n	8003a88 <TFT_touch+0x90>
 8003a7c:	4b58      	ldr	r3, [pc, #352]	; (8003be0 <TFT_touch+0x1e8>)
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	3301      	adds	r3, #1
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	4b56      	ldr	r3, [pc, #344]	; (8003be0 <TFT_touch+0x1e8>)
 8003a86:	701a      	strb	r2, [r3, #0]

		// Detect end-of-touch (Swipe ends if there was no touch detected for 5 cycles)
		if(swipeEndOfTouch_Debounce >= 5){
 8003a88:	4b55      	ldr	r3, [pc, #340]	; (8003be0 <TFT_touch+0x1e8>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b04      	cmp	r3, #4
 8003a8e:	d910      	bls.n	8003ab2 <TFT_touch+0xba>
			// Execute the tag action that invoked the swipe process one last time
			tag = swipeEvokedBy;
 8003a90:	4b54      	ldr	r3, [pc, #336]	; (8003be4 <TFT_touch+0x1ec>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	73fb      	strb	r3, [r7, #15]

			// Reset swipe feature variables
			swipeInProgress = 0;
 8003a96:	4b4d      	ldr	r3, [pc, #308]	; (8003bcc <TFT_touch+0x1d4>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	701a      	strb	r2, [r3, #0]
			swipeEndOfTouch_Debounce = 0;
 8003a9c:	4b50      	ldr	r3, [pc, #320]	; (8003be0 <TFT_touch+0x1e8>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	701a      	strb	r2, [r3, #0]
			swipeInitialTouch_X = 32768;
 8003aa2:	4b4b      	ldr	r3, [pc, #300]	; (8003bd0 <TFT_touch+0x1d8>)
 8003aa4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003aa8:	601a      	str	r2, [r3, #0]
			swipeInitialTouch_Y = 32768;
 8003aaa:	4b4a      	ldr	r3, [pc, #296]	; (8003bd4 <TFT_touch+0x1dc>)
 8003aac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ab0:	601a      	str	r2, [r3, #0]
		}
	}


	// Execute action based on touched tag
	switch(tag)
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d002      	beq.n	8003abe <TFT_touch+0xc6>
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d004      	beq.n	8003ac6 <TFT_touch+0xce>
 8003abc:	e06e      	b.n	8003b9c <TFT_touch+0x1a4>
	{
		// nothing touched - reset states and locks
		case 0:
			toggle_lock = 0;
 8003abe:	4b4a      	ldr	r3, [pc, #296]	; (8003be8 <TFT_touch+0x1f0>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	701a      	strb	r2, [r3, #0]
			break;
 8003ac4:	e07b      	b.n	8003bbe <TFT_touch+0x1c6>
		// Background elements are touched - detect swipes to left/right for menu changes
		case 1:
			// Init a new swipe - if it isn't already running (and no end-of-touch of a previous swipe is detected)
			if(swipeInProgress == 0 && swipeEvokedBy == 0){
 8003ac6:	4b41      	ldr	r3, [pc, #260]	; (8003bcc <TFT_touch+0x1d4>)
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10a      	bne.n	8003ae4 <TFT_touch+0xec>
 8003ace:	4b45      	ldr	r3, [pc, #276]	; (8003be4 <TFT_touch+0x1ec>)
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <TFT_touch+0xec>
				// Initial touch on background was detected - init swipe and mark me as elicitor
				swipeInProgress = 1;
 8003ad6:	4b3d      	ldr	r3, [pc, #244]	; (8003bcc <TFT_touch+0x1d4>)
 8003ad8:	2201      	movs	r2, #1
 8003ada:	701a      	strb	r2, [r3, #0]
				swipeEvokedBy = 1;
 8003adc:	4b41      	ldr	r3, [pc, #260]	; (8003be4 <TFT_touch+0x1ec>)
 8003ade:	2201      	movs	r2, #1
 8003ae0:	701a      	strb	r2, [r3, #0]
 8003ae2:	e05a      	b.n	8003b9a <TFT_touch+0x1a2>
			}
			// Evaluate current status of the swipe - if it is in progress and evoked by me
			else if(swipeInProgress == 1 && swipeEvokedBy == 1){
 8003ae4:	4b39      	ldr	r3, [pc, #228]	; (8003bcc <TFT_touch+0x1d4>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d126      	bne.n	8003b3a <TFT_touch+0x142>
 8003aec:	4b3d      	ldr	r3, [pc, #244]	; (8003be4 <TFT_touch+0x1ec>)
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d122      	bne.n	8003b3a <TFT_touch+0x142>
				// If the user swiped more on x than on y-axis he probably wants to swipe left/right
				if(abs(swipeDistance_X) > abs(swipeDistance_Y)){
 8003af4:	4b38      	ldr	r3, [pc, #224]	; (8003bd8 <TFT_touch+0x1e0>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003afc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003b00:	4b36      	ldr	r3, [pc, #216]	; (8003bdc <TFT_touch+0x1e4>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	bfb8      	it	lt
 8003b08:	425b      	neglt	r3, r3
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	dd14      	ble.n	8003b38 <TFT_touch+0x140>
					if(swipeDistance_X > 50)      	// swipe to left
 8003b0e:	4b32      	ldr	r3, [pc, #200]	; (8003bd8 <TFT_touch+0x1e0>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b32      	cmp	r3, #50	; 0x32
 8003b14:	dd03      	ble.n	8003b1e <TFT_touch+0x126>
						swipeDetect = Left;
 8003b16:	4b35      	ldr	r3, [pc, #212]	; (8003bec <TFT_touch+0x1f4>)
 8003b18:	2203      	movs	r2, #3
 8003b1a:	701a      	strb	r2, [r3, #0]
 8003b1c:	e00c      	b.n	8003b38 <TFT_touch+0x140>
					else if(swipeDistance_X < -50)	// swipe to right
 8003b1e:	4b2e      	ldr	r3, [pc, #184]	; (8003bd8 <TFT_touch+0x1e0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f113 0f32 	cmn.w	r3, #50	; 0x32
 8003b26:	da03      	bge.n	8003b30 <TFT_touch+0x138>
						swipeDetect = Right;
 8003b28:	4b30      	ldr	r3, [pc, #192]	; (8003bec <TFT_touch+0x1f4>)
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	701a      	strb	r2, [r3, #0]
 8003b2e:	e003      	b.n	8003b38 <TFT_touch+0x140>
					else
						swipeDetect = None;
 8003b30:	4b2e      	ldr	r3, [pc, #184]	; (8003bec <TFT_touch+0x1f4>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	701a      	strb	r2, [r3, #0]
				swipeEvokedBy = 1;
			}
			// Evaluate current status of the swipe - if it is in progress and evoked by me
			else if(swipeInProgress == 1 && swipeEvokedBy == 1){
				// If the user swiped more on x than on y-axis he probably wants to swipe left/right
				if(abs(swipeDistance_X) > abs(swipeDistance_Y)){
 8003b36:	e030      	b.n	8003b9a <TFT_touch+0x1a2>
 8003b38:	e02f      	b.n	8003b9a <TFT_touch+0x1a2>
					else
						swipeDetect = None;
				}
			}
			// Final actions after end-of-touch was detected - if the swipe is not in progress but swipeEvokedBy is still on me
			else if(swipeInProgress == 0 && swipeEvokedBy == 1){
 8003b3a:	4b24      	ldr	r3, [pc, #144]	; (8003bcc <TFT_touch+0x1d4>)
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d12b      	bne.n	8003b9a <TFT_touch+0x1a2>
 8003b42:	4b28      	ldr	r3, [pc, #160]	; (8003be4 <TFT_touch+0x1ec>)
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d127      	bne.n	8003b9a <TFT_touch+0x1a2>
				// Change menu if swipe was detected
				if(swipeDetect == Left && TFT_cur_Menu < (TFT_MENU_SIZE-1)) TFT_cur_Menu++;
 8003b4a:	4b28      	ldr	r3, [pc, #160]	; (8003bec <TFT_touch+0x1f4>)
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b03      	cmp	r3, #3
 8003b50:	d10d      	bne.n	8003b6e <TFT_touch+0x176>
 8003b52:	4b27      	ldr	r3, [pc, #156]	; (8003bf0 <TFT_touch+0x1f8>)
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d109      	bne.n	8003b6e <TFT_touch+0x176>
 8003b5a:	4b25      	ldr	r3, [pc, #148]	; (8003bf0 <TFT_touch+0x1f8>)
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	3301      	adds	r3, #1
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	4b21      	ldr	r3, [pc, #132]	; (8003bf0 <TFT_touch+0x1f8>)
 8003b6a:	701a      	strb	r2, [r3, #0]
 8003b6c:	e011      	b.n	8003b92 <TFT_touch+0x19a>
				else if(swipeDetect == Right && TFT_cur_Menu > 0) TFT_cur_Menu--;
 8003b6e:	4b1f      	ldr	r3, [pc, #124]	; (8003bec <TFT_touch+0x1f4>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d10d      	bne.n	8003b92 <TFT_touch+0x19a>
 8003b76:	4b1e      	ldr	r3, [pc, #120]	; (8003bf0 <TFT_touch+0x1f8>)
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	b25b      	sxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	dd08      	ble.n	8003b92 <TFT_touch+0x19a>
 8003b80:	4b1b      	ldr	r3, [pc, #108]	; (8003bf0 <TFT_touch+0x1f8>)
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	4b18      	ldr	r3, [pc, #96]	; (8003bf0 <TFT_touch+0x1f8>)
 8003b90:	701a      	strb	r2, [r3, #0]

				// Finalize swipe by resetting swipeEvokedBy
				swipeEvokedBy = 0;
 8003b92:	4b14      	ldr	r3, [pc, #80]	; (8003be4 <TFT_touch+0x1ec>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003b98:	e011      	b.n	8003bbe <TFT_touch+0x1c6>
 8003b9a:	e010      	b.n	8003bbe <TFT_touch+0x1c6>
		default:
			// Execute current menu specific code
			(*TFT_touch_cur_Menu__fptr_arr[TFT_cur_Menu])(tag, swipeInProgress, &swipeEvokedBy, &swipeDistance_X, &swipeDistance_Y);
 8003b9c:	4b14      	ldr	r3, [pc, #80]	; (8003bf0 <TFT_touch+0x1f8>)
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	b25b      	sxtb	r3, r3
 8003ba2:	4a14      	ldr	r2, [pc, #80]	; (8003bf4 <TFT_touch+0x1fc>)
 8003ba4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003ba8:	4b08      	ldr	r3, [pc, #32]	; (8003bcc <TFT_touch+0x1d4>)
 8003baa:	781a      	ldrb	r2, [r3, #0]
 8003bac:	7bf9      	ldrb	r1, [r7, #15]
 8003bae:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <TFT_touch+0x1e4>)
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	4608      	mov	r0, r1
 8003bb4:	4611      	mov	r1, r2
 8003bb6:	4a0b      	ldr	r2, [pc, #44]	; (8003be4 <TFT_touch+0x1ec>)
 8003bb8:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <TFT_touch+0x1e0>)
 8003bba:	47a0      	blx	r4
			break;
 8003bbc:	bf00      	nop
	}

	//printf("%d %d %d %d-%d\n", swipeInProgress, (int)swipeDetect, TFT_cur_Menu, swipeInitialTouch_X, X);
}
 8003bbe:	3714      	adds	r7, #20
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd90      	pop	{r4, r7, pc}
 8003bc4:	0030212c 	.word	0x0030212c
 8003bc8:	00302124 	.word	0x00302124
 8003bcc:	1ffe8aa4 	.word	0x1ffe8aa4
 8003bd0:	1ffe881c 	.word	0x1ffe881c
 8003bd4:	1ffe8820 	.word	0x1ffe8820
 8003bd8:	1ffe8aa8 	.word	0x1ffe8aa8
 8003bdc:	1ffe8aac 	.word	0x1ffe8aac
 8003be0:	1ffe8ab0 	.word	0x1ffe8ab0
 8003be4:	1ffe8aa5 	.word	0x1ffe8aa5
 8003be8:	1ffe8e64 	.word	0x1ffe8e64
 8003bec:	1ffe8aa3 	.word	0x1ffe8aa3
 8003bf0:	1ffe8aa2 	.word	0x1ffe8aa2
 8003bf4:	1ffe880c 	.word	0x1ffe880c

08003bf8 <TFT_display>:

void TFT_display(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
	/// Dynamic portion of display-handling, meant to be called every 20ms or more. Created by Rudolph Riedel, extensively adapted by RS @ MCI 2020/21
	///

	if(tft_active != 0)
 8003bfc:	4b1c      	ldr	r3, [pc, #112]	; (8003c70 <TFT_display+0x78>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d033      	beq.n	8003c6c <TFT_display+0x74>
	{
		// Setup static part of the current menu - only needed once when the menu is changed
		if(TFT_last_Menu != TFT_cur_Menu)
 8003c04:	4b1b      	ldr	r3, [pc, #108]	; (8003c74 <TFT_display+0x7c>)
 8003c06:	781a      	ldrb	r2, [r3, #0]
 8003c08:	4b1b      	ldr	r3, [pc, #108]	; (8003c78 <TFT_display+0x80>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	b252      	sxtb	r2, r2
 8003c0e:	b25b      	sxtb	r3, r3
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d001      	beq.n	8003c18 <TFT_display+0x20>
			TFT_display_static();
 8003c14:	f7ff fe92 	bl	800393c <TFT_display_static>
			uint16_t cmd_fifo_size;
			cmd_fifo_size = EVE_dma_buffer_index*4; /* without DMA there is no way to tell how many bytes are written to the cmd-fifo */
		#endif

		// Get values from display before burst starts (is not possible during!)
		TFT_display_get_values();
 8003c18:	f002 fe66 	bl	80068e8 <TFT_display_get_values>


		// Start Burst (start writing to the cmd-fifo as one stream of bytes, only sending the address once)
		EVE_start_cmd_burst();
 8003c1c:	f7fe fcce 	bl	80025bc <EVE_start_cmd_burst>


		/////////////// Start the actual display list
		EVE_cmd_dl_burst(CMD_DLSTART);
 8003c20:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 8003c24:	f7fe fdbc 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_CLEAR_RGB | WHITE); /* set the default clear color to white */
 8003c28:	f06f 407d 	mvn.w	r0, #4244635648	; 0xfd000000
 8003c2c:	f7fe fdb8 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(DL_CLEAR | CLR_COL | CLR_STN | CLR_TAG); /* clear the screen - this and the previous prevent artifacts between lists, Attributes are the color, stencil and tag buffers */
 8003c30:	4812      	ldr	r0, [pc, #72]	; (8003c7c <TFT_display+0x84>)
 8003c32:	f7fe fdb5 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(TAG(0));
 8003c36:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 8003c3a:	f7fe fdb1 	bl	80027a0 <EVE_cmd_dl_burst>

		// Insert static part of display-list from copy in gfx-mem
		EVE_cmd_append_burst(MEM_DL_STATIC, num_dl_static);
 8003c3e:	4b10      	ldr	r3, [pc, #64]	; (8003c80 <TFT_display+0x88>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f44f 207f 	mov.w	r0, #1044480	; 0xff000
 8003c46:	4619      	mov	r1, r3
 8003c48:	f7fe fdb4 	bl	80027b4 <EVE_cmd_append_burst>


		/////////////// Execute current menu specific code
		(*TFT_display_cur_Menu__fptr_arr[TFT_cur_Menu])();
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	; (8003c78 <TFT_display+0x80>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	b25b      	sxtb	r3, r3
 8003c52:	4a0c      	ldr	r2, [pc, #48]	; (8003c84 <TFT_display+0x8c>)
 8003c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c58:	4798      	blx	r3


		/////////////// Finish Display list and burst
		EVE_cmd_dl_burst(DL_DISPLAY); /* instruct the graphics processor to show the list */
 8003c5a:	2000      	movs	r0, #0
 8003c5c:	f7fe fda0 	bl	80027a0 <EVE_cmd_dl_burst>
		EVE_cmd_dl_burst(CMD_SWAP); /* make this list active */
 8003c60:	f06f 00fe 	mvn.w	r0, #254	; 0xfe
 8003c64:	f7fe fd9c 	bl	80027a0 <EVE_cmd_dl_burst>

		EVE_end_cmd_burst(); /* stop writing to the cmd-fifo, the cmd-FIFO will be executed automatically after this or when DMA is done */
 8003c68:	f7fe fcce 	bl	8002608 <EVE_end_cmd_burst>
	}
}
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	1ffe8aa1 	.word	0x1ffe8aa1
 8003c74:	1ffe8800 	.word	0x1ffe8800
 8003c78:	1ffe8aa2 	.word	0x1ffe8aa2
 8003c7c:	26000007 	.word	0x26000007
 8003c80:	1ffe8f28 	.word	0x1ffe8f28
 8003c84:	1ffe8804 	.word	0x1ffe8804

08003c88 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
 8003c94:	78fb      	ldrb	r3, [r7, #3]
 8003c96:	2201      	movs	r2, #1
 8003c98:	409a      	lsls	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	60da      	str	r2, [r3, #12]
}
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	60da      	str	r2, [r3, #12]
}
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	611a      	str	r2, [r3, #16]
}
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8003ce4:	887a      	ldrh	r2, [r7, #2]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8003d00:	887a      	ldrh	r2, [r7, #2]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	611a      	str	r2, [r3, #16]
}
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop

08003d2c <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
                                                const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	460b      	mov	r3, r1
 8003d36:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	2101      	movs	r1, #1
 8003d42:	fa01 f303 	lsl.w	r3, r1, r3
 8003d46:	431a      	orrs	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
 8003d60:	2300      	movs	r3, #0
 8003d62:	73fb      	strb	r3, [r7, #15]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003d6a:	f083 0301 	eor.w	r3, r3, #1
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d009      	beq.n	8003d88 <TIMER_Init+0x30>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d104      	bne.n	8003d88 <TIMER_Init+0x30>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f808 	bl	8003d94 <TIMER_CCU4_lInit>
 8003d84:	4603      	mov	r3, r0
 8003d86:	73fb      	strb	r3, [r7, #15]
      status = TIMER_CCU8_lInit(handle_ptr);
    }
#endif
  }

  return (status);
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop

08003d94 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f002 f899 	bl	8005ed8 <GLOBAL_CCU4_Init>
 8003da6:	4603      	mov	r3, r0
 8003da8:	73fb      	strb	r3, [r7, #15]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	689a      	ldr	r2, [r3, #8]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	7e1b      	ldrb	r3, [r3, #24]
 8003db4:	4610      	mov	r0, r2
 8003db6:	4619      	mov	r1, r3
 8003db8:	f7ff ff66 	bl	8003c88 <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	695a      	ldr	r2, [r3, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	69db      	ldr	r3, [r3, #28]
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	f7fd f956 	bl	8001078 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 f82d 	bl	8003e2c <TIMER_CCU4_lShadowTransfer>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00f      	beq.n	8003dfc <TIMER_CCU4_lInit+0x68>
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	695a      	ldr	r2, [r3, #20]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003de6:	4610      	mov	r0, r2
 8003de8:	2100      	movs	r1, #0
 8003dea:	461a      	mov	r2, r3
 8003dec:	f7fd f97a 	bl	80010e4 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	4618      	mov	r0, r3
 8003df6:	2100      	movs	r1, #0
 8003df8:	f7ff ff98 	bl	8003d2c <XMC_CCU4_SLICE_EnableEvent>
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7ff ff5d 	bl	8003cc0 <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d004      	beq.n	8003e22 <TIMER_CCU4_lInit+0x8e>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff ff43 	bl	8003ca8 <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
 8003e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	695a      	ldr	r2, [r3, #20]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	4619      	mov	r1, r3
 8003e40:	f7ff ff4a 	bl	8003cd8 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	f7ff ff52 	bl	8003cf4 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	4610      	mov	r0, r2
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	f7ff ff57 	bl	8003d10 <XMC_CCU4_EnableShadowTransfer>
}
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e6c:	4b04      	ldr	r3, [pc, #16]	; (8003e80 <__NVIC_GetPriorityGrouping+0x18>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003e74:	0a1b      	lsrs	r3, r3, #8
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	e000ed00 	.word	0xe000ed00

08003e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	6039      	str	r1, [r7, #0]
 8003e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	db0a      	blt.n	8003eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e98:	490d      	ldr	r1, [pc, #52]	; (8003ed0 <__NVIC_SetPriority+0x4c>)
 8003e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	0092      	lsls	r2, r2, #2
 8003ea4:	b2d2      	uxtb	r2, r2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8003eac:	e00a      	b.n	8003ec4 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eae:	4909      	ldr	r1, [pc, #36]	; (8003ed4 <__NVIC_SetPriority+0x50>)
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	3b04      	subs	r3, #4
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	0092      	lsls	r2, r2, #2
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	440b      	add	r3, r1
 8003ec2:	761a      	strb	r2, [r3, #24]
  }
}
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	e000e100 	.word	0xe000e100
 8003ed4:	e000ed00 	.word	0xe000ed00

08003ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b089      	sub	sp, #36	; 0x24
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	f1c3 0307 	rsb	r3, r3, #7
 8003ef2:	2b06      	cmp	r3, #6
 8003ef4:	bf28      	it	cs
 8003ef6:	2306      	movcs	r3, #6
 8003ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	3306      	adds	r3, #6
 8003efe:	2b06      	cmp	r3, #6
 8003f00:	d902      	bls.n	8003f08 <NVIC_EncodePriority+0x30>
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	e000      	b.n	8003f0a <NVIC_EncodePriority+0x32>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	1e5a      	subs	r2, r3, #1
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	401a      	ands	r2, r3
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2101      	movs	r1, #1
 8003f22:	fa01 f303 	lsl.w	r3, r1, r3
 8003f26:	1e59      	subs	r1, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003f2c:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3724      	adds	r7, #36	; 0x24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop

08003f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f4c:	d301      	bcc.n	8003f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e00f      	b.n	8003f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f52:	4a0a      	ldr	r2, [pc, #40]	; (8003f7c <SysTick_Config+0x40>)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3b01      	subs	r3, #1
 8003f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f5e:	213f      	movs	r1, #63	; 0x3f
 8003f60:	f7ff ff90 	bl	8003e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f64:	4b05      	ldr	r3, [pc, #20]	; (8003f7c <SysTick_Config+0x40>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f6a:	4b04      	ldr	r3, [pc, #16]	; (8003f7c <SysTick_Config+0x40>)
 8003f6c:	2207      	movs	r2, #7
 8003f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	e000e010 	.word	0xe000e010

08003f80 <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
 8003f80:	b490      	push	{r4, r7}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	73fb      	strb	r3, [r7, #15]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
 8003f8c:	496b      	ldr	r1, [pc, #428]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	4613      	mov	r3, r2
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	4413      	add	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	3318      	adds	r3, #24
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
 8003fa0:	4b67      	ldr	r3, [pc, #412]	; (8004140 <SYSTIMER_lInsertTimerList+0x1c0>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d109      	bne.n	8003fbc <SYSTIMER_lInsertTimerList+0x3c>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	4613      	mov	r3, r2
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	4413      	add	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4a62      	ldr	r2, [pc, #392]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8003fb4:	4413      	add	r3, r2
 8003fb6:	4a62      	ldr	r2, [pc, #392]	; (8004140 <SYSTIMER_lInsertTimerList+0x1c0>)
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	e0bb      	b.n	8004134 <SYSTIMER_lInsertTimerList+0x1b4>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
 8003fbc:	4b60      	ldr	r3, [pc, #384]	; (8004140 <SYSTIMER_lInsertTimerList+0x1c0>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
 8003fc6:	e0ab      	b.n	8004120 <SYSTIMER_lInsertTimerList+0x1a0>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1a9b      	subs	r3, r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	dc7a      	bgt.n	80040d0 <SYSTIMER_lInsertTimerList+0x150>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d026      	beq.n	8004030 <SYSTIMER_lInsertTimerList+0xb0>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	4413      	add	r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4a52      	ldr	r2, [pc, #328]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8003ff2:	4413      	add	r3, r2
 8003ff4:	600b      	str	r3, [r1, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	6859      	ldr	r1, [r3, #4]
 8003ffa:	4850      	ldr	r0, [pc, #320]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	4613      	mov	r3, r2
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4413      	add	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4403      	add	r3, r0
 8004008:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
 800400a:	494c      	ldr	r1, [pc, #304]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	4613      	mov	r3, r2
 8004010:	00db      	lsls	r3, r3, #3
 8004012:	4413      	add	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	440b      	add	r3, r1
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	601a      	str	r2, [r3, #0]
          object_ptr->prev = &g_timer_tbl[tbl_index];
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	4613      	mov	r3, r2
 8004020:	00db      	lsls	r3, r3, #3
 8004022:	4413      	add	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4a45      	ldr	r2, [pc, #276]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8004028:	441a      	add	r2, r3
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	605a      	str	r2, [r3, #4]
 800402e:	e01c      	b.n	800406a <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
 8004030:	4b43      	ldr	r3, [pc, #268]	; (8004140 <SYSTIMER_lInsertTimerList+0x1c0>)
 8004032:	6819      	ldr	r1, [r3, #0]
 8004034:	4841      	ldr	r0, [pc, #260]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	4613      	mov	r3, r2
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4403      	add	r3, r0
 8004042:	6019      	str	r1, [r3, #0]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
 8004044:	4b3e      	ldr	r3, [pc, #248]	; (8004140 <SYSTIMER_lInsertTimerList+0x1c0>)
 8004046:	6819      	ldr	r1, [r3, #0]
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	4613      	mov	r3, r2
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	4413      	add	r3, r2
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4a3a      	ldr	r2, [pc, #232]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8004054:	4413      	add	r3, r2
 8004056:	604b      	str	r3, [r1, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	4613      	mov	r3, r2
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	4413      	add	r3, r2
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	4a36      	ldr	r2, [pc, #216]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8004064:	4413      	add	r3, r2
 8004066:	4a36      	ldr	r2, [pc, #216]	; (8004140 <SYSTIMER_lInsertTimerList+0x1c0>)
 8004068:	6013      	str	r3, [r2, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
 800406a:	4934      	ldr	r1, [pc, #208]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	4413      	add	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	699a      	ldr	r2, [r3, #24]
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	18d1      	adds	r1, r2, r3
 8004080:	482e      	ldr	r0, [pc, #184]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	4613      	mov	r3, r2
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	4413      	add	r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	4403      	add	r3, r0
 800408e:	3318      	adds	r3, #24
 8004090:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 8004092:	492a      	ldr	r1, [pc, #168]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	4613      	mov	r3, r2
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	4413      	add	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	6819      	ldr	r1, [r3, #0]
 80040a2:	4826      	ldr	r0, [pc, #152]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	4613      	mov	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	4413      	add	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4403      	add	r3, r0
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6998      	ldr	r0, [r3, #24]
 80040b4:	4c21      	ldr	r4, [pc, #132]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	4613      	mov	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	4413      	add	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	4423      	add	r3, r4
 80040c2:	3318      	adds	r3, #24
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	1ac3      	subs	r3, r0, r3
 80040c8:	618b      	str	r3, [r1, #24]
        found_flag = true;
 80040ca:	2301      	movs	r3, #1
 80040cc:	73fb      	strb	r3, [r7, #15]
 80040ce:	e024      	b.n	800411a <SYSTIMER_lInsertTimerList+0x19a>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	dd21      	ble.n	800411a <SYSTIMER_lInsertTimerList+0x19a>
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d11d      	bne.n	800411a <SYSTIMER_lInsertTimerList+0x19a>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
 80040de:	4917      	ldr	r1, [pc, #92]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	4613      	mov	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	4413      	add	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	440b      	add	r3, r1
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	4613      	mov	r3, r2
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4a10      	ldr	r2, [pc, #64]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 80040fc:	441a      	add	r2, r3
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 8004102:	6939      	ldr	r1, [r7, #16]
 8004104:	480d      	ldr	r0, [pc, #52]	; (800413c <SYSTIMER_lInsertTimerList+0x1bc>)
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	4613      	mov	r3, r2
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	4413      	add	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4403      	add	r3, r0
 8004112:	3318      	adds	r3, #24
 8004114:	6019      	str	r1, [r3, #0]
          found_flag = true;
 8004116:	2301      	movs	r3, #1
 8004118:	73fb      	strb	r3, [r7, #15]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d006      	beq.n	8004134 <SYSTIMER_lInsertTimerList+0x1b4>
 8004126:	7bfb      	ldrb	r3, [r7, #15]
 8004128:	f083 0301 	eor.w	r3, r3, #1
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	f47f af4a 	bne.w	8003fc8 <SYSTIMER_lInsertTimerList+0x48>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
 8004134:	3718      	adds	r7, #24
 8004136:	46bd      	mov	sp, r7
 8004138:	bc90      	pop	{r4, r7}
 800413a:	4770      	bx	lr
 800413c:	1ffe8f30 	.word	0x1ffe8f30
 8004140:	1ffe8ab4 	.word	0x1ffe8ab4

08004144 <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	4613      	mov	r3, r2
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	4413      	add	r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4a29      	ldr	r2, [pc, #164]	; (80041fc <SYSTIMER_lRemoveTimerList+0xb8>)
 8004158:	4413      	add	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d107      	bne.n	8004174 <SYSTIMER_lRemoveTimerList+0x30>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d103      	bne.n	8004174 <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
 800416c:	4b24      	ldr	r3, [pc, #144]	; (8004200 <SYSTIMER_lRemoveTimerList+0xbc>)
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	e03d      	b.n	80041f0 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d114      	bne.n	80041a6 <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a1f      	ldr	r2, [pc, #124]	; (8004200 <SYSTIMER_lRemoveTimerList+0xbc>)
 8004182:	6013      	str	r3, [r2, #0]
    g_timer_list->prev = NULL;
 8004184:	4b1e      	ldr	r3, [pc, #120]	; (8004200 <SYSTIMER_lRemoveTimerList+0xbc>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2200      	movs	r2, #0
 800418a:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
 800418c:	4b1c      	ldr	r3, [pc, #112]	; (8004200 <SYSTIMER_lRemoveTimerList+0xbc>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a1b      	ldr	r2, [pc, #108]	; (8004200 <SYSTIMER_lRemoveTimerList+0xbc>)
 8004192:	6812      	ldr	r2, [r2, #0]
 8004194:	6991      	ldr	r1, [r2, #24]
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	6992      	ldr	r2, [r2, #24]
 800419a:	440a      	add	r2, r1
 800419c:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	e024      	b.n	80041f0 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d107      	bne.n	80041be <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	605a      	str	r2, [r3, #4]
 80041bc:	e018      	b.n	80041f0 <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	6812      	ldr	r2, [r2, #0]
 80041c6:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	6852      	ldr	r2, [r2, #4]
 80041d0:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	6991      	ldr	r1, [r2, #24]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	6992      	ldr	r2, [r2, #24]
 80041e0:	440a      	add	r2, r1
 80041e2:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	605a      	str	r2, [r3, #4]
  }
}
 80041f0:	3714      	adds	r7, #20
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	1ffe8f30 	.word	0x1ffe8f30
 8004200:	1ffe8ab4 	.word	0x1ffe8ab4

08004204 <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
 800420a:	4b2f      	ldr	r3, [pc, #188]	; (80042c8 <SYSTIMER_lTimerHandler+0xc4>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
 8004210:	e050      	b.n	80042b4 <SYSTIMER_lTimerHandler+0xb0>
  {
    if (true == object_ptr->delete_swtmr)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d013      	beq.n	8004244 <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	4618      	mov	r0, r3
 8004222:	f7ff ff8f 	bl	8004144 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	461a      	mov	r2, r3
 8004232:	2301      	movs	r3, #1
 8004234:	4093      	lsls	r3, r2
 8004236:	43da      	mvns	r2, r3
 8004238:	4b24      	ldr	r3, [pc, #144]	; (80042cc <SYSTIMER_lTimerHandler+0xc8>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4013      	ands	r3, r2
 800423e:	4a23      	ldr	r2, [pc, #140]	; (80042cc <SYSTIMER_lTimerHandler+0xc8>)
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	e034      	b.n	80042ae <SYSTIMER_lTimerHandler+0xaa>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	7b1b      	ldrb	r3, [r3, #12]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d112      	bne.n	8004272 <SYSTIMER_lTimerHandler+0x6e>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	7b5b      	ldrb	r3, [r3, #13]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d12c      	bne.n	80042ae <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	4618      	mov	r0, r3
 800425a:	f7ff ff73 	bl	8004144 <SYSTIMER_lRemoveTimerList>
        /* Set timer status as SYSTIMER_STATE_STOPPED */
        object_ptr->state = SYSTIMER_STATE_STOPPED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2202      	movs	r2, #2
 8004262:	735a      	strb	r2, [r3, #13]
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6912      	ldr	r2, [r2, #16]
 800426c:	4610      	mov	r0, r2
 800426e:	4798      	blx	r3
 8004270:	e01d      	b.n	80042ae <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	7b1b      	ldrb	r3, [r3, #12]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d118      	bne.n	80042ac <SYSTIMER_lTimerHandler+0xa8>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	7b5b      	ldrb	r3, [r3, #13]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d115      	bne.n	80042ae <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff ff5c 	bl	8004144 <SYSTIMER_lRemoveTimerList>
        /* Reset timer tick */
        object_ptr->count = object_ptr->reload;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	69da      	ldr	r2, [r3, #28]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	619a      	str	r2, [r3, #24]
        /* Insert timer into timer list */
        SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff fe71 	bl	8003f80 <SYSTIMER_lInsertTimerList>
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	6912      	ldr	r2, [r2, #16]
 80042a6:	4610      	mov	r0, r2
 80042a8:	4798      	blx	r3
 80042aa:	e000      	b.n	80042ae <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    else
    {
      break;
 80042ac:	e009      	b.n	80042c2 <SYSTIMER_lTimerHandler+0xbe>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
 80042ae:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <SYSTIMER_lTimerHandler+0xc4>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <SYSTIMER_lTimerHandler+0xbe>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0a7      	beq.n	8004212 <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
 80042c2:	3708      	adds	r7, #8
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	1ffe8ab4 	.word	0x1ffe8ab4
 80042cc:	1ffe8ab8 	.word	0x1ffe8ab8

080042d0 <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
 80042d6:	4b0e      	ldr	r3, [pc, #56]	; (8004310 <SysTick_Handler+0x40>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	607b      	str	r3, [r7, #4]
  g_systick_count++;
 80042dc:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <SysTick_Handler+0x44>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3301      	adds	r3, #1
 80042e2:	4a0c      	ldr	r2, [pc, #48]	; (8004314 <SysTick_Handler+0x44>)
 80042e4:	6013      	str	r3, [r2, #0]

  if (NULL != object_ptr)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00e      	beq.n	800430a <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d905      	bls.n	8004300 <SysTick_Handler+0x30>
    {
      object_ptr->count--;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	1e5a      	subs	r2, r3, #1
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	619a      	str	r2, [r3, #24]
 80042fe:	e004      	b.n	800430a <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
 8004306:	f7ff ff7d 	bl	8004204 <SYSTIMER_lTimerHandler>
    }
  }
}
 800430a:	3708      	adds	r7, #8
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	1ffe8ab4 	.word	0x1ffe8ab4
 8004314:	1ffe8abc 	.word	0x1ffe8abc

08004318 <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
 8004320:	2300      	movs	r3, #0
 8004322:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	f083 0301 	eor.w	r3, r3, #1
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d020      	beq.n	8004374 <SYSTIMER_Init+0x5c>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
 8004332:	4b13      	ldr	r3, [pc, #76]	; (8004380 <SYSTIMER_Init+0x68>)
 8004334:	2200      	movs	r2, #0
 8004336:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
 8004338:	4812      	ldr	r0, [pc, #72]	; (8004384 <SYSTIMER_Init+0x6c>)
 800433a:	f7ff fdff 	bl	8003f3c <SysTick_Config>
 800433e:	4603      	mov	r3, r0
 8004340:	73fb      	strb	r3, [r7, #15]

    if (SYSTIMER_STATUS_FAILURE == status)
 8004342:	7bfb      	ldrb	r3, [r7, #15]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d015      	beq.n	8004374 <SYSTIMER_Init+0x5c>
    }
    else
    {
#if (UC_FAMILY == XMC4)
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
 8004348:	f7ff fd8e 	bl	8003e68 <__NVIC_GetPriorityGrouping>
 800434c:	4603      	mov	r3, r0
 800434e:	4618      	mov	r0, r3
 8004350:	213f      	movs	r1, #63	; 0x3f
 8004352:	2200      	movs	r2, #0
 8004354:	f7ff fdc0 	bl	8003ed8 <NVIC_EncodePriority>
 8004358:	4603      	mov	r3, r0
 800435a:	f04f 30ff 	mov.w	r0, #4294967295
 800435e:	4619      	mov	r1, r3
 8004360:	f7ff fd90 	bl	8003e84 <__NVIC_SetPriority>
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
#endif      
      g_timer_tracker = 0U;
 8004364:	4b08      	ldr	r3, [pc, #32]	; (8004388 <SYSTIMER_Init+0x70>)
 8004366:	2200      	movs	r2, #0
 8004368:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
 8004370:	2300      	movs	r3, #0
 8004372:	73fb      	strb	r3, [r7, #15]
    }
  }

  return (status);
 8004374:	7bfb      	ldrb	r3, [r7, #15]
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	1ffe8ab4 	.word	0x1ffe8ab4
 8004384:	00023280 	.word	0x00023280
 8004388:	1ffe8ab8 	.word	0x1ffe8ab8

0800438c <SYSTIMER_CreateTimer>:
  uint32_t period,
  SYSTIMER_MODE_t mode,
  SYSTIMER_CALLBACK_t callback,
  void  *args
)
{
 800438c:	b480      	push	{r7}
 800438e:	b089      	sub	sp, #36	; 0x24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	607a      	str	r2, [r7, #4]
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	460b      	mov	r3, r1
 800439a:	72fb      	strb	r3, [r7, #11]
  uint32_t id = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	61bb      	str	r3, [r7, #24]
  uint32_t period_ratio = 0U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	617b      	str	r3, [r7, #20]
            ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
            ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callback));
  
  if (period < SYSTIMER_TICK_PERIOD_US)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043ae:	d202      	bcs.n	80043b6 <SYSTIMER_CreateTimer+0x2a>
  {
    id = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	61fb      	str	r3, [r7, #28]
 80043b4:	e07b      	b.n	80044ae <SYSTIMER_CreateTimer+0x122>
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 80043b6:	2300      	movs	r3, #0
 80043b8:	61bb      	str	r3, [r7, #24]
 80043ba:	e075      	b.n	80044a8 <SYSTIMER_CreateTimer+0x11c>
    {
      /* Check for free timer ID */
      if (0U == (g_timer_tracker & (1U << count)))
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	2201      	movs	r2, #1
 80043c0:	409a      	lsls	r2, r3
 80043c2:	4b3e      	ldr	r3, [pc, #248]	; (80044bc <SYSTIMER_CreateTimer+0x130>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4013      	ands	r3, r2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d16a      	bne.n	80044a2 <SYSTIMER_CreateTimer+0x116>
      {
        /* If yes, assign ID to this timer */
        g_timer_tracker |= (1U << count);
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2201      	movs	r2, #1
 80043d0:	409a      	lsls	r2, r3
 80043d2:	4b3a      	ldr	r3, [pc, #232]	; (80044bc <SYSTIMER_CreateTimer+0x130>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	4a38      	ldr	r2, [pc, #224]	; (80044bc <SYSTIMER_CreateTimer+0x130>)
 80043da:	6013      	str	r3, [r2, #0]
        /* Initialize the timer as per input values */
        g_timer_tbl[count].id     = count;
 80043dc:	4938      	ldr	r1, [pc, #224]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4613      	mov	r3, r2
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	4413      	add	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	440b      	add	r3, r1
 80043ea:	3310      	adds	r3, #16
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].mode   = mode;
 80043f0:	4933      	ldr	r1, [pc, #204]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4613      	mov	r3, r2
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	4413      	add	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	440b      	add	r3, r1
 80043fe:	3308      	adds	r3, #8
 8004400:	7afa      	ldrb	r2, [r7, #11]
 8004402:	711a      	strb	r2, [r3, #4]
        g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 8004404:	492e      	ldr	r1, [pc, #184]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	4613      	mov	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	3308      	adds	r3, #8
 8004414:	2202      	movs	r2, #2
 8004416:	715a      	strb	r2, [r3, #5]
        period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	4a2a      	ldr	r2, [pc, #168]	; (80044c4 <SYSTIMER_CreateTimer+0x138>)
 800441c:	fba2 2303 	umull	r2, r3, r2, r3
 8004420:	099b      	lsrs	r3, r3, #6
 8004422:	617b      	str	r3, [r7, #20]
        g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	1c59      	adds	r1, r3, #1
 8004428:	4825      	ldr	r0, [pc, #148]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4613      	mov	r3, r2
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	4413      	add	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4403      	add	r3, r0
 8004436:	3318      	adds	r3, #24
 8004438:	6019      	str	r1, [r3, #0]
        g_timer_tbl[count].reload  = period_ratio;
 800443a:	4921      	ldr	r1, [pc, #132]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	4613      	mov	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	4413      	add	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	440b      	add	r3, r1
 8004448:	3318      	adds	r3, #24
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].callback = callback;
 800444e:	491c      	ldr	r1, [pc, #112]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	4613      	mov	r3, r2
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	4413      	add	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	3308      	adds	r3, #8
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].args = args;
 8004462:	4917      	ldr	r1, [pc, #92]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	4613      	mov	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	4413      	add	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	3310      	adds	r3, #16
 8004472:	683a      	ldr	r2, [r7, #0]
 8004474:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].prev   = NULL;
 8004476:	4912      	ldr	r1, [pc, #72]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 8004478:	69ba      	ldr	r2, [r7, #24]
 800447a:	4613      	mov	r3, r2
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	2200      	movs	r2, #0
 8004486:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].next   = NULL;
 8004488:	490d      	ldr	r1, [pc, #52]	; (80044c0 <SYSTIMER_CreateTimer+0x134>)
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4613      	mov	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
        id = count + 1U;
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	3301      	adds	r3, #1
 800449e:	61fb      	str	r3, [r7, #28]
        break;
 80044a0:	e005      	b.n	80044ae <SYSTIMER_CreateTimer+0x122>
  {
    id = 0U;
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	3301      	adds	r3, #1
 80044a6:	61bb      	str	r3, [r7, #24]
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	2b07      	cmp	r3, #7
 80044ac:	d986      	bls.n	80043bc <SYSTIMER_CreateTimer+0x30>
      }
    }

  }

  return (id);
 80044ae:	69fb      	ldr	r3, [r7, #28]
}  
 80044b0:	4618      	mov	r0, r3
 80044b2:	3724      	adds	r7, #36	; 0x24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	1ffe8ab8 	.word	0x1ffe8ab8
 80044c0:	1ffe8f30 	.word	0x1ffe8f30
 80044c4:	10624dd3 	.word	0x10624dd3

080044c8 <SYSTIMER_StartTimer>:

/*
 *  API to start the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_FAILURE;
 80044d0:	2301      	movs	r3, #1
 80044d2:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));
  
  /* Check if timer is running */
  if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	1e5a      	subs	r2, r3, #1
 80044d8:	491a      	ldr	r1, [pc, #104]	; (8004544 <SYSTIMER_StartTimer+0x7c>)
 80044da:	4613      	mov	r3, r2
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	4413      	add	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	3308      	adds	r3, #8
 80044e6:	795b      	ldrb	r3, [r3, #5]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d126      	bne.n	800453a <SYSTIMER_StartTimer+0x72>
  {
    g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	1e5a      	subs	r2, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	1e59      	subs	r1, r3, #1
 80044f4:	4813      	ldr	r0, [pc, #76]	; (8004544 <SYSTIMER_StartTimer+0x7c>)
 80044f6:	460b      	mov	r3, r1
 80044f8:	00db      	lsls	r3, r3, #3
 80044fa:	440b      	add	r3, r1
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4403      	add	r3, r0
 8004500:	3318      	adds	r3, #24
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	1c59      	adds	r1, r3, #1
 8004506:	480f      	ldr	r0, [pc, #60]	; (8004544 <SYSTIMER_StartTimer+0x7c>)
 8004508:	4613      	mov	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	4413      	add	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4403      	add	r3, r0
 8004512:	3318      	adds	r3, #24
 8004514:	6019      	str	r1, [r3, #0]
    /* set timer status as SYSTIMER_STATE_RUNNING */
    g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	1e5a      	subs	r2, r3, #1
 800451a:	490a      	ldr	r1, [pc, #40]	; (8004544 <SYSTIMER_StartTimer+0x7c>)
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4413      	add	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	3308      	adds	r3, #8
 8004528:	2201      	movs	r2, #1
 800452a:	715a      	strb	r2, [r3, #5]
    /* Insert this timer into timer list */
    SYSTIMER_lInsertTimerList((id - 1U));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3b01      	subs	r3, #1
 8004530:	4618      	mov	r0, r3
 8004532:	f7ff fd25 	bl	8003f80 <SYSTIMER_lInsertTimerList>
    status = SYSTIMER_STATUS_SUCCESS;
 8004536:	2300      	movs	r3, #0
 8004538:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 800453a:	7bfb      	ldrb	r3, [r7, #15]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3710      	adds	r7, #16
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	1ffe8f30 	.word	0x1ffe8f30

08004548 <SYSTIMER_StopTimer>:

/*
 *  API to stop the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StopTimer(uint32_t id)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_SUCCESS;
 8004550:	2300      	movs	r3, #0
 8004552:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("SYSTIMER_StopTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StopTimer: Error during stop of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));

  if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	1e5a      	subs	r2, r3, #1
 8004558:	4916      	ldr	r1, [pc, #88]	; (80045b4 <SYSTIMER_StopTimer+0x6c>)
 800455a:	4613      	mov	r3, r2
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	4413      	add	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	3308      	adds	r3, #8
 8004566:	795b      	ldrb	r3, [r3, #5]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <SYSTIMER_StopTimer+0x2a>
  {
    status = SYSTIMER_STATUS_FAILURE;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
 8004570:	e01b      	b.n	80045aa <SYSTIMER_StopTimer+0x62>
  }
  else
  {
    /* Check whether Timer is in Stop state */
    if (SYSTIMER_STATE_RUNNING == g_timer_tbl[id - 1U].state)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	1e5a      	subs	r2, r3, #1
 8004576:	490f      	ldr	r1, [pc, #60]	; (80045b4 <SYSTIMER_StopTimer+0x6c>)
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	4413      	add	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	3308      	adds	r3, #8
 8004584:	795b      	ldrb	r3, [r3, #5]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d10f      	bne.n	80045aa <SYSTIMER_StopTimer+0x62>
    {
        /* Set timer status as SYSTIMER_STATE_STOPPED */
        g_timer_tbl[id - 1U].state = SYSTIMER_STATE_STOPPED;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	1e5a      	subs	r2, r3, #1
 800458e:	4909      	ldr	r1, [pc, #36]	; (80045b4 <SYSTIMER_StopTimer+0x6c>)
 8004590:	4613      	mov	r3, r2
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	4413      	add	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	3308      	adds	r3, #8
 800459c:	2202      	movs	r2, #2
 800459e:	715a      	strb	r2, [r3, #5]

        /* remove Timer from node list */
        SYSTIMER_lRemoveTimerList(id - 1U);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3b01      	subs	r3, #1
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff fdcd 	bl	8004144 <SYSTIMER_lRemoveTimerList>

    }
  }

  return (status);
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	1ffe8f30 	.word	0x1ffe8f30

080045b8 <SYSTIMER_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
SYSTIMER_STATUS_t SYSTIMER_DeleteTimer(uint32_t id)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_SUCCESS;
 80045c0:	2300      	movs	r3, #0
 80045c2:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("SYSTIMER_DeleteTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_DeleteTimer: Error during deletion of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));

  /* Check whether Timer is in delete state */
  if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	1e5a      	subs	r2, r3, #1
 80045c8:	4920      	ldr	r1, [pc, #128]	; (800464c <SYSTIMER_DeleteTimer+0x94>)
 80045ca:	4613      	mov	r3, r2
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	4413      	add	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	3308      	adds	r3, #8
 80045d6:	795b      	ldrb	r3, [r3, #5]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d102      	bne.n	80045e2 <SYSTIMER_DeleteTimer+0x2a>
  {
      status = SYSTIMER_STATUS_FAILURE;
 80045dc:	2301      	movs	r3, #1
 80045de:	73fb      	strb	r3, [r7, #15]
 80045e0:	e02d      	b.n	800463e <SYSTIMER_DeleteTimer+0x86>
  }
  else
  {
    if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	1e5a      	subs	r2, r3, #1
 80045e6:	4919      	ldr	r1, [pc, #100]	; (800464c <SYSTIMER_DeleteTimer+0x94>)
 80045e8:	4613      	mov	r3, r2
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	4413      	add	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	3308      	adds	r3, #8
 80045f4:	795b      	ldrb	r3, [r3, #5]
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d116      	bne.n	8004628 <SYSTIMER_DeleteTimer+0x70>
    {
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      g_timer_tbl[id - 1U].state = SYSTIMER_STATE_NOT_INITIALIZED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	1e5a      	subs	r2, r3, #1
 80045fe:	4913      	ldr	r1, [pc, #76]	; (800464c <SYSTIMER_DeleteTimer+0x94>)
 8004600:	4613      	mov	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4413      	add	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	440b      	add	r3, r1
 800460a:	3308      	adds	r3, #8
 800460c:	2200      	movs	r2, #0
 800460e:	715a      	strb	r2, [r3, #5]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << (id - 1U));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	3b01      	subs	r3, #1
 8004614:	461a      	mov	r2, r3
 8004616:	2301      	movs	r3, #1
 8004618:	4093      	lsls	r3, r2
 800461a:	43da      	mvns	r2, r3
 800461c:	4b0c      	ldr	r3, [pc, #48]	; (8004650 <SYSTIMER_DeleteTimer+0x98>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4013      	ands	r3, r2
 8004622:	4a0b      	ldr	r2, [pc, #44]	; (8004650 <SYSTIMER_DeleteTimer+0x98>)
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	e00a      	b.n	800463e <SYSTIMER_DeleteTimer+0x86>
    }
    else
    {
      /* Yes, remove this timer from timer list during ISR execution */
      g_timer_tbl[id - 1U].delete_swtmr = true;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	1e5a      	subs	r2, r3, #1
 800462c:	4907      	ldr	r1, [pc, #28]	; (800464c <SYSTIMER_DeleteTimer+0x94>)
 800462e:	4613      	mov	r3, r2
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	440b      	add	r3, r1
 8004638:	3320      	adds	r3, #32
 800463a:	2201      	movs	r2, #1
 800463c:	701a      	strb	r2, [r3, #0]
    }
  }

  return (status);
 800463e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004640:	4618      	mov	r0, r3
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	1ffe8f30 	.word	0x1ffe8f30
 8004650:	1ffe8ab8 	.word	0x1ffe8ab8

08004654 <SYSTIMER_GetTime>:

/*
 *  API to get the current SysTick time in microsecond.
 */
uint32_t SYSTIMER_GetTime(void)
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
  return (g_systick_count * SYSTIMER_TICK_PERIOD_US);
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <SYSTIMER_GetTime+0x1c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004660:	fb02 f303 	mul.w	r3, r2, r3
}
 8004664:	4618      	mov	r0, r3
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	1ffe8abc 	.word	0x1ffe8abc

08004674 <XMC_USIC_CH_WriteToTBUFTCI>:
 * XMC_USIC_CH_WriteToTBUF() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
                                             const uint16_t data,
                                             const uint32_t transmit_control_information)
{
 8004674:	b480      	push	{r7}
 8004676:	b085      	sub	sp, #20
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	460b      	mov	r3, r1
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	817b      	strh	r3, [r7, #10]
  channel->TBUF[transmit_control_information] = data;
 8004682:	8979      	ldrh	r1, [r7, #10]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	3220      	adds	r2, #32
 800468a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80046aa:	b2db      	uxtb	r3, r3
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <XMC_USIC_CH_GetReceiveBufferStatus>:
 * can be read from RBUF.
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046c4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <XMC_USIC_CH_TXFIFO_PutDataHPCMode>:
 * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
                                                       const uint16_t data,
                                                       const uint32_t frame_length)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	460b      	mov	r3, r1
 80046de:	607a      	str	r2, [r7, #4]
 80046e0:	817b      	strh	r3, [r7, #10]
  channel->IN[frame_length] = data;
 80046e2:	8979      	ldrh	r1, [r7, #10]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	3260      	adds	r2, #96	; 0x60
 80046ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <XMC_USIC_CH_TXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004706:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <XMC_USIC_CH_TXFIFO_IsFull>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004722:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004726:	2b00      	cmp	r3, #0
 8004728:	bf14      	ite	ne
 800472a:	2301      	movne	r3, #1
 800472c:	2300      	moveq	r3, #0
 800472e:	b2db      	uxtb	r3, r3
}
 8004730:	4618      	mov	r0, r3
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <XMC_USIC_CH_RXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800474a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004766:	f003 0308 	and.w	r3, r3, #8
 800476a:	2b00      	cmp	r3, #0
 800476c:	bf14      	ite	ne
 800476e:	2301      	movne	r3, #1
 8004770:	2300      	moveq	r3, #0
 8004772:	b2db      	uxtb	r3, r3
}
 8004774:	4618      	mov	r0, r3
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <XMC_USIC_CH_RXFIFO_ClearEvent>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
                                                   const uint32_t event)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  channel->TRBSCR = event;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <XMC_SPI_CH_SetTransmitMode>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	460b      	mov	r3, r1
 80047a6:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
                  (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 80047b0:	78fb      	ldrb	r3, [r7, #3]
 80047b2:	019b      	lsls	r3, r3, #6
 80047b4:	b2db      	uxtb	r3, r3
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	641a      	str	r2, [r3, #64]	; 0x40
                  (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
}
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop

080047c8 <XMC_SPI_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_ClearStatusFlag()
 */
__STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  return channel->PSR_SSCMode;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <XMC_SPI_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_GetStatusFlag()
 */
__STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <SPI_MASTER_Init>:

/*
 * This function initializes the SPI channel, based on UI configuration.
 */
SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  SPI_MASTER_STATUS_t status;

  XMC_ASSERT("SPI_MASTER_Init:handle NULL" , (handle != NULL));

  /* Configure the port registers and data input registers of SPI channel */
  status = handle->config->fptr_spi_master_config();
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	4798      	blx	r3
 8004810:	4603      	mov	r3, r0
 8004812:	73fb      	strb	r3, [r7, #15]

  return status;
 8004814:	7bfb      	ldrb	r3, [r7, #15]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop

08004820 <SPI_MASTER_Transmit>:

  return status;
}

SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;
  
   status = SPI_MASTER_STATUS_FAILURE;
 800482c:	2301      	movs	r3, #1
 800482e:	75fb      	strb	r3, [r7, #23]
    status = SPI_MASTER_StartTransmitDMA(handle, dataptr, count);
  }
#endif

#if (SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
  if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004838:	2b02      	cmp	r3, #2
 800483a:	d106      	bne.n	800484a <SPI_MASTER_Transmit+0x2a>
  {
    status = SPI_MASTER_lStartTransmitPolling(handle, dataptr, count);
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	68b9      	ldr	r1, [r7, #8]
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	f000 f821 	bl	8004888 <SPI_MASTER_lStartTransmitPolling>
 8004846:	4603      	mov	r3, r0
 8004848:	75fb      	strb	r3, [r7, #23]
  }
#endif

  return status;
 800484a:	7dfb      	ldrb	r3, [r7, #23]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <SPI_MASTER_Receive>:

SPI_MASTER_STATUS_t SPI_MASTER_Receive(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;

  status = SPI_MASTER_STATUS_FAILURE;
 8004860:	2301      	movs	r3, #1
 8004862:	75fb      	strb	r3, [r7, #23]
    status = SPI_MASTER_StartReceiveDMA(handle, dataptr, count);
  }
#endif

#if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
  if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800486c:	2b02      	cmp	r3, #2
 800486e:	d106      	bne.n	800487e <SPI_MASTER_Receive+0x2a>
  {
    status = SPI_MASTER_lStartReceivePolling(handle, dataptr, count);
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	68b9      	ldr	r1, [r7, #8]
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	f000 f915 	bl	8004aa4 <SPI_MASTER_lStartReceivePolling>
 800487a:	4603      	mov	r3, r0
 800487c:	75fb      	strb	r3, [r7, #23]
  }
#endif

  return status;
 800487e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <SPI_MASTER_lStartTransmitPolling>:
}
#endif

#if (SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
SPI_MASTER_STATUS_t SPI_MASTER_lStartTransmitPolling(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8004888:	b590      	push	{r4, r7, lr}
 800488a:	b089      	sub	sp, #36	; 0x24
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;
  uint16_t data;
  uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD;; /* This is to support the word length 8 and 16.
 8004894:	2301      	movs	r3, #1
 8004896:	61bb      	str	r3, [r7, #24]
                                                            Specify the number of bytes for the configured word length */
  SPI_MASTER_RUNTIME_t * runtime_handle;

  status = SPI_MASTER_STATUS_BUSY;
 8004898:	2302      	movs	r3, #2
 800489a:	77fb      	strb	r3, [r7, #31]
  runtime_handle = handle->runtime;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	617b      	str	r3, [r7, #20]
  data = 0U;
 80048a2:	2300      	movs	r3, #0
 80048a4:	83bb      	strh	r3, [r7, #28]

  XMC_ASSERT("SPI_MASTER_lStartTransmitPolling:handle NULL" , (handle != NULL));

  /* Check whether SPI channel is free or not */
  if ((dataptr != NULL) && (count > 0U))
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 80f0 	beq.w	8004a8e <SPI_MASTER_lStartTransmitPolling+0x206>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 80ec 	beq.w	8004a8e <SPI_MASTER_lStartTransmitPolling+0x206>
  {
    /* Check data pointer is valid or not */
    if (false == runtime_handle->tx_busy)
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	f083 0301 	eor.w	r3, r3, #1
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 80e1 	beq.w	8004a8c <SPI_MASTER_lStartTransmitPolling+0x204>
    {
      if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b08      	cmp	r3, #8
 80048d2:	d901      	bls.n	80048d8 <SPI_MASTER_lStartTransmitPolling+0x50>
      {
        bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 80048d4:	2302      	movs	r3, #2
 80048d6:	61bb      	str	r3, [r7, #24]
      }

      runtime_handle->tx_busy = true;
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2020 	strb.w	r2, [r3, #32]
      /* Obtain the address of data, size of data */
      runtime_handle->tx_data = dataptr;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	619a      	str	r2, [r3, #24]
      runtime_handle->tx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	3b01      	subs	r3, #1
 80048ea:	461a      	mov	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	fa03 f202 	lsl.w	r2, r3, r2
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	605a      	str	r2, [r3, #4]
      /* Initialize to first index and set the busy flag */
      runtime_handle->tx_data_index = 0U;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2200      	movs	r2, #0
 80048fa:	609a      	str	r2, [r3, #8]

      XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	7f1b      	ldrb	r3, [r3, #28]
 8004904:	b2db      	uxtb	r3, r3
 8004906:	4610      	mov	r0, r2
 8004908:	4619      	mov	r1, r3
 800490a:	f7ff ff47 	bl	800479c <XMC_SPI_CH_SetTransmitMode>

      if ((uint32_t)handle->config->tx_fifo_size > 0U)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004916:	2b00      	cmp	r3, #0
 8004918:	d04b      	beq.n	80049b2 <SPI_MASTER_lStartTransmitPolling+0x12a>
      {
        /* Flush the Transmit FIFO */
        XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff feea 	bl	80046f8 <XMC_USIC_CH_TXFIFO_Flush>

        while (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 8004924:	e03e      	b.n	80049a4 <SPI_MASTER_lStartTransmitPolling+0x11c>
        {
          while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == true)
 8004926:	bf00      	nop
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	f7ff fef1 	bl	8004714 <XMC_USIC_CH_TXFIFO_IsFull>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1f7      	bne.n	8004928 <SPI_MASTER_lStartTransmitPolling+0xa0>
          {
              /* Wait until FIFO is having space for next entry */
          }
          if (runtime_handle->tx_data_dummy == true)
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00b      	beq.n	800495c <SPI_MASTER_lStartTransmitPolling+0xd4>
          {
            XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mode);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	7f1b      	ldrb	r3, [r3, #28]
 800494c:	b2db      	uxtb	r3, r3
 800494e:	4610      	mov	r0, r2
 8004950:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004954:	461a      	mov	r2, r3
 8004956:	f7ff febd 	bl	80046d4 <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
 800495a:	e01d      	b.n	8004998 <SPI_MASTER_lStartTransmitPolling+0x110>
          }
          else
          {
            if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d107      	bne.n	8004972 <SPI_MASTER_lStartTransmitPolling+0xea>
            {
              data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	699a      	ldr	r2, [r3, #24]
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	4413      	add	r3, r2
 800496c:	881b      	ldrh	r3, [r3, #0]
 800496e:	83bb      	strh	r3, [r7, #28]
 8004970:	e006      	b.n	8004980 <SPI_MASTER_lStartTransmitPolling+0xf8>
            }
            else
            {
              data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	699a      	ldr	r2, [r3, #24]
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	4413      	add	r3, r2
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	83bb      	strh	r3, [r7, #28]
            }
            XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	7f1b      	ldrb	r3, [r3, #28]
 8004988:	b2db      	uxtb	r3, r3
 800498a:	461c      	mov	r4, r3
 800498c:	8bbb      	ldrh	r3, [r7, #28]
 800498e:	4610      	mov	r0, r2
 8004990:	4619      	mov	r1, r3
 8004992:	4622      	mov	r2, r4
 8004994:	f7ff fe9e 	bl	80046d4 <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
          }
          (runtime_handle->tx_data_index)+= bytes_per_word;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	689a      	ldr	r2, [r3, #8]
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	441a      	add	r2, r3
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	609a      	str	r2, [r3, #8]
      if ((uint32_t)handle->config->tx_fifo_size > 0U)
      {
        /* Flush the Transmit FIFO */
        XMC_USIC_CH_TXFIFO_Flush(handle->channel);

        while (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	689a      	ldr	r2, [r3, #8]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d3ba      	bcc.n	8004926 <SPI_MASTER_lStartTransmitPolling+0x9e>
 80049b0:	e056      	b.n	8004a60 <SPI_MASTER_lStartTransmitPolling+0x1d8>
      }
      else
      {
        do
        {
          while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH_TBUF_STATUS_BUSY)
 80049b2:	bf00      	nop
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff fe6d 	bl	8004698 <XMC_USIC_CH_GetTransmitBufferStatus>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b80      	cmp	r3, #128	; 0x80
 80049c2:	d0f7      	beq.n	80049b4 <SPI_MASTER_lStartTransmitPolling+0x12c>
          {
          }

          if (runtime_handle->tx_data_dummy == true)
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00b      	beq.n	80049e8 <SPI_MASTER_lStartTransmitPolling+0x160>
          {
            XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, runtime_handle->spi_master_mode);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	7f1b      	ldrb	r3, [r3, #28]
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80049e0:	461a      	mov	r2, r3
 80049e2:	f7ff fe47 	bl	8004674 <XMC_USIC_CH_WriteToTBUFTCI>
 80049e6:	e01d      	b.n	8004a24 <SPI_MASTER_lStartTransmitPolling+0x19c>
          }
          else
          {
            if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d107      	bne.n	80049fe <SPI_MASTER_lStartTransmitPolling+0x176>
            {
              data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	699a      	ldr	r2, [r3, #24]
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	4413      	add	r3, r2
 80049f8:	881b      	ldrh	r3, [r3, #0]
 80049fa:	83bb      	strh	r3, [r7, #28]
 80049fc:	e006      	b.n	8004a0c <SPI_MASTER_lStartTransmitPolling+0x184>
            }
            else
            {
              data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	699a      	ldr	r2, [r3, #24]
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	4413      	add	r3, r2
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	83bb      	strh	r3, [r7, #28]
            }
            XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, runtime_handle->spi_master_mode);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	7f1b      	ldrb	r3, [r3, #28]
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	461c      	mov	r4, r3
 8004a18:	8bbb      	ldrh	r3, [r7, #28]
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	4622      	mov	r2, r4
 8004a20:	f7ff fe28 	bl	8004674 <XMC_USIC_CH_WriteToTBUFTCI>
          }
          (runtime_handle->tx_data_index)+=bytes_per_word;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	689a      	ldr	r2, [r3, #8]
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	441a      	add	r2, r3
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	609a      	str	r2, [r3, #8]

          while ((XMC_SPI_CH_GetStatusFlag(handle->channel) & (uint32_t)XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION) == 0U)
 8004a30:	bf00      	nop
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff fec6 	bl	80047c8 <XMC_SPI_CH_GetStatusFlag>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0f5      	beq.n	8004a32 <SPI_MASTER_lStartTransmitPolling+0x1aa>
          {

          }
          XMC_SPI_CH_ClearStatusFlag(handle->channel, (uint32_t)XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a50:	f7ff fec6 	bl	80047e0 <XMC_SPI_CH_ClearStatusFlag>
        } while(runtime_handle->tx_data_index < runtime_handle->tx_data_count);
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d3a8      	bcc.n	80049b2 <SPI_MASTER_lStartTransmitPolling+0x12a>
      }

      while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH_TBUF_STATUS_BUSY)
 8004a60:	bf00      	nop
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7ff fe16 	bl	8004698 <XMC_USIC_CH_GetTransmitBufferStatus>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b80      	cmp	r3, #128	; 0x80
 8004a70:	d0f7      	beq.n	8004a62 <SPI_MASTER_lStartTransmitPolling+0x1da>
      {
      }

      runtime_handle->tx_busy = false;
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2020 	strb.w	r2, [r3, #32]
      runtime_handle->tx_data_count = 0U;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	605a      	str	r2, [r3, #4]
      runtime_handle->tx_data_index = 0U;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2200      	movs	r2, #0
 8004a84:	609a      	str	r2, [r3, #8]
      status = SPI_MASTER_STATUS_SUCCESS;
 8004a86:	2300      	movs	r3, #0
 8004a88:	77fb      	strb	r3, [r7, #31]

  /* Check whether SPI channel is free or not */
  if ((dataptr != NULL) && (count > 0U))
  {
    /* Check data pointer is valid or not */
    if (false == runtime_handle->tx_busy)
 8004a8a:	e002      	b.n	8004a92 <SPI_MASTER_lStartTransmitPolling+0x20a>
 8004a8c:	e001      	b.n	8004a92 <SPI_MASTER_lStartTransmitPolling+0x20a>
      status = SPI_MASTER_STATUS_SUCCESS;
    }
  }
  else
  {
    status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	77fb      	strb	r3, [r7, #31]
  }
  runtime_handle->rx_data_dummy = true;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  return status;
 8004a9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3724      	adds	r7, #36	; 0x24
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd90      	pop	{r4, r7, pc}

08004aa4 <SPI_MASTER_lStartReceivePolling>:
#endif

#if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)

SPI_MASTER_STATUS_t SPI_MASTER_lStartReceivePolling(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
  SPI_MASTER_RUNTIME_t * runtime_handle;
  static uint8_t dummy_data[2] = {0xFFU, 0xFFU};

  XMC_ASSERT("SPI_MASTER_lStartReceivePolling:handle NULL" , (handle != NULL));

  status = SPI_MASTER_STATUS_BUSY;
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	75fb      	strb	r3, [r7, #23]
  runtime_handle = handle->runtime;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	613b      	str	r3, [r7, #16]

  if ((dataptr != NULL) && (count > 0U))
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d033      	beq.n	8004b28 <SPI_MASTER_lStartReceivePolling+0x84>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d030      	beq.n	8004b28 <SPI_MASTER_lStartReceivePolling+0x84>
  {
    /*Check data pointer is valid or not*/
    if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	7fdb      	ldrb	r3, [r3, #31]
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	f083 0301 	eor.w	r3, r3, #1
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d027      	beq.n	8004b26 <SPI_MASTER_lStartReceivePolling+0x82>
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	f083 0301 	eor.w	r3, r3, #1
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d01e      	beq.n	8004b26 <SPI_MASTER_lStartReceivePolling+0x82>
    {
      runtime_handle->rx_busy = true;
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2201      	movs	r2, #1
 8004aec:	77da      	strb	r2, [r3, #31]
      runtime_handle->rx_data = dataptr;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	615a      	str	r2, [r3, #20]
      runtime_handle->tx_data = &dummy_data[0];
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	4a10      	ldr	r2, [pc, #64]	; (8004b38 <SPI_MASTER_lStartReceivePolling+0x94>)
 8004af8:	619a      	str	r2, [r3, #24]
      runtime_handle->tx_data_dummy = true;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      runtime_handle->rx_data_dummy = false;
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

      status = SPI_MASTER_lReceivePolling(handle, count);
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	f000 f815 	bl	8004b3c <SPI_MASTER_lReceivePolling>
 8004b12:	4603      	mov	r3, r0
 8004b14:	75fb      	strb	r3, [r7, #23]

      runtime_handle->tx_data_dummy = false;
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      runtime_handle->rx_busy = false;
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	2200      	movs	r2, #0
 8004b22:	77da      	strb	r2, [r3, #31]
  runtime_handle = handle->runtime;

  if ((dataptr != NULL) && (count > 0U))
  {
    /*Check data pointer is valid or not*/
    if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 8004b24:	e002      	b.n	8004b2c <SPI_MASTER_lStartReceivePolling+0x88>
 8004b26:	e001      	b.n	8004b2c <SPI_MASTER_lStartReceivePolling+0x88>
      runtime_handle->rx_busy = false;
    }
  }
  else
  {
    status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3718      	adds	r7, #24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	1ffe8854 	.word	0x1ffe8854

08004b3c <SPI_MASTER_lReceivePolling>:
}
#endif

#if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
SPI_MASTER_STATUS_t SPI_MASTER_lReceivePolling(const SPI_MASTER_t *const handle, uint32_t count)
{
 8004b3c:	b590      	push	{r4, r7, lr}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  SPI_MASTER_RUNTIME_t * runtime_handle;
  uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and 16.
 8004b46:	2301      	movs	r3, #1
 8004b48:	617b      	str	r3, [r7, #20]
                                                           Specify the number of bytes for the configured word length */
  uint16_t data;

  runtime_handle = handle->runtime;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	60fb      	str	r3, [r7, #12]
  data = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	827b      	strh	r3, [r7, #18]
  runtime_handle->rx_data_index = 0U;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	611a      	str	r2, [r3, #16]
  runtime_handle->tx_data_index = 0U;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	609a      	str	r2, [r3, #8]

  if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2b08      	cmp	r3, #8
 8004b68:	d901      	bls.n	8004b6e <SPI_MASTER_lReceivePolling+0x32>
  {
    bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	617b      	str	r3, [r7, #20]
  }

  runtime_handle->rx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	3b01      	subs	r3, #1
 8004b72:	461a      	mov	r2, r3
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	fa03 f202 	lsl.w	r2, r3, r2
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	60da      	str	r2, [r3, #12]

  XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	7f1b      	ldrb	r3, [r3, #28]
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	4610      	mov	r0, r2
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	f7ff fe06 	bl	800479c <XMC_SPI_CH_SetTransmitMode>

    /* Check if FIFO is enabled */
  if ((uint32_t)handle->config->rx_fifo_size > 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 80d6 	beq.w	8004d4a <SPI_MASTER_lReceivePolling+0x20e>
  {
    /* Clear the receive FIFO */
    XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7ff fdca 	bl	800473c <XMC_USIC_CH_RXFIFO_Flush>
    SPI_MASTER_lStdRBUFFlush(handle->channel);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f000 f9c5 	bl	8004f3c <SPI_MASTER_lStdRBUFFlush>

    if (runtime_handle->tx_data_dummy == true)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00b      	beq.n	8004bd6 <SPI_MASTER_lReceivePolling+0x9a>
    {
      XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mode);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	7f1b      	ldrb	r3, [r3, #28]
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	4610      	mov	r0, r2
 8004bca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f7ff fd80 	bl	80046d4 <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
 8004bd4:	e01d      	b.n	8004c12 <SPI_MASTER_lReceivePolling+0xd6>
    }
    else
    {
      if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	d107      	bne.n	8004bec <SPI_MASTER_lReceivePolling+0xb0>
      {
        data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	699a      	ldr	r2, [r3, #24]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4413      	add	r3, r2
 8004be6:	881b      	ldrh	r3, [r3, #0]
 8004be8:	827b      	strh	r3, [r7, #18]
 8004bea:	e006      	b.n	8004bfa <SPI_MASTER_lReceivePolling+0xbe>
      }
      else
      {
        data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	699a      	ldr	r2, [r3, #24]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	827b      	strh	r3, [r7, #18]
      }
      XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	7f1b      	ldrb	r3, [r3, #28]
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	461c      	mov	r4, r3
 8004c06:	8a7b      	ldrh	r3, [r7, #18]
 8004c08:	4610      	mov	r0, r2
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4622      	mov	r2, r4
 8004c0e:	f7ff fd61 	bl	80046d4 <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
    }

    (runtime_handle->tx_data_index)+= bytes_per_word;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	689a      	ldr	r2, [r3, #8]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	441a      	add	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	609a      	str	r2, [r3, #8]


    while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
 8004c1e:	e061      	b.n	8004ce4 <SPI_MASTER_lReceivePolling+0x1a8>
    {
      if (runtime_handle->tx_data_dummy == true)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00b      	beq.n	8004c44 <SPI_MASTER_lReceivePolling+0x108>
      {
        XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mode);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	7f1b      	ldrb	r3, [r3, #28]
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	4610      	mov	r0, r2
 8004c38:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	f7ff fd49 	bl	80046d4 <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
 8004c42:	e01d      	b.n	8004c80 <SPI_MASTER_lReceivePolling+0x144>
      }
      else
      {
        if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d107      	bne.n	8004c5a <SPI_MASTER_lReceivePolling+0x11e>
        {
          data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	699a      	ldr	r2, [r3, #24]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	4413      	add	r3, r2
 8004c54:	881b      	ldrh	r3, [r3, #0]
 8004c56:	827b      	strh	r3, [r7, #18]
 8004c58:	e006      	b.n	8004c68 <SPI_MASTER_lReceivePolling+0x12c>
        }
        else
        {
          data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	699a      	ldr	r2, [r3, #24]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	4413      	add	r3, r2
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	827b      	strh	r3, [r7, #18]
        }
        XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	7f1b      	ldrb	r3, [r3, #28]
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	461c      	mov	r4, r3
 8004c74:	8a7b      	ldrh	r3, [r7, #18]
 8004c76:	4610      	mov	r0, r2
 8004c78:	4619      	mov	r1, r3
 8004c7a:	4622      	mov	r2, r4
 8004c7c:	f7ff fd2a 	bl	80046d4 <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
      }

      while(XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == true)
 8004c80:	bf00      	nop
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7ff fd66 	bl	8004758 <XMC_USIC_CH_RXFIFO_IsEmpty>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1f7      	bne.n	8004c82 <SPI_MASTER_lReceivePolling+0x146>
      {

      }

      data = XMC_SPI_CH_GetReceivedData(handle->channel);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fc fb3c 	bl	8001314 <XMC_SPI_CH_GetReceivedData>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	827b      	strh	r3, [r7, #18]

      runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	695a      	ldr	r2, [r3, #20]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	4413      	add	r3, r2
 8004caa:	8a7a      	ldrh	r2, [r7, #18]
 8004cac:	b2d2      	uxtb	r2, r2
 8004cae:	701a      	strb	r2, [r3, #0]

      if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d10a      	bne.n	8004ccc <SPI_MASTER_lReceivePolling+0x190>
      {
        runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	695a      	ldr	r2, [r3, #20]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	4413      	add	r3, r2
 8004cc2:	8a7a      	ldrh	r2, [r7, #18]
 8004cc4:	0a12      	lsrs	r2, r2, #8
 8004cc6:	b292      	uxth	r2, r2
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	701a      	strb	r2, [r3, #0]
      }

      (runtime_handle->rx_data_index)+= bytes_per_word;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	441a      	add	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	611a      	str	r2, [r3, #16]
      (runtime_handle->tx_data_index)+= bytes_per_word;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	441a      	add	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	609a      	str	r2, [r3, #8]
    }

    (runtime_handle->tx_data_index)+= bytes_per_word;


    while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d397      	bcc.n	8004c20 <SPI_MASTER_lReceivePolling+0xe4>

      (runtime_handle->rx_data_index)+= bytes_per_word;
      (runtime_handle->tx_data_index)+= bytes_per_word;
    }

    while(XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == true)
 8004cf0:	bf00      	nop
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7ff fd2e 	bl	8004758 <XMC_USIC_CH_RXFIFO_IsEmpty>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1f7      	bne.n	8004cf2 <SPI_MASTER_lReceivePolling+0x1b6>
    {

    }

    data = XMC_SPI_CH_GetReceivedData(handle->channel);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4618      	mov	r0, r3
 8004d08:	f7fc fb04 	bl	8001314 <XMC_SPI_CH_GetReceivedData>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	827b      	strh	r3, [r7, #18]

    runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	695a      	ldr	r2, [r3, #20]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	4413      	add	r3, r2
 8004d1a:	8a7a      	ldrh	r2, [r7, #18]
 8004d1c:	b2d2      	uxtb	r2, r2
 8004d1e:	701a      	strb	r2, [r3, #0]

    if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d10a      	bne.n	8004d3c <SPI_MASTER_lReceivePolling+0x200>
    {
      runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	695a      	ldr	r2, [r3, #20]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	3301      	adds	r3, #1
 8004d30:	4413      	add	r3, r2
 8004d32:	8a7a      	ldrh	r2, [r7, #18]
 8004d34:	0a12      	lsrs	r2, r2, #8
 8004d36:	b292      	uxth	r2, r2
 8004d38:	b2d2      	uxtb	r2, r2
 8004d3a:	701a      	strb	r2, [r3, #0]
    }

    XMC_USIC_CH_RXFIFO_ClearEvent(handle->channel, SPI_MASTER_FIFO_RECEIVE_INDICATION_FLAG);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4618      	mov	r0, r3
 8004d42:	2105      	movs	r1, #5
 8004d44:	f7ff fd1c 	bl	8004780 <XMC_USIC_CH_RXFIFO_ClearEvent>
 8004d48:	e0e9      	b.n	8004f1e <SPI_MASTER_lReceivePolling+0x3e2>
  }
  else
  {
    /* Flush the RBUF0 and RBUF1 */
    SPI_MASTER_lStdRBUFFlush(handle->channel);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 f8f4 	bl	8004f3c <SPI_MASTER_lStdRBUFFlush>

    while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH_TBUF_STATUS_BUSY)
 8004d54:	bf00      	nop
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7ff fc9c 	bl	8004698 <XMC_USIC_CH_GetTransmitBufferStatus>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b80      	cmp	r3, #128	; 0x80
 8004d64:	d0f7      	beq.n	8004d56 <SPI_MASTER_lReceivePolling+0x21a>
    {
    }

    if (runtime_handle->tx_data_dummy == true)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d00b      	beq.n	8004d8a <SPI_MASTER_lReceivePolling+0x24e>
    {
      XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mode);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	7f1b      	ldrb	r3, [r3, #28]
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	4610      	mov	r0, r2
 8004d7e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004d82:	461a      	mov	r2, r3
 8004d84:	f7ff fc76 	bl	8004674 <XMC_USIC_CH_WriteToTBUFTCI>
 8004d88:	e01d      	b.n	8004dc6 <SPI_MASTER_lReceivePolling+0x28a>
    }
    else
    {
      if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d107      	bne.n	8004da0 <SPI_MASTER_lReceivePolling+0x264>
      {
        data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	699a      	ldr	r2, [r3, #24]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	4413      	add	r3, r2
 8004d9a:	881b      	ldrh	r3, [r3, #0]
 8004d9c:	827b      	strh	r3, [r7, #18]
 8004d9e:	e006      	b.n	8004dae <SPI_MASTER_lReceivePolling+0x272>
      }
      else
      {
        data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	699a      	ldr	r2, [r3, #24]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	4413      	add	r3, r2
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	827b      	strh	r3, [r7, #18]
      }
      XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	7f1b      	ldrb	r3, [r3, #28]
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	461c      	mov	r4, r3
 8004dba:	8a7b      	ldrh	r3, [r7, #18]
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4622      	mov	r2, r4
 8004dc2:	f7ff fc57 	bl	8004674 <XMC_USIC_CH_WriteToTBUFTCI>
    }

    (runtime_handle->tx_data_index)+= bytes_per_word;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	689a      	ldr	r2, [r3, #8]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	441a      	add	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	609a      	str	r2, [r3, #8]

    while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
 8004dd2:	e071      	b.n	8004eb8 <SPI_MASTER_lReceivePolling+0x37c>
    {
      while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH_TBUF_STATUS_BUSY)
 8004dd4:	bf00      	nop
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff fc5c 	bl	8004698 <XMC_USIC_CH_GetTransmitBufferStatus>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b80      	cmp	r3, #128	; 0x80
 8004de4:	d0f7      	beq.n	8004dd6 <SPI_MASTER_lReceivePolling+0x29a>
      {

      }

      if (runtime_handle->tx_data_dummy == true)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00b      	beq.n	8004e0a <SPI_MASTER_lReceivePolling+0x2ce>
      {
        XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mode);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	7f1b      	ldrb	r3, [r3, #28]
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	4610      	mov	r0, r2
 8004dfe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004e02:	461a      	mov	r2, r3
 8004e04:	f7ff fc36 	bl	8004674 <XMC_USIC_CH_WriteToTBUFTCI>
 8004e08:	e01d      	b.n	8004e46 <SPI_MASTER_lReceivePolling+0x30a>
      }
      else
      {
        if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d107      	bne.n	8004e20 <SPI_MASTER_lReceivePolling+0x2e4>
        {
          data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	699a      	ldr	r2, [r3, #24]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	4413      	add	r3, r2
 8004e1a:	881b      	ldrh	r3, [r3, #0]
 8004e1c:	827b      	strh	r3, [r7, #18]
 8004e1e:	e006      	b.n	8004e2e <SPI_MASTER_lReceivePolling+0x2f2>
        }
        else
        {
          data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	699a      	ldr	r2, [r3, #24]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	4413      	add	r3, r2
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	827b      	strh	r3, [r7, #18]
        }
        XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	7f1b      	ldrb	r3, [r3, #28]
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	461c      	mov	r4, r3
 8004e3a:	8a7b      	ldrh	r3, [r7, #18]
 8004e3c:	4610      	mov	r0, r2
 8004e3e:	4619      	mov	r1, r3
 8004e40:	4622      	mov	r2, r4
 8004e42:	f7ff fc17 	bl	8004674 <XMC_USIC_CH_WriteToTBUFTCI>
      }

      while (XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) == 0U)
 8004e46:	bf00      	nop
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7ff fc33 	bl	80046b8 <XMC_USIC_CH_GetReceiveBufferStatus>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0f7      	beq.n	8004e48 <SPI_MASTER_lReceivePolling+0x30c>
      {

      }

      data = XMC_SPI_CH_GetReceivedData(handle->channel);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7fc fa59 	bl	8001314 <XMC_SPI_CH_GetReceivedData>
 8004e62:	4603      	mov	r3, r0
 8004e64:	827b      	strh	r3, [r7, #18]

      runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	695a      	ldr	r2, [r3, #20]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	4413      	add	r3, r2
 8004e70:	8a7a      	ldrh	r2, [r7, #18]
 8004e72:	b2d2      	uxtb	r2, r2
 8004e74:	701a      	strb	r2, [r3, #0]

      if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d10a      	bne.n	8004e92 <SPI_MASTER_lReceivePolling+0x356>
      {
        runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	695a      	ldr	r2, [r3, #20]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	3301      	adds	r3, #1
 8004e86:	4413      	add	r3, r2
 8004e88:	8a7a      	ldrh	r2, [r7, #18]
 8004e8a:	0a12      	lsrs	r2, r2, #8
 8004e8c:	b292      	uxth	r2, r2
 8004e8e:	b2d2      	uxtb	r2, r2
 8004e90:	701a      	strb	r2, [r3, #0]
      }

      (runtime_handle->rx_data_index)+= bytes_per_word;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	441a      	add	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	611a      	str	r2, [r3, #16]
      (runtime_handle->tx_data_index)+= bytes_per_word;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	689a      	ldr	r2, [r3, #8]
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	441a      	add	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	609a      	str	r2, [r3, #8]

      XMC_SPI_CH_ClearStatusFlag(handle->channel, SPI_MASTER_RECEIVE_INDICATION_FLAG);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8004eb4:	f7ff fc94 	bl	80047e0 <XMC_SPI_CH_ClearStatusFlag>
      XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
    }

    (runtime_handle->tx_data_index)+= bytes_per_word;

    while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d387      	bcc.n	8004dd4 <SPI_MASTER_lReceivePolling+0x298>
      (runtime_handle->tx_data_index)+= bytes_per_word;

      XMC_SPI_CH_ClearStatusFlag(handle->channel, SPI_MASTER_RECEIVE_INDICATION_FLAG);
    }

    while (XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) == 0U)
 8004ec4:	bf00      	nop
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff fbf4 	bl	80046b8 <XMC_USIC_CH_GetReceiveBufferStatus>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d0f7      	beq.n	8004ec6 <SPI_MASTER_lReceivePolling+0x38a>
    {

    }

    data = XMC_SPI_CH_GetReceivedData(handle->channel);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f7fc fa1a 	bl	8001314 <XMC_SPI_CH_GetReceivedData>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	827b      	strh	r3, [r7, #18]

    runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	695a      	ldr	r2, [r3, #20]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	691b      	ldr	r3, [r3, #16]
 8004eec:	4413      	add	r3, r2
 8004eee:	8a7a      	ldrh	r2, [r7, #18]
 8004ef0:	b2d2      	uxtb	r2, r2
 8004ef2:	701a      	strb	r2, [r3, #0]

    if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d10a      	bne.n	8004f10 <SPI_MASTER_lReceivePolling+0x3d4>
    {
      runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	695a      	ldr	r2, [r3, #20]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	3301      	adds	r3, #1
 8004f04:	4413      	add	r3, r2
 8004f06:	8a7a      	ldrh	r2, [r7, #18]
 8004f08:	0a12      	lsrs	r2, r2, #8
 8004f0a:	b292      	uxth	r2, r2
 8004f0c:	b2d2      	uxtb	r2, r2
 8004f0e:	701a      	strb	r2, [r3, #0]
    }

    XMC_SPI_CH_ClearStatusFlag(handle->channel, SPI_MASTER_RECEIVE_INDICATION_FLAG);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8004f1a:	f7ff fc61 	bl	80047e0 <XMC_SPI_CH_ClearStatusFlag>
  }
  runtime_handle->rx_data_count = 0U;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	60da      	str	r2, [r3, #12]
  runtime_handle->rx_data_index = 0U;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	611a      	str	r2, [r3, #16]
  runtime_handle->tx_data_index = 0U;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	609a      	str	r2, [r3, #8]

  return SPI_MASTER_STATUS_SUCCESS;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	371c      	adds	r7, #28
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd90      	pop	{r4, r7, pc}
 8004f3a:	bf00      	nop

08004f3c <SPI_MASTER_lStdRBUFFlush>:

/*
 * Clears the receive buffers
 */
static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Clear RBF0 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f7fc f9e5 	bl	8001314 <XMC_SPI_CH_GetReceivedData>
  /* Clear RBF1 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7fc f9e2 	bl	8001314 <XMC_SPI_CH_GetReceivedData>
}
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop

08004f58 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	460b      	mov	r3, r1
 8004f62:	70fb      	strb	r3, [r7, #3]
 8004f64:	4613      	mov	r3, r2
 8004f66:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8004f68:	78f8      	ldrb	r0, [r7, #3]
 8004f6a:	78fb      	ldrb	r3, [r7, #3]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	3306      	adds	r3, #6
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	4413      	add	r3, r2
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f023 0207 	bic.w	r2, r3, #7
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8004f7a:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8004f7c:	431a      	orrs	r2, r3
 8004f7e:	6879      	ldr	r1, [r7, #4]
 8004f80:	1d83      	adds	r3, r0, #6
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	440b      	add	r3, r1
 8004f86:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8004f88:	370c      	adds	r7, #12
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop

08004f94 <XMC_USIC_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fa4:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	061b      	lsls	r3, r3, #24
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	635a      	str	r2, [r3, #52]	; 0x34
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
}
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop

08004fc0 <XMC_USIC_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	460b      	mov	r3, r1
 8004fca:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd0:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 8004fd4:	78fb      	ldrb	r3, [r7, #3]
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	041b      	lsls	r3, r3, #16
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	635a      	str	r2, [r3, #52]	; 0x34
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
}
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop

08004fec <XMC_USIC_CH_ConfigureShiftClockOutput>:
 * 
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	f023 4250 	bic.w	r2, r3, #3489660928	; 0xd0000000
                                             USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
 8005000:	68bb      	ldr	r3, [r7, #8]
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
                                             USIC_CH_BRG_SCLKOSEL_Msk))) |
 8005002:	431a      	orrs	r2, r3
                 (uint32_t)passive_level |
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	431a      	orrs	r2, r3
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	615a      	str	r2, [r3, #20]
                                             USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
                 (uint32_t)clock_output;
}
 800500c:	3714      	adds	r7, #20
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop

08005018 <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005028:	f023 020f 	bic.w	r2, r3, #15
 800502c:	78fb      	ldrb	r3, [r7, #3]
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop

08005040 <XMC_SPI_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 */
__STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  /* USIC channel in SPI mode */
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	2101      	movs	r1, #1
 800504c:	f7ff ffe4 	bl	8005018 <XMC_USIC_CH_SetMode>
}
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop

08005058 <XMC_SPI_CH_SetBitOrderMsbFirst>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetBitOrderLsbFirst()
 */
__STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005064:	f043 0201 	orr.w	r2, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop

08005078 <XMC_SPI_CH_SetSlaveSelectDelay>:
 * This delay is dependent on the peripheral clock. The maximum possible value supported by this API
 * is 30 clock cycles.
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_period)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
								   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	3b01      	subs	r3, #1
 800508e:	029b      	lsls	r3, r3, #10
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
								   USIC_CH_BRG_PCTQ_Msk)) |
 8005090:	4313      	orrs	r3, r2
 8005092:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	615a      	str	r2, [r3, #20]
								   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
}
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <XMC_SPI_CH_DisableFEM>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_EnableFEM()
 */
__STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b0:	f023 0208 	bic.w	r2, r3, #8
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80050b8:	370c      	adds	r7, #12
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop

080050c4 <XMC_SPI_CH_ConfigureShiftClockOutput>:
 * period. These settings are applicable only in master mode.
 */
__STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                          const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                          const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
  XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passive_level,
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	f7ff ff89 	bl	8004fec <XMC_USIC_CH_ConfigureShiftClockOutput>
                                       (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
}
 80050da:	3710      	adds	r7, #16
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <XMC_SPI_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetFrameLength()
 */
__STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	460b      	mov	r3, r1
 80050ea:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetWordLength(channel, word_length);
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	4619      	mov	r1, r3
 80050f2:	f7ff ff4f 	bl	8004f94 <XMC_USIC_CH_SetWordLength>
}
 80050f6:	3708      	adds	r7, #8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <XMC_SPI_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSelect()
 */
__STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	460b      	mov	r3, r1
 8005106:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetFrameLength(channel, frame_length);
 8005108:	78fb      	ldrb	r3, [r7, #3]
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	4619      	mov	r1, r3
 800510e:	f7ff ff57 	bl	8004fc0 <XMC_USIC_CH_SetFrameLength>
}
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <XMC_SPI_CH_SetInputSource>:
 * the SPI communication.
 */
__STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
                                               const XMC_SPI_CH_INPUT_t input,
                                               const uint8_t source)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	460b      	mov	r3, r1
 8005122:	70fb      	strb	r3, [r7, #3]
 8005124:	4613      	mov	r3, r2
 8005126:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0CR_INSW_Msk;
 8005128:	78f8      	ldrb	r0, [r7, #3]
 800512a:	78fb      	ldrb	r3, [r7, #3]
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	3306      	adds	r3, #6
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	4413      	add	r3, r2
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 800513a:	f043 0210 	orr.w	r2, r3, #16
 800513e:	6879      	ldr	r1, [r7, #4]
 8005140:	1d83      	adds	r3, r0, #6
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	440b      	add	r3, r1
 8005146:	605a      	str	r2, [r3, #4]
  XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 8005148:	78fa      	ldrb	r2, [r7, #3]
 800514a:	78bb      	ldrb	r3, [r7, #2]
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	4611      	mov	r1, r2
 8005150:	461a      	mov	r2, r3
 8005152:	f7ff ff01 	bl	8004f58 <XMC_USIC_CH_SetInputSource>
}
 8005156:	3708      	adds	r7, #8
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <SPI_MASTER_0_lInit>:
 * @brief Configure the port registers and data input registers of SPI channel
 *
 * @param[in] handle Pointer to an object of SPI_MASTER configuration
 */
static SPI_MASTER_STATUS_t SPI_MASTER_0_lInit(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
  SPI_MASTER_STATUS_t status;
  status = SPI_MASTER_STATUS_SUCCESS; 
 8005162:	2300      	movs	r3, #0
 8005164:	71fb      	strb	r3, [r7, #7]
  /* LLD initialization */
  XMC_SPI_CH_Init(XMC_SPI2_CH0, &SPI_MASTER_0_Channel_Config);
 8005166:	481e      	ldr	r0, [pc, #120]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 8005168:	491e      	ldr	r1, [pc, #120]	; (80051e4 <SPI_MASTER_0_lInit+0x88>)
 800516a:	f7fc f893 	bl	8001294 <XMC_SPI_CH_Init>
                             
  XMC_SPI_CH_DisableFEM(XMC_SPI2_CH0);
 800516e:	481c      	ldr	r0, [pc, #112]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 8005170:	f7ff ff98 	bl	80050a4 <XMC_SPI_CH_DisableFEM>
                              
  XMC_SPI_CH_SetBitOrderMsbFirst(XMC_SPI2_CH0);
 8005174:	481a      	ldr	r0, [pc, #104]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 8005176:	f7ff ff6f 	bl	8005058 <XMC_SPI_CH_SetBitOrderMsbFirst>
          
  XMC_SPI_CH_SetWordLength(XMC_SPI2_CH0, (uint8_t)8);
 800517a:	4819      	ldr	r0, [pc, #100]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 800517c:	2108      	movs	r1, #8
 800517e:	f7ff ffaf 	bl	80050e0 <XMC_SPI_CH_SetWordLength>

  XMC_SPI_CH_SetFrameLength(XMC_SPI2_CH0, (uint8_t)24);
 8005182:	4817      	ldr	r0, [pc, #92]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 8005184:	2118      	movs	r1, #24
 8005186:	f7ff ffb9 	bl	80050fc <XMC_SPI_CH_SetFrameLength>

  /* Configure the clock polarity and clock delay */
  XMC_SPI_CH_ConfigureShiftClockOutput(XMC_SPI2_CH0,
 800518a:	4815      	ldr	r0, [pc, #84]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 800518c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005190:	2200      	movs	r2, #0
 8005192:	f7ff ff97 	bl	80050c4 <XMC_SPI_CH_ConfigureShiftClockOutput>
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
  /* Configure Leading/Trailing delay */
  XMC_SPI_CH_SetSlaveSelectDelay(XMC_SPI2_CH0, 2U);
 8005196:	4812      	ldr	r0, [pc, #72]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 8005198:	2102      	movs	r1, #2
 800519a:	f7ff ff6d 	bl	8005078 <XMC_SPI_CH_SetSlaveSelectDelay>

               
  /* Configure the input pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT5_BASE, (uint8_t)1, &SPI_MASTER_0_MISO_Config.port_config);
 800519e:	4812      	ldr	r0, [pc, #72]	; (80051e8 <SPI_MASTER_0_lInit+0x8c>)
 80051a0:	2101      	movs	r1, #1
 80051a2:	4a12      	ldr	r2, [pc, #72]	; (80051ec <SPI_MASTER_0_lInit+0x90>)
 80051a4:	f7fb f8f0 	bl	8000388 <XMC_GPIO_Init>

  /* Configure the data input line selected */
  XMC_SPI_CH_SetInputSource(XMC_SPI2_CH0, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_A);
 80051a8:	480d      	ldr	r0, [pc, #52]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 80051aa:	2100      	movs	r1, #0
 80051ac:	2200      	movs	r2, #0
 80051ae:	f7ff ffb3 	bl	8005118 <XMC_SPI_CH_SetInputSource>
  /* Start the SPI_Channel */
  XMC_SPI_CH_Start(XMC_SPI2_CH0);
 80051b2:	480b      	ldr	r0, [pc, #44]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 80051b4:	f7ff ff44 	bl	8005040 <XMC_SPI_CH_Start>

  /* Configure the output pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT5_BASE, (uint8_t)0, &SPI_MASTER_0_MOSI_Config.port_config);
 80051b8:	480b      	ldr	r0, [pc, #44]	; (80051e8 <SPI_MASTER_0_lInit+0x8c>)
 80051ba:	2100      	movs	r1, #0
 80051bc:	4a0c      	ldr	r2, [pc, #48]	; (80051f0 <SPI_MASTER_0_lInit+0x94>)
 80051be:	f7fb f8e3 	bl	8000388 <XMC_GPIO_Init>
    
  /* Initialize SPI SCLK out pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT5_BASE, (uint8_t)2, &SPI_MASTER_0_SCLKOUT_Config.port_config);
 80051c2:	4809      	ldr	r0, [pc, #36]	; (80051e8 <SPI_MASTER_0_lInit+0x8c>)
 80051c4:	2102      	movs	r1, #2
 80051c6:	4a0b      	ldr	r2, [pc, #44]	; (80051f4 <SPI_MASTER_0_lInit+0x98>)
 80051c8:	f7fb f8de 	bl	8000388 <XMC_GPIO_Init>

  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI2_CH0,
 80051cc:	4804      	ldr	r0, [pc, #16]	; (80051e0 <SPI_MASTER_0_lInit+0x84>)
 80051ce:	2110      	movs	r1, #16
 80051d0:	2200      	movs	r2, #0
 80051d2:	f7fc f9f5 	bl	80015c0 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                      (uint32_t)SPI_MASTER_SR_ID_0);
            
  return status;
 80051d6:	79fb      	ldrb	r3, [r7, #7]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3708      	adds	r7, #8
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	48024000 	.word	0x48024000
 80051e4:	1ffe886c 	.word	0x1ffe886c
 80051e8:	48028500 	.word	0x48028500
 80051ec:	1ffe8ac4 	.word	0x1ffe8ac4
 80051f0:	1ffe8858 	.word	0x1ffe8858
 80051f4:	08010b5c 	.word	0x08010b5c

080051f8 <SDMMC_BLOCK_Init>:
  return version;
}

/* SDMMC_BLOCK initialization function */
SDMMC_BLOCK_STATUS_t SDMMC_BLOCK_Init(SDMMC_BLOCK_t *const obj)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  SDMMC_BLOCK_STATUS_t status = SDMMC_BLOCK_STATUS_SUCCESS;
 8005200:	2300      	movs	r3, #0
 8005202:	73fb      	strb	r3, [r7, #15]
  SDMMC_BLOCK_MODE_STATUS_t mode_status = SDMMC_BLOCK_MODE_STATUS_SUCCESS;
 8005204:	2300      	movs	r3, #0
 8005206:	73bb      	strb	r3, [r7, #14]

  XMC_ASSERT("SDMMC_BLOCK_Init:Null obj is passed as input" , (obj != NULL))

  if (obj->init_flag == 1U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	7b5b      	ldrb	r3, [r3, #13]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d002      	beq.n	8005216 <SDMMC_BLOCK_Init+0x1e>
  {
    status = SDMMC_BLOCK_STATUS_SUCCESS;
 8005210:	2300      	movs	r3, #0
 8005212:	73fb      	strb	r3, [r7, #15]
 8005214:	e01b      	b.n	800524e <SDMMC_BLOCK_Init+0x56>
  }
  else
  {
    /* Setup pins */
    if (obj->init_pins != NULL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <SDMMC_BLOCK_Init+0x2c>
    {
      obj->init_pins();
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	4798      	blx	r3
      mode_status = SDMMC_BLOCK_SPI_Init(obj);
    }
#endif

#ifdef SDMMC_BLOCK_SD
    if (obj->interface_mode == SDMMC_BLOCK_CARD_INTERFACE_SD)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	7b1b      	ldrb	r3, [r3, #12]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d104      	bne.n	8005236 <SDMMC_BLOCK_Init+0x3e>
    {
      mode_status = SDMMC_BLOCK_SD_Init(obj);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 fd93 	bl	8005d58 <SDMMC_BLOCK_SD_Init>
 8005232:	4603      	mov	r3, r0
 8005234:	73bb      	strb	r3, [r7, #14]
    }
#endif

    if (mode_status != SDMMC_BLOCK_MODE_STATUS_SUCCESS)
 8005236:	7bbb      	ldrb	r3, [r7, #14]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d005      	beq.n	8005248 <SDMMC_BLOCK_Init+0x50>
    {
      status = SDMMC_BLOCK_STATUS_FAILURE;
 800523c:	2301      	movs	r3, #1
 800523e:	73fb      	strb	r3, [r7, #15]
      obj->init_flag = 0U;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	735a      	strb	r2, [r3, #13]
 8005246:	e002      	b.n	800524e <SDMMC_BLOCK_Init+0x56>
    }
    else
    {
      obj->init_flag = 1U;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	735a      	strb	r2, [r3, #13]
    }
  }

  return status;
 800524e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <XMC_SDMMC_SetCardDetectionSource>:
 *
 * \par<b>Description: </b><br>
 * Selects source for card detection
 */
__STATIC_INLINE void XMC_SDMMC_SetCardDetectionSource(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_CD_SOURCE_t source)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	6039      	str	r1, [r7, #0]

#if UC_SERIES == XMC45
  sdmmc->HOST_CTRL |= (sdmmc->HOST_CTRL & (uint32_t)~SDMMC_HOST_CTRL_CARD_DET_SIGNAL_DETECT_Msk) | source;
#else
  XMC_UNUSED_ARG(sdmmc);
  *(uint32_t *)SDMMC_CON = (*(uint32_t *)SDMMC_CON & (uint32_t)~SDMMC_CON_CDSEL_Msk) | source;
 8005262:	4906      	ldr	r1, [pc, #24]	; (800527c <XMC_SDMMC_SetCardDetectionSource+0x24>)
 8005264:	4b05      	ldr	r3, [pc, #20]	; (800527c <XMC_SDMMC_SetCardDetectionSource+0x24>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	4313      	orrs	r3, r2
 8005270:	600b      	str	r3, [r1, #0]
#endif

}
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	500040b4 	.word	0x500040b4

08005280 <XMC_SDMMC_SetCardDetectionStatus>:
 * Generates (card ins or card removal) interrupt when the normal interrupt is enabled.
 * @note Only valid if SDMMC card detection signal source is set to XMC_SDMMC_CD_SOURCE_SW <br>
 *
 */
__STATIC_INLINE void XMC_SDMMC_SetCardDetectionStatus(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_CD_STATUS_t status)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]

#if UC_SERIES == XMC45
  sdmmc->HOST_CTRL |= (sdmmc->HOST_CTRL & (uint32_t)~SDMMC_HOST_CTRL_CARD_DETECT_TEST_LEVEL_Msk) | status;
#else
  XMC_UNUSED_ARG(sdmmc);
  *(uint32_t *)SDMMC_CON = (*(uint32_t *)SDMMC_CON & (uint32_t)~SDMMC_CON_CDSVAL_Msk) | status;
 800528a:	4906      	ldr	r1, [pc, #24]	; (80052a4 <XMC_SDMMC_SetCardDetectionStatus+0x24>)
 800528c:	4b05      	ldr	r3, [pc, #20]	; (80052a4 <XMC_SDMMC_SetCardDetectionStatus+0x24>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	4313      	orrs	r3, r2
 8005298:	600b      	str	r3, [r1, #0]
#endif
}
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr
 80052a4:	500040b4 	.word	0x500040b4

080052a8 <XMC_SDMMC_SetWriteProtectionSource>:
 *
 * \par<b>Description: </b><br>
 * Selects input for card write protection status
 */
__STATIC_INLINE void XMC_SDMMC_SetWriteProtectionSource(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_WP_SOURCE_t source)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_SDMMC_SetWriteProtectionSource: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  XMC_UNUSED_ARG(sdmmc);

#if UC_SERIES != XMC45
  *(uint32_t *)SDMMC_CON = (*(uint32_t *)SDMMC_CON & (uint32_t)~SDMMC_CON_WPSEL_Msk) | source;
 80052b4:	4906      	ldr	r1, [pc, #24]	; (80052d0 <XMC_SDMMC_SetWriteProtectionSource+0x28>)
 80052b6:	4b06      	ldr	r3, [pc, #24]	; (80052d0 <XMC_SDMMC_SetWriteProtectionSource+0x28>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f023 0201 	bic.w	r2, r3, #1
 80052be:	78fb      	ldrb	r3, [r7, #3]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	600b      	str	r3, [r1, #0]
#endif
}
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	500040b4 	.word	0x500040b4

080052d4 <XMC_SDMMC_SetWriteProtectionStatus>:
 * Sets the card write protection status indicating whether card is write protected or not.
 * @note Only valid if SDMMC card detection signal source is set to XMC_SDMMC_WP_SOURCE_SW <br>
 *
 */
__STATIC_INLINE void XMC_SDMMC_SetWriteProtectionStatus(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_WP_STATUS_t status)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_SDMMC_SetWriteProtectionStatus: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  XMC_UNUSED_ARG(sdmmc);

#if UC_SERIES != XMC45
  *(uint32_t *)SDMMC_CON = (*(uint32_t *)SDMMC_CON & (uint32_t)~SDMMC_CON_WPSVAL_Msk) | status;
 80052e0:	4906      	ldr	r1, [pc, #24]	; (80052fc <XMC_SDMMC_SetWriteProtectionStatus+0x28>)
 80052e2:	4b06      	ldr	r3, [pc, #24]	; (80052fc <XMC_SDMMC_SetWriteProtectionStatus+0x28>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f023 0210 	bic.w	r2, r3, #16
 80052ea:	78fb      	ldrb	r3, [r7, #3]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	600b      	str	r3, [r1, #0]
#endif
}
 80052f0:	370c      	adds	r7, #12
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	500040b4 	.word	0x500040b4

08005300 <XMC_SDMMC_EnableDelayCmdDatLines>:
 * \par
 * Use the function to enable delay on the command/data out lines. Invoke this function
 * before selecting the number of delay elements.
 */
__STATIC_INLINE void XMC_SDMMC_EnableDelayCmdDatLines(void)
{
 8005300:	b480      	push	{r7}
 8005302:	af00      	add	r7, sp, #0
  SCU_GENERAL->SDMMCDEL |= (uint32_t)SCU_GENERAL_SDMMCDEL_TAPEN_Msk;
 8005304:	4a05      	ldr	r2, [pc, #20]	; (800531c <XMC_SDMMC_EnableDelayCmdDatLines+0x1c>)
 8005306:	4b05      	ldr	r3, [pc, #20]	; (800531c <XMC_SDMMC_EnableDelayCmdDatLines+0x1c>)
 8005308:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800530c:	f043 0301 	orr.w	r3, r3, #1
 8005310:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	50004000 	.word	0x50004000

08005320 <XMC_SDMMC_SetDelay>:
 * The function writes the delay value to the SDMMC delay control register (SDMMCDEL)
 * within the realm of the SCU peripheral. A delay of tapdel + 1 is considered as the
 * final selected number of delay elements.
 */
__STATIC_INLINE void XMC_SDMMC_SetDelay(uint8_t tapdel)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	4603      	mov	r3, r0
 8005328:	71fb      	strb	r3, [r7, #7]
  SCU_GENERAL->SDMMCDEL = (uint32_t)((SCU_GENERAL->SDMMCDEL & (uint32_t)~SCU_GENERAL_SDMMCDEL_TAPDEL_Msk) |
 800532a:	4908      	ldr	r1, [pc, #32]	; (800534c <XMC_SDMMC_SetDelay+0x2c>)
 800532c:	4b07      	ldr	r3, [pc, #28]	; (800534c <XMC_SDMMC_SetDelay+0x2c>)
 800532e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005332:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
                                  (uint32_t)(tapdel << SCU_GENERAL_SDMMCDEL_TAPDEL_Pos));
 8005336:	79fa      	ldrb	r2, [r7, #7]
 8005338:	0112      	lsls	r2, r2, #4
 * within the realm of the SCU peripheral. A delay of tapdel + 1 is considered as the
 * final selected number of delay elements.
 */
__STATIC_INLINE void XMC_SDMMC_SetDelay(uint8_t tapdel)
{
  SCU_GENERAL->SDMMCDEL = (uint32_t)((SCU_GENERAL->SDMMCDEL & (uint32_t)~SCU_GENERAL_SDMMCDEL_TAPDEL_Msk) |
 800533a:	4313      	orrs	r3, r2
 800533c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
                                  (uint32_t)(tapdel << SCU_GENERAL_SDMMCDEL_TAPDEL_Pos));
}
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	50004000 	.word	0x50004000

08005350 <SDMMC0_0_IRQHandler>:
 * FUNCTION DEFINITIONS
 **********************************************************************************************************************/

/* SDMMC SD interrupt handler */
void SDMMC0_0_IRQHandler(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  normal_int_status = SDMMC_BLOCK_0.sdmmc_sd->sdmmc->INT_STATUS_NORM;
 8005354:	4b15      	ldr	r3, [pc, #84]	; (80053ac <SDMMC0_0_IRQHandler+0x5c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800535c:	b29a      	uxth	r2, r3
 800535e:	4b14      	ldr	r3, [pc, #80]	; (80053b0 <SDMMC0_0_IRQHandler+0x60>)
 8005360:	801a      	strh	r2, [r3, #0]
  err_int_status = SDMMC_BLOCK_0.sdmmc_sd->sdmmc->INT_STATUS_ERR;
 8005362:	4b12      	ldr	r3, [pc, #72]	; (80053ac <SDMMC0_0_IRQHandler+0x5c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800536a:	b29a      	uxth	r2, r3
 800536c:	4b11      	ldr	r3, [pc, #68]	; (80053b4 <SDMMC0_0_IRQHandler+0x64>)
 800536e:	801a      	strh	r2, [r3, #0]

  if (normal_int_status & SDMMC_INT_STATUS_NORM_ERR_INT_Msk)
 8005370:	4b0f      	ldr	r3, [pc, #60]	; (80053b0 <SDMMC0_0_IRQHandler+0x60>)
 8005372:	881b      	ldrh	r3, [r3, #0]
 8005374:	b29b      	uxth	r3, r3
 8005376:	b29b      	uxth	r3, r3
 8005378:	b21b      	sxth	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	da06      	bge.n	800538c <SDMMC0_0_IRQHandler+0x3c>
  {
    SDMMC_BLOCK_SD_ErrorInterruptHandler(&SDMMC_BLOCK_0, err_int_status);
 800537e:	4b0d      	ldr	r3, [pc, #52]	; (80053b4 <SDMMC0_0_IRQHandler+0x64>)
 8005380:	881b      	ldrh	r3, [r3, #0]
 8005382:	b29b      	uxth	r3, r3
 8005384:	4809      	ldr	r0, [pc, #36]	; (80053ac <SDMMC0_0_IRQHandler+0x5c>)
 8005386:	4619      	mov	r1, r3
 8005388:	f000 fad4 	bl	8005934 <SDMMC_BLOCK_SD_ErrorInterruptHandler>
  }

  if (normal_int_status & SDMMC_BLOCK_NORMAL_INT_STATUS_BITS)
 800538c:	4b08      	ldr	r3, [pc, #32]	; (80053b0 <SDMMC0_0_IRQHandler+0x60>)
 800538e:	881b      	ldrh	r3, [r3, #0]
 8005390:	b29b      	uxth	r3, r3
 8005392:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005396:	2b00      	cmp	r3, #0
 8005398:	d006      	beq.n	80053a8 <SDMMC0_0_IRQHandler+0x58>
  {
    SDMMC_BLOCK_SD_NormalInterruptHandler(&SDMMC_BLOCK_0, normal_int_status);
 800539a:	4b05      	ldr	r3, [pc, #20]	; (80053b0 <SDMMC0_0_IRQHandler+0x60>)
 800539c:	881b      	ldrh	r3, [r3, #0]
 800539e:	b29b      	uxth	r3, r3
 80053a0:	4802      	ldr	r0, [pc, #8]	; (80053ac <SDMMC0_0_IRQHandler+0x5c>)
 80053a2:	4619      	mov	r1, r3
 80053a4:	f000 fa5a 	bl	800585c <SDMMC_BLOCK_SD_NormalInterruptHandler>
  }
}
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	1ffe8908 	.word	0x1ffe8908
 80053b0:	1ffe9050 	.word	0x1ffe9050
 80053b4:	1ffe9052 	.word	0x1ffe9052

080053b8 <SDMMC_BLOCK_0_Config_Init>:
/*
 * Configuration initialization:
 * For pins and other mode specific settings
 */
static void SDMMC_BLOCK_0_Config_Init(void)
{
 80053b8:	b598      	push	{r3, r4, r7, lr}
 80053ba:	af00      	add	r7, sp, #0
  /* Enable delay on command and data lines */
  XMC_SDMMC_EnableDelayCmdDatLines();
 80053bc:	f7ff ffa0 	bl	8005300 <XMC_SDMMC_EnableDelayCmdDatLines>

  /* Set the delay value chosen in the APP user interface */
  XMC_SDMMC_SetDelay(SDMMC_BLOCK_SD_NUM_DELAY_ELEMENTS);
 80053c0:	2008      	movs	r0, #8
 80053c2:	f7ff ffad 	bl	8005320 <XMC_SDMMC_SetDelay>

  XMC_GPIO_Init(SDMMC_BLOCK_0_COMMAND.port,
 80053c6:	4a3f      	ldr	r2, [pc, #252]	; (80054c4 <SDMMC_BLOCK_0_Config_Init+0x10c>)
 80053c8:	2305      	movs	r3, #5
                SDMMC_BLOCK_0_COMMAND.pin,
                &SDMMC_BLOCK_0_COMMAND.config->config);
 80053ca:	493f      	ldr	r1, [pc, #252]	; (80054c8 <SDMMC_BLOCK_0_Config_Init+0x110>)
  XMC_SDMMC_EnableDelayCmdDatLines();

  /* Set the delay value chosen in the APP user interface */
  XMC_SDMMC_SetDelay(SDMMC_BLOCK_SD_NUM_DELAY_ELEMENTS);

  XMC_GPIO_Init(SDMMC_BLOCK_0_COMMAND.port,
 80053cc:	460c      	mov	r4, r1
 80053ce:	4610      	mov	r0, r2
 80053d0:	4619      	mov	r1, r3
 80053d2:	4622      	mov	r2, r4
 80053d4:	f7fa ffd8 	bl	8000388 <XMC_GPIO_Init>
                SDMMC_BLOCK_0_COMMAND.pin,
                &SDMMC_BLOCK_0_COMMAND.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_COMMAND.port,
 80053d8:	493a      	ldr	r1, [pc, #232]	; (80054c4 <SDMMC_BLOCK_0_Config_Init+0x10c>)
 80053da:	2205      	movs	r2, #5
                              SDMMC_BLOCK_0_COMMAND.pin,
                              SDMMC_BLOCK_0_COMMAND.config->hw_control);
 80053dc:	4b3a      	ldr	r3, [pc, #232]	; (80054c8 <SDMMC_BLOCK_0_Config_Init+0x110>)
  XMC_SDMMC_SetDelay(SDMMC_BLOCK_SD_NUM_DELAY_ELEMENTS);

  XMC_GPIO_Init(SDMMC_BLOCK_0_COMMAND.port,
                SDMMC_BLOCK_0_COMMAND.pin,
                &SDMMC_BLOCK_0_COMMAND.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_COMMAND.port,
 80053de:	7b1b      	ldrb	r3, [r3, #12]
 80053e0:	4608      	mov	r0, r1
 80053e2:	4611      	mov	r1, r2
 80053e4:	461a      	mov	r2, r3
 80053e6:	f7fb fed5 	bl	8001194 <XMC_GPIO_SetHardwareControl>
                              SDMMC_BLOCK_0_COMMAND.pin,
                              SDMMC_BLOCK_0_COMMAND.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_CLK.port,
 80053ea:	4a36      	ldr	r2, [pc, #216]	; (80054c4 <SDMMC_BLOCK_0_Config_Init+0x10c>)
 80053ec:	2306      	movs	r3, #6
                SDMMC_BLOCK_0_CLK.pin,
                &SDMMC_BLOCK_0_CLK.config->config);
 80053ee:	4937      	ldr	r1, [pc, #220]	; (80054cc <SDMMC_BLOCK_0_Config_Init+0x114>)
                &SDMMC_BLOCK_0_COMMAND.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_COMMAND.port,
                              SDMMC_BLOCK_0_COMMAND.pin,
                              SDMMC_BLOCK_0_COMMAND.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_CLK.port,
 80053f0:	460c      	mov	r4, r1
 80053f2:	4610      	mov	r0, r2
 80053f4:	4619      	mov	r1, r3
 80053f6:	4622      	mov	r2, r4
 80053f8:	f7fa ffc6 	bl	8000388 <XMC_GPIO_Init>
                SDMMC_BLOCK_0_CLK.pin,
                &SDMMC_BLOCK_0_CLK.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_CLK.port,
 80053fc:	4931      	ldr	r1, [pc, #196]	; (80054c4 <SDMMC_BLOCK_0_Config_Init+0x10c>)
 80053fe:	2206      	movs	r2, #6
                              SDMMC_BLOCK_0_CLK.pin,
                              SDMMC_BLOCK_0_CLK.config->hw_control);
 8005400:	4b32      	ldr	r3, [pc, #200]	; (80054cc <SDMMC_BLOCK_0_Config_Init+0x114>)
                              SDMMC_BLOCK_0_COMMAND.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_CLK.port,
                SDMMC_BLOCK_0_CLK.pin,
                &SDMMC_BLOCK_0_CLK.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_CLK.port,
 8005402:	7b1b      	ldrb	r3, [r3, #12]
 8005404:	4608      	mov	r0, r1
 8005406:	4611      	mov	r1, r2
 8005408:	461a      	mov	r2, r3
 800540a:	f7fb fec3 	bl	8001194 <XMC_GPIO_SetHardwareControl>
                              SDMMC_BLOCK_0_CLK.pin,
                              SDMMC_BLOCK_0_CLK.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_0.port,
 800540e:	4a30      	ldr	r2, [pc, #192]	; (80054d0 <SDMMC_BLOCK_0_Config_Init+0x118>)
 8005410:	2300      	movs	r3, #0
                SDMMC_BLOCK_0_DATA_0.pin,
                &SDMMC_BLOCK_0_DATA_0.config->config);
 8005412:	4930      	ldr	r1, [pc, #192]	; (80054d4 <SDMMC_BLOCK_0_Config_Init+0x11c>)
                &SDMMC_BLOCK_0_CLK.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_CLK.port,
                              SDMMC_BLOCK_0_CLK.pin,
                              SDMMC_BLOCK_0_CLK.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_0.port,
 8005414:	460c      	mov	r4, r1
 8005416:	4610      	mov	r0, r2
 8005418:	4619      	mov	r1, r3
 800541a:	4622      	mov	r2, r4
 800541c:	f7fa ffb4 	bl	8000388 <XMC_GPIO_Init>
                SDMMC_BLOCK_0_DATA_0.pin,
                &SDMMC_BLOCK_0_DATA_0.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_0.port,
 8005420:	492b      	ldr	r1, [pc, #172]	; (80054d0 <SDMMC_BLOCK_0_Config_Init+0x118>)
 8005422:	2200      	movs	r2, #0
                              SDMMC_BLOCK_0_DATA_0.pin,
                              SDMMC_BLOCK_0_DATA_0.config->hw_control);
 8005424:	4b2b      	ldr	r3, [pc, #172]	; (80054d4 <SDMMC_BLOCK_0_Config_Init+0x11c>)
                              SDMMC_BLOCK_0_CLK.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_0.port,
                SDMMC_BLOCK_0_DATA_0.pin,
                &SDMMC_BLOCK_0_DATA_0.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_0.port,
 8005426:	7b1b      	ldrb	r3, [r3, #12]
 8005428:	4608      	mov	r0, r1
 800542a:	4611      	mov	r1, r2
 800542c:	461a      	mov	r2, r3
 800542e:	f7fb feb1 	bl	8001194 <XMC_GPIO_SetHardwareControl>
                              SDMMC_BLOCK_0_DATA_0.pin,
                              SDMMC_BLOCK_0_DATA_0.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_1.port,
 8005432:	4a29      	ldr	r2, [pc, #164]	; (80054d8 <SDMMC_BLOCK_0_Config_Init+0x120>)
 8005434:	2306      	movs	r3, #6
                SDMMC_BLOCK_0_DATA_1.pin,
                &SDMMC_BLOCK_0_DATA_1.config->config);
 8005436:	4929      	ldr	r1, [pc, #164]	; (80054dc <SDMMC_BLOCK_0_Config_Init+0x124>)
                &SDMMC_BLOCK_0_DATA_0.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_0.port,
                              SDMMC_BLOCK_0_DATA_0.pin,
                              SDMMC_BLOCK_0_DATA_0.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_1.port,
 8005438:	460c      	mov	r4, r1
 800543a:	4610      	mov	r0, r2
 800543c:	4619      	mov	r1, r3
 800543e:	4622      	mov	r2, r4
 8005440:	f7fa ffa2 	bl	8000388 <XMC_GPIO_Init>
                SDMMC_BLOCK_0_DATA_1.pin,
                &SDMMC_BLOCK_0_DATA_1.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_1.port,
 8005444:	4924      	ldr	r1, [pc, #144]	; (80054d8 <SDMMC_BLOCK_0_Config_Init+0x120>)
 8005446:	2206      	movs	r2, #6
                              SDMMC_BLOCK_0_DATA_1.pin,
                              SDMMC_BLOCK_0_DATA_1.config->hw_control);
 8005448:	4b24      	ldr	r3, [pc, #144]	; (80054dc <SDMMC_BLOCK_0_Config_Init+0x124>)
                              SDMMC_BLOCK_0_DATA_0.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_1.port,
                SDMMC_BLOCK_0_DATA_1.pin,
                &SDMMC_BLOCK_0_DATA_1.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_1.port,
 800544a:	7b1b      	ldrb	r3, [r3, #12]
 800544c:	4608      	mov	r0, r1
 800544e:	4611      	mov	r1, r2
 8005450:	461a      	mov	r2, r3
 8005452:	f7fb fe9f 	bl	8001194 <XMC_GPIO_SetHardwareControl>
                              SDMMC_BLOCK_0_DATA_1.pin,
                              SDMMC_BLOCK_0_DATA_1.config->hw_control);
  
  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_2.port,
 8005456:	4a20      	ldr	r2, [pc, #128]	; (80054d8 <SDMMC_BLOCK_0_Config_Init+0x120>)
 8005458:	2307      	movs	r3, #7
                SDMMC_BLOCK_0_DATA_2.pin,
                &SDMMC_BLOCK_0_DATA_2.config->config);
 800545a:	4921      	ldr	r1, [pc, #132]	; (80054e0 <SDMMC_BLOCK_0_Config_Init+0x128>)
                &SDMMC_BLOCK_0_DATA_1.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_1.port,
                              SDMMC_BLOCK_0_DATA_1.pin,
                              SDMMC_BLOCK_0_DATA_1.config->hw_control);
  
  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_2.port,
 800545c:	460c      	mov	r4, r1
 800545e:	4610      	mov	r0, r2
 8005460:	4619      	mov	r1, r3
 8005462:	4622      	mov	r2, r4
 8005464:	f7fa ff90 	bl	8000388 <XMC_GPIO_Init>
                SDMMC_BLOCK_0_DATA_2.pin,
                &SDMMC_BLOCK_0_DATA_2.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_2.port,
 8005468:	491b      	ldr	r1, [pc, #108]	; (80054d8 <SDMMC_BLOCK_0_Config_Init+0x120>)
 800546a:	2207      	movs	r2, #7
                              SDMMC_BLOCK_0_DATA_2.pin,
                              SDMMC_BLOCK_0_DATA_2.config->hw_control);
 800546c:	4b1c      	ldr	r3, [pc, #112]	; (80054e0 <SDMMC_BLOCK_0_Config_Init+0x128>)
                              SDMMC_BLOCK_0_DATA_1.config->hw_control);
  
  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_2.port,
                SDMMC_BLOCK_0_DATA_2.pin,
                &SDMMC_BLOCK_0_DATA_2.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_2.port,
 800546e:	7b1b      	ldrb	r3, [r3, #12]
 8005470:	4608      	mov	r0, r1
 8005472:	4611      	mov	r1, r2
 8005474:	461a      	mov	r2, r3
 8005476:	f7fb fe8d 	bl	8001194 <XMC_GPIO_SetHardwareControl>
                              SDMMC_BLOCK_0_DATA_2.pin,
                              SDMMC_BLOCK_0_DATA_2.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_3.port,
 800547a:	4a15      	ldr	r2, [pc, #84]	; (80054d0 <SDMMC_BLOCK_0_Config_Init+0x118>)
 800547c:	2301      	movs	r3, #1
                SDMMC_BLOCK_0_DATA_3.pin,
                &SDMMC_BLOCK_0_DATA_3.config->config);
 800547e:	4919      	ldr	r1, [pc, #100]	; (80054e4 <SDMMC_BLOCK_0_Config_Init+0x12c>)
                &SDMMC_BLOCK_0_DATA_2.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_2.port,
                              SDMMC_BLOCK_0_DATA_2.pin,
                              SDMMC_BLOCK_0_DATA_2.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_3.port,
 8005480:	460c      	mov	r4, r1
 8005482:	4610      	mov	r0, r2
 8005484:	4619      	mov	r1, r3
 8005486:	4622      	mov	r2, r4
 8005488:	f7fa ff7e 	bl	8000388 <XMC_GPIO_Init>
                SDMMC_BLOCK_0_DATA_3.pin,
                &SDMMC_BLOCK_0_DATA_3.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_3.port,
 800548c:	4910      	ldr	r1, [pc, #64]	; (80054d0 <SDMMC_BLOCK_0_Config_Init+0x118>)
 800548e:	2201      	movs	r2, #1
                              SDMMC_BLOCK_0_DATA_3.pin,
                              SDMMC_BLOCK_0_DATA_3.config->hw_control);
 8005490:	4b14      	ldr	r3, [pc, #80]	; (80054e4 <SDMMC_BLOCK_0_Config_Init+0x12c>)
                              SDMMC_BLOCK_0_DATA_2.config->hw_control);

  XMC_GPIO_Init(SDMMC_BLOCK_0_DATA_3.port,
                SDMMC_BLOCK_0_DATA_3.pin,
                &SDMMC_BLOCK_0_DATA_3.config->config);
  XMC_GPIO_SetHardwareControl(SDMMC_BLOCK_0_DATA_3.port,
 8005492:	7b1b      	ldrb	r3, [r3, #12]
 8005494:	4608      	mov	r0, r1
 8005496:	4611      	mov	r1, r2
 8005498:	461a      	mov	r2, r3
 800549a:	f7fb fe7b 	bl	8001194 <XMC_GPIO_SetHardwareControl>
                              SDMMC_BLOCK_0_DATA_3.pin,
                              SDMMC_BLOCK_0_DATA_3.config->hw_control);

  XMC_SDMMC_SetCardDetectionSource(XMC_SDMMC, XMC_SDMMC_CD_SOURCE_SW);
 800549e:	4812      	ldr	r0, [pc, #72]	; (80054e8 <SDMMC_BLOCK_0_Config_Init+0x130>)
 80054a0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80054a4:	f7ff fed8 	bl	8005258 <XMC_SDMMC_SetCardDetectionSource>
  XMC_SDMMC_SetCardDetectionStatus(XMC_SDMMC, XMC_SDMMC_CD_STATUS_INSERTED);
 80054a8:	480f      	ldr	r0, [pc, #60]	; (80054e8 <SDMMC_BLOCK_0_Config_Init+0x130>)
 80054aa:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 80054ae:	f7ff fee7 	bl	8005280 <XMC_SDMMC_SetCardDetectionStatus>

#if (UC_SERIES != XMC45)
  XMC_SDMMC_SetWriteProtectionSource(XMC_SDMMC, XMC_SDMMC_WP_SOURCE_SW);
 80054b2:	480d      	ldr	r0, [pc, #52]	; (80054e8 <SDMMC_BLOCK_0_Config_Init+0x130>)
 80054b4:	2101      	movs	r1, #1
 80054b6:	f7ff fef7 	bl	80052a8 <XMC_SDMMC_SetWriteProtectionSource>
  XMC_SDMMC_SetWriteProtectionStatus(XMC_SDMMC, XMC_SDMMC_WP_STATUS_NO_WRITE_PROTECTION);
 80054ba:	480b      	ldr	r0, [pc, #44]	; (80054e8 <SDMMC_BLOCK_0_Config_Init+0x130>)
 80054bc:	2100      	movs	r1, #0
 80054be:	f7ff ff09 	bl	80052d4 <XMC_SDMMC_SetWriteProtectionStatus>
#endif
}
 80054c2:	bd98      	pop	{r3, r4, r7, pc}
 80054c4:	48028300 	.word	0x48028300
 80054c8:	08010c3c 	.word	0x08010c3c
 80054cc:	08010c4c 	.word	0x08010c4c
 80054d0:	48028400 	.word	0x48028400
 80054d4:	08010bfc 	.word	0x08010bfc
 80054d8:	48028100 	.word	0x48028100
 80054dc:	08010c0c 	.word	0x08010c0c
 80054e0:	08010c1c 	.word	0x08010c1c
 80054e4:	08010c2c 	.word	0x08010c2c
 80054e8:	4801c000 	.word	0x4801c000

080054ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054f0:	4b04      	ldr	r3, [pc, #16]	; (8005504 <__NVIC_GetPriorityGrouping+0x18>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80054f8:	0a1b      	lsrs	r3, r3, #8
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	e000ed00 	.word	0xe000ed00

08005508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	4603      	mov	r3, r0
 8005510:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005516:	2b00      	cmp	r3, #0
 8005518:	db0b      	blt.n	8005532 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800551a:	4908      	ldr	r1, [pc, #32]	; (800553c <__NVIC_EnableIRQ+0x34>)
 800551c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005520:	095b      	lsrs	r3, r3, #5
 8005522:	79fa      	ldrb	r2, [r7, #7]
 8005524:	f002 021f 	and.w	r2, r2, #31
 8005528:	2001      	movs	r0, #1
 800552a:	fa00 f202 	lsl.w	r2, r0, r2
 800552e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	e000e100 	.word	0xe000e100

08005540 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	4603      	mov	r3, r0
 8005548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800554a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800554e:	2b00      	cmp	r3, #0
 8005550:	db0c      	blt.n	800556c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005552:	4909      	ldr	r1, [pc, #36]	; (8005578 <__NVIC_ClearPendingIRQ+0x38>)
 8005554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005558:	095b      	lsrs	r3, r3, #5
 800555a:	79fa      	ldrb	r2, [r7, #7]
 800555c:	f002 021f 	and.w	r2, r2, #31
 8005560:	2001      	movs	r0, #1
 8005562:	fa00 f202 	lsl.w	r2, r0, r2
 8005566:	3360      	adds	r3, #96	; 0x60
 8005568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800556c:	370c      	adds	r7, #12
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	e000e100 	.word	0xe000e100

0800557c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	4603      	mov	r3, r0
 8005584:	6039      	str	r1, [r7, #0]
 8005586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800558c:	2b00      	cmp	r3, #0
 800558e:	db0a      	blt.n	80055a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005590:	490d      	ldr	r1, [pc, #52]	; (80055c8 <__NVIC_SetPriority+0x4c>)
 8005592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	b2d2      	uxtb	r2, r2
 800559a:	0092      	lsls	r2, r2, #2
 800559c:	b2d2      	uxtb	r2, r2
 800559e:	440b      	add	r3, r1
 80055a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80055a4:	e00a      	b.n	80055bc <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a6:	4909      	ldr	r1, [pc, #36]	; (80055cc <__NVIC_SetPriority+0x50>)
 80055a8:	79fb      	ldrb	r3, [r7, #7]
 80055aa:	f003 030f 	and.w	r3, r3, #15
 80055ae:	3b04      	subs	r3, #4
 80055b0:	683a      	ldr	r2, [r7, #0]
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	0092      	lsls	r2, r2, #2
 80055b6:	b2d2      	uxtb	r2, r2
 80055b8:	440b      	add	r3, r1
 80055ba:	761a      	strb	r2, [r3, #24]
  }
}
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	e000e100 	.word	0xe000e100
 80055cc:	e000ed00 	.word	0xe000ed00

080055d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b089      	sub	sp, #36	; 0x24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f003 0307 	and.w	r3, r3, #7
 80055e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	f1c3 0307 	rsb	r3, r3, #7
 80055ea:	2b06      	cmp	r3, #6
 80055ec:	bf28      	it	cs
 80055ee:	2306      	movcs	r3, #6
 80055f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	3306      	adds	r3, #6
 80055f6:	2b06      	cmp	r3, #6
 80055f8:	d902      	bls.n	8005600 <NVIC_EncodePriority+0x30>
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	3b01      	subs	r3, #1
 80055fe:	e000      	b.n	8005602 <NVIC_EncodePriority+0x32>
 8005600:	2300      	movs	r3, #0
 8005602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	2201      	movs	r2, #1
 8005608:	fa02 f303 	lsl.w	r3, r2, r3
 800560c:	1e5a      	subs	r2, r3, #1
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	401a      	ands	r2, r3
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2101      	movs	r1, #1
 800561a:	fa01 f303 	lsl.w	r3, r1, r3
 800561e:	1e59      	subs	r1, r3, #1
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8005624:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8005626:	4618      	mov	r0, r3
 8005628:	3724      	adds	r7, #36	; 0x24
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop

08005634 <XMC_SDMMC_Start>:
 *
 * \par<b>Note: </b><br>
 * Invoke XMC_SDMMC_Init() before using this function.
 */
__STATIC_INLINE void XMC_SDMMC_Start(XMC_SDMMC_t *const sdmmc)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SDMMC_Start: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  
  /* Enable internal clock */
  sdmmc->CLOCK_CTRL |= (uint16_t)SDMMC_CLOCK_CTRL_INTERNAL_CLOCK_EN_Msk;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005640:	b29b      	uxth	r3, r3
 8005642:	f043 0301 	orr.w	r3, r3, #1
 8005646:	b29a      	uxth	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop

08005658 <XMC_SDMMC_Stop>:
 * \par
 * The function disables the internal clock of the SDMMC peripheral. The SDMMC registers
 * can still be read and written even if the internal clock is disabled.
 */
__STATIC_INLINE void XMC_SDMMC_Stop(XMC_SDMMC_t *const sdmmc)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SDMMC_Stop: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));

  sdmmc->CLOCK_CTRL &= (uint16_t)~SDMMC_CLOCK_CTRL_INTERNAL_CLOCK_EN_Msk;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005664:	b29b      	uxth	r3, r3
 8005666:	f023 0301 	bic.w	r3, r3, #1
 800566a:	b29a      	uxth	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop

0800567c <XMC_SDMMC_SDClockDisable>:
 * \par
 * The function resets the SDCLOCK_EN bit-field of the CLOCK_CTRL register, disabling the
 * SD clock. It can be used alongside a SD card information reset routine (if required).
 */
__STATIC_INLINE void XMC_SDMMC_SDClockDisable(XMC_SDMMC_t *const sdmmc)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SDMMC_SDClockDisable: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));

  sdmmc->CLOCK_CTRL &= (uint16_t)~SDMMC_CLOCK_CTRL_SDCLOCK_EN_Msk;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005688:	b29b      	uxth	r3, r3
 800568a:	f023 0304 	bic.w	r3, r3, #4
 800568e:	b29a      	uxth	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop

080056a0 <XMC_SDMMC_SetSWReset>:
 * 3) bit 2 reset DAT line <br>
 *
 * It is typically used to reset the SD HOST controller's registers.
 */
__STATIC_INLINE void XMC_SDMMC_SetSWReset(XMC_SDMMC_t *const sdmmc, uint32_t reset_mode)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SDMMC_SetSWReset: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));

  sdmmc->SW_RESET |= (uint8_t)reset_mode;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80056b0:	b2da      	uxtb	r2, r3
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	4313      	orrs	r3, r2
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
}
 80056c0:	370c      	adds	r7, #12
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop

080056cc <XMC_SDMMC_GetSWResetStatus>:
 * Since XMC_SDMMC_SetSWReset() is a non-blocking function, XMC_SDMMC_GetSWResetStatus() has
 * been provided to check the software reset status. The return value needs to be masked
 * with the reset mode (XMC_SDMMC_SW_RESET_t) to get a specific software reset status value.
 */
__STATIC_INLINE uint32_t XMC_SDMMC_GetSWResetStatus(XMC_SDMMC_t *const sdmmc)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SDMMC_GetSWResetStatus: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  
  return (uint32_t)(sdmmc->SW_RESET);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80056da:	b2db      	uxtb	r3, r3
}
 80056dc:	4618      	mov	r0, r3
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <XMC_SDMMC_SDClockFreqSelect>:
 * The internal clock should be disabled before updating frequency clock select. Please
 * see section 2.2.14 -> "Clock Control Register" in the SD HOST specification for more
 * information.
 */
__STATIC_INLINE void XMC_SDMMC_SDClockFreqSelect(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_SDCLK_FREQ_SEL_t clk)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	460b      	mov	r3, r1
 80056f2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_SDMMC_SDClockFreqSelect: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  XMC_ASSERT("XMC_SDMMC_SDClockFreqSelect: Invalid clock frequency selection", XMC_SDMMC_CHECK_SDCLK_FREQ(clk));

  sdmmc->CLOCK_CTRL = (uint16_t)((sdmmc->CLOCK_CTRL & (uint32_t)~SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL_Msk) |
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	b29a      	uxth	r2, r3
 80056fe:	78fb      	ldrb	r3, [r7, #3]
 8005700:	b29b      	uxth	r3, r3
 8005702:	021b      	lsls	r3, r3, #8
 8005704:	b29b      	uxth	r3, r3
 8005706:	4313      	orrs	r3, r2
 8005708:	b29a      	uxth	r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	859a      	strh	r2, [r3, #44]	; 0x2c
                                 (uint32_t)(clk << SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL_Pos));
}
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <XMC_SDMMC_SetBusVoltage>:
 * The function sets the CLOCK_CTRL register to configure the bus voltage. Currently,
 * 3.3 volts is the supported voltage level. This function is relevant within the host
 * controller initialization routine.
 */
__STATIC_INLINE void XMC_SDMMC_SetBusVoltage(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_BUS_VOLTAGE_t bus_voltage)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	460b      	mov	r3, r1
 8005722:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_SDMMC_SetBusVoltage: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  XMC_ASSERT("XMC_SDMMC_SetBusVoltage: Invalid bus voltage", XMC_SDMMC_CHECK_BUS_VOLTAGE(bus_voltage));

  sdmmc->POWER_CTRL = (uint8_t)((sdmmc->POWER_CTRL & (uint32_t)~SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL_Msk) |
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800572a:	b2db      	uxtb	r3, r3
 800572c:	f023 030e 	bic.w	r3, r3, #14
 8005730:	b2da      	uxtb	r2, r3
 8005732:	78fb      	ldrb	r3, [r7, #3]
 8005734:	005b      	lsls	r3, r3, #1
 8005736:	b2db      	uxtb	r3, r3
 8005738:	4313      	orrs	r3, r2
 800573a:	b2da      	uxtb	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
                                (uint32_t)(bus_voltage << SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL_Pos));
}
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <XMC_SDMMC_SetDataLineTimeout>:
 * Use the function to set the interval by which the data line timeouts are detected. The
 * timeout clock frequency is generated by dividing the SD clock (TMCLK) by the timeout argument.
 * This function must be called before setting the bus voltage (XMC_SDMMC_SetBusVoltage()).
 */
__STATIC_INLINE void XMC_SDMMC_SetDataLineTimeout(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_DAT_TIMEOUT_COUNTER_t timeout)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	460b      	mov	r3, r1
 8005756:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_SDMMC_SetDataLineTimeout: Invalid module pointer", XMC_SDMMC_CHECK_MODULE_PTR(sdmmc));
  XMC_ASSERT("XMC_SDMMC_SetDataLineTimeout: Invalid timeout", XMC_SDMMC_CHECK_DAT_TIMEOUT_COUNTER(timeout));

  sdmmc->TIMEOUT_CTRL = (uint8_t)((sdmmc->TIMEOUT_CTRL & (uint32_t)~SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL_Msk) |
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800575e:	b2db      	uxtb	r3, r3
 8005760:	f023 030f 	bic.w	r3, r3, #15
 8005764:	b2da      	uxtb	r2, r3
 8005766:	78fb      	ldrb	r3, [r7, #3]
 8005768:	4313      	orrs	r3, r2
 800576a:	b2da      	uxtb	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
                                  (uint32_t)(timeout << SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL_Pos));
}
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <SDMMC_BLOCK_SD_lReset>:
 * API DEFINITIONS
 **********************************************************************************************************************/

/* Resets the Host Controller's register */
static SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_lReset(SDMMC_BLOCK_t *const obj, uint32_t reset)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_SUCCESS;
 8005786:	2300      	movs	r3, #0
 8005788:	73fb      	strb	r3, [r7, #15]

  XMC_SDMMC_SetSWReset(obj->sdmmc_sd->sdmmc, reset);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	6839      	ldr	r1, [r7, #0]
 8005794:	f7ff ff84 	bl	80056a0 <XMC_SDMMC_SetSWReset>

  (void)SDMMC_BLOCK_SD_lStartTimer(obj, (uint32_t)SDMMC_BLOCK_RESET_DELAY);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	4917      	ldr	r1, [pc, #92]	; (80057f8 <SDMMC_BLOCK_SD_lReset+0x7c>)
 800579c:	f000 f9d6 	bl	8005b4c <SDMMC_BLOCK_SD_lStartTimer>
  if (obj->sdmmc_sd->tmr_id != 0U)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d020      	beq.n	80057ec <SDMMC_BLOCK_SD_lReset+0x70>
  {
    do
    {
      if (obj->sdmmc_sd->tmr_expire == (bool)0U)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	f083 0301 	eor.w	r3, r3, #1
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d002      	beq.n	80057c4 <SDMMC_BLOCK_SD_lReset+0x48>
      {
        status = SDMMC_BLOCK_MODE_STATUS_TIMEOUT_OCCURED;
 80057be:	232e      	movs	r3, #46	; 0x2e
 80057c0:	73fb      	strb	r3, [r7, #15]
        break;
 80057c2:	e00a      	b.n	80057da <SDMMC_BLOCK_SD_lReset+0x5e>
      }
    } while (((uint32_t)XMC_SDMMC_GetSWResetStatus(obj->sdmmc_sd->sdmmc)) & (reset));
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff ff7e 	bl	80056cc <XMC_SDMMC_GetSWResetStatus>
 80057d0:	4602      	mov	r2, r0
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	4013      	ands	r3, r2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e7      	bne.n	80057aa <SDMMC_BLOCK_SD_lReset+0x2e>

    /* Stop timer and delete it */
    (void)SDMMC_BLOCK_SD_lStopTimer(obj);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f9f0 	bl	8005bc0 <SDMMC_BLOCK_SD_lStopTimer>
    (void)SYSTIMER_DeleteTimer(obj->sdmmc_sd->tmr_id);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7fe fee6 	bl	80045b8 <SYSTIMER_DeleteTimer>
  }

  return status;
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	0007a120 	.word	0x0007a120

080057fc <SDMMC_BLOCK_SD_lCardCleanUp>:

/* Clears card specific structures and stops the SD clock */
static void SDMMC_BLOCK_SD_lCardCleanUp(SDMMC_BLOCK_t *const obj)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  memset((void *)&obj->sdmmc_sd->card_info, 0, sizeof(SDMMC_BLOCK_SD_CARD_INFORMATION_t));
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3320      	adds	r3, #32
 800580a:	4618      	mov	r0, r3
 800580c:	2100      	movs	r1, #0
 800580e:	2230      	movs	r2, #48	; 0x30
 8005810:	f003 fa5d 	bl	8008cce <memset>
  obj->card_type = (uint8_t)0;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	725a      	strb	r2, [r3, #9]
  obj->sdmmc_sd->f8 = (uint8_t)0;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  obj->sdmmc_sd->cmd_int_err = SDMMC_BLOCK_MODE_STATUS_FAILURE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2201      	movs	r2, #1
 800582a:	765a      	strb	r2, [r3, #25]
  obj->sdmmc_sd->data_int_err = SDMMC_BLOCK_MODE_STATUS_FAILURE;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2201      	movs	r2, #1
 8005832:	761a      	strb	r2, [r3, #24]
  obj->sdmmc_sd->err_recovery_stat = SDMMC_BLOCK_MODE_STATUS_FAILURE;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2201      	movs	r2, #1
 800583a:	771a      	strb	r2, [r3, #28]
  obj->sdmmc_sd->transfer_int_err = SDMMC_BLOCK_MODE_STATUS_FAILURE;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2201      	movs	r2, #1
 8005842:	769a      	strb	r2, [r3, #26]
  obj->card_state = (uint8_t)0U;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	721a      	strb	r2, [r3, #8]

  /* SD clock disable */
  XMC_SDMMC_SDClockDisable(obj->sdmmc_sd->sdmmc);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff ff13 	bl	800567c <XMC_SDMMC_SDClockDisable>
}
 8005856:	3708      	adds	r7, #8
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <SDMMC_BLOCK_SD_NormalInterruptHandler>:
  return status;
}

/* Handles interrupts in normal interrupt status register */
SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_NormalInterruptHandler(SDMMC_BLOCK_t *const obj, uint16_t int_status)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	460b      	mov	r3, r1
 8005866:	807b      	strh	r3, [r7, #2]
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_SUCCESS;
 8005868:	2300      	movs	r3, #0
 800586a:	73fb      	strb	r3, [r7, #15]
    status = SDMMC_BLOCK_MODE_STATUS_NULL_POINTER;
  }
#endif

  /* Buffer read ready interrupt */
  if (((uint32_t)int_status & (uint32_t)XMC_SDMMC_BUFFER_READ_READY) != (uint32_t)0)
 800586c:	887b      	ldrh	r3, [r7, #2]
 800586e:	f003 0320 	and.w	r3, r3, #32
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00e      	beq.n	8005894 <SDMMC_BLOCK_SD_NormalInterruptHandler+0x38>
  {
    obj->sdmmc_sd->data_int_err = SDMMC_BLOCK_MODE_STATUS_BUFFER_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	221e      	movs	r2, #30
 800587c:	761a      	strb	r2, [r3, #24]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_BUFFER_READ_READY);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4618      	mov	r0, r3
 8005886:	2120      	movs	r1, #32
 8005888:	f7fb fcf0 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.data_flag = (uint8_t)1U;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2201      	movs	r2, #1
 8005892:	71da      	strb	r2, [r3, #7]
  }

  /* Buffer write ready interrupt */
  if (((uint32_t)int_status & (uint32_t)XMC_SDMMC_BUFFER_WRITE_READY) != (uint32_t)0)
 8005894:	887b      	ldrh	r3, [r7, #2]
 8005896:	f003 0310 	and.w	r3, r3, #16
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00e      	beq.n	80058bc <SDMMC_BLOCK_SD_NormalInterruptHandler+0x60>
  {
    obj->sdmmc_sd->data_int_err = SDMMC_BLOCK_MODE_STATUS_BUFFER_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	221e      	movs	r2, #30
 80058a4:	761a      	strb	r2, [r3, #24]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_BUFFER_WRITE_READY);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4618      	mov	r0, r3
 80058ae:	2110      	movs	r1, #16
 80058b0:	f7fb fcdc 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.data_flag = (uint8_t)1U;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2201      	movs	r2, #1
 80058ba:	71da      	strb	r2, [r3, #7]
  }

  /* Transfer complete interrupt */
  if (((uint32_t)int_status & (uint32_t)XMC_SDMMC_TX_COMPLETE) != (uint32_t)0)
 80058bc:	887b      	ldrh	r3, [r7, #2]
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d015      	beq.n	80058f2 <SDMMC_BLOCK_SD_NormalInterruptHandler+0x96>
  {
    obj->sdmmc_sd->transfer_int_err = SDMMC_BLOCK_MODE_STATUS_TRANSFER_COMPLETE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	221f      	movs	r2, #31
 80058cc:	769a      	strb	r2, [r3, #26]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_TX_COMPLETE);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4618      	mov	r0, r3
 80058d6:	2102      	movs	r1, #2
 80058d8:	f7fb fcc8 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_DATA_ACTIVE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	7a1b      	ldrb	r3, [r3, #8]
 80058e0:	f023 0320 	bic.w	r3, r3, #32
 80058e4:	b2da      	uxtb	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	721a      	strb	r2, [r3, #8]
    obj->sdmmc_sd->isr_context.transfer_flag = (uint8_t)1U;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2201      	movs	r2, #1
 80058f0:	721a      	strb	r2, [r3, #8]
  }

  /* Command complete interrupt */
  if (((uint32_t)int_status & (uint32_t)XMC_SDMMC_CMD_COMPLETE) != (uint32_t)0)
 80058f2:	887b      	ldrh	r3, [r7, #2]
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d015      	beq.n	8005928 <SDMMC_BLOCK_SD_NormalInterruptHandler+0xcc>
  {
    obj->sdmmc_sd->cmd_int_err = SDMMC_BLOCK_MODE_STATUS_COMMAND_COMPLETE;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	221c      	movs	r2, #28
 8005902:	765a      	strb	r2, [r3, #25]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_CMD_COMPLETE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4618      	mov	r0, r3
 800590c:	2101      	movs	r1, #1
 800590e:	f7fb fcad 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_CMD_ACTIVE;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	7a1b      	ldrb	r3, [r3, #8]
 8005916:	f023 0310 	bic.w	r3, r3, #16
 800591a:	b2da      	uxtb	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	721a      	strb	r2, [r3, #8]
    obj->sdmmc_sd->isr_context.cmd_flag = (uint8_t)1;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2201      	movs	r2, #1
 8005926:	719a      	strb	r2, [r3, #6]
  }

  return status;
 8005928:	7bfb      	ldrb	r3, [r7, #15]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop

08005934 <SDMMC_BLOCK_SD_ErrorInterruptHandler>:

/* Handles interrupt in error interrupt status register */
SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_ErrorInterruptHandler(SDMMC_BLOCK_t *const obj,
                                                               uint16_t int_status)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	460b      	mov	r3, r1
 800593e:	807b      	strh	r3, [r7, #2]
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_FAILURE;
 8005940:	2301      	movs	r3, #1
 8005942:	73fb      	strb	r3, [r7, #15]
  obj->sdmmc_sd->isr_context.int_status_shadow = int_status;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	887a      	ldrh	r2, [r7, #2]
 800594a:	809a      	strh	r2, [r3, #4]

  /* Command timeout error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_CMD_TIMEOUT_ERR >> 16U)) != (uint32_t)0)
 800594c:	887b      	ldrh	r3, [r7, #2]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d016      	beq.n	8005984 <SDMMC_BLOCK_SD_ErrorInterruptHandler+0x50>
  {
    obj->sdmmc_sd->cmd_int_err = SDMMC_BLOCK_MODE_STATUS_COMMAND_TIMEOUT_ERROR;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2202      	movs	r2, #2
 800595c:	765a      	strb	r2, [r3, #25]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_CMD_ACTIVE;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	7a1b      	ldrb	r3, [r3, #8]
 8005962:	f023 0310 	bic.w	r3, r3, #16
 8005966:	b2da      	uxtb	r2, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_CMD_TIMEOUT_ERR);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4618      	mov	r0, r3
 8005974:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005978:	f7fb fc78 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.cmd_flag = 1U;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2201      	movs	r2, #1
 8005982:	719a      	strb	r2, [r3, #6]
  }

  /* Command CRC error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_CMD_CRC_ERR >> 16U)) != (uint32_t)0)
 8005984:	887b      	ldrh	r3, [r7, #2]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d016      	beq.n	80059bc <SDMMC_BLOCK_SD_ErrorInterruptHandler+0x88>
  {
    obj->sdmmc_sd->cmd_int_err = SDMMC_BLOCK_MODE_STATUS_COMMAND_CRC_ERROR;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2203      	movs	r2, #3
 8005994:	765a      	strb	r2, [r3, #25]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_CMD_ACTIVE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	7a1b      	ldrb	r3, [r3, #8]
 800599a:	f023 0310 	bic.w	r3, r3, #16
 800599e:	b2da      	uxtb	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_CMD_CRC_ERR);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80059b0:	f7fb fc5c 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.cmd_flag = 1U;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2201      	movs	r2, #1
 80059ba:	719a      	strb	r2, [r3, #6]
  }

  /* Command end bit error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_CMD_END_BIT_ERR >> 16U)) != (uint32_t)0)
 80059bc:	887b      	ldrh	r3, [r7, #2]
 80059be:	f003 0304 	and.w	r3, r3, #4
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d016      	beq.n	80059f4 <SDMMC_BLOCK_SD_ErrorInterruptHandler+0xc0>
  {
    obj->sdmmc_sd->cmd_int_err = SDMMC_BLOCK_MODE_STATUS_COMMAND_ENDBIT_ERROR;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2204      	movs	r2, #4
 80059cc:	765a      	strb	r2, [r3, #25]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_CMD_ACTIVE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	7a1b      	ldrb	r3, [r3, #8]
 80059d2:	f023 0310 	bic.w	r3, r3, #16
 80059d6:	b2da      	uxtb	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_CMD_END_BIT_ERR);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 80059e8:	f7fb fc40 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.cmd_flag = 1U;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2201      	movs	r2, #1
 80059f2:	719a      	strb	r2, [r3, #6]
  }

  /* Command index error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_CMD_IND_ERR >> 16U)) != (uint32_t)0)
 80059f4:	887b      	ldrh	r3, [r7, #2]
 80059f6:	f003 0308 	and.w	r3, r3, #8
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d016      	beq.n	8005a2c <SDMMC_BLOCK_SD_ErrorInterruptHandler+0xf8>
  {
    obj->sdmmc_sd->cmd_int_err = SDMMC_BLOCK_MODE_STATUS_COMMAND_INDEX_ERROR;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2205      	movs	r2, #5
 8005a04:	765a      	strb	r2, [r3, #25]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_CMD_ACTIVE;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	7a1b      	ldrb	r3, [r3, #8]
 8005a0a:	f023 0310 	bic.w	r3, r3, #16
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_CMD_IND_ERR);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8005a20:	f7fb fc24 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.cmd_flag = 1U;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	719a      	strb	r2, [r3, #6]
  }

  /* Data timeout error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_DATA_TIMEOUT_ERR >> 16U)) != (uint32_t)0)
 8005a2c:	887b      	ldrh	r3, [r7, #2]
 8005a2e:	f003 0310 	and.w	r3, r3, #16
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d016      	beq.n	8005a64 <SDMMC_BLOCK_SD_ErrorInterruptHandler+0x130>
  {
    obj->sdmmc_sd->data_int_err = SDMMC_BLOCK_MODE_STATUS_DATA_TIMEOUT_ERROR;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2206      	movs	r2, #6
 8005a3c:	761a      	strb	r2, [r3, #24]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_DATA_ACTIVE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	7a1b      	ldrb	r3, [r3, #8]
 8005a42:	f023 0320 	bic.w	r3, r3, #32
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_DATA_TIMEOUT_ERR);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8005a58:	f7fb fc08 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.data_flag = 1U;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2201      	movs	r2, #1
 8005a62:	71da      	strb	r2, [r3, #7]
  }

  /* Data CRC error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_DATA_CRC_ERR >> 16U)) != (uint32_t)0)
 8005a64:	887b      	ldrh	r3, [r7, #2]
 8005a66:	f003 0320 	and.w	r3, r3, #32
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d016      	beq.n	8005a9c <SDMMC_BLOCK_SD_ErrorInterruptHandler+0x168>
  {
    obj->sdmmc_sd->data_int_err = SDMMC_BLOCK_MODE_STATUS_DATA_CRC_ERROR;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2207      	movs	r2, #7
 8005a74:	761a      	strb	r2, [r3, #24]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_DATA_ACTIVE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	7a1b      	ldrb	r3, [r3, #8]
 8005a7a:	f023 0320 	bic.w	r3, r3, #32
 8005a7e:	b2da      	uxtb	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_DATA_CRC_ERR);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005a90:	f7fb fbec 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.data_flag = 1U;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	71da      	strb	r2, [r3, #7]
  }

  /* Data end bit error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_DATA_END_BIT_ERR >> 16U)) != (uint32_t)0)
 8005a9c:	887b      	ldrh	r3, [r7, #2]
 8005a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d016      	beq.n	8005ad4 <SDMMC_BLOCK_SD_ErrorInterruptHandler+0x1a0>
  {
    obj->sdmmc_sd->data_int_err = SDMMC_BLOCK_MODE_STATUS_DATA_ENDBIT_ERROR;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2208      	movs	r2, #8
 8005aac:	761a      	strb	r2, [r3, #24]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_DATA_ACTIVE;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	7a1b      	ldrb	r3, [r3, #8]
 8005ab2:	f023 0320 	bic.w	r3, r3, #32
 8005ab6:	b2da      	uxtb	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_DATA_END_BIT_ERR);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ac8:	f7fb fbd0 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.data_flag = 1U;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	71da      	strb	r2, [r3, #7]
  }

  /* ACMD12 error interrupt */
  if (((uint32_t)int_status & ((uint32_t)XMC_SDMMC_ACMD_ERR >> 16U)) != (uint32_t)0)
 8005ad4:	887b      	ldrh	r3, [r7, #2]
 8005ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d01d      	beq.n	8005b1a <SDMMC_BLOCK_SD_ErrorInterruptHandler+0x1e6>
  {
    obj->sdmmc_sd->acmd_int_err = SDMMC_BLOCK_MODE_STATUS_ACMD12_ERROR;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2209      	movs	r2, #9
 8005ae4:	76da      	strb	r2, [r3, #27]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_CMD_ACTIVE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	7a1b      	ldrb	r3, [r3, #8]
 8005aea:	f023 0310 	bic.w	r3, r3, #16
 8005aee:	b2da      	uxtb	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	721a      	strb	r2, [r3, #8]
    obj->card_state &= (uint8_t)~(uint8_t)SDMMC_BLOCK_CARD_STATE_DATA_ACTIVE;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	7a1b      	ldrb	r3, [r3, #8]
 8005af8:	f023 0320 	bic.w	r3, r3, #32
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	721a      	strb	r2, [r3, #8]
    XMC_SDMMC_ClearEvent(obj->sdmmc_sd->sdmmc, (uint32_t)XMC_SDMMC_ACMD_ERR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8005b0e:	f7fb fbad 	bl	800126c <XMC_SDMMC_ClearEvent>
    obj->sdmmc_sd->isr_context.cmd_flag = 1U;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2201      	movs	r2, #1
 8005b18:	719a      	strb	r2, [r3, #6]
  }

  return status;
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <SDMMC_BLOCK_SD_TimerCallback>:
  }
}

/* Timer callback function */
static void SDMMC_BLOCK_SD_TimerCallback(void *arg)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  if (arg != NULL)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d006      	beq.n	8005b40 <SDMMC_BLOCK_SD_TimerCallback+0x1c>
  {
    SDMMC_BLOCK_t *obj = (SDMMC_BLOCK_t *)arg;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	60fb      	str	r3, [r7, #12]
    obj->sdmmc_sd->tmr_expire = (bool)0U;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }
}
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop

08005b4c <SDMMC_BLOCK_SD_lStartTimer>:
  return status;
}

/* Create and start timer in a non-RTOS environment */
static SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_lStartTimer(SDMMC_BLOCK_t *const obj, uint32_t delay)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tmr_id = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	60bb      	str	r3, [r7, #8]
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_SUCCESS;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	73fb      	strb	r3, [r7, #15]
  obj->sdmmc_sd->tmr_expire = (bool)1U;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmr_id = SYSTIMER_CreateTimer(delay, SYSTIMER_MODE_ONE_SHOT, &SDMMC_BLOCK_SD_TimerCallback, (void *)obj);
 8005b68:	6838      	ldr	r0, [r7, #0]
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	4a13      	ldr	r2, [pc, #76]	; (8005bbc <SDMMC_BLOCK_SD_lStartTimer+0x70>)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f7fe fc0c 	bl	800438c <SYSTIMER_CreateTimer>
 8005b74:	60b8      	str	r0, [r7, #8]
  if (tmr_id != (uint32_t)SYSTIMER_STATUS_FAILURE)
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d013      	beq.n	8005ba4 <SDMMC_BLOCK_SD_lStartTimer+0x58>
  {
    /* Timer creation successful */
    if (SYSTIMER_StartTimer(tmr_id) != SYSTIMER_STATUS_SUCCESS)
 8005b7c:	68b8      	ldr	r0, [r7, #8]
 8005b7e:	f7fe fca3 	bl	80044c8 <SYSTIMER_StartTimer>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d008      	beq.n	8005b9a <SDMMC_BLOCK_SD_lStartTimer+0x4e>
    {
      /* Remove timer; it can't be used */
      (void)SYSTIMER_DeleteTimer(tmr_id);
 8005b88:	68b8      	ldr	r0, [r7, #8]
 8005b8a:	f7fe fd15 	bl	80045b8 <SYSTIMER_DeleteTimer>
      obj->sdmmc_sd->tmr_id = 0U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2200      	movs	r2, #0
 8005b94:	655a      	str	r2, [r3, #84]	; 0x54
      status = SDMMC_BLOCK_MODE_STATUS_START_TIMER_FAILED;
 8005b96:	2331      	movs	r3, #49	; 0x31
 8005b98:	73fb      	strb	r3, [r7, #15]
    }
    obj->sdmmc_sd->tmr_id = tmr_id;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68ba      	ldr	r2, [r7, #8]
 8005ba0:	655a      	str	r2, [r3, #84]	; 0x54
 8005ba2:	e005      	b.n	8005bb0 <SDMMC_BLOCK_SD_lStartTimer+0x64>
  }
  else
  {
    /* Timer creation failed! */
    obj->sdmmc_sd->tmr_id = 0U;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	655a      	str	r2, [r3, #84]	; 0x54
    status = SDMMC_BLOCK_MODE_STATUS_CREATE_TIMER_FAILED;
 8005bac:	232f      	movs	r3, #47	; 0x2f
 8005bae:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	08005b25 	.word	0x08005b25

08005bc0 <SDMMC_BLOCK_SD_lStopTimer>:

/* Stop timer in a non-RTOS environment */
static uint32_t SDMMC_BLOCK_SD_lStopTimer(SDMMC_BLOCK_t *const obj)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmr_id = obj->sdmmc_sd->tmr_id;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bce:	60bb      	str	r3, [r7, #8]
  uint32_t status;

  status = (uint32_t)SYSTIMER_StopTimer(tmr_id);
 8005bd0:	68b8      	ldr	r0, [r7, #8]
 8005bd2:	f7fe fcb9 	bl	8004548 <SYSTIMER_StopTimer>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	60fb      	str	r3, [r7, #12]
  if (status != (uint32_t)SYSTIMER_STATUS_SUCCESS)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d008      	beq.n	8005bf2 <SDMMC_BLOCK_SD_lStopTimer+0x32>
  {
    /* Remove timer; it can't be used */
    (void)SYSTIMER_DeleteTimer(tmr_id);
 8005be0:	68b8      	ldr	r0, [r7, #8]
 8005be2:	f7fe fce9 	bl	80045b8 <SYSTIMER_DeleteTimer>
    status = (uint32_t)SDMMC_BLOCK_MODE_STATUS_STOP_TIMER_FAILED;
 8005be6:	2332      	movs	r3, #50	; 0x32
 8005be8:	60fb      	str	r3, [r7, #12]
    obj->sdmmc_sd->tmr_id = 0U;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  return status;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3710      	adds	r7, #16
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <SDMMC_BLOCK_SD_lHostControllerInit>:
 * PUBLIC FUNCTIONS
 */

/* Initialize host controller */
static SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_lHostControllerInit(SDMMC_BLOCK_t *const obj)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_HOST_CONTROLLER_INITIALIZED;
 8005c04:	232c      	movs	r3, #44	; 0x2c
 8005c06:	73fb      	strb	r3, [r7, #15]

  /* Check if host controller is initialized */
  if (((uint32_t)obj->card_state & (uint32_t)SDMMC_BLOCK_CARD_STATE_HC_INITIALIZED) == (uint32_t)0U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	7a1b      	ldrb	r3, [r3, #8]
 8005c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d150      	bne.n	8005cb6 <SDMMC_BLOCK_SD_lHostControllerInit+0xba>
  {
    /* Reset the registers to default values */
    status = SDMMC_BLOCK_SD_lReset(obj, (uint32_t)XMC_SDMMC_SW_RESET_ALL);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	2101      	movs	r1, #1
 8005c18:	f7ff fdb0 	bl	800577c <SDMMC_BLOCK_SD_lReset>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	73fb      	strb	r3, [r7, #15]
    if (status == SDMMC_BLOCK_MODE_STATUS_SUCCESS)
 8005c20:	7bfb      	ldrb	r3, [r7, #15]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d147      	bne.n	8005cb6 <SDMMC_BLOCK_SD_lHostControllerInit+0xba>
      /*
       * The internal clock should be disabled before
       * updating frequency clock select (Please see
       * section 2.2.14 -> Clock Control Register)
       */
      XMC_SDMMC_Stop(obj->sdmmc_sd->sdmmc);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7ff fd13 	bl	8005658 <XMC_SDMMC_Stop>

      /* Select SD clock frequency */
      XMC_SDMMC_SDClockFreqSelect(obj->sdmmc_sd->sdmmc, XMC_SDMMC_CLK_DIV_2);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4618      	mov	r0, r3
 8005c3a:	2101      	movs	r1, #1
 8005c3c:	f7ff fd54 	bl	80056e8 <XMC_SDMMC_SDClockFreqSelect>

      /* Internal clock enable */
      XMC_SDMMC_Start(obj->sdmmc_sd->sdmmc);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7ff fcf4 	bl	8005634 <XMC_SDMMC_Start>
      /*
       * Enable all normal interrupt status bits except block-gap
       * event, card interrupt event, DMA int., ADMA and auto cmd
       * errors. Enable the status and the events themselves.
       */
      obj->sdmmc_sd->sdmmc->EN_INT_STATUS_NORM = SDMMC_BLOCK_NORMAL_INT_STATUS_ENABLE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	22f3      	movs	r2, #243	; 0xf3
 8005c54:	869a      	strh	r2, [r3, #52]	; 0x34
      obj->sdmmc_sd->sdmmc->EN_INT_STATUS_ERR = SDMMC_BLOCK_ERROR_INT_STATUS_ENABLE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f24e 02ff 	movw	r2, #57599	; 0xe0ff
 8005c60:	86da      	strh	r2, [r3, #54]	; 0x36
      obj->sdmmc_sd->sdmmc->EN_INT_SIGNAL_NORM = SDMMC_BLOCK_NORMAL_INT_SIGNAL_ENABLE;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2233      	movs	r2, #51	; 0x33
 8005c6a:	871a      	strh	r2, [r3, #56]	; 0x38
      obj->sdmmc_sd->sdmmc->EN_INT_SIGNAL_ERR = SDMMC_BLOCK_ERROR_INT_SIGNAL_ENABLE;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f24e 02ff 	movw	r2, #57599	; 0xe0ff
 8005c76:	875a      	strh	r2, [r3, #58]	; 0x3a
                                                  ((uint32_t)XMC_SDMMC_CARD_INS) |
                                                  ((uint32_t)XMC_SDMMC_CARD_INT));
#endif

      /* Set data-line timeout */
      XMC_SDMMC_SetDataLineTimeout(obj->sdmmc_sd->sdmmc, XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_27);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	210e      	movs	r1, #14
 8005c82:	f7ff fd63 	bl	800574c <XMC_SDMMC_SetDataLineTimeout>

      /* Set bus voltage in the power control register: flattop 3.3 volts */
      XMC_SDMMC_SetBusVoltage(obj->sdmmc_sd->sdmmc, XMC_SDMMC_BUS_VOLTAGE_3_3_VOLTS);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	2107      	movs	r1, #7
 8005c90:	f7ff fd42 	bl	8005718 <XMC_SDMMC_SetBusVoltage>

      /* Update the state status to card initialized */
      obj->card_state |= (uint8_t)((uint8_t)SDMMC_BLOCK_CARD_STATE_HC_INITIALIZED |
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	7a1b      	ldrb	r3, [r3, #8]
 8005c98:	f043 0343 	orr.w	r3, r3, #67	; 0x43
 8005c9c:	b2da      	uxtb	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	721a      	strb	r2, [r3, #8]
                                   (uint8_t)SDMMC_BLOCK_CARD_STATE_NO_CARD |
                                   (uint8_t)SDMMC_BLOCK_CARD_STATE_NOT_INITIALIZED);

      /* A stub of delay for initialization */
      for (volatile uint32_t i = 0; (uint32_t)i < (uint32_t)100000U; i++)
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	60bb      	str	r3, [r7, #8]
 8005ca6:	e002      	b.n	8005cae <SDMMC_BLOCK_SD_lHostControllerInit+0xb2>
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	3301      	adds	r3, #1
 8005cac:	60bb      	str	r3, [r7, #8]
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	4a03      	ldr	r2, [pc, #12]	; (8005cc0 <SDMMC_BLOCK_SD_lHostControllerInit+0xc4>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d9f8      	bls.n	8005ca8 <SDMMC_BLOCK_SD_lHostControllerInit+0xac>
      {
      }
    }
  }

  return status;
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	0001869f 	.word	0x0001869f

08005cc4 <SDMMC_BLOCK_SD_lHostControllerDeInit>:

/* De-initialize the host controller */
static SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_lHostControllerDeInit(SDMMC_BLOCK_t *const obj)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_FAILURE;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	73fb      	strb	r3, [r7, #15]

  /* Check if the host controller is initialized */
  if (((uint32_t)obj->card_state & (uint32_t)SDMMC_BLOCK_CARD_STATE_HC_INITIALIZED) != (uint32_t)0U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	7a1b      	ldrb	r3, [r3, #8]
 8005cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d008      	beq.n	8005cee <SDMMC_BLOCK_SD_lHostControllerDeInit+0x2a>
  {
    /* Cleanup the card */
    SDMMC_BLOCK_SD_lCardCleanUp(obj);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7ff fd8d 	bl	80057fc <SDMMC_BLOCK_SD_lCardCleanUp>

    /* Reset host controller's registers */
    status = SDMMC_BLOCK_SD_lReset(obj, (uint32_t)XMC_SDMMC_SW_RESET_ALL);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	f7ff fd49 	bl	800577c <SDMMC_BLOCK_SD_lReset>
 8005cea:	4603      	mov	r3, r0
 8005cec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <SDMMC_BLOCK_SD_Start>:
/*
 * Initialize low level drivers, host controller, the card
 * and read card registers.
 */
SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_Start(SDMMC_BLOCK_t *const obj)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_HOST_CONTROLLER_INITIALIZED;
 8005d00:	232c      	movs	r3, #44	; 0x2c
 8005d02:	73fb      	strb	r3, [r7, #15]

  /* Check If host controller is already initialized */
  if (((uint32_t)obj->card_state & (uint32_t)SDMMC_BLOCK_CARD_STATE_HC_INITIALIZED) == (uint32_t)0U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	7a1b      	ldrb	r3, [r3, #8]
 8005d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d11d      	bne.n	8005d4c <SDMMC_BLOCK_SD_Start+0x54>
  {
    /* Enable Interrupt */
    NVIC_SetPriority(SDMMC0_0_IRQn,
 8005d10:	f7ff fbec 	bl	80054ec <__NVIC_GetPriorityGrouping>
 8005d14:	4601      	mov	r1, r0
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                     obj->sdmmc_sd->int_priority,
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]

  /* Check If host controller is already initialized */
  if (((uint32_t)obj->card_state & (uint32_t)SDMMC_BLOCK_CARD_STATE_HC_INITIALIZED) == (uint32_t)0U)
  {
    /* Enable Interrupt */
    NVIC_SetPriority(SDMMC0_0_IRQn,
 8005d1a:	68da      	ldr	r2, [r3, #12]
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                     obj->sdmmc_sd->int_priority,
                     obj->sdmmc_sd->int_sub_priority));
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]

  /* Check If host controller is already initialized */
  if (((uint32_t)obj->card_state & (uint32_t)SDMMC_BLOCK_CARD_STATE_HC_INITIALIZED) == (uint32_t)0U)
  {
    /* Enable Interrupt */
    NVIC_SetPriority(SDMMC0_0_IRQn,
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	4608      	mov	r0, r1
 8005d24:	4611      	mov	r1, r2
 8005d26:	461a      	mov	r2, r3
 8005d28:	f7ff fc52 	bl	80055d0 <NVIC_EncodePriority>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	206a      	movs	r0, #106	; 0x6a
 8005d30:	4619      	mov	r1, r3
 8005d32:	f7ff fc23 	bl	800557c <__NVIC_SetPriority>
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                     obj->sdmmc_sd->int_priority,
                     obj->sdmmc_sd->int_sub_priority));

    NVIC_ClearPendingIRQ(SDMMC0_0_IRQn);
 8005d36:	206a      	movs	r0, #106	; 0x6a
 8005d38:	f7ff fc02 	bl	8005540 <__NVIC_ClearPendingIRQ>
    NVIC_EnableIRQ(SDMMC0_0_IRQn);
 8005d3c:	206a      	movs	r0, #106	; 0x6a
 8005d3e:	f7ff fbe3 	bl	8005508 <__NVIC_EnableIRQ>

    /* Host controller initialize */
    status = SDMMC_BLOCK_SD_lHostControllerInit(obj);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7ff ff5a 	bl	8005bfc <SDMMC_BLOCK_SD_lHostControllerInit>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop

08005d58 <SDMMC_BLOCK_SD_Init>:

/* De-assert the SDMMC peripheral */
SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SD_Init(SDMMC_BLOCK_t *const obj)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Enable SDMMC peripheral */
  XMC_SDMMC_Enable(obj->sdmmc_sd->sdmmc);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fb fa70 	bl	800124c <XMC_SDMMC_Enable>

  /* Initialize System timer APP */
  (void)SYSTIMER_Init(obj->sdmmc_sd->systimer);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fe fad0 	bl	8004318 <SYSTIMER_Init>

  /* Enable SCU clock for SDMMC */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_MMC);
 8005d78:	2002      	movs	r0, #2
 8005d7a:	f7fa fe71 	bl	8000a60 <XMC_SCU_CLOCK_EnableClock>

  /* De-initialize host controller */
  (void)SDMMC_BLOCK_SD_lHostControllerDeInit(obj);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f7ff ffa0 	bl	8005cc4 <SDMMC_BLOCK_SD_lHostControllerDeInit>

  /* Initialize LLD and host controller */
  return SDMMC_BLOCK_SD_Start(obj);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7ff ffb7 	bl	8005cf8 <SDMMC_BLOCK_SD_Start>
 8005d8a:	4603      	mov	r3, r0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3708      	adds	r7, #8
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <RTC_Start>:
 *   {}
 * }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void RTC_Start(void)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	af00      	add	r7, sp, #0
	XMC_RTC_Start();
 8005d98:	f7fb fa2a 	bl	80011f0 <XMC_RTC_Start>
}
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop

08005da0 <RTC_Init>:
/*
  Initialization function for the APP. Configures the registers
  based on options selected in UI.
*/
RTC_STATUS_t RTC_Init(RTC_t *const handler)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  RTC_STATUS_t rtc_initstatus;
  bool interrupt_configured;

  XMC_ASSERT("RTC_Init: NULL Handler", handler != NULL);

  status = XMC_RTC_STATUS_OK;
 8005da8:	2300      	movs	r3, #0
 8005daa:	73fb      	strb	r3, [r7, #15]
  rtc_initstatus = RTC_STATUS_FAILURE;
 8005dac:	2301      	movs	r3, #1
 8005dae:	73bb      	strb	r3, [r7, #14]
  rtc_initstatus = (RTC_STATUS_t)GLOBAL_SCU_XMC1_Init(GLOBAL_SCU_HANDLE);
#endif
  if (rtc_initstatus == RTC_STATUS_SUCCESS)
  {
#endif
      if (handler->initialized == false)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	7a1b      	ldrb	r3, [r3, #8]
 8005db4:	f083 0301 	eor.w	r3, r3, #1
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d029      	beq.n	8005e12 <RTC_Init+0x72>
      {
        /* Initialize the clock source and pre-scalar */
        status = XMC_RTC_Init(handler->time_alarm_config);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7fa fba4 	bl	8000510 <XMC_RTC_Init>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	73fb      	strb	r3, [r7, #15]

        if (status == XMC_RTC_STATUS_OK)
 8005dcc:	7bfb      	ldrb	r3, [r7, #15]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d11c      	bne.n	8005e0c <RTC_Init+0x6c>
        {
          /* Configure periodic, alarm and hibernate periodic interrupts */
          interrupt_configured = RTC_lConfigureInterrupts(handler);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f824 	bl	8005e20 <RTC_lConfigureInterrupts>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	737b      	strb	r3, [r7, #13]

          if (interrupt_configured == true)
 8005ddc:	7b7b      	ldrb	r3, [r7, #13]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d004      	beq.n	8005dec <RTC_Init+0x4c>
          {
            status = RTC_lRegister_Callbacks(handler);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 f858 	bl	8005e98 <RTC_lRegister_Callbacks>
 8005de8:	4603      	mov	r3, r0
 8005dea:	73fb      	strb	r3, [r7, #15]
          }

          if (status == XMC_RTC_STATUS_OK)
 8005dec:	7bfb      	ldrb	r3, [r7, #15]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d111      	bne.n	8005e16 <RTC_Init+0x76>
          {
          	/* Check RTC start during init is set or not in UI */
            if (handler->config->start == RTC_START_ENABLE)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d101      	bne.n	8005e00 <RTC_Init+0x60>
            {
              RTC_Start();
 8005dfc:	f7ff ffca 	bl	8005d94 <RTC_Start>
            }
            handler->initialized = true;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	721a      	strb	r2, [r3, #8]
            rtc_initstatus = RTC_STATUS_SUCCESS;
 8005e06:	2300      	movs	r3, #0
 8005e08:	73bb      	strb	r3, [r7, #14]
 8005e0a:	e004      	b.n	8005e16 <RTC_Init+0x76>
          }
        }
        else
        {
          rtc_initstatus = RTC_STATUS_FAILURE;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	73bb      	strb	r3, [r7, #14]
 8005e10:	e001      	b.n	8005e16 <RTC_Init+0x76>
        }
      }
      else
      {
        rtc_initstatus = RTC_STATUS_SUCCESS;
 8005e12:	2300      	movs	r3, #0
 8005e14:	73bb      	strb	r3, [r7, #14]
      }
#if (RTC_INTERRUPT_ENABLED == 1)
   } /* end of if(rtc_initstatus == GLOBAL_SCU_XMC4_STATUS_OK) */
#endif

  return (rtc_initstatus);
 8005e16:	7bbb      	ldrb	r3, [r7, #14]
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3710      	adds	r7, #16
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <RTC_lConfigureInterrupts>:
/*
 *  This function configures periodic and alarm interrupts
 */
bool RTC_lConfigureInterrupts(const RTC_t *const handler)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  bool interrupt_configured = false;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	73fb      	strb	r3, [r7, #15]

  /* Enable periodic seconds, minutes, hours days, months and years interrupts */
  regval = (((uint32_t)handler->config->periodic_sec_intr << RTC_MSKSR_MPSE_Pos)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	785b      	ldrb	r3, [r3, #1]
 8005e32:	461a      	mov	r2, r3
           | ((uint32_t)handler->config->periodic_min_intr << RTC_MSKSR_MPMI_Pos)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	789b      	ldrb	r3, [r3, #2]
 8005e3a:	005b      	lsls	r3, r3, #1
 8005e3c:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_hour_intr << RTC_MSKSR_MPHO_Pos)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	78db      	ldrb	r3, [r3, #3]
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_day_intr << RTC_MSKSR_MPDA_Pos)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	791b      	ldrb	r3, [r3, #4]
 8005e4e:	00db      	lsls	r3, r3, #3
 8005e50:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_month_intr << RTC_MSKSR_MPMO_Pos)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	795b      	ldrb	r3, [r3, #5]
 8005e58:	015b      	lsls	r3, r3, #5
 8005e5a:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_year_intr << RTC_MSKSR_MPYE_Pos));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	799b      	ldrb	r3, [r3, #6]
 8005e62:	019b      	lsls	r3, r3, #6
{
  uint32_t regval;
  bool interrupt_configured = false;

  /* Enable periodic seconds, minutes, hours days, months and years interrupts */
  regval = (((uint32_t)handler->config->periodic_sec_intr << RTC_MSKSR_MPSE_Pos)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	60bb      	str	r3, [r7, #8]
           | ((uint32_t)handler->config->periodic_month_intr << RTC_MSKSR_MPMO_Pos)
           | ((uint32_t)handler->config->periodic_year_intr << RTC_MSKSR_MPYE_Pos));

  /* Enable RTC periodic interrupt in SCU when any of the periodic interrupts
   * are enabled */
  if (regval != 0U)
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d004      	beq.n	8005e78 <RTC_lConfigureInterrupts+0x58>
  {
    XMC_RTC_EnableEvent(regval);
 8005e6e:	68b8      	ldr	r0, [r7, #8]
 8005e70:	f7fa fba0 	bl	80005b4 <XMC_RTC_EnableEvent>
		XMC_SCU_INTERRUPT_EnableNmiRequest((uint32_t)XMC_SCU_NMIREQ_RTC_PI);
#endif
#if ((UC_FAMILY == XMC4) && (RTC_TIMER_EVENT_TRIG_TO_SCU == 1))
		GLOBAL_SCU_XMC4_EnableEvent((GLOBAL_SCU_XMC4_EVENT_t)GLOBAL_SCU_XMC4_EVENT_RTC_PERIODIC);
#endif
    interrupt_configured = true;
 8005e74:	2301      	movs	r3, #1
 8005e76:	73fb      	strb	r3, [r7, #15]
  }


	if (handler->config->alarm_intr == RTC_INT_ALARM_ENABLE)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	79db      	ldrb	r3, [r3, #7]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d105      	bne.n	8005e8e <RTC_lConfigureInterrupts+0x6e>
	{
		XMC_RTC_EnableEvent((uint32_t)XMC_RTC_EVENT_ALARM);
 8005e82:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005e86:	f7fa fb95 	bl	80005b4 <XMC_RTC_EnableEvent>
#endif
#if ((UC_FAMILY == XMC4) && (RTC_ALARM_EVENT_TRIG_TO_SCU == 1))
		GLOBAL_SCU_XMC4_EnableEvent((GLOBAL_SCU_XMC4_EVENT_t)GLOBAL_SCU_XMC4_EVENT_RTC_ALARM);
#endif

		interrupt_configured = true;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	73fb      	strb	r3, [r7, #15]
	}


  return (interrupt_configured);
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <RTC_lRegister_Callbacks>:

/*
 *  Interface to register the RTC call backs
 */
XMC_RTC_STATUS_t RTC_lRegister_Callbacks(const RTC_t *const handler)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  XMC_RTC_STATUS_t pi_status;
  XMC_RTC_STATUS_t ai_status;

  pi_status = XMC_RTC_STATUS_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	73fb      	strb	r3, [r7, #15]
  ai_status = XMC_RTC_STATUS_OK;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	73bb      	strb	r3, [r7, #14]
                                                                     handler->config->ai_listener);
    }
  #endif
#endif

  return (XMC_RTC_STATUS_t)((uint32_t)pi_status & (uint32_t)ai_status);
 8005ea8:	7bfa      	ldrb	r2, [r7, #15]
 8005eaa:	7bbb      	ldrb	r3, [r7, #14]
 8005eac:	4013      	ands	r3, r2
 8005eae:	b2db      	uxtb	r3, r3
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005eca:	60da      	str	r2, [r3, #12]
}
 8005ecc:	370c      	adds	r7, #12
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop

08005ed8 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	7b5b      	ldrb	r3, [r3, #13]
 8005ee4:	f083 0301 	eor.w	r3, r3, #1
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00f      	beq.n	8005f0e <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689a      	ldr	r2, [r3, #8]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	7b1b      	ldrb	r3, [r3, #12]
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	f7fb f89f 	bl	800103c <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7ff ffda 	bl	8005ebc <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	3310      	adds	r3, #16
 8005f2c:	4619      	mov	r1, r3
 8005f2e:	2301      	movs	r3, #1
 8005f30:	408b      	lsls	r3, r1
 8005f32:	431a      	orrs	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL))
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	7e1b      	ldrb	r3, [r3, #24]
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d149      	bne.n	8005fe8 <GLOBAL_ADC_Init+0xa4>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	695a      	ldr	r2, [r3, #20]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	4610      	mov	r0, r2
 8005f5e:	4619      	mov	r1, r3
 8005f60:	f7fb fc16 	bl	8001790 <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 8005f64:	2300      	movs	r3, #0
 8005f66:	60fb      	str	r3, [r7, #12]
 8005f68:	e02f      	b.n	8005fca <GLOBAL_ADC_Init+0x86>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f72:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	4608      	mov	r0, r1
 8005f80:	4619      	mov	r1, r3
 8005f82:	f7fb fca9 	bl	80018d8 <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4618      	mov	r0, r3
 8005f92:	2103      	movs	r1, #3
 8005f94:	f7fb fd30 	bl	80019f8 <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa0:	7a1b      	ldrb	r3, [r3, #8]
 8005fa2:	f083 0301 	eor.w	r3, r3, #1
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d005      	beq.n	8005fb8 <GLOBAL_ADC_Init+0x74>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	68f9      	ldr	r1, [r7, #12]
 8005fb4:	f7ff ffb0 	bl	8005f18 <XMC_VADC_GLOBAL_DisablePostCalibration>

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	60fb      	str	r3, [r7, #12]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2b03      	cmp	r3, #3
 8005fce:	d9cc      	bls.n	8005f6a <GLOBAL_ADC_Init+0x26>
#endif
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
#if(XMC_VADC_SHS_AVAILABLE == 1U)
    XMC_VADC_GLOBAL_SHS_SetAnalogReference(handle_ptr->global_shs_ptr, GLOBAL_ADC_AREF_VALUE);
#endif
    if((bool)true == handle_ptr->enable_startup_calibration)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	7e5b      	ldrb	r3, [r3, #25]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d004      	beq.n	8005fe2 <GLOBAL_ADC_Init+0x9e>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7fb fc25 	bl	800182c <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	7e1b      	ldrb	r3, [r3, #24]
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3710      	adds	r7, #16
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}

08005ff4 <FATFS_Init>:

/*
 * API to initialize the FATFS APP
 */
FATFS_STATUS_t FATFS_Init(FATFS_t *const handle)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("FATFS_Init:HandlePtr NULL", (handle != NULL));
  FATFS_STATUS_t status = FATFS_STATUS_SUCCESS;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	73fb      	strb	r3, [r7, #15]
  if (handle->initialized == false)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	791b      	ldrb	r3, [r3, #4]
 8006004:	f083 0301 	eor.w	r3, r3, #1
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d022      	beq.n	8006054 <FATFS_Init+0x60>
  {
  for (int i = 0; i<FF_VOLUMES; i++)
 800600e:	2300      	movs	r3, #0
 8006010:	60bb      	str	r3, [r7, #8]
 8006012:	e00e      	b.n	8006032 <FATFS_Init+0x3e>
  {
    status |= (FATFS_STATUS_t)SDMMC_BLOCK_Init(sdmmc_block[i]);
 8006014:	4a13      	ldr	r2, [pc, #76]	; (8006064 <FATFS_Init+0x70>)
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800601c:	4618      	mov	r0, r3
 800601e:	f7ff f8eb 	bl	80051f8 <SDMMC_BLOCK_Init>
 8006022:	4603      	mov	r3, r0
 8006024:	461a      	mov	r2, r3
 8006026:	7bfb      	ldrb	r3, [r7, #15]
 8006028:	4313      	orrs	r3, r2
 800602a:	73fb      	strb	r3, [r7, #15]
{
  XMC_ASSERT("FATFS_Init:HandlePtr NULL", (handle != NULL));
  FATFS_STATUS_t status = FATFS_STATUS_SUCCESS;
  if (handle->initialized == false)
  {
  for (int i = 0; i<FF_VOLUMES; i++)
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	3301      	adds	r3, #1
 8006030:	60bb      	str	r3, [r7, #8]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d0ed      	beq.n	8006014 <FATFS_Init+0x20>
#if (FATFS_STANDARDLIBRARY == 1U)
  SLTHA_Init();
#endif

#if (FF_FS_NORTC == 0U)
  if (status == FATFS_STATUS_SUCCESS)
 8006038:	7bfb      	ldrb	r3, [r7, #15]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d106      	bne.n	800604c <FATFS_Init+0x58>
  {
    status = (FATFS_STATUS_t)RTC_Init(handle->rtc_handle);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4618      	mov	r0, r3
 8006044:	f7ff feac 	bl	8005da0 <RTC_Init>
 8006048:	4603      	mov	r3, r0
 800604a:	73fb      	strb	r3, [r7, #15]
  }
#endif
    handle->initialized = true;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	711a      	strb	r2, [r3, #4]
 8006052:	e001      	b.n	8006058 <FATFS_Init+0x64>
  }
  else
  {
    status = FATFS_STATUS_FAILURE;
 8006054:	2301      	movs	r3, #1
 8006056:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 8006058:	7bfb      	ldrb	r3, [r7, #15]
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	08010ce0 	.word	0x08010ce0

08006068 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6819      	ldr	r1, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	7c1a      	ldrb	r2, [r3, #16]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	3304      	adds	r3, #4
 800607c:	4608      	mov	r0, r1
 800607e:	4611      	mov	r1, r2
 8006080:	461a      	mov	r2, r3
 8006082:	f7fa f981 	bl	8000388 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6819      	ldr	r1, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	7c1a      	ldrb	r2, [r3, #16]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	7c5b      	ldrb	r3, [r3, #17]
 8006092:	4608      	mov	r0, r1
 8006094:	4611      	mov	r1, r2
 8006096:	461a      	mov	r2, r3
 8006098:	f7fb f87c 	bl	8001194 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3708      	adds	r7, #8
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop

080060a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f003 0307 	and.w	r3, r3, #7
 80060b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80060b8:	4b0c      	ldr	r3, [pc, #48]	; (80060ec <__NVIC_SetPriorityGrouping+0x44>)
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80060c4:	4013      	ands	r3, r2
 80060c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80060d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80060d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060d8:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 80060da:	4a04      	ldr	r2, [pc, #16]	; (80060ec <__NVIC_SetPriorityGrouping+0x44>)
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	60d3      	str	r3, [r2, #12]
}
 80060e0:	3714      	adds	r7, #20
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	e000ed00 	.word	0xe000ed00

080060f0 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 80060f6:	2001      	movs	r0, #1
 80060f8:	f7ff ffd6 	bl	80060a8 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80060fc:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 80060fe:	4b21      	ldr	r3, [pc, #132]	; (8006184 <SystemCoreSetup+0x94>)
 8006100:	4a21      	ldr	r2, [pc, #132]	; (8006188 <SystemCoreSetup+0x98>)
 8006102:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006104:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8006108:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 800610a:	4a1e      	ldr	r2, [pc, #120]	; (8006184 <SystemCoreSetup+0x94>)
 800610c:	4b1d      	ldr	r3, [pc, #116]	; (8006184 <SystemCoreSetup+0x94>)
 800610e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006112:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006116:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 800611a:	4b1c      	ldr	r3, [pc, #112]	; (800618c <SystemCoreSetup+0x9c>)
 800611c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006120:	3314      	adds	r3, #20
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f023 030f 	bic.w	r3, r3, #15
 800612c:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f043 0304 	orr.w	r3, r3, #4
 8006134:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8006136:	4b15      	ldr	r3, [pc, #84]	; (800618c <SystemCoreSetup+0x9c>)
 8006138:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800613c:	3314      	adds	r3, #20
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 8006142:	4a10      	ldr	r2, [pc, #64]	; (8006184 <SystemCoreSetup+0x94>)
 8006144:	4b0f      	ldr	r3, [pc, #60]	; (8006184 <SystemCoreSetup+0x94>)
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	f023 0310 	bic.w	r3, r3, #16
 800614c:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 800614e:	4a0d      	ldr	r2, [pc, #52]	; (8006184 <SystemCoreSetup+0x94>)
 8006150:	4b0c      	ldr	r3, [pc, #48]	; (8006184 <SystemCoreSetup+0x94>)
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	f023 0308 	bic.w	r3, r3, #8
 8006158:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800615a:	4a0a      	ldr	r2, [pc, #40]	; (8006184 <SystemCoreSetup+0x94>)
 800615c:	4b09      	ldr	r3, [pc, #36]	; (8006184 <SystemCoreSetup+0x94>)
 800615e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006160:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006164:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 8006166:	4a07      	ldr	r2, [pc, #28]	; (8006184 <SystemCoreSetup+0x94>)
 8006168:	4b06      	ldr	r3, [pc, #24]	; (8006184 <SystemCoreSetup+0x94>)
 800616a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006170:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 8006172:	4a04      	ldr	r2, [pc, #16]	; (8006184 <SystemCoreSetup+0x94>)
 8006174:	4b03      	ldr	r3, [pc, #12]	; (8006184 <SystemCoreSetup+0x94>)
 8006176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006178:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800617c:	6253      	str	r3, [r2, #36]	; 0x24
}
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	e000ed00 	.word	0xe000ed00
 8006188:	08000000 	.word	0x08000000
 800618c:	58001000 	.word	0x58001000

08006190 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 8006198:	2300      	movs	r3, #0
 800619a:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	701a      	strb	r2, [r3, #0]

  return (status);
 80061a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3714      	adds	r7, #20
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 80061b4:	4b02      	ldr	r3, [pc, #8]	; (80061c0 <OSCHP_GetFrequency+0x10>)
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr
 80061c0:	00b71b00 	.word	0x00b71b00

080061c4 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 80061c4:	b5b0      	push	{r4, r5, r7, lr}
 80061c6:	b086      	sub	sp, #24
 80061c8:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 80061ca:	4b12      	ldr	r3, [pc, #72]	; (8006214 <SystemCoreClockSetup+0x50>)
 80061cc:	1d3c      	adds	r4, r7, #4
 80061ce:	461d      	mov	r5, r3
 80061d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 80061d8:	1d3b      	adds	r3, r7, #4
 80061da:	4618      	mov	r0, r3
 80061dc:	f7fa fa56 	bl	800068c <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 80061e0:	2000      	movs	r0, #0
 80061e2:	f7fa fb75 	bl	80008d0 <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 80061e6:	2000      	movs	r0, #0
 80061e8:	f7fa fb2a 	bl	8000840 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(4U);
 80061ec:	2004      	movs	r0, #4
 80061ee:	f7fa fbfb 	bl	80009e8 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_StartUsbPll(1U, 32U);
 80061f2:	2001      	movs	r0, #1
 80061f4:	2120      	movs	r1, #32
 80061f6:	f7fa fc83 	bl	8000b00 <XMC_SCU_CLOCK_StartUsbPll>

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 80061fa:	2000      	movs	r0, #0
 80061fc:	f7fa fb34 	bl	8000868 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8006200:	2001      	movs	r0, #1
 8006202:	f7fa fc19 	bl	8000a38 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 8006206:	2001      	movs	r0, #1
 8006208:	f7fa fc02 	bl	8000a10 <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 800620c:	3718      	adds	r7, #24
 800620e:	46bd      	mov	sp, r7
 8006210:	bdb0      	pop	{r4, r5, r7, pc}
 8006212:	bf00      	nop
 8006214:	08010d0c 	.word	0x08010d0c

08006218 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800621c:	4b04      	ldr	r3, [pc, #16]	; (8006230 <__NVIC_GetPriorityGrouping+0x18>)
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006224:	0a1b      	lsrs	r3, r3, #8
}
 8006226:	4618      	mov	r0, r3
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	e000ed00 	.word	0xe000ed00

08006234 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	4603      	mov	r3, r0
 800623c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800623e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006242:	2b00      	cmp	r3, #0
 8006244:	db0b      	blt.n	800625e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006246:	4908      	ldr	r1, [pc, #32]	; (8006268 <__NVIC_EnableIRQ+0x34>)
 8006248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800624c:	095b      	lsrs	r3, r3, #5
 800624e:	79fa      	ldrb	r2, [r7, #7]
 8006250:	f002 021f 	and.w	r2, r2, #31
 8006254:	2001      	movs	r0, #1
 8006256:	fa00 f202 	lsl.w	r2, r0, r2
 800625a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	e000e100 	.word	0xe000e100

0800626c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	4603      	mov	r3, r0
 8006274:	6039      	str	r1, [r7, #0]
 8006276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800627c:	2b00      	cmp	r3, #0
 800627e:	db0a      	blt.n	8006296 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006280:	490d      	ldr	r1, [pc, #52]	; (80062b8 <__NVIC_SetPriority+0x4c>)
 8006282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	0092      	lsls	r2, r2, #2
 800628c:	b2d2      	uxtb	r2, r2
 800628e:	440b      	add	r3, r1
 8006290:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8006294:	e00a      	b.n	80062ac <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006296:	4909      	ldr	r1, [pc, #36]	; (80062bc <__NVIC_SetPriority+0x50>)
 8006298:	79fb      	ldrb	r3, [r7, #7]
 800629a:	f003 030f 	and.w	r3, r3, #15
 800629e:	3b04      	subs	r3, #4
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	b2d2      	uxtb	r2, r2
 80062a4:	0092      	lsls	r2, r2, #2
 80062a6:	b2d2      	uxtb	r2, r2
 80062a8:	440b      	add	r3, r1
 80062aa:	761a      	strb	r2, [r3, #24]
  }
}
 80062ac:	370c      	adds	r7, #12
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	e000e100 	.word	0xe000e100
 80062bc:	e000ed00 	.word	0xe000ed00

080062c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b089      	sub	sp, #36	; 0x24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	f1c3 0307 	rsb	r3, r3, #7
 80062da:	2b06      	cmp	r3, #6
 80062dc:	bf28      	it	cs
 80062de:	2306      	movcs	r3, #6
 80062e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	3306      	adds	r3, #6
 80062e6:	2b06      	cmp	r3, #6
 80062e8:	d902      	bls.n	80062f0 <NVIC_EncodePriority+0x30>
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	3b01      	subs	r3, #1
 80062ee:	e000      	b.n	80062f2 <NVIC_EncodePriority+0x32>
 80062f0:	2300      	movs	r3, #0
 80062f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	2201      	movs	r2, #1
 80062f8:	fa02 f303 	lsl.w	r3, r2, r3
 80062fc:	1e5a      	subs	r2, r3, #1
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	401a      	ands	r2, r3
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	2101      	movs	r1, #1
 800630a:	fa01 f303 	lsl.w	r3, r1, r3
 800630e:	1e59      	subs	r1, r3, #1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8006314:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8006316:	4618      	mov	r0, r3
 8006318:	3724      	adds	r7, #36	; 0x24
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop

08006324 <XMC_VADC_GLOBAL_BackgroundTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundTriggerConversion(XMC_VADC_GLOBAL_t *const global_ptr)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundTriggerConversion:Wrong Module Pointer", (global_ptr == VADC))
  global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_LDEV_Msk;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006332:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop

08006348 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>:
 *  XMC_VADC_GLOBAL_BackgroundAddMultipleChannels()<BR>
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(XMC_VADC_GLOBAL_t *const global_ptr,
                                                                    const uint32_t grp_num,
                                                                    const uint32_t ch_num)
{
 8006348:	b480      	push	{r7}
 800634a:	b085      	sub	sp, #20
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Group Number",((grp_num) < XMC_VADC_MAXIMUM_NUM_GROUPS))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Channel Number",
             ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  global_ptr->BRSSEL[grp_num] |= (uint32_t)((uint32_t)1 << ch_num);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	3260      	adds	r2, #96	; 0x60
 800635a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2101      	movs	r1, #1
 8006362:	fa01 f303 	lsl.w	r3, r1, r3
 8006366:	ea42 0103 	orr.w	r1, r2, r3
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	3260      	adds	r2, #96	; 0x60
 8006370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8006374:	3714      	adds	r7, #20
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop

08006380 <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
                                               const uint32_t res_reg_num,
                                               const XMC_VADC_RESULT_CONFIG_t *config)
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6819      	ldr	r1, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	32a0      	adds	r2, #160	; 0xa0
 8006396:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 800639a:	3714      	adds	r7, #20
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr, 
                                                                const uint32_t res_reg)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	683a      	ldr	r2, [r7, #0]
 80063b2:	32c0      	adds	r2, #192	; 0xc0
 80063b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063b8:	b29b      	uxth	r3, r3
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	370c      	adds	r7, #12
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop

080063c8 <ADC_MEASUREMENT_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_STATUS_t ADC_MEASUREMENT_Init(ADC_MEASUREMENT_t *const handle_ptr)
{
 80063c8:	b590      	push	{r4, r7, lr}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  uint8_t j;
  ADC_MEASUREMENT_STATUS_t status;

  XMC_ASSERT("ADC_MEASUREMENT_Init:Invalid handle_ptr", (handle_ptr != NULL))

  if (ADC_MEASUREMENT_STATUS_UNINITIALIZED == handle_ptr->init_state)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	7e1b      	ldrb	r3, [r3, #24]
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	f040 8099 	bne.w	800650c <ADC_MEASUREMENT_Init+0x144>
  {
    /* Call the function to initialise Clock and ADC global functional units*/
    status = (ADC_MEASUREMENT_STATUS_t) GLOBAL_ADC_Init(handle_ptr->global_handle);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7ff fdb0 	bl	8005f44 <GLOBAL_ADC_Init>
 80063e4:	4603      	mov	r3, r0
 80063e6:	73bb      	strb	r3, [r7, #14]
  
    /*Initialize the Global Conversion class 0*/
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	695a      	ldr	r2, [r3, #20]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	4610      	mov	r0, r2
 80063f4:	6819      	ldr	r1, [r3, #0]
 80063f6:	2200      	movs	r2, #0
 80063f8:	2300      	movs	r3, #0
 80063fa:	f7fb f9f3 	bl	80017e4 <XMC_VADC_GLOBAL_InputClassInit>
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
    		                              XMC_VADC_GROUP_CONV_STD,ADC_MEASUREMENT_ICLASS_NUM_XMC11);
#endif
  
    /* Initialize the Background Scan hardware */
    XMC_VADC_GLOBAL_BackgroundInit(handle_ptr->global_handle->module_ptr, handle_ptr->backgnd_config_handle);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	695a      	ldr	r2, [r3, #20]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	4610      	mov	r0, r2
 800640a:	4619      	mov	r1, r3
 800640c:	f7fb fb10 	bl	8001a30 <XMC_VADC_GLOBAL_BackgroundInit>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 8006410:	2300      	movs	r3, #0
 8006412:	73fb      	strb	r3, [r7, #15]
 8006414:	e02e      	b.n	8006474 <ADC_MEASUREMENT_Init+0xac>
    {
      indexed = handle_ptr->array->channel_array[j];
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	7bfa      	ldrb	r2, [r7, #15]
 800641c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006420:	60bb      	str	r3, [r7, #8]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	689a      	ldr	r2, [r3, #8]
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	7b5b      	ldrb	r3, [r3, #13]
 800642a:	4619      	mov	r1, r3
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4610      	mov	r0, r2
 8006432:	461a      	mov	r2, r3
 8006434:	f7fb fb7a 	bl	8001b2c <XMC_VADC_GROUP_ChannelInit>
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	789b      	ldrb	r3, [r3, #2]
 8006442:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006446:	b2db      	uxtb	r3, r3
 8006448:	4619      	mov	r1, r3
                                indexed->res_handle);
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	685b      	ldr	r3, [r3, #4]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 800644e:	4610      	mov	r0, r2
 8006450:	461a      	mov	r2, r3
 8006452:	f7ff ff95 	bl	8006380 <XMC_VADC_GROUP_ResultInit>
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	695a      	ldr	r2, [r3, #20]
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	7b1b      	ldrb	r3, [r3, #12]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8006460:	4619      	mov	r1, r3
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	7b5b      	ldrb	r3, [r3, #13]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8006466:	4610      	mov	r0, r2
 8006468:	461a      	mov	r2, r3
 800646a:	f7ff ff6d 	bl	8006348 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 800646e:	7bfb      	ldrb	r3, [r7, #15]
 8006470:	3301      	adds	r3, #1
 8006472:	73fb      	strb	r3, [r7, #15]
 8006474:	7bfb      	ldrb	r3, [r7, #15]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d0cd      	beq.n	8006416 <ADC_MEASUREMENT_Init+0x4e>
        status |= (ADC_MEASUREMENT_STATUS_t) ANALOG_IO_Init(indexed->analog_io_config);
      }
#endif
    }
#if(UC_SERIES != XMC11)
    if ((handle_ptr->backgnd_config_handle->req_src_interrupt) && (handle_ptr->req_src_intr_handle != NULL ))
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	7a1b      	ldrb	r3, [r3, #8]
 8006480:	f003 0308 	and.w	r3, r3, #8
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d02c      	beq.n	80064e4 <ADC_MEASUREMENT_Init+0x11c>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d028      	beq.n	80064e4 <ADC_MEASUREMENT_Init+0x11c>
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	b2dc      	uxtb	r4, r3
 800649a:	f7ff febd 	bl	8006218 <__NVIC_GetPriorityGrouping>
 800649e:	4601      	mov	r1, r0
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 80064a4:	685a      	ldr	r2, [r3, #4]
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	4608      	mov	r0, r1
 80064ae:	4611      	mov	r1, r2
 80064b0:	461a      	mov	r2, r3
 80064b2:	f7ff ff05 	bl	80062c0 <NVIC_EncodePriority>
 80064b6:	4602      	mov	r2, r0
 80064b8:	b263      	sxtb	r3, r4
 80064ba:	4618      	mov	r0, r3
 80064bc:	4611      	mov	r1, r2
 80064be:	f7ff fed5 	bl	800626c <__NVIC_SetPriority>
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
#endif
      /* Connect background Request Source Event to NVIC node */
      XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(handle_ptr->global_handle->module_ptr,
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	695a      	ldr	r2, [r3, #20]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	7e5b      	ldrb	r3, [r3, #25]
 80064cc:	4610      	mov	r0, r2
 80064ce:	4619      	mov	r1, r3
 80064d0:	f7fb f9de 	bl	8001890 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>
    		                                         (XMC_VADC_SR_t) handle_ptr->srv_req_node);
    
      /* Enable Background Scan Request source IRQ */
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->req_src_intr_handle->node_id);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	b25b      	sxtb	r3, r3
 80064de:	4618      	mov	r0, r3
 80064e0:	f7ff fea8 	bl	8006234 <__NVIC_EnableIRQ>
    /* Enable Background Scan Request source IRQ */
    NVIC_EnableIRQ((IRQn_Type)handle_ptr->result_intr_handle->node_id);
#endif
#endif
    /* Mux Configuration is done*/
    if (handle_ptr->mux_config != NULL)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d002      	beq.n	80064f2 <ADC_MEASUREMENT_Init+0x12a>
    {
    	(handle_ptr->mux_config)();
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	4798      	blx	r3
    }
  
    if (handle_ptr->start_conversion != (bool)false)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	7e9b      	ldrb	r3, [r3, #26]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d005      	beq.n	8006506 <ADC_MEASUREMENT_Init+0x13e>
    {
      /* Start conversion manually using load event trigger*/
      XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	695b      	ldr	r3, [r3, #20]
 8006500:	4618      	mov	r0, r3
 8006502:	f7ff ff0f 	bl	8006324 <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
    }
    handle_ptr->init_state = status;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	7bba      	ldrb	r2, [r7, #14]
 800650a:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	7e1b      	ldrb	r3, [r3, #24]
}
 8006510:	4618      	mov	r0, r3
 8006512:	3714      	adds	r7, #20
 8006514:	46bd      	mov	sp, r7
 8006516:	bd90      	pop	{r4, r7, pc}

08006518 <ADC_MEASUREMENT_GetResult>:
}
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#if(XMC_VADC_GROUP_AVAILABLE == 1U)
/* This API will get the result of a conversion for a specific channel*/
XMC_VADC_RESULT_SIZE_t ADC_MEASUREMENT_GetResult(ADC_MEASUREMENT_CHANNEL_t *const handle_ptr)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  XMC_VADC_RESULT_SIZE_t result;

  XMC_ASSERT("ADC_MEASUREMENT_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(handle_ptr->group_handle, handle_ptr->ch_handle->result_reg_number);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689a      	ldr	r2, [r3, #8]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	789b      	ldrb	r3, [r3, #2]
 800652a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800652e:	b2db      	uxtb	r3, r3
 8006530:	4610      	mov	r0, r2
 8006532:	4619      	mov	r1, r3
 8006534:	f7ff ff36 	bl	80063a4 <XMC_VADC_GROUP_GetResult>
 8006538:	4603      	mov	r3, r0
 800653a:	81fb      	strh	r3, [r7, #14]

  return (result);
 800653c:	89fb      	ldrh	r3, [r7, #14]
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop

08006548 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 800654e:	2300      	movs	r3, #0
 8006550:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 8006552:	481d      	ldr	r0, [pc, #116]	; (80065c8 <DAVE_Init+0x80>)
 8006554:	f7ff fe1c 	bl	8006190 <CLOCK_XMC4_Init>
 8006558:	4603      	mov	r3, r0
 800655a:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 800655c:	79fb      	ldrb	r3, [r7, #7]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d104      	bne.n	800656c <DAVE_Init+0x24>
  {
	 /**  Initialization of SPI_MASTER APP instance SPI_MASTER_0 */
	 init_status = (DAVE_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0); 
 8006562:	481a      	ldr	r0, [pc, #104]	; (80065cc <DAVE_Init+0x84>)
 8006564:	f7fe f94c 	bl	8004800 <SPI_MASTER_Init>
 8006568:	4603      	mov	r3, r0
 800656a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d104      	bne.n	800657c <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_DIO_DIGOUT_PD_TFT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_DIO_DIGOUT_PD_TFT); 
 8006572:	4817      	ldr	r0, [pc, #92]	; (80065d0 <DAVE_Init+0x88>)
 8006574:	f7ff fd78 	bl	8006068 <DIGITAL_IO_Init>
 8006578:	4603      	mov	r3, r0
 800657a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800657c:	79fb      	ldrb	r3, [r7, #7]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d104      	bne.n	800658c <DAVE_Init+0x44>
  {
	 /**  Initialization of DIGITAL_IO APP instance IO_DIO_DIGOUT_CS_TFT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IO_DIO_DIGOUT_CS_TFT); 
 8006582:	4814      	ldr	r0, [pc, #80]	; (80065d4 <DAVE_Init+0x8c>)
 8006584:	f7ff fd70 	bl	8006068 <DIGITAL_IO_Init>
 8006588:	4603      	mov	r3, r0
 800658a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800658c:	79fb      	ldrb	r3, [r7, #7]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d104      	bne.n	800659c <DAVE_Init+0x54>
  {
	 /**  Initialization of ADC_MEASUREMENT APP instance ADC_MEASUREMENT_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_Init(&ADC_MEASUREMENT_0); 
 8006592:	4811      	ldr	r0, [pc, #68]	; (80065d8 <DAVE_Init+0x90>)
 8006594:	f7ff ff18 	bl	80063c8 <ADC_MEASUREMENT_Init>
 8006598:	4603      	mov	r3, r0
 800659a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800659c:	79fb      	ldrb	r3, [r7, #7]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d104      	bne.n	80065ac <DAVE_Init+0x64>
  {
	 /**  Initialization of TIMER APP instance TIMER_0 */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_0); 
 80065a2:	480e      	ldr	r0, [pc, #56]	; (80065dc <DAVE_Init+0x94>)
 80065a4:	f7fd fbd8 	bl	8003d58 <TIMER_Init>
 80065a8:	4603      	mov	r3, r0
 80065aa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80065ac:	79fb      	ldrb	r3, [r7, #7]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d104      	bne.n	80065bc <DAVE_Init+0x74>
  {
	 /**  Initialization of FATFS APP instance FATFS_0 */
	 init_status = (DAVE_STATUS_t)FATFS_Init(&FATFS_0); 
 80065b2:	480b      	ldr	r0, [pc, #44]	; (80065e0 <DAVE_Init+0x98>)
 80065b4:	f7ff fd1e 	bl	8005ff4 <FATFS_Init>
 80065b8:	4603      	mov	r3, r0
 80065ba:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 80065bc:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	1ffe8ad8 	.word	0x1ffe8ad8
 80065cc:	1ffe889c 	.word	0x1ffe889c
 80065d0:	08010ce4 	.word	0x08010ce4
 80065d4:	08010cf8 	.word	0x08010cf8
 80065d8:	1ffe89ac 	.word	0x1ffe89ac
 80065dc:	1ffe882c 	.word	0x1ffe882c
 80065e0:	1ffe8980 	.word	0x1ffe8980

080065e4 <delay_ms>:

///*  FUNCTIONS ---------------------------------------------------------------------------------------------------------------------------- */
//void SysTick_Handler(){ // Interrupt Routine - used for delay_ms
//	_msCounter++;
//}
void delay_ms(uint32_t ms){
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
	// Delay execution by given milliseconds - used in tft.h->EVE.h->EVE_target.h
	//uint32_t now = SYSTIMER_GetTickCount();
	//while(now+ms > SYSTIMER_GetTickCount())
	uint32_t targetMicroSec = SYSTIMER_GetTime() + (ms*1000);
 80065ec:	f7fe f832 	bl	8004654 <SYSTIMER_GetTime>
 80065f0:	4601      	mov	r1, r0
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80065f8:	fb02 f303 	mul.w	r3, r2, r3
 80065fc:	440b      	add	r3, r1
 80065fe:	60fb      	str	r3, [r7, #12]
	while(targetMicroSec > SYSTIMER_GetTime())
 8006600:	e000      	b.n	8006604 <delay_ms+0x20>
		__NOP(); // do nothing
 8006602:	bf00      	nop
void delay_ms(uint32_t ms){
	// Delay execution by given milliseconds - used in tft.h->EVE.h->EVE_target.h
	//uint32_t now = SYSTIMER_GetTickCount();
	//while(now+ms > SYSTIMER_GetTickCount())
	uint32_t targetMicroSec = SYSTIMER_GetTime() + (ms*1000);
	while(targetMicroSec > SYSTIMER_GetTime())
 8006604:	f7fe f826 	bl	8004654 <SYSTIMER_GetTime>
 8006608:	4602      	mov	r2, r0
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	429a      	cmp	r2, r3
 800660e:	d3f8      	bcc.n	8006602 <delay_ms+0x1e>
		__NOP(); // do nothing
}
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop

08006618 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	460b      	mov	r3, r1
 8006622:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8006624:	78fb      	ldrb	r3, [r7, #3]
 8006626:	2201      	movs	r2, #1
 8006628:	409a      	lsls	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	605a      	str	r2, [r3, #4]
}
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	7c1b      	ldrb	r3, [r3, #16]
 8006648:	4610      	mov	r0, r2
 800664a:	4619      	mov	r1, r3
 800664c:	f7ff ffe4 	bl	8006618 <XMC_GPIO_SetOutputHigh>
}
 8006650:	3708      	adds	r7, #8
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop

08006658 <main>:
// SysTick_Handler in "globals"
// Adc_Measurement_Handler in "measure"


int main(void)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
	// Make semihosting and printf back to DAVE possible if debug is enabled
	#if defined (DEBUG_ENABLE)
	initialise_monitor_handles();
 800665e:	f005 f8a3 	bl	800b7a8 <initialise_monitor_handles>
	#endif

	// Initialize environment
	DAVE_STATUS_t status;
	status = DAVE_Init();           /* Initialization of DAVE APPs  */
 8006662:	f7ff ff71 	bl	8006548 <DAVE_Init>
 8006666:	4603      	mov	r3, r0
 8006668:	71bb      	strb	r3, [r7, #6]
	if(status != DAVE_STATUS_SUCCESS) {
 800666a:	79bb      	ldrb	r3, [r7, #6]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d003      	beq.n	8006678 <main+0x20>
		/* Placeholder for error handler code. The while loop below can be replaced with an user error handler. */
		printf("DAVE APPs initialization failed\n");
 8006670:	4821      	ldr	r0, [pc, #132]	; (80066f8 <main+0xa0>)
 8006672:	f003 f80f 	bl	8009694 <puts>
		while(1U){ }
 8006676:	e7fe      	b.n	8006676 <main+0x1e>
	}
	else{ printf("DAVE APPs initialization successful\n"); }
 8006678:	4820      	ldr	r0, [pc, #128]	; (80066fc <main+0xa4>)
 800667a:	f003 f80b 	bl	8009694 <puts>

	// Arm-M internal interrupt init
	//SysTick_Config(SystemCoreClock / 144);

	// Counter for TFT_display init
	uint8_t display_delay = 0;
 800667e:	2300      	movs	r3, #0
 8006680:	71fb      	strb	r3, [r7, #7]

	// Initial disable of CS pin
	DIGITAL_IO_SetOutputHigh(&IO_DIO_DIGOUT_CS_TFT);
 8006682:	481f      	ldr	r0, [pc, #124]	; (8006700 <main+0xa8>)
 8006684:	f7ff ffd8 	bl	8006638 <DIGITAL_IO_SetOutputHigh>

	// Initialize Display
	if( TFT_init() ){ printf("TFT init done 1\n"); }
 8006688:	f7fd f8d2 	bl	8003830 <TFT_init>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d003      	beq.n	800669a <main+0x42>
 8006692:	481c      	ldr	r0, [pc, #112]	; (8006704 <main+0xac>)
 8006694:	f002 fffe 	bl	8009694 <puts>
 8006698:	e002      	b.n	80066a0 <main+0x48>
	else{ printf("TFT init failed 0\n"); }
 800669a:	481b      	ldr	r0, [pc, #108]	; (8006708 <main+0xb0>)
 800669c:	f002 fffa 	bl	8009694 <puts>

	// Show initial logo
	TFT_display_init_screen();
 80066a0:	f7fd f90a 	bl	80038b8 <TFT_display_init_screen>
	uint32_t now = SYSTIMER_GetTime();
 80066a4:	f7fd ffd6 	bl	8004654 <SYSTIMER_GetTime>
 80066a8:	6038      	str	r0, [r7, #0]
	while (SYSTIMER_GetTime() < now + (100*1000)) __NOP();
 80066aa:	e000      	b.n	80066ae <main+0x56>
 80066ac:	bf00      	nop
 80066ae:	f7fd ffd1 	bl	8004654 <SYSTIMER_GetTime>
 80066b2:	4602      	mov	r2, r0
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	f503 33c3 	add.w	r3, r3, #99840	; 0x18600
 80066ba:	33a0      	adds	r3, #160	; 0xa0
 80066bc:	429a      	cmp	r2, r3
 80066be:	d3f5      	bcc.n	80066ac <main+0x54>

	// Main loop
	printf("Start Main Loop -------------------------------------\n");
 80066c0:	4812      	ldr	r0, [pc, #72]	; (800670c <main+0xb4>)
 80066c2:	f002 ffe7 	bl	8009694 <puts>
	while(1U) {
		if(tft_tick) { // Is set by Adc_Measurement_Handler at every interrupt of it
 80066c6:	4b12      	ldr	r3, [pc, #72]	; (8006710 <main+0xb8>)
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d011      	beq.n	80066f4 <main+0x9c>
			// reset tick
			tft_tick = 0;
 80066d0:	4b0f      	ldr	r3, [pc, #60]	; (8006710 <main+0xb8>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	701a      	strb	r2, [r3, #0]

			// Evaluate touches
			TFT_touch();
 80066d6:	f7fd f98f 	bl	80039f8 <TFT_touch>

			// Evaluate and rewrite display list
			display_delay++;
 80066da:	79fb      	ldrb	r3, [r7, #7]
 80066dc:	3301      	adds	r3, #1
 80066de:	71fb      	strb	r3, [r7, #7]
			if(MeasurementCounter % 4 == 0) { // 4*5ms=20ms,  1/20ms=50Hz refresh rate
 80066e0:	4b0c      	ldr	r3, [pc, #48]	; (8006714 <main+0xbc>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d103      	bne.n	80066f4 <main+0x9c>
				display_delay = 0;
 80066ec:	2300      	movs	r3, #0
 80066ee:	71fb      	strb	r3, [r7, #7]
				TFT_display();
 80066f0:	f7fd fa82 	bl	8003bf8 <TFT_display>
			}

		}
	}
 80066f4:	e7e7      	b.n	80066c6 <main+0x6e>
 80066f6:	bf00      	nop
 80066f8:	08010d3c 	.word	0x08010d3c
 80066fc:	08010d5c 	.word	0x08010d5c
 8006700:	08010cf8 	.word	0x08010cf8
 8006704:	08010d80 	.word	0x08010d80
 8006708:	08010d90 	.word	0x08010d90
 800670c:	08010da4 	.word	0x08010da4
 8006710:	1ffe8ae0 	.word	0x1ffe8ae0
 8006714:	1ffe8ae4 	.word	0x1ffe8ae4

08006718 <VADC0_C0_2_IRQHandler>:
#include <math.h>
#include <globals.h>

uint32_t lastval = 0; // just for TestTriangle signal

void Adc_Measurement_Handler(void){
 8006718:	b598      	push	{r3, r4, r7, lr}
 800671a:	af00      	add	r7, sp, #0
	/// Do measurements and store result in buffer. Allows to 'measure' self produced test signal based on value in global variable InputType
	/// uses global/extern variables: InputType, InputBuffer1_idx, InputBuffer1_size, InputBuffer1, tft_tick

	// Increment current Buffer index and set back to 0 if greater than size of array
	InputBuffer1_idx++;
 800671c:	4b66      	ldr	r3, [pc, #408]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	3301      	adds	r3, #1
 8006722:	b29a      	uxth	r2, r3
 8006724:	4b64      	ldr	r3, [pc, #400]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 8006726:	801a      	strh	r2, [r3, #0]
	if(InputBuffer1_idx >= INPUTBUFFER1_SIZE){
 8006728:	4b63      	ldr	r3, [pc, #396]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 800672a:	881b      	ldrh	r3, [r3, #0]
 800672c:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 8006730:	d305      	bcc.n	800673e <VADC0_C0_2_IRQHandler+0x26>
		//printf("fo\n");
		frameover = 1;
 8006732:	4b62      	ldr	r3, [pc, #392]	; (80068bc <VADC0_C0_2_IRQHandler+0x1a4>)
 8006734:	2201      	movs	r2, #1
 8006736:	701a      	strb	r2, [r3, #0]
		InputBuffer1_idx = 0;
 8006738:	4b5f      	ldr	r3, [pc, #380]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 800673a:	2200      	movs	r2, #0
 800673c:	801a      	strh	r2, [r3, #0]
	}

	/// Read next value from sensor
	 switch (InputType){
 800673e:	4b60      	ldr	r3, [pc, #384]	; (80068c0 <VADC0_C0_2_IRQHandler+0x1a8>)
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b03      	cmp	r3, #3
 8006746:	f200 809f 	bhi.w	8006888 <VADC0_C0_2_IRQHandler+0x170>
 800674a:	a201      	add	r2, pc, #4	; (adr r2, 8006750 <VADC0_C0_2_IRQHandler+0x38>)
 800674c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006750:	08006761 	.word	0x08006761
 8006754:	08006779 	.word	0x08006779
 8006758:	080067b5 	.word	0x080067b5
 800675c:	080067fb 	.word	0x080067fb
		// 0 ADC Sensor 5
		case 0:
			InputBuffer1[InputBuffer1_idx] = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Channel_A); //result = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Channel_A);
 8006760:	4b55      	ldr	r3, [pc, #340]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 8006762:	881b      	ldrh	r3, [r3, #0]
 8006764:	461c      	mov	r4, r3
 8006766:	4857      	ldr	r0, [pc, #348]	; (80068c4 <VADC0_C0_2_IRQHandler+0x1ac>)
 8006768:	f7ff fed6 	bl	8006518 <ADC_MEASUREMENT_GetResult>
 800676c:	4603      	mov	r3, r0
 800676e:	461a      	mov	r2, r3
 8006770:	4b55      	ldr	r3, [pc, #340]	; (80068c8 <VADC0_C0_2_IRQHandler+0x1b0>)
 8006772:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			break;
 8006776:	e087      	b.n	8006888 <VADC0_C0_2_IRQHandler+0x170>
		// 1 TestImpulse
		case 1:
			if(InputBuffer1_idx % (INPUTBUFFER1_SIZE/5)) InputBuffer1[InputBuffer1_idx] = 0;
 8006778:	4b4f      	ldr	r3, [pc, #316]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 800677a:	881b      	ldrh	r3, [r3, #0]
 800677c:	4a53      	ldr	r2, [pc, #332]	; (80068cc <VADC0_C0_2_IRQHandler+0x1b4>)
 800677e:	fba2 1203 	umull	r1, r2, r2, r3
 8006782:	0992      	lsrs	r2, r2, #6
 8006784:	2158      	movs	r1, #88	; 0x58
 8006786:	fb01 f202 	mul.w	r2, r1, r2
 800678a:	1a9b      	subs	r3, r3, r2
 800678c:	b29b      	uxth	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d007      	beq.n	80067a2 <VADC0_C0_2_IRQHandler+0x8a>
 8006792:	4b49      	ldr	r3, [pc, #292]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 8006794:	881b      	ldrh	r3, [r3, #0]
 8006796:	461a      	mov	r2, r3
 8006798:	4b4b      	ldr	r3, [pc, #300]	; (80068c8 <VADC0_C0_2_IRQHandler+0x1b0>)
 800679a:	2100      	movs	r1, #0
 800679c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			else InputBuffer1[InputBuffer1_idx] = 4095;
			break;
 80067a0:	e072      	b.n	8006888 <VADC0_C0_2_IRQHandler+0x170>
			InputBuffer1[InputBuffer1_idx] = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Channel_A); //result = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Channel_A);
			break;
		// 1 TestImpulse
		case 1:
			if(InputBuffer1_idx % (INPUTBUFFER1_SIZE/5)) InputBuffer1[InputBuffer1_idx] = 0;
			else InputBuffer1[InputBuffer1_idx] = 4095;
 80067a2:	4b45      	ldr	r3, [pc, #276]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 80067a4:	881b      	ldrh	r3, [r3, #0]
 80067a6:	461a      	mov	r2, r3
 80067a8:	4b47      	ldr	r3, [pc, #284]	; (80068c8 <VADC0_C0_2_IRQHandler+0x1b0>)
 80067aa:	f640 71ff 	movw	r1, #4095	; 0xfff
 80067ae:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			break;
 80067b2:	e069      	b.n	8006888 <VADC0_C0_2_IRQHandler+0x170>
		// 2 TestSawtooth
		case 2:
			if(lastval < 4095) InputBuffer1[InputBuffer1_idx] = lastval+14;
 80067b4:	4b46      	ldr	r3, [pc, #280]	; (80068d0 <VADC0_C0_2_IRQHandler+0x1b8>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f640 72fe 	movw	r2, #4094	; 0xffe
 80067bc:	4293      	cmp	r3, r2
 80067be:	d80b      	bhi.n	80067d8 <VADC0_C0_2_IRQHandler+0xc0>
 80067c0:	4b3d      	ldr	r3, [pc, #244]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 80067c2:	881b      	ldrh	r3, [r3, #0]
 80067c4:	461a      	mov	r2, r3
 80067c6:	4b42      	ldr	r3, [pc, #264]	; (80068d0 <VADC0_C0_2_IRQHandler+0x1b8>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	330e      	adds	r3, #14
 80067ce:	b299      	uxth	r1, r3
 80067d0:	4b3d      	ldr	r3, [pc, #244]	; (80068c8 <VADC0_C0_2_IRQHandler+0x1b0>)
 80067d2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80067d6:	e006      	b.n	80067e6 <VADC0_C0_2_IRQHandler+0xce>
			else InputBuffer1[InputBuffer1_idx] = 0;
 80067d8:	4b37      	ldr	r3, [pc, #220]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 80067da:	881b      	ldrh	r3, [r3, #0]
 80067dc:	461a      	mov	r2, r3
 80067de:	4b3a      	ldr	r3, [pc, #232]	; (80068c8 <VADC0_C0_2_IRQHandler+0x1b0>)
 80067e0:	2100      	movs	r1, #0
 80067e2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			lastval = InputBuffer1[InputBuffer1_idx];
 80067e6:	4b34      	ldr	r3, [pc, #208]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 80067e8:	881b      	ldrh	r3, [r3, #0]
 80067ea:	461a      	mov	r2, r3
 80067ec:	4b36      	ldr	r3, [pc, #216]	; (80068c8 <VADC0_C0_2_IRQHandler+0x1b0>)
 80067ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80067f2:	461a      	mov	r2, r3
 80067f4:	4b36      	ldr	r3, [pc, #216]	; (80068d0 <VADC0_C0_2_IRQHandler+0x1b8>)
 80067f6:	601a      	str	r2, [r3, #0]
			break;
 80067f8:	e046      	b.n	8006888 <VADC0_C0_2_IRQHandler+0x170>
		// 3 TestSine (Note: The used time variable is not perfect for this purpose)
		case 3:
			InputBuffer1[InputBuffer1_idx] = (uint32_t)((0.5*(1.0+sin(2.0 * M_PI * 11.725 * ((double)MeasurementCounter/3000))))*4095.0);
 80067fa:	4b2f      	ldr	r3, [pc, #188]	; (80068b8 <VADC0_C0_2_IRQHandler+0x1a0>)
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	461c      	mov	r4, r3
 8006800:	4b34      	ldr	r3, [pc, #208]	; (80068d4 <VADC0_C0_2_IRQHandler+0x1bc>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4618      	mov	r0, r3
 8006806:	f001 fef9 	bl	80085fc <__aeabi_ui2d>
 800680a:	4602      	mov	r2, r0
 800680c:	460b      	mov	r3, r1
 800680e:	4610      	mov	r0, r2
 8006810:	4619      	mov	r1, r3
 8006812:	a323      	add	r3, pc, #140	; (adr r3, 80068a0 <VADC0_C0_2_IRQHandler+0x188>)
 8006814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006818:	f002 f890 	bl	800893c <__aeabi_ddiv>
 800681c:	4602      	mov	r2, r0
 800681e:	460b      	mov	r3, r1
 8006820:	4610      	mov	r0, r2
 8006822:	4619      	mov	r1, r3
 8006824:	a320      	add	r3, pc, #128	; (adr r3, 80068a8 <VADC0_C0_2_IRQHandler+0x190>)
 8006826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800682a:	f001 ff5d 	bl	80086e8 <__aeabi_dmul>
 800682e:	4602      	mov	r2, r0
 8006830:	460b      	mov	r3, r1
 8006832:	4610      	mov	r0, r2
 8006834:	4619      	mov	r1, r3
 8006836:	f000 fcd7 	bl	80071e8 <sin>
 800683a:	4602      	mov	r2, r0
 800683c:	460b      	mov	r3, r1
 800683e:	4610      	mov	r0, r2
 8006840:	4619      	mov	r1, r3
 8006842:	f04f 0200 	mov.w	r2, #0
 8006846:	4b24      	ldr	r3, [pc, #144]	; (80068d8 <VADC0_C0_2_IRQHandler+0x1c0>)
 8006848:	f001 fd9c 	bl	8008384 <__adddf3>
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	4610      	mov	r0, r2
 8006852:	4619      	mov	r1, r3
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	4b20      	ldr	r3, [pc, #128]	; (80068dc <VADC0_C0_2_IRQHandler+0x1c4>)
 800685a:	f001 ff45 	bl	80086e8 <__aeabi_dmul>
 800685e:	4602      	mov	r2, r0
 8006860:	460b      	mov	r3, r1
 8006862:	4610      	mov	r0, r2
 8006864:	4619      	mov	r1, r3
 8006866:	a312      	add	r3, pc, #72	; (adr r3, 80068b0 <VADC0_C0_2_IRQHandler+0x198>)
 8006868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686c:	f001 ff3c 	bl	80086e8 <__aeabi_dmul>
 8006870:	4602      	mov	r2, r0
 8006872:	460b      	mov	r3, r1
 8006874:	4610      	mov	r0, r2
 8006876:	4619      	mov	r1, r3
 8006878:	f002 f9f8 	bl	8008c6c <__aeabi_d2uiz>
 800687c:	4603      	mov	r3, r0
 800687e:	b29a      	uxth	r2, r3
 8006880:	4b11      	ldr	r3, [pc, #68]	; (80068c8 <VADC0_C0_2_IRQHandler+0x1b0>)
 8006882:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			break;
 8006886:	bf00      	nop
	 }

	// Trigger next main loop (with his it is running in synch with the measurement -> change if needed!)
	tft_tick = 42;
 8006888:	4b15      	ldr	r3, [pc, #84]	; (80068e0 <VADC0_C0_2_IRQHandler+0x1c8>)
 800688a:	222a      	movs	r2, #42	; 0x2a
 800688c:	701a      	strb	r2, [r3, #0]

	// Increase count of executed measurements
	MeasurementCounter++;
 800688e:	4b11      	ldr	r3, [pc, #68]	; (80068d4 <VADC0_C0_2_IRQHandler+0x1bc>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	3301      	adds	r3, #1
 8006894:	4a0f      	ldr	r2, [pc, #60]	; (80068d4 <VADC0_C0_2_IRQHandler+0x1bc>)
 8006896:	6013      	str	r3, [r2, #0]
}
 8006898:	bd98      	pop	{r3, r4, r7, pc}
 800689a:	bf00      	nop
 800689c:	f3af 8000 	nop.w
 80068a0:	00000000 	.word	0x00000000
 80068a4:	40a77000 	.word	0x40a77000
 80068a8:	fa26c2a5 	.word	0xfa26c2a5
 80068ac:	40526ae6 	.word	0x40526ae6
 80068b0:	00000000 	.word	0x00000000
 80068b4:	40affe00 	.word	0x40affe00
 80068b8:	1ffe8ae8 	.word	0x1ffe8ae8
 80068bc:	1ffe8e5c 	.word	0x1ffe8e5c
 80068c0:	1ffe89c8 	.word	0x1ffe89c8
 80068c4:	1ffe8998 	.word	0x1ffe8998
 80068c8:	1ffe8aec 	.word	0x1ffe8aec
 80068cc:	ba2e8ba3 	.word	0xba2e8ba3
 80068d0:	1ffe8e60 	.word	0x1ffe8e60
 80068d4:	1ffe8ae4 	.word	0x1ffe8ae4
 80068d8:	3ff00000 	.word	0x3ff00000
 80068dc:	3fe00000 	.word	0x3fe00000
 80068e0:	1ffe8ae0 	.word	0x1ffe8ae0
 80068e4:	f3af 8000 	nop.w

080068e8 <TFT_display_get_values>:

/////////// Debug
uint16_t display_list_size = 0; // Currently size of the display-list from register. Used by the TFT_display() menu specific functions
uint32_t tracker = 0; // Value of tracker register (1.byte=tag, 2.byte=value). Used by the TFT_display() menu specific functions

void TFT_display_get_values(void){
 80068e8:	b580      	push	{r7, lr}
 80068ea:	af00      	add	r7, sp, #0
	// Get size of last display list to be printed on screen (section "Debug Values")
	display_list_size = EVE_memRead16(REG_CMD_DL);
 80068ec:	4806      	ldr	r0, [pc, #24]	; (8006908 <TFT_display_get_values+0x20>)
 80068ee:	f7fb fadb 	bl	8001ea8 <EVE_memRead16>
 80068f2:	4603      	mov	r3, r0
 80068f4:	461a      	mov	r2, r3
 80068f6:	4b05      	ldr	r3, [pc, #20]	; (800690c <TFT_display_get_values+0x24>)
 80068f8:	801a      	strh	r2, [r3, #0]
	tracker = EVE_memRead32(REG_TRACKER);
 80068fa:	4805      	ldr	r0, [pc, #20]	; (8006910 <TFT_display_get_values+0x28>)
 80068fc:	f7fb fb06 	bl	8001f0c <EVE_memRead32>
 8006900:	4602      	mov	r2, r0
 8006902:	4b04      	ldr	r3, [pc, #16]	; (8006914 <TFT_display_get_values+0x2c>)
 8006904:	601a      	str	r2, [r3, #0]
}
 8006906:	bd80      	pop	{r7, pc}
 8006908:	00302100 	.word	0x00302100
 800690c:	1ffe8e6a 	.word	0x1ffe8e6a
 8006910:	00309000 	.word	0x00309000
 8006914:	1ffe8e6c 	.word	0x1ffe8e6c

08006918 <TFT_display_static_menu0>:

void TFT_display_static_menu0(void){
 8006918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800691c:	b08a      	sub	sp, #40	; 0x28
 800691e:	af0a      	add	r7, sp, #40	; 0x28
	/// Draw Banner and divider line on top
	// Banner
	EVE_cmd_dl(TAG(1)); /* give everything considered background area tag 1 -> used for wipe feature*/
 8006920:	483a      	ldr	r0, [pc, #232]	; (8006a0c <TFT_display_static_menu0+0xf4>)
 8006922:	f7fb ff29 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(LINE_WIDTH(1*16)); /* size is in 1/16 pixel */
 8006926:	483a      	ldr	r0, [pc, #232]	; (8006a10 <TFT_display_static_menu0+0xf8>)
 8006928:	f7fb ff26 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_COLOR_RGB | MAIN_BANNERCOLOR);
 800692c:	4839      	ldr	r0, [pc, #228]	; (8006a14 <TFT_display_static_menu0+0xfc>)
 800692e:	f7fb ff23 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_BEGIN | EVE_EDGE_STRIP_A);
 8006932:	4839      	ldr	r0, [pc, #228]	; (8006a18 <TFT_display_static_menu0+0x100>)
 8006934:	f7fb ff20 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(0, LAYOUT_Y1));
 8006938:	4838      	ldr	r0, [pc, #224]	; (8006a1c <TFT_display_static_menu0+0x104>)
 800693a:	f7fb ff1d 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X1, LAYOUT_Y1));
 800693e:	4838      	ldr	r0, [pc, #224]	; (8006a20 <TFT_display_static_menu0+0x108>)
 8006940:	f7fb ff1a 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X2, LAYOUT_Y2));
 8006944:	4837      	ldr	r0, [pc, #220]	; (8006a24 <TFT_display_static_menu0+0x10c>)
 8006946:	f7fb ff17 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(EVE_HSIZE, LAYOUT_Y2));
 800694a:	4837      	ldr	r0, [pc, #220]	; (8006a28 <TFT_display_static_menu0+0x110>)
 800694c:	f7fb ff14 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_END);
 8006950:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 8006954:	f7fb ff10 	bl	8002778 <EVE_cmd_dl>
	// Divider
	EVE_cmd_dl(DL_COLOR_RGB | MAIN_DIVIDERCOLOR);
 8006958:	4834      	ldr	r0, [pc, #208]	; (8006a2c <TFT_display_static_menu0+0x114>)
 800695a:	f7fb ff0d 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_BEGIN | EVE_LINE_STRIP);
 800695e:	4834      	ldr	r0, [pc, #208]	; (8006a30 <TFT_display_static_menu0+0x118>)
 8006960:	f7fb ff0a 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(0, LAYOUT_Y1));
 8006964:	482d      	ldr	r0, [pc, #180]	; (8006a1c <TFT_display_static_menu0+0x104>)
 8006966:	f7fb ff07 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X1, LAYOUT_Y1));
 800696a:	482d      	ldr	r0, [pc, #180]	; (8006a20 <TFT_display_static_menu0+0x108>)
 800696c:	f7fb ff04 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X2, LAYOUT_Y2));
 8006970:	482c      	ldr	r0, [pc, #176]	; (8006a24 <TFT_display_static_menu0+0x10c>)
 8006972:	f7fb ff01 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(EVE_HSIZE, LAYOUT_Y2));
 8006976:	482c      	ldr	r0, [pc, #176]	; (8006a28 <TFT_display_static_menu0+0x110>)
 8006978:	f7fb fefe 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_END);
 800697c:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 8006980:	f7fb fefa 	bl	8002778 <EVE_cmd_dl>

	// Add the static text
	EVE_cmd_dl(TAG(0)); /* do not use the following objects for touch-detection */
 8006984:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 8006988:	f7fb fef6 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_COLOR_RGB | MAIN_TEXTCOLOR);
 800698c:	4827      	ldr	r0, [pc, #156]	; (8006a2c <TFT_display_static_menu0+0x114>)
 800698e:	f7fb fef3 	bl	8002778 <EVE_cmd_dl>
	#if defined (EVE_DMA)
		EVE_cmd_text(10, EVE_VSIZE - 65, 26, 0, "Bytes: ");
	#endif
	EVE_cmd_text(360, 10, 26, 0, "DL-size:");
 8006992:	4b28      	ldr	r3, [pc, #160]	; (8006a34 <TFT_display_static_menu0+0x11c>)
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	f44f 70b4 	mov.w	r0, #360	; 0x168
 800699a:	210a      	movs	r1, #10
 800699c:	221a      	movs	r2, #26
 800699e:	2300      	movs	r3, #0
 80069a0:	f7fc f844 	bl	8002a2c <EVE_cmd_text>
	EVE_cmd_text(360, 25, 26, 0, "Sensor:");
 80069a4:	4b24      	ldr	r3, [pc, #144]	; (8006a38 <TFT_display_static_menu0+0x120>)
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	f44f 70b4 	mov.w	r0, #360	; 0x168
 80069ac:	2119      	movs	r1, #25
 80069ae:	221a      	movs	r2, #26
 80069b0:	2300      	movs	r3, #0
 80069b2:	f7fc f83b 	bl	8002a2c <EVE_cmd_text>

	/// Write the static part of the Graph to the display list
	TFT_GraphStatic(0, G_x, G_y, G_width, G_height, G_PADDING, G_amp_max, G_t_max, G_h_grid_lines, G_v_grid_lines);
 80069b6:	4b21      	ldr	r3, [pc, #132]	; (8006a3c <TFT_display_static_menu0+0x124>)
 80069b8:	f8b3 a000 	ldrh.w	sl, [r3]
 80069bc:	4b20      	ldr	r3, [pc, #128]	; (8006a40 <TFT_display_static_menu0+0x128>)
 80069be:	f8b3 c000 	ldrh.w	ip, [r3]
 80069c2:	4b20      	ldr	r3, [pc, #128]	; (8006a44 <TFT_display_static_menu0+0x12c>)
 80069c4:	f8b3 e000 	ldrh.w	lr, [r3]
 80069c8:	4b1f      	ldr	r3, [pc, #124]	; (8006a48 <TFT_display_static_menu0+0x130>)
 80069ca:	881e      	ldrh	r6, [r3, #0]
 80069cc:	4b1f      	ldr	r3, [pc, #124]	; (8006a4c <TFT_display_static_menu0+0x134>)
 80069ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069d2:	4b1f      	ldr	r3, [pc, #124]	; (8006a50 <TFT_display_static_menu0+0x138>)
 80069d4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80069d8:	4b1e      	ldr	r3, [pc, #120]	; (8006a54 <TFT_display_static_menu0+0x13c>)
 80069da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80069de:	4b1e      	ldr	r3, [pc, #120]	; (8006a58 <TFT_display_static_menu0+0x140>)
 80069e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e4:	9600      	str	r6, [sp, #0]
 80069e6:	260a      	movs	r6, #10
 80069e8:	9601      	str	r6, [sp, #4]
 80069ea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80069ee:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80069f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80069f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80069fa:	2000      	movs	r0, #0
 80069fc:	4651      	mov	r1, sl
 80069fe:	4662      	mov	r2, ip
 8006a00:	4673      	mov	r3, lr
 8006a02:	f7fc f8fb 	bl	8002bfc <TFT_GraphStatic>


}
 8006a06:	46bd      	mov	sp, r7
 8006a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a0c:	03000001 	.word	0x03000001
 8006a10:	0e000010 	.word	0x0e000010
 8006a14:	0464584b 	.word	0x0464584b
 8006a18:	1f000007 	.word	0x1f000007
 8006a1c:	40000042 	.word	0x40000042
 8006a20:	408c0042 	.word	0x408c0042
 8006a24:	40a00032 	.word	0x40a00032
 8006a28:	40f00032 	.word	0x40f00032
 8006a2c:	04f3cd29 	.word	0x04f3cd29
 8006a30:	1f000004 	.word	0x1f000004
 8006a34:	08010ddc 	.word	0x08010ddc
 8006a38:	08010de8 	.word	0x08010de8
 8006a3c:	1ffe89ca 	.word	0x1ffe89ca
 8006a40:	1ffe89cc 	.word	0x1ffe89cc
 8006a44:	1ffe89ce 	.word	0x1ffe89ce
 8006a48:	1ffe89d0 	.word	0x1ffe89d0
 8006a4c:	1ffe89d8 	.word	0x1ffe89d8
 8006a50:	1ffe89e0 	.word	0x1ffe89e0
 8006a54:	1ffe89f0 	.word	0x1ffe89f0
 8006a58:	1ffe89f8 	.word	0x1ffe89f8

08006a5c <TFT_display_static_menu1>:
void TFT_display_static_menu1(void){
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af02      	add	r7, sp, #8
	/// Draw Banner and divider line on top
	// Banner
	EVE_cmd_dl(TAG(1)); /* give everything considered background area tag 1 -> used for wipe feature*/
 8006a62:	4828      	ldr	r0, [pc, #160]	; (8006b04 <TFT_display_static_menu1+0xa8>)
 8006a64:	f7fb fe88 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(LINE_WIDTH(1*16)); /* size is in 1/16 pixel */
 8006a68:	4827      	ldr	r0, [pc, #156]	; (8006b08 <TFT_display_static_menu1+0xac>)
 8006a6a:	f7fb fe85 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_COLOR_RGB | MAIN_BANNERCOLOR);
 8006a6e:	4827      	ldr	r0, [pc, #156]	; (8006b0c <TFT_display_static_menu1+0xb0>)
 8006a70:	f7fb fe82 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_BEGIN | EVE_EDGE_STRIP_A);
 8006a74:	4826      	ldr	r0, [pc, #152]	; (8006b10 <TFT_display_static_menu1+0xb4>)
 8006a76:	f7fb fe7f 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(0, LAYOUT_Y1));
 8006a7a:	4826      	ldr	r0, [pc, #152]	; (8006b14 <TFT_display_static_menu1+0xb8>)
 8006a7c:	f7fb fe7c 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X1, LAYOUT_Y1));
 8006a80:	4825      	ldr	r0, [pc, #148]	; (8006b18 <TFT_display_static_menu1+0xbc>)
 8006a82:	f7fb fe79 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X2, LAYOUT_Y2));
 8006a86:	4825      	ldr	r0, [pc, #148]	; (8006b1c <TFT_display_static_menu1+0xc0>)
 8006a88:	f7fb fe76 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(EVE_HSIZE, LAYOUT_Y2));
 8006a8c:	4824      	ldr	r0, [pc, #144]	; (8006b20 <TFT_display_static_menu1+0xc4>)
 8006a8e:	f7fb fe73 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_END);
 8006a92:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 8006a96:	f7fb fe6f 	bl	8002778 <EVE_cmd_dl>
	// Divider
	EVE_cmd_dl(DL_COLOR_RGB | MAIN_DIVIDERCOLOR);
 8006a9a:	4822      	ldr	r0, [pc, #136]	; (8006b24 <TFT_display_static_menu1+0xc8>)
 8006a9c:	f7fb fe6c 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_BEGIN | EVE_LINE_STRIP);
 8006aa0:	4821      	ldr	r0, [pc, #132]	; (8006b28 <TFT_display_static_menu1+0xcc>)
 8006aa2:	f7fb fe69 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(0, LAYOUT_Y1));
 8006aa6:	481b      	ldr	r0, [pc, #108]	; (8006b14 <TFT_display_static_menu1+0xb8>)
 8006aa8:	f7fb fe66 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X1, LAYOUT_Y1));
 8006aac:	481a      	ldr	r0, [pc, #104]	; (8006b18 <TFT_display_static_menu1+0xbc>)
 8006aae:	f7fb fe63 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(LAYOUT_X2, LAYOUT_Y2));
 8006ab2:	481a      	ldr	r0, [pc, #104]	; (8006b1c <TFT_display_static_menu1+0xc0>)
 8006ab4:	f7fb fe60 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(VERTEX2F(EVE_HSIZE, LAYOUT_Y2));
 8006ab8:	4819      	ldr	r0, [pc, #100]	; (8006b20 <TFT_display_static_menu1+0xc4>)
 8006aba:	f7fb fe5d 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_END);
 8006abe:	f04f 5004 	mov.w	r0, #553648128	; 0x21000000
 8006ac2:	f7fb fe59 	bl	8002778 <EVE_cmd_dl>

	// Add the static text
	EVE_cmd_dl(TAG(0)); /* do not use the following objects for touch-detection */
 8006ac6:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 8006aca:	f7fb fe55 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_dl(DL_COLOR_RGB | MAIN_TEXTCOLOR);
 8006ace:	4815      	ldr	r0, [pc, #84]	; (8006b24 <TFT_display_static_menu1+0xc8>)
 8006ad0:	f7fb fe52 	bl	8002778 <EVE_cmd_dl>
	EVE_cmd_text(360, 10, 26, 0, "X:");
 8006ad4:	4b15      	ldr	r3, [pc, #84]	; (8006b2c <TFT_display_static_menu1+0xd0>)
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	f44f 70b4 	mov.w	r0, #360	; 0x168
 8006adc:	210a      	movs	r1, #10
 8006ade:	221a      	movs	r2, #26
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f7fb ffa3 	bl	8002a2c <EVE_cmd_text>
	EVE_cmd_text(360, 25, 26, 0, "Y:");
 8006ae6:	4b12      	ldr	r3, [pc, #72]	; (8006b30 <TFT_display_static_menu1+0xd4>)
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	f44f 70b4 	mov.w	r0, #360	; 0x168
 8006aee:	2119      	movs	r1, #25
 8006af0:	221a      	movs	r2, #26
 8006af2:	2300      	movs	r3, #0
 8006af4:	f7fb ff9a 	bl	8002a2c <EVE_cmd_text>
	printf("TFT_display_static_menu1\n");
 8006af8:	480e      	ldr	r0, [pc, #56]	; (8006b34 <TFT_display_static_menu1+0xd8>)
 8006afa:	f002 fdcb 	bl	8009694 <puts>
}
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	03000001 	.word	0x03000001
 8006b08:	0e000010 	.word	0x0e000010
 8006b0c:	0464584b 	.word	0x0464584b
 8006b10:	1f000007 	.word	0x1f000007
 8006b14:	40000042 	.word	0x40000042
 8006b18:	408c0042 	.word	0x408c0042
 8006b1c:	40a00032 	.word	0x40a00032
 8006b20:	40f00032 	.word	0x40f00032
 8006b24:	04f3cd29 	.word	0x04f3cd29
 8006b28:	1f000004 	.word	0x1f000004
 8006b2c:	08010df0 	.word	0x08010df0
 8006b30:	08010df4 	.word	0x08010df4
 8006b34:	08010df8 	.word	0x08010df8

08006b38 <TFT_display_menu0>:

void TFT_display_menu0(void)
{
 8006b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b3a:	b093      	sub	sp, #76	; 0x4c
 8006b3c:	af0a      	add	r7, sp, #40	; 0x28
	/// The inputs are used to draw the Graph data. Note that also some predefined graph settings are used direct (#define G_... )

	/////////////// Display BUTTONS and Toggles
	EVE_cmd_gradcolor_burst(MAIN_BTNGRDCOLOR);
 8006b3e:	487c      	ldr	r0, [pc, #496]	; (8006d30 <TFT_display_menu0+0x1f8>)
 8006b40:	f7fb fec2 	bl	80028c8 <EVE_cmd_gradcolor_burst>
	EVE_cmd_dl_burst(DL_COLOR_RGB | MAIN_BTNTXTCOLOR);
 8006b44:	487b      	ldr	r0, [pc, #492]	; (8006d34 <TFT_display_menu0+0x1fc>)
 8006b46:	f7fb fe2b 	bl	80027a0 <EVE_cmd_dl_burst>
	EVE_cmd_fgcolor_burst(MAIN_BTNCOLOR);
 8006b4a:	487b      	ldr	r0, [pc, #492]	; (8006d38 <TFT_display_menu0+0x200>)
 8006b4c:	f7fb feae 	bl	80028ac <EVE_cmd_fgcolor_burst>
	EVE_cmd_bgcolor_burst(MAIN_BTNCTSCOLOR);
 8006b50:	487a      	ldr	r0, [pc, #488]	; (8006d3c <TFT_display_menu0+0x204>)
 8006b52:	f7fb fe69 	bl	8002828 <EVE_cmd_bgcolor_burst>

	EVE_cmd_dl_burst(TAG(13)); /* assign tag-value '13' to the button that follows */
 8006b56:	487a      	ldr	r0, [pc, #488]	; (8006d40 <TFT_display_menu0+0x208>)
 8006b58:	f7fb fe22 	bl	80027a0 <EVE_cmd_dl_burst>
	if(InputType == 0){ 		EVE_cmd_button_burst(20,15,80,30, 27, 0,"Sensor");	}
 8006b5c:	4b79      	ldr	r3, [pc, #484]	; (8006d44 <TFT_display_menu0+0x20c>)
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10c      	bne.n	8006b80 <TFT_display_menu0+0x48>
 8006b66:	231b      	movs	r3, #27
 8006b68:	9300      	str	r3, [sp, #0]
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	9301      	str	r3, [sp, #4]
 8006b6e:	4b76      	ldr	r3, [pc, #472]	; (8006d48 <TFT_display_menu0+0x210>)
 8006b70:	9302      	str	r3, [sp, #8]
 8006b72:	2014      	movs	r0, #20
 8006b74:	210f      	movs	r1, #15
 8006b76:	2250      	movs	r2, #80	; 0x50
 8006b78:	231e      	movs	r3, #30
 8006b7a:	f7fb fe63 	bl	8002844 <EVE_cmd_button_burst>
 8006b7e:	e02f      	b.n	8006be0 <TFT_display_menu0+0xa8>
	else if(InputType == 1){	EVE_cmd_button_burst(20,15,80,30, 27, 0,"Imp");	}
 8006b80:	4b70      	ldr	r3, [pc, #448]	; (8006d44 <TFT_display_menu0+0x20c>)
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d10c      	bne.n	8006ba4 <TFT_display_menu0+0x6c>
 8006b8a:	231b      	movs	r3, #27
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	2300      	movs	r3, #0
 8006b90:	9301      	str	r3, [sp, #4]
 8006b92:	4b6e      	ldr	r3, [pc, #440]	; (8006d4c <TFT_display_menu0+0x214>)
 8006b94:	9302      	str	r3, [sp, #8]
 8006b96:	2014      	movs	r0, #20
 8006b98:	210f      	movs	r1, #15
 8006b9a:	2250      	movs	r2, #80	; 0x50
 8006b9c:	231e      	movs	r3, #30
 8006b9e:	f7fb fe51 	bl	8002844 <EVE_cmd_button_burst>
 8006ba2:	e01d      	b.n	8006be0 <TFT_display_menu0+0xa8>
	else if(InputType == 2){	EVE_cmd_button_burst(20,15,80,30, 27, 0,"Saw");	}
 8006ba4:	4b67      	ldr	r3, [pc, #412]	; (8006d44 <TFT_display_menu0+0x20c>)
 8006ba6:	781b      	ldrb	r3, [r3, #0]
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	d10c      	bne.n	8006bc8 <TFT_display_menu0+0x90>
 8006bae:	231b      	movs	r3, #27
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	9301      	str	r3, [sp, #4]
 8006bb6:	4b66      	ldr	r3, [pc, #408]	; (8006d50 <TFT_display_menu0+0x218>)
 8006bb8:	9302      	str	r3, [sp, #8]
 8006bba:	2014      	movs	r0, #20
 8006bbc:	210f      	movs	r1, #15
 8006bbe:	2250      	movs	r2, #80	; 0x50
 8006bc0:	231e      	movs	r3, #30
 8006bc2:	f7fb fe3f 	bl	8002844 <EVE_cmd_button_burst>
 8006bc6:	e00b      	b.n	8006be0 <TFT_display_menu0+0xa8>
	else{						EVE_cmd_button_burst(20,15,80,30, 27, 0,"Sine");	}
 8006bc8:	231b      	movs	r3, #27
 8006bca:	9300      	str	r3, [sp, #0]
 8006bcc:	2300      	movs	r3, #0
 8006bce:	9301      	str	r3, [sp, #4]
 8006bd0:	4b60      	ldr	r3, [pc, #384]	; (8006d54 <TFT_display_menu0+0x21c>)
 8006bd2:	9302      	str	r3, [sp, #8]
 8006bd4:	2014      	movs	r0, #20
 8006bd6:	210f      	movs	r1, #15
 8006bd8:	2250      	movs	r2, #80	; 0x50
 8006bda:	231e      	movs	r3, #30
 8006bdc:	f7fb fe32 	bl	8002844 <EVE_cmd_button_burst>

	EVE_cmd_dl_burst(TAG(12)); /* assign tag-value '12' to the toggle that follows */
 8006be0:	485d      	ldr	r0, [pc, #372]	; (8006d58 <TFT_display_menu0+0x220>)
 8006be2:	f7fb fddd 	bl	80027a0 <EVE_cmd_dl_burst>
	if(toggle_state_graphmode){
 8006be6:	4b5d      	ldr	r3, [pc, #372]	; (8006d5c <TFT_display_menu0+0x224>)
 8006be8:	881b      	ldrh	r3, [r3, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00d      	beq.n	8006c0a <TFT_display_menu0+0xd2>
		EVE_cmd_toggle_burst(120,24,62, 27, 0, 0xFFFF, "Roll");
 8006bee:	2300      	movs	r3, #0
 8006bf0:	9300      	str	r3, [sp, #0]
 8006bf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006bf6:	9301      	str	r3, [sp, #4]
 8006bf8:	4b59      	ldr	r3, [pc, #356]	; (8006d60 <TFT_display_menu0+0x228>)
 8006bfa:	9302      	str	r3, [sp, #8]
 8006bfc:	2078      	movs	r0, #120	; 0x78
 8006bfe:	2118      	movs	r1, #24
 8006c00:	223e      	movs	r2, #62	; 0x3e
 8006c02:	231b      	movs	r3, #27
 8006c04:	f7fb ffc8 	bl	8002b98 <EVE_cmd_toggle_burst>
 8006c08:	e00b      	b.n	8006c22 <TFT_display_menu0+0xea>
	}
	else{
		EVE_cmd_toggle_burst(120,24,62, 27, 0, 0x0000, "Frame");
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	2300      	movs	r3, #0
 8006c10:	9301      	str	r3, [sp, #4]
 8006c12:	4b54      	ldr	r3, [pc, #336]	; (8006d64 <TFT_display_menu0+0x22c>)
 8006c14:	9302      	str	r3, [sp, #8]
 8006c16:	2078      	movs	r0, #120	; 0x78
 8006c18:	2118      	movs	r1, #24
 8006c1a:	223e      	movs	r2, #62	; 0x3e
 8006c1c:	231b      	movs	r3, #27
 8006c1e:	f7fb ffbb 	bl	8002b98 <EVE_cmd_toggle_burst>
	}

	EVE_cmd_dl_burst(TAG(10)); /* assign tag-value '10' to the button that follows */
 8006c22:	4851      	ldr	r0, [pc, #324]	; (8006d68 <TFT_display_menu0+0x230>)
 8006c24:	f7fb fdbc 	bl	80027a0 <EVE_cmd_dl_burst>
	EVE_cmd_button_burst(205,15,80,30, 27, toggle_state_dimmer,"Dimmer");
 8006c28:	4b50      	ldr	r3, [pc, #320]	; (8006d6c <TFT_display_menu0+0x234>)
 8006c2a:	881b      	ldrh	r3, [r3, #0]
 8006c2c:	221b      	movs	r2, #27
 8006c2e:	9200      	str	r2, [sp, #0]
 8006c30:	9301      	str	r3, [sp, #4]
 8006c32:	4b4f      	ldr	r3, [pc, #316]	; (8006d70 <TFT_display_menu0+0x238>)
 8006c34:	9302      	str	r3, [sp, #8]
 8006c36:	20cd      	movs	r0, #205	; 0xcd
 8006c38:	210f      	movs	r1, #15
 8006c3a:	2250      	movs	r2, #80	; 0x50
 8006c3c:	231e      	movs	r3, #30
 8006c3e:	f7fb fe01 	bl	8002844 <EVE_cmd_button_burst>

	EVE_cmd_dl_burst(TAG(0)); /* no touch from here on */
 8006c42:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 8006c46:	f7fb fdab 	bl	80027a0 <EVE_cmd_dl_burst>

	/////////////// Debug Values
	#if defined (EVE_DMA)
	EVE_cmd_number_burst(120, EVE_VSIZE - 65, 26, EVE_OPT_RIGHTX, cmd_fifo_size); /* number of bytes written to the cmd-fifo */
	#endif
	EVE_cmd_number_burst(470, 10, 26, EVE_OPT_RIGHTX, display_list_size); /* number of bytes written to the display-list by the command co-pro */
 8006c4a:	4b4a      	ldr	r3, [pc, #296]	; (8006d74 <TFT_display_menu0+0x23c>)
 8006c4c:	881b      	ldrh	r3, [r3, #0]
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
 8006c54:	210a      	movs	r1, #10
 8006c56:	221a      	movs	r2, #26
 8006c58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006c5c:	f7fb fe98 	bl	8002990 <EVE_cmd_number_burst>

	// Write current sensor value with unit
	char buffer[32]; // buffer for double to string conversion
	sprintf(buffer, "%.2lf", (G_amp_max/G_y_max)*InputBuffer1[InputBuffer1_idx]); // double to string conversion
 8006c60:	4b45      	ldr	r3, [pc, #276]	; (8006d78 <TFT_display_menu0+0x240>)
 8006c62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006c66:	4b45      	ldr	r3, [pc, #276]	; (8006d7c <TFT_display_menu0+0x244>)
 8006c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c6c:	f001 fe66 	bl	800893c <__aeabi_ddiv>
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	4614      	mov	r4, r2
 8006c76:	461d      	mov	r5, r3
 8006c78:	4b41      	ldr	r3, [pc, #260]	; (8006d80 <TFT_display_menu0+0x248>)
 8006c7a:	881b      	ldrh	r3, [r3, #0]
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	4b41      	ldr	r3, [pc, #260]	; (8006d84 <TFT_display_menu0+0x24c>)
 8006c80:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c84:	4618      	mov	r0, r3
 8006c86:	f001 fcc9 	bl	800861c <__aeabi_i2d>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4620      	mov	r0, r4
 8006c90:	4629      	mov	r1, r5
 8006c92:	f001 fd29 	bl	80086e8 <__aeabi_dmul>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4614      	mov	r4, r2
 8006c9c:	461d      	mov	r5, r3
 8006c9e:	463b      	mov	r3, r7
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	4939      	ldr	r1, [pc, #228]	; (8006d88 <TFT_display_menu0+0x250>)
 8006ca4:	4622      	mov	r2, r4
 8006ca6:	462b      	mov	r3, r5
 8006ca8:	f002 fd26 	bl	80096f8 <siprintf>
	strcat(buffer, unit_Sensor);
 8006cac:	463b      	mov	r3, r7
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f002 fd46 	bl	8009740 <strlen>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	463b      	mov	r3, r7
 8006cba:	4413      	add	r3, r2
 8006cbc:	4a33      	ldr	r2, [pc, #204]	; (8006d8c <TFT_display_menu0+0x254>)
 8006cbe:	8811      	ldrh	r1, [r2, #0]
 8006cc0:	7892      	ldrb	r2, [r2, #2]
 8006cc2:	8019      	strh	r1, [r3, #0]
 8006cc4:	709a      	strb	r2, [r3, #2]
	EVE_cmd_text_burst(470, 25, 26, EVE_OPT_RIGHTX, buffer);
 8006cc6:	463b      	mov	r3, r7
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
 8006cce:	2119      	movs	r1, #25
 8006cd0:	221a      	movs	r2, #26
 8006cd2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006cd6:	f7fb feff 	bl	8002ad8 <EVE_cmd_text_burst>



	/////////////// GRAPH
	///// Print dynamic part of the Graph (data & marker)
	TFT_GraphData(G_x, G_y, G_width, G_height, G_PADDING, G_y_max, &InputBuffer1[0], INPUTBUFFER1_SIZE, &InputBuffer1_idx, toggle_state_graphmode, GRAPH_DATA1COLOR, GRAPH_POSMARKCOLOR);
 8006cda:	4b2d      	ldr	r3, [pc, #180]	; (8006d90 <TFT_display_menu0+0x258>)
 8006cdc:	f8b3 e000 	ldrh.w	lr, [r3]
 8006ce0:	4b2c      	ldr	r3, [pc, #176]	; (8006d94 <TFT_display_menu0+0x25c>)
 8006ce2:	881e      	ldrh	r6, [r3, #0]
 8006ce4:	4b2c      	ldr	r3, [pc, #176]	; (8006d98 <TFT_display_menu0+0x260>)
 8006ce6:	881d      	ldrh	r5, [r3, #0]
 8006ce8:	4b2c      	ldr	r3, [pc, #176]	; (8006d9c <TFT_display_menu0+0x264>)
 8006cea:	881c      	ldrh	r4, [r3, #0]
 8006cec:	4b23      	ldr	r3, [pc, #140]	; (8006d7c <TFT_display_menu0+0x244>)
 8006cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf2:	491a      	ldr	r1, [pc, #104]	; (8006d5c <TFT_display_menu0+0x224>)
 8006cf4:	8809      	ldrh	r1, [r1, #0]
 8006cf6:	b2c9      	uxtb	r1, r1
 8006cf8:	200a      	movs	r0, #10
 8006cfa:	9000      	str	r0, [sp, #0]
 8006cfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d00:	4b20      	ldr	r3, [pc, #128]	; (8006d84 <TFT_display_menu0+0x24c>)
 8006d02:	9304      	str	r3, [sp, #16]
 8006d04:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 8006d08:	9305      	str	r3, [sp, #20]
 8006d0a:	4b1d      	ldr	r3, [pc, #116]	; (8006d80 <TFT_display_menu0+0x248>)
 8006d0c:	9306      	str	r3, [sp, #24]
 8006d0e:	9107      	str	r1, [sp, #28]
 8006d10:	f643 739e 	movw	r3, #16286	; 0x3f9e
 8006d14:	9308      	str	r3, [sp, #32]
 8006d16:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8006d1a:	9309      	str	r3, [sp, #36]	; 0x24
 8006d1c:	4670      	mov	r0, lr
 8006d1e:	4631      	mov	r1, r6
 8006d20:	462a      	mov	r2, r5
 8006d22:	4623      	mov	r3, r4
 8006d24:	f7fc fc4c 	bl	80035c0 <TFT_GraphData>

}
 8006d28:	3724      	adds	r7, #36	; 0x24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	008c4b12 	.word	0x008c4b12
 8006d34:	04fff8ee 	.word	0x04fff8ee
 8006d38:	00eaa92b 	.word	0x00eaa92b
 8006d3c:	00ad9666 	.word	0x00ad9666
 8006d40:	0300000d 	.word	0x0300000d
 8006d44:	1ffe89c8 	.word	0x1ffe89c8
 8006d48:	08010e14 	.word	0x08010e14
 8006d4c:	08010e1c 	.word	0x08010e1c
 8006d50:	08010e20 	.word	0x08010e20
 8006d54:	08010e24 	.word	0x08010e24
 8006d58:	0300000c 	.word	0x0300000c
 8006d5c:	1ffe8e66 	.word	0x1ffe8e66
 8006d60:	08010e2c 	.word	0x08010e2c
 8006d64:	08010e34 	.word	0x08010e34
 8006d68:	0300000a 	.word	0x0300000a
 8006d6c:	1ffe8e68 	.word	0x1ffe8e68
 8006d70:	08010e3c 	.word	0x08010e3c
 8006d74:	1ffe8e6a 	.word	0x1ffe8e6a
 8006d78:	1ffe89d8 	.word	0x1ffe89d8
 8006d7c:	1ffe89e8 	.word	0x1ffe89e8
 8006d80:	1ffe8ae8 	.word	0x1ffe8ae8
 8006d84:	1ffe8aec 	.word	0x1ffe8aec
 8006d88:	08010e44 	.word	0x08010e44
 8006d8c:	08010e4c 	.word	0x08010e4c
 8006d90:	1ffe89ca 	.word	0x1ffe89ca
 8006d94:	1ffe89cc 	.word	0x1ffe89cc
 8006d98:	1ffe89ce 	.word	0x1ffe89ce
 8006d9c:	1ffe89d0 	.word	0x1ffe89d0

08006da0 <TFT_display_menu1>:
void TFT_display_menu1(void)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af04      	add	r7, sp, #16
	/// Test menu

	/////////////// Display BUTTONS and Toggles
	EVE_cmd_gradcolor_burst(MAIN_BTNGRDCOLOR);
 8006da6:	4827      	ldr	r0, [pc, #156]	; (8006e44 <TFT_display_menu1+0xa4>)
 8006da8:	f7fb fd8e 	bl	80028c8 <EVE_cmd_gradcolor_burst>
	EVE_cmd_dl_burst(DL_COLOR_RGB | MAIN_BTNTXTCOLOR);
 8006dac:	4826      	ldr	r0, [pc, #152]	; (8006e48 <TFT_display_menu1+0xa8>)
 8006dae:	f7fb fcf7 	bl	80027a0 <EVE_cmd_dl_burst>
	EVE_cmd_fgcolor_burst(MAIN_BTNCOLOR);
 8006db2:	4826      	ldr	r0, [pc, #152]	; (8006e4c <TFT_display_menu1+0xac>)
 8006db4:	f7fb fd7a 	bl	80028ac <EVE_cmd_fgcolor_burst>
	EVE_cmd_bgcolor_burst(MAIN_BTNCTSCOLOR);
 8006db8:	4825      	ldr	r0, [pc, #148]	; (8006e50 <TFT_display_menu1+0xb0>)
 8006dba:	f7fb fd35 	bl	8002828 <EVE_cmd_bgcolor_burst>

	EVE_cmd_dl_burst(TAG(12)); /* assign tag-value '12' to the toggle that follows */
 8006dbe:	4825      	ldr	r0, [pc, #148]	; (8006e54 <TFT_display_menu1+0xb4>)
 8006dc0:	f7fb fcee 	bl	80027a0 <EVE_cmd_dl_burst>
	if(toggle_state_graphmode){
 8006dc4:	4b24      	ldr	r3, [pc, #144]	; (8006e58 <TFT_display_menu1+0xb8>)
 8006dc6:	881b      	ldrh	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00d      	beq.n	8006de8 <TFT_display_menu1+0x48>
		EVE_cmd_toggle_burst(120,24,62, 27, 0, 0xFFFF, "li");
 8006dcc:	2300      	movs	r3, #0
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006dd4:	9301      	str	r3, [sp, #4]
 8006dd6:	4b21      	ldr	r3, [pc, #132]	; (8006e5c <TFT_display_menu1+0xbc>)
 8006dd8:	9302      	str	r3, [sp, #8]
 8006dda:	2078      	movs	r0, #120	; 0x78
 8006ddc:	2118      	movs	r1, #24
 8006dde:	223e      	movs	r2, #62	; 0x3e
 8006de0:	231b      	movs	r3, #27
 8006de2:	f7fb fed9 	bl	8002b98 <EVE_cmd_toggle_burst>
 8006de6:	e00b      	b.n	8006e00 <TFT_display_menu1+0x60>
	}
	else{
		EVE_cmd_toggle_burst(120,24,62, 27, 0, 0x0000, "re");
 8006de8:	2300      	movs	r3, #0
 8006dea:	9300      	str	r3, [sp, #0]
 8006dec:	2300      	movs	r3, #0
 8006dee:	9301      	str	r3, [sp, #4]
 8006df0:	4b1b      	ldr	r3, [pc, #108]	; (8006e60 <TFT_display_menu1+0xc0>)
 8006df2:	9302      	str	r3, [sp, #8]
 8006df4:	2078      	movs	r0, #120	; 0x78
 8006df6:	2118      	movs	r1, #24
 8006df8:	223e      	movs	r2, #62	; 0x3e
 8006dfa:	231b      	movs	r3, #27
 8006dfc:	f7fb fecc 	bl	8002b98 <EVE_cmd_toggle_burst>
	}

	EVE_cmd_dl_burst(TAG(0)); /* no touch from here on */
 8006e00:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 8006e04:	f7fb fccc 	bl	80027a0 <EVE_cmd_dl_burst>

	EVE_cmd_fgcolor_burst(MAIN_TEXTCOLOR);
 8006e08:	4816      	ldr	r0, [pc, #88]	; (8006e64 <TFT_display_menu1+0xc4>)
 8006e0a:	f7fb fd4f 	bl	80028ac <EVE_cmd_fgcolor_burst>

	EVE_cmd_int_burst(470, 10, 26, EVE_OPT_RIGHTX, swipeDistance_X);
 8006e0e:	4b16      	ldr	r3, [pc, #88]	; (8006e68 <TFT_display_menu1+0xc8>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	9300      	str	r3, [sp, #0]
 8006e14:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
 8006e18:	210a      	movs	r1, #10
 8006e1a:	221a      	movs	r2, #26
 8006e1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006e20:	f7fb fe84 	bl	8002b2c <EVE_cmd_int_burst>
	EVE_cmd_int_burst(470, 25, 26, EVE_OPT_RIGHTX, swipeDistance_Y);
 8006e24:	4b11      	ldr	r3, [pc, #68]	; (8006e6c <TFT_display_menu1+0xcc>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	f44f 70eb 	mov.w	r0, #470	; 0x1d6
 8006e2e:	2119      	movs	r1, #25
 8006e30:	221a      	movs	r2, #26
 8006e32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006e36:	f7fb fe79 	bl	8002b2c <EVE_cmd_int_burst>
	//EVE_cmd_number_burst(470, 10, 26, EVE_OPT_RIGHTX, swipeDistance_X);
	//EVE_cmd_number_burst(470, 25, 26, EVE_OPT_RIGHTX, swipeDistance_Y);
	//EVE_cmd_text_var_burst(470, 25, 26, EVE_OPT_RIGHTX, "%d", swipeDistance_Y);

	printf("TFT_display_menu1\n");
 8006e3a:	480d      	ldr	r0, [pc, #52]	; (8006e70 <TFT_display_menu1+0xd0>)
 8006e3c:	f002 fc2a 	bl	8009694 <puts>
}
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	008c4b12 	.word	0x008c4b12
 8006e48:	04fff8ee 	.word	0x04fff8ee
 8006e4c:	00eaa92b 	.word	0x00eaa92b
 8006e50:	00ad9666 	.word	0x00ad9666
 8006e54:	0300000c 	.word	0x0300000c
 8006e58:	1ffe8e66 	.word	0x1ffe8e66
 8006e5c:	08010e50 	.word	0x08010e50
 8006e60:	08010e54 	.word	0x08010e54
 8006e64:	00f3cd29 	.word	0x00f3cd29
 8006e68:	1ffe8aa8 	.word	0x1ffe8aa8
 8006e6c:	1ffe8aac 	.word	0x1ffe8aac
 8006e70:	08010e58 	.word	0x08010e58

08006e74 <TFT_touch_menu0>:

void TFT_touch_menu0(uint8_t tag, uint8_t swipeInProgress, uint8_t *swipeEvokedBy, int32_t *swipeDistance_X, int32_t *swipeDistance_Y){
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60ba      	str	r2, [r7, #8]
 8006e7c:	607b      	str	r3, [r7, #4]
 8006e7e:	4603      	mov	r3, r0
 8006e80:	73fb      	strb	r3, [r7, #15]
 8006e82:	460b      	mov	r3, r1
 8006e84:	73bb      	strb	r3, [r7, #14]
	// Determine which tag was touched
	switch(tag)
 8006e86:	7bfb      	ldrb	r3, [r7, #15]
 8006e88:	2b0c      	cmp	r3, #12
 8006e8a:	d023      	beq.n	8006ed4 <TFT_touch_menu0+0x60>
 8006e8c:	2b0d      	cmp	r3, #13
 8006e8e:	d038      	beq.n	8006f02 <TFT_touch_menu0+0x8e>
 8006e90:	2b0a      	cmp	r3, #10
 8006e92:	d150      	bne.n	8006f36 <TFT_touch_menu0+0xc2>
	{
		// dimmer button on top as on/off radio-switch
		case 10:
			if(toggle_lock == 0) {
 8006e94:	4b29      	ldr	r3, [pc, #164]	; (8006f3c <TFT_touch_menu0+0xc8>)
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d11a      	bne.n	8006ed2 <TFT_touch_menu0+0x5e>
				printf("Button Dimmer touched\n");
 8006e9c:	4828      	ldr	r0, [pc, #160]	; (8006f40 <TFT_touch_menu0+0xcc>)
 8006e9e:	f002 fbf9 	bl	8009694 <puts>
				toggle_lock = 42;
 8006ea2:	4b26      	ldr	r3, [pc, #152]	; (8006f3c <TFT_touch_menu0+0xc8>)
 8006ea4:	222a      	movs	r2, #42	; 0x2a
 8006ea6:	701a      	strb	r2, [r3, #0]
				if(toggle_state_dimmer == 0){
 8006ea8:	4b26      	ldr	r3, [pc, #152]	; (8006f44 <TFT_touch_menu0+0xd0>)
 8006eaa:	881b      	ldrh	r3, [r3, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d108      	bne.n	8006ec2 <TFT_touch_menu0+0x4e>
					toggle_state_dimmer = EVE_OPT_FLAT;
 8006eb0:	4b24      	ldr	r3, [pc, #144]	; (8006f44 <TFT_touch_menu0+0xd0>)
 8006eb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006eb6:	801a      	strh	r2, [r3, #0]
					EVE_memWrite8(REG_PWM_DUTY, 0x01);	/* setup backlight, range is from 0 = off to 0x80 = max */
 8006eb8:	4823      	ldr	r0, [pc, #140]	; (8006f48 <TFT_touch_menu0+0xd4>)
 8006eba:	2101      	movs	r1, #1
 8006ebc:	f7fb f866 	bl	8001f8c <EVE_memWrite8>
 8006ec0:	e007      	b.n	8006ed2 <TFT_touch_menu0+0x5e>
				}
				else {
					toggle_state_dimmer = 0;
 8006ec2:	4b20      	ldr	r3, [pc, #128]	; (8006f44 <TFT_touch_menu0+0xd0>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	801a      	strh	r2, [r3, #0]
					EVE_memWrite8(REG_PWM_DUTY, 0x80);	/* setup backlight, range is from 0 = off to 0x80 = max */
 8006ec8:	481f      	ldr	r0, [pc, #124]	; (8006f48 <TFT_touch_menu0+0xd4>)
 8006eca:	2180      	movs	r1, #128	; 0x80
 8006ecc:	f7fb f85e 	bl	8001f8c <EVE_memWrite8>
				}
			}
			break;
 8006ed0:	e031      	b.n	8006f36 <TFT_touch_menu0+0xc2>
 8006ed2:	e030      	b.n	8006f36 <TFT_touch_menu0+0xc2>
		// roll/frame mode toggle on top
		case 12:
			if(toggle_lock == 0) {
 8006ed4:	4b19      	ldr	r3, [pc, #100]	; (8006f3c <TFT_touch_menu0+0xc8>)
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d111      	bne.n	8006f00 <TFT_touch_menu0+0x8c>
				printf("Toggle Roll touched\n");
 8006edc:	481b      	ldr	r0, [pc, #108]	; (8006f4c <TFT_touch_menu0+0xd8>)
 8006ede:	f002 fbd9 	bl	8009694 <puts>
				toggle_lock = 42;
 8006ee2:	4b16      	ldr	r3, [pc, #88]	; (8006f3c <TFT_touch_menu0+0xc8>)
 8006ee4:	222a      	movs	r2, #42	; 0x2a
 8006ee6:	701a      	strb	r2, [r3, #0]
				if(toggle_state_graphmode == 0)	{
 8006ee8:	4b19      	ldr	r3, [pc, #100]	; (8006f50 <TFT_touch_menu0+0xdc>)
 8006eea:	881b      	ldrh	r3, [r3, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d103      	bne.n	8006ef8 <TFT_touch_menu0+0x84>
					toggle_state_graphmode = 1;
 8006ef0:	4b17      	ldr	r3, [pc, #92]	; (8006f50 <TFT_touch_menu0+0xdc>)
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	801a      	strh	r2, [r3, #0]
 8006ef6:	e003      	b.n	8006f00 <TFT_touch_menu0+0x8c>
				}
				else {
					toggle_state_graphmode = 0;
 8006ef8:	4b15      	ldr	r3, [pc, #84]	; (8006f50 <TFT_touch_menu0+0xdc>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	801a      	strh	r2, [r3, #0]
				}
			}
			break;
 8006efe:	e01a      	b.n	8006f36 <TFT_touch_menu0+0xc2>
 8006f00:	e019      	b.n	8006f36 <TFT_touch_menu0+0xc2>
		// signal switcher button
		case 13:
			if(toggle_lock == 0) {
 8006f02:	4b0e      	ldr	r3, [pc, #56]	; (8006f3c <TFT_touch_menu0+0xc8>)
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d114      	bne.n	8006f34 <TFT_touch_menu0+0xc0>
				printf("Switch Signal\n");
 8006f0a:	4812      	ldr	r0, [pc, #72]	; (8006f54 <TFT_touch_menu0+0xe0>)
 8006f0c:	f002 fbc2 	bl	8009694 <puts>
				toggle_lock = 42;
 8006f10:	4b0a      	ldr	r3, [pc, #40]	; (8006f3c <TFT_touch_menu0+0xc8>)
 8006f12:	222a      	movs	r2, #42	; 0x2a
 8006f14:	701a      	strb	r2, [r3, #0]
				InputType++;
 8006f16:	4b10      	ldr	r3, [pc, #64]	; (8006f58 <TFT_touch_menu0+0xe4>)
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	b2da      	uxtb	r2, r3
 8006f20:	4b0d      	ldr	r3, [pc, #52]	; (8006f58 <TFT_touch_menu0+0xe4>)
 8006f22:	701a      	strb	r2, [r3, #0]
				if(InputType > 3){ InputType = 0; }
 8006f24:	4b0c      	ldr	r3, [pc, #48]	; (8006f58 <TFT_touch_menu0+0xe4>)
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b03      	cmp	r3, #3
 8006f2c:	d902      	bls.n	8006f34 <TFT_touch_menu0+0xc0>
 8006f2e:	4b0a      	ldr	r3, [pc, #40]	; (8006f58 <TFT_touch_menu0+0xe4>)
 8006f30:	2200      	movs	r2, #0
 8006f32:	701a      	strb	r2, [r3, #0]
			}
			break;
 8006f34:	bf00      	nop
	}
}
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	1ffe8e64 	.word	0x1ffe8e64
 8006f40:	08010e6c 	.word	0x08010e6c
 8006f44:	1ffe8e68 	.word	0x1ffe8e68
 8006f48:	003020d4 	.word	0x003020d4
 8006f4c:	08010e84 	.word	0x08010e84
 8006f50:	1ffe8e66 	.word	0x1ffe8e66
 8006f54:	08010e98 	.word	0x08010e98
 8006f58:	1ffe89c8 	.word	0x1ffe89c8

08006f5c <TFT_touch_menu1>:
void TFT_touch_menu1(uint8_t tag, uint8_t swipeInProgress, uint8_t *swipeEvokedBy, int32_t *swipeDistance_X, int32_t *swipeDistance_Y){
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60ba      	str	r2, [r7, #8]
 8006f64:	607b      	str	r3, [r7, #4]
 8006f66:	4603      	mov	r3, r0
 8006f68:	73fb      	strb	r3, [r7, #15]
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	73bb      	strb	r3, [r7, #14]
	// Determine which tag was touched
	switch(tag)
 8006f6e:	7bfb      	ldrb	r3, [r7, #15]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d002      	beq.n	8006f7a <TFT_touch_menu1+0x1e>
 8006f74:	2b0c      	cmp	r3, #12
 8006f76:	d004      	beq.n	8006f82 <TFT_touch_menu1+0x26>
 8006f78:	e01a      	b.n	8006fb0 <TFT_touch_menu1+0x54>
	{
		// nothing touched - reset states and locks
		case 0:
			toggle_lock = 0;
 8006f7a:	4b10      	ldr	r3, [pc, #64]	; (8006fbc <TFT_touch_menu1+0x60>)
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	701a      	strb	r2, [r3, #0]
			break;
 8006f80:	e016      	b.n	8006fb0 <TFT_touch_menu1+0x54>
		// li/re mode toggle on top
		case 12:
			if(toggle_lock == 0) {
 8006f82:	4b0e      	ldr	r3, [pc, #56]	; (8006fbc <TFT_touch_menu1+0x60>)
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d111      	bne.n	8006fae <TFT_touch_menu1+0x52>
				printf("Toggle li/re touched\n");
 8006f8a:	480d      	ldr	r0, [pc, #52]	; (8006fc0 <TFT_touch_menu1+0x64>)
 8006f8c:	f002 fb82 	bl	8009694 <puts>
				toggle_lock = 42;
 8006f90:	4b0a      	ldr	r3, [pc, #40]	; (8006fbc <TFT_touch_menu1+0x60>)
 8006f92:	222a      	movs	r2, #42	; 0x2a
 8006f94:	701a      	strb	r2, [r3, #0]
				if(toggle_state_graphmode == 0)	{
 8006f96:	4b0b      	ldr	r3, [pc, #44]	; (8006fc4 <TFT_touch_menu1+0x68>)
 8006f98:	881b      	ldrh	r3, [r3, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d103      	bne.n	8006fa6 <TFT_touch_menu1+0x4a>
					toggle_state_graphmode = 1;
 8006f9e:	4b09      	ldr	r3, [pc, #36]	; (8006fc4 <TFT_touch_menu1+0x68>)
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	801a      	strh	r2, [r3, #0]
 8006fa4:	e003      	b.n	8006fae <TFT_touch_menu1+0x52>
				}
				else {
					toggle_state_graphmode = 0;
 8006fa6:	4b07      	ldr	r3, [pc, #28]	; (8006fc4 <TFT_touch_menu1+0x68>)
 8006fa8:	2200      	movs	r2, #0
 8006faa:	801a      	strh	r2, [r3, #0]
				}
			}
			break;
 8006fac:	e7ff      	b.n	8006fae <TFT_touch_menu1+0x52>
 8006fae:	bf00      	nop
	//		swipeDetect = Up;
	//	else
	//		swipeDetect = None;
	//}

	printf("TFT_touch_menu1\n");
 8006fb0:	4805      	ldr	r0, [pc, #20]	; (8006fc8 <TFT_touch_menu1+0x6c>)
 8006fb2:	f002 fb6f 	bl	8009694 <puts>
}
 8006fb6:	3710      	adds	r7, #16
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	1ffe8e64 	.word	0x1ffe8e64
 8006fc0:	08010ea8 	.word	0x08010ea8
 8006fc4:	1ffe8e66 	.word	0x1ffe8e66
 8006fc8:	08010ec0 	.word	0x08010ec0
 8006fcc:	00000000 	.word	0x00000000

08006fd0 <ceil>:
 8006fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fd4:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006fd8:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
 8006fdc:	2d13      	cmp	r5, #19
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	4686      	mov	lr, r0
 8006fe6:	4688      	mov	r8, r1
 8006fe8:	4606      	mov	r6, r0
 8006fea:	dc1f      	bgt.n	800702c <ceil+0x5c>
 8006fec:	2d00      	cmp	r5, #0
 8006fee:	db4e      	blt.n	800708e <ceil+0xbe>
 8006ff0:	4f37      	ldr	r7, [pc, #220]	; (80070d0 <ceil+0x100>)
 8006ff2:	412f      	asrs	r7, r5
 8006ff4:	ea07 0c01 	and.w	ip, r7, r1
 8006ff8:	ea5c 0e0e 	orrs.w	lr, ip, lr
 8006ffc:	d01b      	beq.n	8007036 <ceil+0x66>
 8006ffe:	a332      	add	r3, pc, #200	; (adr r3, 80070c8 <ceil+0xf8>)
 8007000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007004:	f001 f9be 	bl	8008384 <__adddf3>
 8007008:	2200      	movs	r2, #0
 800700a:	2300      	movs	r3, #0
 800700c:	f001 fdfc 	bl	8008c08 <__aeabi_dcmpgt>
 8007010:	b140      	cbz	r0, 8007024 <ceil+0x54>
 8007012:	2c00      	cmp	r4, #0
 8007014:	dd03      	ble.n	800701e <ceil+0x4e>
 8007016:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800701a:	412b      	asrs	r3, r5
 800701c:	4498      	add	r8, r3
 800701e:	ea28 0407 	bic.w	r4, r8, r7
 8007022:	2600      	movs	r6, #0
 8007024:	4621      	mov	r1, r4
 8007026:	4630      	mov	r0, r6
 8007028:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800702c:	2d33      	cmp	r5, #51	; 0x33
 800702e:	dd06      	ble.n	800703e <ceil+0x6e>
 8007030:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8007034:	d03d      	beq.n	80070b2 <ceil+0xe2>
 8007036:	4610      	mov	r0, r2
 8007038:	4619      	mov	r1, r3
 800703a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800703e:	f2a7 4e13 	subw	lr, r7, #1043	; 0x413
 8007042:	f04f 39ff 	mov.w	r9, #4294967295
 8007046:	fa29 f90e 	lsr.w	r9, r9, lr
 800704a:	ea19 0f00 	tst.w	r9, r0
 800704e:	d0f2      	beq.n	8007036 <ceil+0x66>
 8007050:	a31d      	add	r3, pc, #116	; (adr r3, 80070c8 <ceil+0xf8>)
 8007052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007056:	f001 f995 	bl	8008384 <__adddf3>
 800705a:	2200      	movs	r2, #0
 800705c:	2300      	movs	r3, #0
 800705e:	f001 fdd3 	bl	8008c08 <__aeabi_dcmpgt>
 8007062:	2800      	cmp	r0, #0
 8007064:	d0de      	beq.n	8007024 <ceil+0x54>
 8007066:	2c00      	cmp	r4, #0
 8007068:	dd0a      	ble.n	8007080 <ceil+0xb0>
 800706a:	2d14      	cmp	r5, #20
 800706c:	d006      	beq.n	800707c <ceil+0xac>
 800706e:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 8007072:	3703      	adds	r7, #3
 8007074:	2401      	movs	r4, #1
 8007076:	40bc      	lsls	r4, r7
 8007078:	19a6      	adds	r6, r4, r6
 800707a:	d301      	bcc.n	8007080 <ceil+0xb0>
 800707c:	f108 0801 	add.w	r8, r8, #1
 8007080:	4644      	mov	r4, r8
 8007082:	ea26 0609 	bic.w	r6, r6, r9
 8007086:	4621      	mov	r1, r4
 8007088:	4630      	mov	r0, r6
 800708a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800708e:	a30e      	add	r3, pc, #56	; (adr r3, 80070c8 <ceil+0xf8>)
 8007090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007094:	f001 f976 	bl	8008384 <__adddf3>
 8007098:	2200      	movs	r2, #0
 800709a:	2300      	movs	r3, #0
 800709c:	f001 fdb4 	bl	8008c08 <__aeabi_dcmpgt>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d0bf      	beq.n	8007024 <ceil+0x54>
 80070a4:	2c00      	cmp	r4, #0
 80070a6:	db0a      	blt.n	80070be <ceil+0xee>
 80070a8:	4326      	orrs	r6, r4
 80070aa:	d006      	beq.n	80070ba <ceil+0xea>
 80070ac:	4c09      	ldr	r4, [pc, #36]	; (80070d4 <ceil+0x104>)
 80070ae:	2600      	movs	r6, #0
 80070b0:	e7b8      	b.n	8007024 <ceil+0x54>
 80070b2:	f001 f967 	bl	8008384 <__adddf3>
 80070b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ba:	4634      	mov	r4, r6
 80070bc:	e7b2      	b.n	8007024 <ceil+0x54>
 80070be:	2600      	movs	r6, #0
 80070c0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80070c4:	e7ae      	b.n	8007024 <ceil+0x54>
 80070c6:	bf00      	nop
 80070c8:	8800759c 	.word	0x8800759c
 80070cc:	7e37e43c 	.word	0x7e37e43c
 80070d0:	000fffff 	.word	0x000fffff
 80070d4:	3ff00000 	.word	0x3ff00000

080070d8 <floor>:
 80070d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070dc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80070e0:	f2a8 35ff 	subw	r5, r8, #1023	; 0x3ff
 80070e4:	2d13      	cmp	r5, #19
 80070e6:	4602      	mov	r2, r0
 80070e8:	460b      	mov	r3, r1
 80070ea:	460c      	mov	r4, r1
 80070ec:	4607      	mov	r7, r0
 80070ee:	4689      	mov	r9, r1
 80070f0:	4606      	mov	r6, r0
 80070f2:	dc1d      	bgt.n	8007130 <floor+0x58>
 80070f4:	2d00      	cmp	r5, #0
 80070f6:	db40      	blt.n	800717a <floor+0xa2>
 80070f8:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80071e4 <floor+0x10c>
 80070fc:	fa48 f805 	asr.w	r8, r8, r5
 8007100:	ea08 0e01 	and.w	lr, r8, r1
 8007104:	ea5e 0707 	orrs.w	r7, lr, r7
 8007108:	d017      	beq.n	800713a <floor+0x62>
 800710a:	a334      	add	r3, pc, #208	; (adr r3, 80071dc <floor+0x104>)
 800710c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007110:	f001 f938 	bl	8008384 <__adddf3>
 8007114:	2200      	movs	r2, #0
 8007116:	2300      	movs	r3, #0
 8007118:	f001 fd76 	bl	8008c08 <__aeabi_dcmpgt>
 800711c:	b120      	cbz	r0, 8007128 <floor+0x50>
 800711e:	2c00      	cmp	r4, #0
 8007120:	db3f      	blt.n	80071a2 <floor+0xca>
 8007122:	ea29 0408 	bic.w	r4, r9, r8
 8007126:	2600      	movs	r6, #0
 8007128:	4621      	mov	r1, r4
 800712a:	4630      	mov	r0, r6
 800712c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007130:	2d33      	cmp	r5, #51	; 0x33
 8007132:	dd06      	ble.n	8007142 <floor+0x6a>
 8007134:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8007138:	d02f      	beq.n	800719a <floor+0xc2>
 800713a:	4610      	mov	r0, r2
 800713c:	4619      	mov	r1, r3
 800713e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007142:	f2a8 4e13 	subw	lr, r8, #1043	; 0x413
 8007146:	f04f 37ff 	mov.w	r7, #4294967295
 800714a:	fa27 f70e 	lsr.w	r7, r7, lr
 800714e:	4207      	tst	r7, r0
 8007150:	d0f3      	beq.n	800713a <floor+0x62>
 8007152:	a322      	add	r3, pc, #136	; (adr r3, 80071dc <floor+0x104>)
 8007154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007158:	f001 f914 	bl	8008384 <__adddf3>
 800715c:	2200      	movs	r2, #0
 800715e:	2300      	movs	r3, #0
 8007160:	f001 fd52 	bl	8008c08 <__aeabi_dcmpgt>
 8007164:	2800      	cmp	r0, #0
 8007166:	d0df      	beq.n	8007128 <floor+0x50>
 8007168:	2c00      	cmp	r4, #0
 800716a:	db1f      	blt.n	80071ac <floor+0xd4>
 800716c:	464c      	mov	r4, r9
 800716e:	ea26 0607 	bic.w	r6, r6, r7
 8007172:	4621      	mov	r1, r4
 8007174:	4630      	mov	r0, r6
 8007176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800717a:	a318      	add	r3, pc, #96	; (adr r3, 80071dc <floor+0x104>)
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	f001 f900 	bl	8008384 <__adddf3>
 8007184:	2200      	movs	r2, #0
 8007186:	2300      	movs	r3, #0
 8007188:	f001 fd3e 	bl	8008c08 <__aeabi_dcmpgt>
 800718c:	2800      	cmp	r0, #0
 800718e:	d0cb      	beq.n	8007128 <floor+0x50>
 8007190:	2c00      	cmp	r4, #0
 8007192:	db19      	blt.n	80071c8 <floor+0xf0>
 8007194:	2600      	movs	r6, #0
 8007196:	4634      	mov	r4, r6
 8007198:	e7c6      	b.n	8007128 <floor+0x50>
 800719a:	f001 f8f3 	bl	8008384 <__adddf3>
 800719e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071a6:	412b      	asrs	r3, r5
 80071a8:	4499      	add	r9, r3
 80071aa:	e7ba      	b.n	8007122 <floor+0x4a>
 80071ac:	2d14      	cmp	r5, #20
 80071ae:	d008      	beq.n	80071c2 <floor+0xea>
 80071b0:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
 80071b4:	f108 0803 	add.w	r8, r8, #3
 80071b8:	2301      	movs	r3, #1
 80071ba:	fa03 f308 	lsl.w	r3, r3, r8
 80071be:	199e      	adds	r6, r3, r6
 80071c0:	d3d4      	bcc.n	800716c <floor+0x94>
 80071c2:	f109 0901 	add.w	r9, r9, #1
 80071c6:	e7d1      	b.n	800716c <floor+0x94>
 80071c8:	f024 4200 	bic.w	r2, r4, #2147483648	; 0x80000000
 80071cc:	4b02      	ldr	r3, [pc, #8]	; (80071d8 <floor+0x100>)
 80071ce:	433a      	orrs	r2, r7
 80071d0:	bf18      	it	ne
 80071d2:	461c      	movne	r4, r3
 80071d4:	2600      	movs	r6, #0
 80071d6:	e7a7      	b.n	8007128 <floor+0x50>
 80071d8:	bff00000 	.word	0xbff00000
 80071dc:	8800759c 	.word	0x8800759c
 80071e0:	7e37e43c 	.word	0x7e37e43c
 80071e4:	000fffff 	.word	0x000fffff

080071e8 <sin>:
 80071e8:	b530      	push	{r4, r5, lr}
 80071ea:	4a22      	ldr	r2, [pc, #136]	; (8007274 <sin+0x8c>)
 80071ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80071f0:	4293      	cmp	r3, r2
 80071f2:	b087      	sub	sp, #28
 80071f4:	dd1c      	ble.n	8007230 <sin+0x48>
 80071f6:	4a20      	ldr	r2, [pc, #128]	; (8007278 <sin+0x90>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	dd05      	ble.n	8007208 <sin+0x20>
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	f001 f8be 	bl	8008380 <__aeabi_dsub>
 8007204:	b007      	add	sp, #28
 8007206:	bd30      	pop	{r4, r5, pc}
 8007208:	aa02      	add	r2, sp, #8
 800720a:	f000 f839 	bl	8007280 <__ieee754_rem_pio2>
 800720e:	f000 0003 	and.w	r0, r0, #3
 8007212:	2801      	cmp	r0, #1
 8007214:	d01d      	beq.n	8007252 <sin+0x6a>
 8007216:	2802      	cmp	r0, #2
 8007218:	d012      	beq.n	8007240 <sin+0x58>
 800721a:	b308      	cbz	r0, 8007260 <sin+0x78>
 800721c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007220:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007224:	f000 fa4c 	bl	80076c0 <__kernel_cos>
 8007228:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800722c:	b007      	add	sp, #28
 800722e:	bd30      	pop	{r4, r5, pc}
 8007230:	2300      	movs	r3, #0
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	2200      	movs	r2, #0
 8007236:	2300      	movs	r3, #0
 8007238:	f000 ff56 	bl	80080e8 <__kernel_sin>
 800723c:	b007      	add	sp, #28
 800723e:	bd30      	pop	{r4, r5, pc}
 8007240:	2401      	movs	r4, #1
 8007242:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800724a:	9400      	str	r4, [sp, #0]
 800724c:	f000 ff4c 	bl	80080e8 <__kernel_sin>
 8007250:	e7ea      	b.n	8007228 <sin+0x40>
 8007252:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800725a:	f000 fa31 	bl	80076c0 <__kernel_cos>
 800725e:	e7d1      	b.n	8007204 <sin+0x1c>
 8007260:	2401      	movs	r4, #1
 8007262:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800726a:	9400      	str	r4, [sp, #0]
 800726c:	f000 ff3c 	bl	80080e8 <__kernel_sin>
 8007270:	e7c8      	b.n	8007204 <sin+0x1c>
 8007272:	bf00      	nop
 8007274:	3fe921fb 	.word	0x3fe921fb
 8007278:	7fefffff 	.word	0x7fefffff
 800727c:	00000000 	.word	0x00000000

08007280 <__ieee754_rem_pio2>:
 8007280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007284:	4b98      	ldr	r3, [pc, #608]	; (80074e8 <__ieee754_rem_pio2+0x268>)
 8007286:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800728a:	429c      	cmp	r4, r3
 800728c:	b08f      	sub	sp, #60	; 0x3c
 800728e:	4606      	mov	r6, r0
 8007290:	460f      	mov	r7, r1
 8007292:	468a      	mov	sl, r1
 8007294:	4615      	mov	r5, r2
 8007296:	f340 8082 	ble.w	800739e <__ieee754_rem_pio2+0x11e>
 800729a:	4b94      	ldr	r3, [pc, #592]	; (80074ec <__ieee754_rem_pio2+0x26c>)
 800729c:	429c      	cmp	r4, r3
 800729e:	dc27      	bgt.n	80072f0 <__ieee754_rem_pio2+0x70>
 80072a0:	2900      	cmp	r1, #0
 80072a2:	a387      	add	r3, pc, #540	; (adr r3, 80074c0 <__ieee754_rem_pio2+0x240>)
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f340 81a4 	ble.w	80075f4 <__ieee754_rem_pio2+0x374>
 80072ac:	f001 f868 	bl	8008380 <__aeabi_dsub>
 80072b0:	4b8f      	ldr	r3, [pc, #572]	; (80074f0 <__ieee754_rem_pio2+0x270>)
 80072b2:	429c      	cmp	r4, r3
 80072b4:	4606      	mov	r6, r0
 80072b6:	460f      	mov	r7, r1
 80072b8:	f000 8088 	beq.w	80073cc <__ieee754_rem_pio2+0x14c>
 80072bc:	a382      	add	r3, pc, #520	; (adr r3, 80074c8 <__ieee754_rem_pio2+0x248>)
 80072be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c2:	f001 f85d 	bl	8008380 <__aeabi_dsub>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	e9c5 2300 	strd	r2, r3, [r5]
 80072ce:	4630      	mov	r0, r6
 80072d0:	4639      	mov	r1, r7
 80072d2:	f001 f855 	bl	8008380 <__aeabi_dsub>
 80072d6:	a37c      	add	r3, pc, #496	; (adr r3, 80074c8 <__ieee754_rem_pio2+0x248>)
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	f001 f850 	bl	8008380 <__aeabi_dsub>
 80072e0:	f04f 0b01 	mov.w	fp, #1
 80072e4:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80072e8:	4658      	mov	r0, fp
 80072ea:	b00f      	add	sp, #60	; 0x3c
 80072ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f0:	4b80      	ldr	r3, [pc, #512]	; (80074f4 <__ieee754_rem_pio2+0x274>)
 80072f2:	429c      	cmp	r4, r3
 80072f4:	f340 8088 	ble.w	8007408 <__ieee754_rem_pio2+0x188>
 80072f8:	4b7f      	ldr	r3, [pc, #508]	; (80074f8 <__ieee754_rem_pio2+0x278>)
 80072fa:	429c      	cmp	r4, r3
 80072fc:	dc5b      	bgt.n	80073b6 <__ieee754_rem_pio2+0x136>
 80072fe:	ea4f 5b24 	mov.w	fp, r4, asr #20
 8007302:	f2ab 4b16 	subw	fp, fp, #1046	; 0x416
 8007306:	eba4 510b 	sub.w	r1, r4, fp, lsl #20
 800730a:	4689      	mov	r9, r1
 800730c:	4680      	mov	r8, r0
 800730e:	f001 fc85 	bl	8008c1c <__aeabi_d2iz>
 8007312:	f001 f983 	bl	800861c <__aeabi_i2d>
 8007316:	4606      	mov	r6, r0
 8007318:	460f      	mov	r7, r1
 800731a:	4632      	mov	r2, r6
 800731c:	463b      	mov	r3, r7
 800731e:	4640      	mov	r0, r8
 8007320:	4649      	mov	r1, r9
 8007322:	e9cd 6708 	strd	r6, r7, [sp, #32]
 8007326:	f001 f82b 	bl	8008380 <__aeabi_dsub>
 800732a:	2200      	movs	r2, #0
 800732c:	4b73      	ldr	r3, [pc, #460]	; (80074fc <__ieee754_rem_pio2+0x27c>)
 800732e:	f001 f9db 	bl	80086e8 <__aeabi_dmul>
 8007332:	4689      	mov	r9, r1
 8007334:	4680      	mov	r8, r0
 8007336:	f001 fc71 	bl	8008c1c <__aeabi_d2iz>
 800733a:	f001 f96f 	bl	800861c <__aeabi_i2d>
 800733e:	4606      	mov	r6, r0
 8007340:	460f      	mov	r7, r1
 8007342:	4632      	mov	r2, r6
 8007344:	463b      	mov	r3, r7
 8007346:	4640      	mov	r0, r8
 8007348:	4649      	mov	r1, r9
 800734a:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 800734e:	f001 f817 	bl	8008380 <__aeabi_dsub>
 8007352:	2200      	movs	r2, #0
 8007354:	4b69      	ldr	r3, [pc, #420]	; (80074fc <__ieee754_rem_pio2+0x27c>)
 8007356:	f001 f9c7 	bl	80086e8 <__aeabi_dmul>
 800735a:	2200      	movs	r2, #0
 800735c:	2300      	movs	r3, #0
 800735e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007362:	f001 fc29 	bl	8008bb8 <__aeabi_dcmpeq>
 8007366:	2800      	cmp	r0, #0
 8007368:	f000 816d 	beq.w	8007646 <__ieee754_rem_pio2+0x3c6>
 800736c:	2300      	movs	r3, #0
 800736e:	4630      	mov	r0, r6
 8007370:	4639      	mov	r1, r7
 8007372:	2200      	movs	r2, #0
 8007374:	f001 fc20 	bl	8008bb8 <__aeabi_dcmpeq>
 8007378:	2800      	cmp	r0, #0
 800737a:	bf14      	ite	ne
 800737c:	2301      	movne	r3, #1
 800737e:	2302      	moveq	r3, #2
 8007380:	2202      	movs	r2, #2
 8007382:	495f      	ldr	r1, [pc, #380]	; (8007500 <__ieee754_rem_pio2+0x280>)
 8007384:	9200      	str	r2, [sp, #0]
 8007386:	9101      	str	r1, [sp, #4]
 8007388:	465a      	mov	r2, fp
 800738a:	a808      	add	r0, sp, #32
 800738c:	4629      	mov	r1, r5
 800738e:	f000 fabf 	bl	8007910 <__kernel_rem_pio2>
 8007392:	f1ba 0f00 	cmp.w	sl, #0
 8007396:	f2c0 814b 	blt.w	8007630 <__ieee754_rem_pio2+0x3b0>
 800739a:	4683      	mov	fp, r0
 800739c:	e007      	b.n	80073ae <__ieee754_rem_pio2+0x12e>
 800739e:	2200      	movs	r2, #0
 80073a0:	2300      	movs	r3, #0
 80073a2:	e9c5 6700 	strd	r6, r7, [r5]
 80073a6:	e9c5 2302 	strd	r2, r3, [r5, #8]
 80073aa:	f04f 0b00 	mov.w	fp, #0
 80073ae:	4658      	mov	r0, fp
 80073b0:	b00f      	add	sp, #60	; 0x3c
 80073b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b6:	4602      	mov	r2, r0
 80073b8:	460b      	mov	r3, r1
 80073ba:	f000 ffe1 	bl	8008380 <__aeabi_dsub>
 80073be:	f04f 0b00 	mov.w	fp, #0
 80073c2:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80073c6:	e9c5 0100 	strd	r0, r1, [r5]
 80073ca:	e7f0      	b.n	80073ae <__ieee754_rem_pio2+0x12e>
 80073cc:	a340      	add	r3, pc, #256	; (adr r3, 80074d0 <__ieee754_rem_pio2+0x250>)
 80073ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d2:	f000 ffd5 	bl	8008380 <__aeabi_dsub>
 80073d6:	a340      	add	r3, pc, #256	; (adr r3, 80074d8 <__ieee754_rem_pio2+0x258>)
 80073d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073dc:	4606      	mov	r6, r0
 80073de:	460f      	mov	r7, r1
 80073e0:	f000 ffce 	bl	8008380 <__aeabi_dsub>
 80073e4:	4602      	mov	r2, r0
 80073e6:	460b      	mov	r3, r1
 80073e8:	e9c5 2300 	strd	r2, r3, [r5]
 80073ec:	4630      	mov	r0, r6
 80073ee:	4639      	mov	r1, r7
 80073f0:	f000 ffc6 	bl	8008380 <__aeabi_dsub>
 80073f4:	a338      	add	r3, pc, #224	; (adr r3, 80074d8 <__ieee754_rem_pio2+0x258>)
 80073f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fa:	f000 ffc1 	bl	8008380 <__aeabi_dsub>
 80073fe:	f04f 0b01 	mov.w	fp, #1
 8007402:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8007406:	e7d2      	b.n	80073ae <__ieee754_rem_pio2+0x12e>
 8007408:	f000 ff26 	bl	8008258 <fabs>
 800740c:	a334      	add	r3, pc, #208	; (adr r3, 80074e0 <__ieee754_rem_pio2+0x260>)
 800740e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007412:	4606      	mov	r6, r0
 8007414:	460f      	mov	r7, r1
 8007416:	f001 f967 	bl	80086e8 <__aeabi_dmul>
 800741a:	2200      	movs	r2, #0
 800741c:	4b39      	ldr	r3, [pc, #228]	; (8007504 <__ieee754_rem_pio2+0x284>)
 800741e:	f000 ffb1 	bl	8008384 <__adddf3>
 8007422:	f001 fbfb 	bl	8008c1c <__aeabi_d2iz>
 8007426:	4683      	mov	fp, r0
 8007428:	f001 f8f8 	bl	800861c <__aeabi_i2d>
 800742c:	a324      	add	r3, pc, #144	; (adr r3, 80074c0 <__ieee754_rem_pio2+0x240>)
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007436:	f001 f957 	bl	80086e8 <__aeabi_dmul>
 800743a:	4602      	mov	r2, r0
 800743c:	460b      	mov	r3, r1
 800743e:	4630      	mov	r0, r6
 8007440:	4639      	mov	r1, r7
 8007442:	f000 ff9d 	bl	8008380 <__aeabi_dsub>
 8007446:	a320      	add	r3, pc, #128	; (adr r3, 80074c8 <__ieee754_rem_pio2+0x248>)
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	4606      	mov	r6, r0
 800744e:	460f      	mov	r7, r1
 8007450:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007454:	f001 f948 	bl	80086e8 <__aeabi_dmul>
 8007458:	f1bb 0f1f 	cmp.w	fp, #31
 800745c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007460:	4630      	mov	r0, r6
 8007462:	4639      	mov	r1, r7
 8007464:	dc52      	bgt.n	800750c <__ieee754_rem_pio2+0x28c>
 8007466:	4b28      	ldr	r3, [pc, #160]	; (8007508 <__ieee754_rem_pio2+0x288>)
 8007468:	f10b 32ff 	add.w	r2, fp, #4294967295
 800746c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007470:	42a3      	cmp	r3, r4
 8007472:	d04b      	beq.n	800750c <__ieee754_rem_pio2+0x28c>
 8007474:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007478:	f000 ff82 	bl	8008380 <__aeabi_dsub>
 800747c:	4680      	mov	r8, r0
 800747e:	4689      	mov	r9, r1
 8007480:	e9c5 8900 	strd	r8, r9, [r5]
 8007484:	4642      	mov	r2, r8
 8007486:	464b      	mov	r3, r9
 8007488:	4630      	mov	r0, r6
 800748a:	4639      	mov	r1, r7
 800748c:	f000 ff78 	bl	8008380 <__aeabi_dsub>
 8007490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007494:	f000 ff74 	bl	8008380 <__aeabi_dsub>
 8007498:	f1ba 0f00 	cmp.w	sl, #0
 800749c:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80074a0:	da85      	bge.n	80073ae <__ieee754_rem_pio2+0x12e>
 80074a2:	f109 4400 	add.w	r4, r9, #2147483648	; 0x80000000
 80074a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80074aa:	f1cb 0b00 	rsb	fp, fp, #0
 80074ae:	f8c5 8000 	str.w	r8, [r5]
 80074b2:	606c      	str	r4, [r5, #4]
 80074b4:	60a8      	str	r0, [r5, #8]
 80074b6:	60eb      	str	r3, [r5, #12]
 80074b8:	e779      	b.n	80073ae <__ieee754_rem_pio2+0x12e>
 80074ba:	bf00      	nop
 80074bc:	f3af 8000 	nop.w
 80074c0:	54400000 	.word	0x54400000
 80074c4:	3ff921fb 	.word	0x3ff921fb
 80074c8:	1a626331 	.word	0x1a626331
 80074cc:	3dd0b461 	.word	0x3dd0b461
 80074d0:	1a600000 	.word	0x1a600000
 80074d4:	3dd0b461 	.word	0x3dd0b461
 80074d8:	2e037073 	.word	0x2e037073
 80074dc:	3ba3198a 	.word	0x3ba3198a
 80074e0:	6dc9c883 	.word	0x6dc9c883
 80074e4:	3fe45f30 	.word	0x3fe45f30
 80074e8:	3fe921fb 	.word	0x3fe921fb
 80074ec:	4002d97b 	.word	0x4002d97b
 80074f0:	3ff921fb 	.word	0x3ff921fb
 80074f4:	413921fb 	.word	0x413921fb
 80074f8:	7fefffff 	.word	0x7fefffff
 80074fc:	41700000 	.word	0x41700000
 8007500:	08010f50 	.word	0x08010f50
 8007504:	3fe00000 	.word	0x3fe00000
 8007508:	08010ed0 	.word	0x08010ed0
 800750c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007510:	f000 ff36 	bl	8008380 <__aeabi_dsub>
 8007514:	1524      	asrs	r4, r4, #20
 8007516:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800751a:	1ae3      	subs	r3, r4, r3
 800751c:	4680      	mov	r8, r0
 800751e:	4689      	mov	r9, r1
 8007520:	2b10      	cmp	r3, #16
 8007522:	e9c5 8900 	strd	r8, r9, [r5]
 8007526:	ddad      	ble.n	8007484 <__ieee754_rem_pio2+0x204>
 8007528:	a35b      	add	r3, pc, #364	; (adr r3, 8007698 <__ieee754_rem_pio2+0x418>)
 800752a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007532:	f001 f8d9 	bl	80086e8 <__aeabi_dmul>
 8007536:	4680      	mov	r8, r0
 8007538:	4689      	mov	r9, r1
 800753a:	4642      	mov	r2, r8
 800753c:	464b      	mov	r3, r9
 800753e:	4630      	mov	r0, r6
 8007540:	4639      	mov	r1, r7
 8007542:	f000 ff1d 	bl	8008380 <__aeabi_dsub>
 8007546:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800754a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800754e:	4630      	mov	r0, r6
 8007550:	4639      	mov	r1, r7
 8007552:	f000 ff15 	bl	8008380 <__aeabi_dsub>
 8007556:	4642      	mov	r2, r8
 8007558:	464b      	mov	r3, r9
 800755a:	f000 ff11 	bl	8008380 <__aeabi_dsub>
 800755e:	a350      	add	r3, pc, #320	; (adr r3, 80076a0 <__ieee754_rem_pio2+0x420>)
 8007560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007564:	4606      	mov	r6, r0
 8007566:	460f      	mov	r7, r1
 8007568:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800756c:	f001 f8bc 	bl	80086e8 <__aeabi_dmul>
 8007570:	4632      	mov	r2, r6
 8007572:	463b      	mov	r3, r7
 8007574:	f000 ff04 	bl	8008380 <__aeabi_dsub>
 8007578:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800757c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007580:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007584:	f000 fefc 	bl	8008380 <__aeabi_dsub>
 8007588:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800758c:	1ae4      	subs	r4, r4, r3
 800758e:	4680      	mov	r8, r0
 8007590:	4689      	mov	r9, r1
 8007592:	2c31      	cmp	r4, #49	; 0x31
 8007594:	e9c5 8900 	strd	r8, r9, [r5]
 8007598:	dd75      	ble.n	8007686 <__ieee754_rem_pio2+0x406>
 800759a:	a344      	add	r3, pc, #272	; (adr r3, 80076ac <__ieee754_rem_pio2+0x42c>)
 800759c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075a4:	f001 f8a0 	bl	80086e8 <__aeabi_dmul>
 80075a8:	4680      	mov	r8, r0
 80075aa:	4689      	mov	r9, r1
 80075ac:	4642      	mov	r2, r8
 80075ae:	464b      	mov	r3, r9
 80075b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075b4:	f000 fee4 	bl	8008380 <__aeabi_dsub>
 80075b8:	4606      	mov	r6, r0
 80075ba:	460f      	mov	r7, r1
 80075bc:	4632      	mov	r2, r6
 80075be:	463b      	mov	r3, r7
 80075c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075c4:	f000 fedc 	bl	8008380 <__aeabi_dsub>
 80075c8:	4642      	mov	r2, r8
 80075ca:	464b      	mov	r3, r9
 80075cc:	f000 fed8 	bl	8008380 <__aeabi_dsub>
 80075d0:	a338      	add	r3, pc, #224	; (adr r3, 80076b4 <__ieee754_rem_pio2+0x434>)
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	4680      	mov	r8, r0
 80075d8:	4689      	mov	r9, r1
 80075da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075de:	f001 f883 	bl	80086e8 <__aeabi_dmul>
 80075e2:	4642      	mov	r2, r8
 80075e4:	464b      	mov	r3, r9
 80075e6:	f000 fecb 	bl	8008380 <__aeabi_dsub>
 80075ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075ee:	4630      	mov	r0, r6
 80075f0:	4639      	mov	r1, r7
 80075f2:	e73f      	b.n	8007474 <__ieee754_rem_pio2+0x1f4>
 80075f4:	f000 fec6 	bl	8008384 <__adddf3>
 80075f8:	4b2b      	ldr	r3, [pc, #172]	; (80076a8 <__ieee754_rem_pio2+0x428>)
 80075fa:	429c      	cmp	r4, r3
 80075fc:	4606      	mov	r6, r0
 80075fe:	460f      	mov	r7, r1
 8007600:	d023      	beq.n	800764a <__ieee754_rem_pio2+0x3ca>
 8007602:	a323      	add	r3, pc, #140	; (adr r3, 8007690 <__ieee754_rem_pio2+0x410>)
 8007604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007608:	f000 febc 	bl	8008384 <__adddf3>
 800760c:	4602      	mov	r2, r0
 800760e:	460b      	mov	r3, r1
 8007610:	e9c5 2300 	strd	r2, r3, [r5]
 8007614:	4630      	mov	r0, r6
 8007616:	4639      	mov	r1, r7
 8007618:	f000 feb2 	bl	8008380 <__aeabi_dsub>
 800761c:	a31c      	add	r3, pc, #112	; (adr r3, 8007690 <__ieee754_rem_pio2+0x410>)
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	f000 feaf 	bl	8008384 <__adddf3>
 8007626:	f04f 3bff 	mov.w	fp, #4294967295
 800762a:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800762e:	e6be      	b.n	80073ae <__ieee754_rem_pio2+0x12e>
 8007630:	686a      	ldr	r2, [r5, #4]
 8007632:	68eb      	ldr	r3, [r5, #12]
 8007634:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8007638:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800763c:	f1c0 0b00 	rsb	fp, r0, #0
 8007640:	606a      	str	r2, [r5, #4]
 8007642:	60eb      	str	r3, [r5, #12]
 8007644:	e6b3      	b.n	80073ae <__ieee754_rem_pio2+0x12e>
 8007646:	2303      	movs	r3, #3
 8007648:	e69a      	b.n	8007380 <__ieee754_rem_pio2+0x100>
 800764a:	a313      	add	r3, pc, #76	; (adr r3, 8007698 <__ieee754_rem_pio2+0x418>)
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f000 fe98 	bl	8008384 <__adddf3>
 8007654:	a312      	add	r3, pc, #72	; (adr r3, 80076a0 <__ieee754_rem_pio2+0x420>)
 8007656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765a:	4606      	mov	r6, r0
 800765c:	460f      	mov	r7, r1
 800765e:	f000 fe91 	bl	8008384 <__adddf3>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	e9c5 2300 	strd	r2, r3, [r5]
 800766a:	4630      	mov	r0, r6
 800766c:	4639      	mov	r1, r7
 800766e:	f000 fe87 	bl	8008380 <__aeabi_dsub>
 8007672:	a30b      	add	r3, pc, #44	; (adr r3, 80076a0 <__ieee754_rem_pio2+0x420>)
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	f000 fe84 	bl	8008384 <__adddf3>
 800767c:	f04f 3bff 	mov.w	fp, #4294967295
 8007680:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8007684:	e693      	b.n	80073ae <__ieee754_rem_pio2+0x12e>
 8007686:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 800768a:	e6fb      	b.n	8007484 <__ieee754_rem_pio2+0x204>
 800768c:	f3af 8000 	nop.w
 8007690:	1a626331 	.word	0x1a626331
 8007694:	3dd0b461 	.word	0x3dd0b461
 8007698:	1a600000 	.word	0x1a600000
 800769c:	3dd0b461 	.word	0x3dd0b461
 80076a0:	2e037073 	.word	0x2e037073
 80076a4:	3ba3198a 	.word	0x3ba3198a
 80076a8:	3ff921fb 	.word	0x3ff921fb
 80076ac:	2e000000 	.word	0x2e000000
 80076b0:	3ba3198a 	.word	0x3ba3198a
 80076b4:	252049c1 	.word	0x252049c1
 80076b8:	397b839a 	.word	0x397b839a
 80076bc:	f3af 8000 	nop.w

080076c0 <__kernel_cos>:
 80076c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c4:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 80076c8:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
 80076cc:	b085      	sub	sp, #20
 80076ce:	4606      	mov	r6, r0
 80076d0:	460f      	mov	r7, r1
 80076d2:	4692      	mov	sl, r2
 80076d4:	469b      	mov	fp, r3
 80076d6:	da6b      	bge.n	80077b0 <__kernel_cos+0xf0>
 80076d8:	f001 faa0 	bl	8008c1c <__aeabi_d2iz>
 80076dc:	2800      	cmp	r0, #0
 80076de:	f000 80ea 	beq.w	80078b6 <__kernel_cos+0x1f6>
 80076e2:	4632      	mov	r2, r6
 80076e4:	463b      	mov	r3, r7
 80076e6:	4630      	mov	r0, r6
 80076e8:	4639      	mov	r1, r7
 80076ea:	f000 fffd 	bl	80086e8 <__aeabi_dmul>
 80076ee:	a374      	add	r3, pc, #464	; (adr r3, 80078c0 <__kernel_cos+0x200>)
 80076f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f4:	4604      	mov	r4, r0
 80076f6:	460d      	mov	r5, r1
 80076f8:	f000 fff6 	bl	80086e8 <__aeabi_dmul>
 80076fc:	a372      	add	r3, pc, #456	; (adr r3, 80078c8 <__kernel_cos+0x208>)
 80076fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007702:	f000 fe3f 	bl	8008384 <__adddf3>
 8007706:	4622      	mov	r2, r4
 8007708:	462b      	mov	r3, r5
 800770a:	f000 ffed 	bl	80086e8 <__aeabi_dmul>
 800770e:	a370      	add	r3, pc, #448	; (adr r3, 80078d0 <__kernel_cos+0x210>)
 8007710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007714:	f000 fe34 	bl	8008380 <__aeabi_dsub>
 8007718:	4622      	mov	r2, r4
 800771a:	462b      	mov	r3, r5
 800771c:	f000 ffe4 	bl	80086e8 <__aeabi_dmul>
 8007720:	a36d      	add	r3, pc, #436	; (adr r3, 80078d8 <__kernel_cos+0x218>)
 8007722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007726:	f000 fe2d 	bl	8008384 <__adddf3>
 800772a:	4622      	mov	r2, r4
 800772c:	462b      	mov	r3, r5
 800772e:	f000 ffdb 	bl	80086e8 <__aeabi_dmul>
 8007732:	a36b      	add	r3, pc, #428	; (adr r3, 80078e0 <__kernel_cos+0x220>)
 8007734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007738:	f000 fe22 	bl	8008380 <__aeabi_dsub>
 800773c:	4622      	mov	r2, r4
 800773e:	462b      	mov	r3, r5
 8007740:	f000 ffd2 	bl	80086e8 <__aeabi_dmul>
 8007744:	a368      	add	r3, pc, #416	; (adr r3, 80078e8 <__kernel_cos+0x228>)
 8007746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774a:	f000 fe1b 	bl	8008384 <__adddf3>
 800774e:	4622      	mov	r2, r4
 8007750:	462b      	mov	r3, r5
 8007752:	f000 ffc9 	bl	80086e8 <__aeabi_dmul>
 8007756:	e9cd 0100 	strd	r0, r1, [sp]
 800775a:	4620      	mov	r0, r4
 800775c:	4629      	mov	r1, r5
 800775e:	2200      	movs	r2, #0
 8007760:	4b65      	ldr	r3, [pc, #404]	; (80078f8 <__kernel_cos+0x238>)
 8007762:	f000 ffc1 	bl	80086e8 <__aeabi_dmul>
 8007766:	e9dd 2300 	ldrd	r2, r3, [sp]
 800776a:	4680      	mov	r8, r0
 800776c:	4689      	mov	r9, r1
 800776e:	4620      	mov	r0, r4
 8007770:	4629      	mov	r1, r5
 8007772:	f000 ffb9 	bl	80086e8 <__aeabi_dmul>
 8007776:	4652      	mov	r2, sl
 8007778:	4604      	mov	r4, r0
 800777a:	460d      	mov	r5, r1
 800777c:	465b      	mov	r3, fp
 800777e:	4630      	mov	r0, r6
 8007780:	4639      	mov	r1, r7
 8007782:	f000 ffb1 	bl	80086e8 <__aeabi_dmul>
 8007786:	4602      	mov	r2, r0
 8007788:	460b      	mov	r3, r1
 800778a:	4620      	mov	r0, r4
 800778c:	4629      	mov	r1, r5
 800778e:	f000 fdf7 	bl	8008380 <__aeabi_dsub>
 8007792:	4602      	mov	r2, r0
 8007794:	460b      	mov	r3, r1
 8007796:	4640      	mov	r0, r8
 8007798:	4649      	mov	r1, r9
 800779a:	f000 fdf1 	bl	8008380 <__aeabi_dsub>
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	2000      	movs	r0, #0
 80077a4:	4955      	ldr	r1, [pc, #340]	; (80078fc <__kernel_cos+0x23c>)
 80077a6:	f000 fdeb 	bl	8008380 <__aeabi_dsub>
 80077aa:	b005      	add	sp, #20
 80077ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b0:	4602      	mov	r2, r0
 80077b2:	460b      	mov	r3, r1
 80077b4:	f000 ff98 	bl	80086e8 <__aeabi_dmul>
 80077b8:	a341      	add	r3, pc, #260	; (adr r3, 80078c0 <__kernel_cos+0x200>)
 80077ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077be:	4604      	mov	r4, r0
 80077c0:	460d      	mov	r5, r1
 80077c2:	f000 ff91 	bl	80086e8 <__aeabi_dmul>
 80077c6:	a340      	add	r3, pc, #256	; (adr r3, 80078c8 <__kernel_cos+0x208>)
 80077c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077cc:	f000 fdda 	bl	8008384 <__adddf3>
 80077d0:	4622      	mov	r2, r4
 80077d2:	462b      	mov	r3, r5
 80077d4:	f000 ff88 	bl	80086e8 <__aeabi_dmul>
 80077d8:	a33d      	add	r3, pc, #244	; (adr r3, 80078d0 <__kernel_cos+0x210>)
 80077da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077de:	f000 fdcf 	bl	8008380 <__aeabi_dsub>
 80077e2:	4622      	mov	r2, r4
 80077e4:	462b      	mov	r3, r5
 80077e6:	f000 ff7f 	bl	80086e8 <__aeabi_dmul>
 80077ea:	a33b      	add	r3, pc, #236	; (adr r3, 80078d8 <__kernel_cos+0x218>)
 80077ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f0:	f000 fdc8 	bl	8008384 <__adddf3>
 80077f4:	4622      	mov	r2, r4
 80077f6:	462b      	mov	r3, r5
 80077f8:	f000 ff76 	bl	80086e8 <__aeabi_dmul>
 80077fc:	a338      	add	r3, pc, #224	; (adr r3, 80078e0 <__kernel_cos+0x220>)
 80077fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007802:	f000 fdbd 	bl	8008380 <__aeabi_dsub>
 8007806:	4622      	mov	r2, r4
 8007808:	462b      	mov	r3, r5
 800780a:	f000 ff6d 	bl	80086e8 <__aeabi_dmul>
 800780e:	a336      	add	r3, pc, #216	; (adr r3, 80078e8 <__kernel_cos+0x228>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f000 fdb6 	bl	8008384 <__adddf3>
 8007818:	462b      	mov	r3, r5
 800781a:	4622      	mov	r2, r4
 800781c:	f000 ff64 	bl	80086e8 <__aeabi_dmul>
 8007820:	4b37      	ldr	r3, [pc, #220]	; (8007900 <__kernel_cos+0x240>)
 8007822:	4599      	cmp	r9, r3
 8007824:	e9cd 0100 	strd	r0, r1, [sp]
 8007828:	dd97      	ble.n	800775a <__kernel_cos+0x9a>
 800782a:	4b36      	ldr	r3, [pc, #216]	; (8007904 <__kernel_cos+0x244>)
 800782c:	4599      	cmp	r9, r3
 800782e:	dc39      	bgt.n	80078a4 <__kernel_cos+0x1e4>
 8007830:	2200      	movs	r2, #0
 8007832:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
 8007836:	2000      	movs	r0, #0
 8007838:	4930      	ldr	r1, [pc, #192]	; (80078fc <__kernel_cos+0x23c>)
 800783a:	4690      	mov	r8, r2
 800783c:	4699      	mov	r9, r3
 800783e:	f000 fd9f 	bl	8008380 <__aeabi_dsub>
 8007842:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007846:	4620      	mov	r0, r4
 8007848:	4629      	mov	r1, r5
 800784a:	2200      	movs	r2, #0
 800784c:	4b2a      	ldr	r3, [pc, #168]	; (80078f8 <__kernel_cos+0x238>)
 800784e:	f000 ff4b 	bl	80086e8 <__aeabi_dmul>
 8007852:	4642      	mov	r2, r8
 8007854:	464b      	mov	r3, r9
 8007856:	f000 fd93 	bl	8008380 <__aeabi_dsub>
 800785a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800785e:	4680      	mov	r8, r0
 8007860:	4689      	mov	r9, r1
 8007862:	4620      	mov	r0, r4
 8007864:	4629      	mov	r1, r5
 8007866:	f000 ff3f 	bl	80086e8 <__aeabi_dmul>
 800786a:	4652      	mov	r2, sl
 800786c:	4604      	mov	r4, r0
 800786e:	460d      	mov	r5, r1
 8007870:	465b      	mov	r3, fp
 8007872:	4630      	mov	r0, r6
 8007874:	4639      	mov	r1, r7
 8007876:	f000 ff37 	bl	80086e8 <__aeabi_dmul>
 800787a:	4602      	mov	r2, r0
 800787c:	460b      	mov	r3, r1
 800787e:	4620      	mov	r0, r4
 8007880:	4629      	mov	r1, r5
 8007882:	f000 fd7d 	bl	8008380 <__aeabi_dsub>
 8007886:	4602      	mov	r2, r0
 8007888:	460b      	mov	r3, r1
 800788a:	4640      	mov	r0, r8
 800788c:	4649      	mov	r1, r9
 800788e:	f000 fd77 	bl	8008380 <__aeabi_dsub>
 8007892:	4602      	mov	r2, r0
 8007894:	460b      	mov	r3, r1
 8007896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800789a:	f000 fd71 	bl	8008380 <__aeabi_dsub>
 800789e:	b005      	add	sp, #20
 80078a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078a4:	ed9f 7b12 	vldr	d7, [pc, #72]	; 80078f0 <__kernel_cos+0x230>
 80078a8:	f04f 0800 	mov.w	r8, #0
 80078ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 80078b0:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8007908 <__kernel_cos+0x248>
 80078b4:	e7c7      	b.n	8007846 <__kernel_cos+0x186>
 80078b6:	4911      	ldr	r1, [pc, #68]	; (80078fc <__kernel_cos+0x23c>)
 80078b8:	2000      	movs	r0, #0
 80078ba:	b005      	add	sp, #20
 80078bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c0:	be8838d4 	.word	0xbe8838d4
 80078c4:	bda8fae9 	.word	0xbda8fae9
 80078c8:	bdb4b1c4 	.word	0xbdb4b1c4
 80078cc:	3e21ee9e 	.word	0x3e21ee9e
 80078d0:	809c52ad 	.word	0x809c52ad
 80078d4:	3e927e4f 	.word	0x3e927e4f
 80078d8:	19cb1590 	.word	0x19cb1590
 80078dc:	3efa01a0 	.word	0x3efa01a0
 80078e0:	16c15177 	.word	0x16c15177
 80078e4:	3f56c16c 	.word	0x3f56c16c
 80078e8:	5555554c 	.word	0x5555554c
 80078ec:	3fa55555 	.word	0x3fa55555
 80078f0:	00000000 	.word	0x00000000
 80078f4:	3fe70000 	.word	0x3fe70000
 80078f8:	3fe00000 	.word	0x3fe00000
 80078fc:	3ff00000 	.word	0x3ff00000
 8007900:	3fd33332 	.word	0x3fd33332
 8007904:	3fe90000 	.word	0x3fe90000
 8007908:	3fd20000 	.word	0x3fd20000
 800790c:	f3af 8000 	nop.w

08007910 <__kernel_rem_pio2>:
 8007910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8007918:	4cc6      	ldr	r4, [pc, #792]	; (8007c34 <__kernel_rem_pio2+0x324>)
 800791a:	9ea4      	ldr	r6, [sp, #656]	; 0x290
 800791c:	4dc6      	ldr	r5, [pc, #792]	; (8007c38 <__kernel_rem_pio2+0x328>)
 800791e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
 8007922:	9407      	str	r4, [sp, #28]
 8007924:	4626      	mov	r6, r4
 8007926:	1ed4      	subs	r4, r2, #3
 8007928:	fb85 7504 	smull	r7, r5, r5, r4
 800792c:	17e4      	asrs	r4, r4, #31
 800792e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
 8007932:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8007936:	461d      	mov	r5, r3
 8007938:	930a      	str	r3, [sp, #40]	; 0x28
 800793a:	43e3      	mvns	r3, r4
 800793c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007940:	3d01      	subs	r5, #1
 8007942:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007946:	9306      	str	r3, [sp, #24]
 8007948:	462b      	mov	r3, r5
 800794a:	940b      	str	r4, [sp, #44]	; 0x2c
 800794c:	9500      	str	r5, [sp, #0]
 800794e:	1b65      	subs	r5, r4, r5
 8007950:	199c      	adds	r4, r3, r6
 8007952:	9003      	str	r0, [sp, #12]
 8007954:	9108      	str	r1, [sp, #32]
 8007956:	d416      	bmi.n	8007986 <__kernel_rem_pio2+0x76>
 8007958:	442c      	add	r4, r5
 800795a:	3401      	adds	r4, #1
 800795c:	ae22      	add	r6, sp, #136	; 0x88
 800795e:	9fa5      	ldr	r7, [sp, #660]	; 0x294
 8007960:	e008      	b.n	8007974 <__kernel_rem_pio2+0x64>
 8007962:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
 8007966:	f000 fe59 	bl	800861c <__aeabi_i2d>
 800796a:	3501      	adds	r5, #1
 800796c:	42a5      	cmp	r5, r4
 800796e:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007972:	d008      	beq.n	8007986 <__kernel_rem_pio2+0x76>
 8007974:	2d00      	cmp	r5, #0
 8007976:	daf4      	bge.n	8007962 <__kernel_rem_pio2+0x52>
 8007978:	3501      	adds	r5, #1
 800797a:	2000      	movs	r0, #0
 800797c:	2100      	movs	r1, #0
 800797e:	42a5      	cmp	r5, r4
 8007980:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007984:	d1f6      	bne.n	8007974 <__kernel_rem_pio2+0x64>
 8007986:	9b07      	ldr	r3, [sp, #28]
 8007988:	2b00      	cmp	r3, #0
 800798a:	db2a      	blt.n	80079e2 <__kernel_rem_pio2+0xd2>
 800798c:	9b07      	ldr	r3, [sp, #28]
 800798e:	f103 0a01 	add.w	sl, r3, #1
 8007992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007994:	af22      	add	r7, sp, #136	; 0x88
 8007996:	eb07 0aca 	add.w	sl, r7, sl, lsl #3
 800799a:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
 800799e:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 80079a2:	463d      	mov	r5, r7
 80079a4:	9b00      	ldr	r3, [sp, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f2c0 8180 	blt.w	8007cac <__kernel_rem_pio2+0x39c>
 80079ac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80079b0:	eb05 040b 	add.w	r4, r5, fp
 80079b4:	2600      	movs	r6, #0
 80079b6:	2700      	movs	r7, #0
 80079b8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80079bc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80079c0:	f000 fe92 	bl	80086e8 <__aeabi_dmul>
 80079c4:	4602      	mov	r2, r0
 80079c6:	460b      	mov	r3, r1
 80079c8:	4630      	mov	r0, r6
 80079ca:	4639      	mov	r1, r7
 80079cc:	f000 fcda 	bl	8008384 <__adddf3>
 80079d0:	42a5      	cmp	r5, r4
 80079d2:	4606      	mov	r6, r0
 80079d4:	460f      	mov	r7, r1
 80079d6:	d1ef      	bne.n	80079b8 <__kernel_rem_pio2+0xa8>
 80079d8:	3508      	adds	r5, #8
 80079da:	4555      	cmp	r5, sl
 80079dc:	e8e8 6702 	strd	r6, r7, [r8], #8
 80079e0:	d1e0      	bne.n	80079a4 <__kernel_rem_pio2+0x94>
 80079e2:	9d07      	ldr	r5, [sp, #28]
 80079e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079e6:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
 80079ea:	3b01      	subs	r3, #1
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	a80e      	add	r0, sp, #56	; 0x38
 80079f0:	1d19      	adds	r1, r3, #4
 80079f2:	ebc2 7242 	rsb	r2, r2, r2, lsl #29
 80079f6:	4403      	add	r3, r0
 80079f8:	4401      	add	r1, r0
 80079fa:	930c      	str	r3, [sp, #48]	; 0x30
 80079fc:	00d3      	lsls	r3, r2, #3
 80079fe:	910d      	str	r1, [sp, #52]	; 0x34
 8007a00:	9305      	str	r3, [sp, #20]
 8007a02:	00ec      	lsls	r4, r5, #3
 8007a04:	ab9a      	add	r3, sp, #616	; 0x268
 8007a06:	4423      	add	r3, r4
 8007a08:	2d00      	cmp	r5, #0
 8007a0a:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007a0e:	dd28      	ble.n	8007a62 <__kernel_rem_pio2+0x152>
 8007a10:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8007a14:	445c      	add	r4, fp
 8007a16:	f10d 0a34 	add.w	sl, sp, #52	; 0x34
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	4b87      	ldr	r3, [pc, #540]	; (8007c3c <__kernel_rem_pio2+0x32c>)
 8007a1e:	4630      	mov	r0, r6
 8007a20:	4639      	mov	r1, r7
 8007a22:	f000 fe61 	bl	80086e8 <__aeabi_dmul>
 8007a26:	f001 f8f9 	bl	8008c1c <__aeabi_d2iz>
 8007a2a:	f000 fdf7 	bl	800861c <__aeabi_i2d>
 8007a2e:	2200      	movs	r2, #0
 8007a30:	4b83      	ldr	r3, [pc, #524]	; (8007c40 <__kernel_rem_pio2+0x330>)
 8007a32:	4680      	mov	r8, r0
 8007a34:	4689      	mov	r9, r1
 8007a36:	f000 fe57 	bl	80086e8 <__aeabi_dmul>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	4630      	mov	r0, r6
 8007a40:	4639      	mov	r1, r7
 8007a42:	f000 fc9d 	bl	8008380 <__aeabi_dsub>
 8007a46:	f001 f8e9 	bl	8008c1c <__aeabi_d2iz>
 8007a4a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007a4e:	f84a 0f04 	str.w	r0, [sl, #4]!
 8007a52:	4649      	mov	r1, r9
 8007a54:	4640      	mov	r0, r8
 8007a56:	f000 fc95 	bl	8008384 <__adddf3>
 8007a5a:	455c      	cmp	r4, fp
 8007a5c:	4606      	mov	r6, r0
 8007a5e:	460f      	mov	r7, r1
 8007a60:	d1db      	bne.n	8007a1a <__kernel_rem_pio2+0x10a>
 8007a62:	9c06      	ldr	r4, [sp, #24]
 8007a64:	4630      	mov	r0, r6
 8007a66:	4639      	mov	r1, r7
 8007a68:	4622      	mov	r2, r4
 8007a6a:	f000 fbf9 	bl	8008260 <scalbn>
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007a74:	4606      	mov	r6, r0
 8007a76:	460f      	mov	r7, r1
 8007a78:	f000 fe36 	bl	80086e8 <__aeabi_dmul>
 8007a7c:	f7ff fb2c 	bl	80070d8 <floor>
 8007a80:	2200      	movs	r2, #0
 8007a82:	4b70      	ldr	r3, [pc, #448]	; (8007c44 <__kernel_rem_pio2+0x334>)
 8007a84:	f000 fe30 	bl	80086e8 <__aeabi_dmul>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	4639      	mov	r1, r7
 8007a90:	f000 fc76 	bl	8008380 <__aeabi_dsub>
 8007a94:	460f      	mov	r7, r1
 8007a96:	4606      	mov	r6, r0
 8007a98:	f001 f8c0 	bl	8008c1c <__aeabi_d2iz>
 8007a9c:	4680      	mov	r8, r0
 8007a9e:	f000 fdbd 	bl	800861c <__aeabi_i2d>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	4639      	mov	r1, r7
 8007aaa:	f000 fc69 	bl	8008380 <__aeabi_dsub>
 8007aae:	2c00      	cmp	r4, #0
 8007ab0:	4606      	mov	r6, r0
 8007ab2:	460f      	mov	r7, r1
 8007ab4:	f340 80e1 	ble.w	8007c7a <__kernel_rem_pio2+0x36a>
 8007ab8:	1e69      	subs	r1, r5, #1
 8007aba:	ab0e      	add	r3, sp, #56	; 0x38
 8007abc:	f1c4 0218 	rsb	r2, r4, #24
 8007ac0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007ac4:	fa43 f002 	asr.w	r0, r3, r2
 8007ac8:	fa00 f902 	lsl.w	r9, r0, r2
 8007acc:	f1c4 0217 	rsb	r2, r4, #23
 8007ad0:	ac0e      	add	r4, sp, #56	; 0x38
 8007ad2:	ebc9 0303 	rsb	r3, r9, r3
 8007ad6:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 8007ada:	4480      	add	r8, r0
 8007adc:	fa43 f902 	asr.w	r9, r3, r2
 8007ae0:	f1b9 0f00 	cmp.w	r9, #0
 8007ae4:	dd32      	ble.n	8007b4c <__kernel_rem_pio2+0x23c>
 8007ae6:	2d00      	cmp	r5, #0
 8007ae8:	f108 0801 	add.w	r8, r8, #1
 8007aec:	f340 8271 	ble.w	8007fd2 <__kernel_rem_pio2+0x6c2>
 8007af0:	2200      	movs	r2, #0
 8007af2:	4614      	mov	r4, r2
 8007af4:	a90d      	add	r1, sp, #52	; 0x34
 8007af6:	e007      	b.n	8007b08 <__kernel_rem_pio2+0x1f8>
 8007af8:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
 8007afc:	b10b      	cbz	r3, 8007b02 <__kernel_rem_pio2+0x1f2>
 8007afe:	6008      	str	r0, [r1, #0]
 8007b00:	2401      	movs	r4, #1
 8007b02:	3201      	adds	r2, #1
 8007b04:	4295      	cmp	r5, r2
 8007b06:	dd0d      	ble.n	8007b24 <__kernel_rem_pio2+0x214>
 8007b08:	f851 3f04 	ldr.w	r3, [r1, #4]!
 8007b0c:	2c00      	cmp	r4, #0
 8007b0e:	d0f3      	beq.n	8007af8 <__kernel_rem_pio2+0x1e8>
 8007b10:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
 8007b14:	3201      	adds	r2, #1
 8007b16:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8007b1a:	4295      	cmp	r5, r2
 8007b1c:	600b      	str	r3, [r1, #0]
 8007b1e:	f04f 0401 	mov.w	r4, #1
 8007b22:	dcf1      	bgt.n	8007b08 <__kernel_rem_pio2+0x1f8>
 8007b24:	9b06      	ldr	r3, [sp, #24]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	dd0d      	ble.n	8007b46 <__kernel_rem_pio2+0x236>
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	f000 80ad 	beq.w	8007c8a <__kernel_rem_pio2+0x37a>
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d108      	bne.n	8007b46 <__kernel_rem_pio2+0x236>
 8007b34:	1e6a      	subs	r2, r5, #1
 8007b36:	ab0e      	add	r3, sp, #56	; 0x38
 8007b38:	a90e      	add	r1, sp, #56	; 0x38
 8007b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b3e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007b42:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007b46:	f1b9 0f02 	cmp.w	r9, #2
 8007b4a:	d07d      	beq.n	8007c48 <__kernel_rem_pio2+0x338>
 8007b4c:	4630      	mov	r0, r6
 8007b4e:	4639      	mov	r1, r7
 8007b50:	2200      	movs	r2, #0
 8007b52:	2300      	movs	r3, #0
 8007b54:	f001 f830 	bl	8008bb8 <__aeabi_dcmpeq>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	f000 80c3 	beq.w	8007ce4 <__kernel_rem_pio2+0x3d4>
 8007b5e:	9b07      	ldr	r3, [sp, #28]
 8007b60:	f105 3aff 	add.w	sl, r5, #4294967295
 8007b64:	4553      	cmp	r3, sl
 8007b66:	dc0d      	bgt.n	8007b84 <__kernel_rem_pio2+0x274>
 8007b68:	ab0e      	add	r3, sp, #56	; 0x38
 8007b6a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007b6c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8007b70:	2200      	movs	r2, #0
 8007b72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b76:	4283      	cmp	r3, r0
 8007b78:	ea42 0201 	orr.w	r2, r2, r1
 8007b7c:	d1f9      	bne.n	8007b72 <__kernel_rem_pio2+0x262>
 8007b7e:	2a00      	cmp	r2, #0
 8007b80:	f040 820c 	bne.w	8007f9c <__kernel_rem_pio2+0x68c>
 8007b84:	9b07      	ldr	r3, [sp, #28]
 8007b86:	aa0e      	add	r2, sp, #56	; 0x38
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	f040 821d 	bne.w	8007fce <__kernel_rem_pio2+0x6be>
 8007b94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b96:	2301      	movs	r3, #1
 8007b98:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	2900      	cmp	r1, #0
 8007ba0:	d0fa      	beq.n	8007b98 <__kernel_rem_pio2+0x288>
 8007ba2:	18eb      	adds	r3, r5, r3
 8007ba4:	f105 0a01 	add.w	sl, r5, #1
 8007ba8:	459a      	cmp	sl, r3
 8007baa:	9309      	str	r3, [sp, #36]	; 0x24
 8007bac:	dc40      	bgt.n	8007c30 <__kernel_rem_pio2+0x320>
 8007bae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bb2:	eb0a 0903 	add.w	r9, sl, r3
 8007bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bb8:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007bc0:	f109 39ff 	add.w	r9, r9, #4294967295
 8007bc4:	4415      	add	r5, r2
 8007bc6:	eb01 0b02 	add.w	fp, r1, r2
 8007bca:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8007bce:	ab22      	add	r3, sp, #136	; 0x88
 8007bd0:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8007bd4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007bd8:	9304      	str	r3, [sp, #16]
 8007bda:	ab72      	add	r3, sp, #456	; 0x1c8
 8007bdc:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8007be0:	f859 0f04 	ldr.w	r0, [r9, #4]!
 8007be4:	f000 fd1a 	bl	800861c <__aeabi_i2d>
 8007be8:	9b00      	ldr	r3, [sp, #0]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	e8e8 0102 	strd	r0, r1, [r8], #8
 8007bf0:	f04f 0600 	mov.w	r6, #0
 8007bf4:	f04f 0700 	mov.w	r7, #0
 8007bf8:	db15      	blt.n	8007c26 <__kernel_rem_pio2+0x316>
 8007bfa:	9b05      	ldr	r3, [sp, #20]
 8007bfc:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007c00:	eb08 0503 	add.w	r5, r8, r3
 8007c04:	4644      	mov	r4, r8
 8007c06:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007c0a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8007c0e:	f000 fd6b 	bl	80086e8 <__aeabi_dmul>
 8007c12:	4602      	mov	r2, r0
 8007c14:	460b      	mov	r3, r1
 8007c16:	4630      	mov	r0, r6
 8007c18:	4639      	mov	r1, r7
 8007c1a:	f000 fbb3 	bl	8008384 <__adddf3>
 8007c1e:	42ac      	cmp	r4, r5
 8007c20:	4606      	mov	r6, r0
 8007c22:	460f      	mov	r7, r1
 8007c24:	d1ef      	bne.n	8007c06 <__kernel_rem_pio2+0x2f6>
 8007c26:	9b04      	ldr	r3, [sp, #16]
 8007c28:	4598      	cmp	r8, r3
 8007c2a:	e8ea 6702 	strd	r6, r7, [sl], #8
 8007c2e:	d1d7      	bne.n	8007be0 <__kernel_rem_pio2+0x2d0>
 8007c30:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007c32:	e6e6      	b.n	8007a02 <__kernel_rem_pio2+0xf2>
 8007c34:	08011058 	.word	0x08011058
 8007c38:	2aaaaaab 	.word	0x2aaaaaab
 8007c3c:	3e700000 	.word	0x3e700000
 8007c40:	41700000 	.word	0x41700000
 8007c44:	40200000 	.word	0x40200000
 8007c48:	4632      	mov	r2, r6
 8007c4a:	463b      	mov	r3, r7
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	49bb      	ldr	r1, [pc, #748]	; (8007f3c <__kernel_rem_pio2+0x62c>)
 8007c50:	f000 fb96 	bl	8008380 <__aeabi_dsub>
 8007c54:	4606      	mov	r6, r0
 8007c56:	460f      	mov	r7, r1
 8007c58:	2c00      	cmp	r4, #0
 8007c5a:	f43f af77 	beq.w	8007b4c <__kernel_rem_pio2+0x23c>
 8007c5e:	9a06      	ldr	r2, [sp, #24]
 8007c60:	49b6      	ldr	r1, [pc, #728]	; (8007f3c <__kernel_rem_pio2+0x62c>)
 8007c62:	2000      	movs	r0, #0
 8007c64:	f000 fafc 	bl	8008260 <scalbn>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4630      	mov	r0, r6
 8007c6e:	4639      	mov	r1, r7
 8007c70:	f000 fb86 	bl	8008380 <__aeabi_dsub>
 8007c74:	4606      	mov	r6, r0
 8007c76:	460f      	mov	r7, r1
 8007c78:	e768      	b.n	8007b4c <__kernel_rem_pio2+0x23c>
 8007c7a:	d110      	bne.n	8007c9e <__kernel_rem_pio2+0x38e>
 8007c7c:	1e6b      	subs	r3, r5, #1
 8007c7e:	aa0e      	add	r2, sp, #56	; 0x38
 8007c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c84:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8007c88:	e72a      	b.n	8007ae0 <__kernel_rem_pio2+0x1d0>
 8007c8a:	1e6a      	subs	r2, r5, #1
 8007c8c:	ab0e      	add	r3, sp, #56	; 0x38
 8007c8e:	a90e      	add	r1, sp, #56	; 0x38
 8007c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c94:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007c98:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007c9c:	e753      	b.n	8007b46 <__kernel_rem_pio2+0x236>
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	4ba7      	ldr	r3, [pc, #668]	; (8007f40 <__kernel_rem_pio2+0x630>)
 8007ca2:	f000 ffa7 	bl	8008bf4 <__aeabi_dcmpge>
 8007ca6:	b950      	cbnz	r0, 8007cbe <__kernel_rem_pio2+0x3ae>
 8007ca8:	4681      	mov	r9, r0
 8007caa:	e74f      	b.n	8007b4c <__kernel_rem_pio2+0x23c>
 8007cac:	3508      	adds	r5, #8
 8007cae:	2600      	movs	r6, #0
 8007cb0:	2700      	movs	r7, #0
 8007cb2:	4555      	cmp	r5, sl
 8007cb4:	e8e8 6702 	strd	r6, r7, [r8], #8
 8007cb8:	f47f ae74 	bne.w	80079a4 <__kernel_rem_pio2+0x94>
 8007cbc:	e691      	b.n	80079e2 <__kernel_rem_pio2+0xd2>
 8007cbe:	2d00      	cmp	r5, #0
 8007cc0:	f108 0801 	add.w	r8, r8, #1
 8007cc4:	bfc8      	it	gt
 8007cc6:	f04f 0902 	movgt.w	r9, #2
 8007cca:	f73f af11 	bgt.w	8007af0 <__kernel_rem_pio2+0x1e0>
 8007cce:	4632      	mov	r2, r6
 8007cd0:	463b      	mov	r3, r7
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	4999      	ldr	r1, [pc, #612]	; (8007f3c <__kernel_rem_pio2+0x62c>)
 8007cd6:	f000 fb53 	bl	8008380 <__aeabi_dsub>
 8007cda:	f04f 0902 	mov.w	r9, #2
 8007cde:	4606      	mov	r6, r0
 8007ce0:	460f      	mov	r7, r1
 8007ce2:	e733      	b.n	8007b4c <__kernel_rem_pio2+0x23c>
 8007ce4:	9b06      	ldr	r3, [sp, #24]
 8007ce6:	f8cd 900c 	str.w	r9, [sp, #12]
 8007cea:	425a      	negs	r2, r3
 8007cec:	4630      	mov	r0, r6
 8007cee:	4639      	mov	r1, r7
 8007cf0:	f8cd 8014 	str.w	r8, [sp, #20]
 8007cf4:	f000 fab4 	bl	8008260 <scalbn>
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	4b92      	ldr	r3, [pc, #584]	; (8007f44 <__kernel_rem_pio2+0x634>)
 8007cfc:	4606      	mov	r6, r0
 8007cfe:	460f      	mov	r7, r1
 8007d00:	f000 ff78 	bl	8008bf4 <__aeabi_dcmpge>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	f000 81e6 	beq.w	80080d6 <__kernel_rem_pio2+0x7c6>
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	4b8e      	ldr	r3, [pc, #568]	; (8007f48 <__kernel_rem_pio2+0x638>)
 8007d0e:	4630      	mov	r0, r6
 8007d10:	4639      	mov	r1, r7
 8007d12:	f000 fce9 	bl	80086e8 <__aeabi_dmul>
 8007d16:	f000 ff81 	bl	8008c1c <__aeabi_d2iz>
 8007d1a:	4604      	mov	r4, r0
 8007d1c:	f000 fc7e 	bl	800861c <__aeabi_i2d>
 8007d20:	2200      	movs	r2, #0
 8007d22:	4b88      	ldr	r3, [pc, #544]	; (8007f44 <__kernel_rem_pio2+0x634>)
 8007d24:	f000 fce0 	bl	80086e8 <__aeabi_dmul>
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	4639      	mov	r1, r7
 8007d2e:	4630      	mov	r0, r6
 8007d30:	f000 fb26 	bl	8008380 <__aeabi_dsub>
 8007d34:	f000 ff72 	bl	8008c1c <__aeabi_d2iz>
 8007d38:	9b06      	ldr	r3, [sp, #24]
 8007d3a:	3318      	adds	r3, #24
 8007d3c:	f105 0a01 	add.w	sl, r5, #1
 8007d40:	9306      	str	r3, [sp, #24]
 8007d42:	ab0e      	add	r3, sp, #56	; 0x38
 8007d44:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8007d48:	f843 402a 	str.w	r4, [r3, sl, lsl #2]
 8007d4c:	9a06      	ldr	r2, [sp, #24]
 8007d4e:	497b      	ldr	r1, [pc, #492]	; (8007f3c <__kernel_rem_pio2+0x62c>)
 8007d50:	2000      	movs	r0, #0
 8007d52:	f000 fa85 	bl	8008260 <scalbn>
 8007d56:	f1ba 0f00 	cmp.w	sl, #0
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	460d      	mov	r5, r1
 8007d5e:	f2c0 80c1 	blt.w	8007ee4 <__kernel_rem_pio2+0x5d4>
 8007d62:	f10a 0301 	add.w	r3, sl, #1
 8007d66:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8007d6a:	af72      	add	r7, sp, #456	; 0x1c8
 8007d6c:	aa0e      	add	r2, sp, #56	; 0x38
 8007d6e:	9300      	str	r3, [sp, #0]
 8007d70:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 8007d74:	eb07 0608 	add.w	r6, r7, r8
 8007d78:	f859 0d04 	ldr.w	r0, [r9, #-4]!
 8007d7c:	f000 fc4e 	bl	800861c <__aeabi_i2d>
 8007d80:	4622      	mov	r2, r4
 8007d82:	462b      	mov	r3, r5
 8007d84:	f000 fcb0 	bl	80086e8 <__aeabi_dmul>
 8007d88:	2200      	movs	r2, #0
 8007d8a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8007d8e:	4b6e      	ldr	r3, [pc, #440]	; (8007f48 <__kernel_rem_pio2+0x638>)
 8007d90:	4620      	mov	r0, r4
 8007d92:	4629      	mov	r1, r5
 8007d94:	f000 fca8 	bl	80086e8 <__aeabi_dmul>
 8007d98:	42be      	cmp	r6, r7
 8007d9a:	4604      	mov	r4, r0
 8007d9c:	460d      	mov	r5, r1
 8007d9e:	d1eb      	bne.n	8007d78 <__kernel_rem_pio2+0x468>
 8007da0:	f1a8 0808 	sub.w	r8, r8, #8
 8007da4:	eb06 0308 	add.w	r3, r6, r8
 8007da8:	f50d 7994 	add.w	r9, sp, #296	; 0x128
 8007dac:	f8cd a018 	str.w	sl, [sp, #24]
 8007db0:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007db4:	f8cd 9010 	str.w	r9, [sp, #16]
 8007db8:	f04f 0800 	mov.w	r8, #0
 8007dbc:	469b      	mov	fp, r3
 8007dbe:	f1ba 0f00 	cmp.w	sl, #0
 8007dc2:	f2c0 808c 	blt.w	8007ede <__kernel_rem_pio2+0x5ce>
 8007dc6:	f1b8 0f00 	cmp.w	r8, #0
 8007dca:	f2c0 8088 	blt.w	8007ede <__kernel_rem_pio2+0x5ce>
 8007dce:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007f4c <__kernel_rem_pio2+0x63c>
 8007dd2:	465d      	mov	r5, fp
 8007dd4:	2600      	movs	r6, #0
 8007dd6:	2700      	movs	r7, #0
 8007dd8:	2400      	movs	r4, #0
 8007dda:	e001      	b.n	8007de0 <__kernel_rem_pio2+0x4d0>
 8007ddc:	4544      	cmp	r4, r8
 8007dde:	dc10      	bgt.n	8007e02 <__kernel_rem_pio2+0x4f2>
 8007de0:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007de4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007de8:	f000 fc7e 	bl	80086e8 <__aeabi_dmul>
 8007dec:	4602      	mov	r2, r0
 8007dee:	460b      	mov	r3, r1
 8007df0:	4630      	mov	r0, r6
 8007df2:	4639      	mov	r1, r7
 8007df4:	f000 fac6 	bl	8008384 <__adddf3>
 8007df8:	3401      	adds	r4, #1
 8007dfa:	45a2      	cmp	sl, r4
 8007dfc:	4606      	mov	r6, r0
 8007dfe:	460f      	mov	r7, r1
 8007e00:	daec      	bge.n	8007ddc <__kernel_rem_pio2+0x4cc>
 8007e02:	9b04      	ldr	r3, [sp, #16]
 8007e04:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007e08:	e9c3 6700 	strd	r6, r7, [r3]
 8007e0c:	9b00      	ldr	r3, [sp, #0]
 8007e0e:	f108 0801 	add.w	r8, r8, #1
 8007e12:	4598      	cmp	r8, r3
 8007e14:	f1ab 0b08 	sub.w	fp, fp, #8
 8007e18:	d1d1      	bne.n	8007dbe <__kernel_rem_pio2+0x4ae>
 8007e1a:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007e1c:	f8dd a018 	ldr.w	sl, [sp, #24]
 8007e20:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8007e24:	2b03      	cmp	r3, #3
 8007e26:	d835      	bhi.n	8007e94 <__kernel_rem_pio2+0x584>
 8007e28:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007e2c:	0004003b 	.word	0x0004003b
 8007e30:	00d50004 	.word	0x00d50004
 8007e34:	9b00      	ldr	r3, [sp, #0]
 8007e36:	2000      	movs	r0, #0
 8007e38:	eb09 04c3 	add.w	r4, r9, r3, lsl #3
 8007e3c:	2100      	movs	r1, #0
 8007e3e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007e42:	f000 fa9f 	bl	8008384 <__adddf3>
 8007e46:	454c      	cmp	r4, r9
 8007e48:	d1f9      	bne.n	8007e3e <__kernel_rem_pio2+0x52e>
 8007e4a:	9b03      	ldr	r3, [sp, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f000 8087 	beq.w	8007f60 <__kernel_rem_pio2+0x650>
 8007e52:	9d08      	ldr	r5, [sp, #32]
 8007e54:	4602      	mov	r2, r0
 8007e56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e5a:	e885 000c 	stmia.w	r5, {r2, r3}
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007e66:	f000 fa8b 	bl	8008380 <__aeabi_dsub>
 8007e6a:	f1ba 0f00 	cmp.w	sl, #0
 8007e6e:	dd0b      	ble.n	8007e88 <__kernel_rem_pio2+0x578>
 8007e70:	ad4c      	add	r5, sp, #304	; 0x130
 8007e72:	2401      	movs	r4, #1
 8007e74:	3401      	adds	r4, #1
 8007e76:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007e7a:	f000 fa83 	bl	8008384 <__adddf3>
 8007e7e:	45a2      	cmp	sl, r4
 8007e80:	daf8      	bge.n	8007e74 <__kernel_rem_pio2+0x564>
 8007e82:	9b03      	ldr	r3, [sp, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d078      	beq.n	8007f7a <__kernel_rem_pio2+0x66a>
 8007e88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e8c:	9908      	ldr	r1, [sp, #32]
 8007e8e:	4602      	mov	r2, r0
 8007e90:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8007e94:	9b05      	ldr	r3, [sp, #20]
 8007e96:	f003 0007 	and.w	r0, r3, #7
 8007e9a:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea2:	9b00      	ldr	r3, [sp, #0]
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	2100      	movs	r1, #0
 8007ea8:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
 8007eac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007eb0:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 8007eb4:	f000 fa66 	bl	8008384 <__adddf3>
 8007eb8:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007ebc:	d1f6      	bne.n	8007eac <__kernel_rem_pio2+0x59c>
 8007ebe:	9b03      	ldr	r3, [sp, #12]
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d065      	beq.n	8007f92 <__kernel_rem_pio2+0x682>
 8007ec6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007eca:	9908      	ldr	r1, [sp, #32]
 8007ecc:	e9c1 2300 	strd	r2, r3, [r1]
 8007ed0:	9b05      	ldr	r3, [sp, #20]
 8007ed2:	f003 0007 	and.w	r0, r3, #7
 8007ed6:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ede:	2600      	movs	r6, #0
 8007ee0:	2700      	movs	r7, #0
 8007ee2:	e78e      	b.n	8007e02 <__kernel_rem_pio2+0x4f2>
 8007ee4:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007ee6:	2b03      	cmp	r3, #3
 8007ee8:	d8d4      	bhi.n	8007e94 <__kernel_rem_pio2+0x584>
 8007eea:	e8df f003 	tbb	[pc, r3]
 8007eee:	314c      	.short	0x314c
 8007ef0:	0231      	.short	0x0231
 8007ef2:	f50d 7994 	add.w	r9, sp, #296	; 0x128
 8007ef6:	9b03      	ldr	r3, [sp, #12]
 8007ef8:	2000      	movs	r0, #0
 8007efa:	2100      	movs	r1, #0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f000 80d8 	beq.w	80080b2 <__kernel_rem_pio2+0x7a2>
 8007f02:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8007f06:	9f08      	ldr	r7, [sp, #32]
 8007f08:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8007f0c:	f8d9 5000 	ldr.w	r5, [r9]
 8007f10:	f8d9 4008 	ldr.w	r4, [r9, #8]
 8007f14:	6138      	str	r0, [r7, #16]
 8007f16:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007f1a:	60fb      	str	r3, [r7, #12]
 8007f1c:	9b05      	ldr	r3, [sp, #20]
 8007f1e:	603d      	str	r5, [r7, #0]
 8007f20:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8007f24:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8007f28:	f003 0007 	and.w	r0, r3, #7
 8007f2c:	607a      	str	r2, [r7, #4]
 8007f2e:	60bc      	str	r4, [r7, #8]
 8007f30:	6179      	str	r1, [r7, #20]
 8007f32:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f3a:	bf00      	nop
 8007f3c:	3ff00000 	.word	0x3ff00000
 8007f40:	3fe00000 	.word	0x3fe00000
 8007f44:	41700000 	.word	0x41700000
 8007f48:	3e700000 	.word	0x3e700000
 8007f4c:	08011068 	.word	0x08011068
 8007f50:	9b03      	ldr	r3, [sp, #12]
 8007f52:	2000      	movs	r0, #0
 8007f54:	2100      	movs	r1, #0
 8007f56:	f50d 7994 	add.w	r9, sp, #296	; 0x128
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	f47f af79 	bne.w	8007e52 <__kernel_rem_pio2+0x542>
 8007f60:	9b08      	ldr	r3, [sp, #32]
 8007f62:	4602      	mov	r2, r0
 8007f64:	e9c3 0100 	strd	r0, r1, [r3]
 8007f68:	460b      	mov	r3, r1
 8007f6a:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007f6e:	f000 fa07 	bl	8008380 <__aeabi_dsub>
 8007f72:	f1ba 0f00 	cmp.w	sl, #0
 8007f76:	f73f af7b 	bgt.w	8007e70 <__kernel_rem_pio2+0x560>
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	9908      	ldr	r1, [sp, #32]
 8007f7e:	4602      	mov	r2, r0
 8007f80:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8007f84:	e786      	b.n	8007e94 <__kernel_rem_pio2+0x584>
 8007f86:	9b03      	ldr	r3, [sp, #12]
 8007f88:	2000      	movs	r0, #0
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d199      	bne.n	8007ec6 <__kernel_rem_pio2+0x5b6>
 8007f92:	460b      	mov	r3, r1
 8007f94:	9908      	ldr	r1, [sp, #32]
 8007f96:	e9c1 2300 	strd	r2, r3, [r1]
 8007f9a:	e799      	b.n	8007ed0 <__kernel_rem_pio2+0x5c0>
 8007f9c:	ab0e      	add	r3, sp, #56	; 0x38
 8007f9e:	9a06      	ldr	r2, [sp, #24]
 8007fa0:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
 8007fa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8007fa8:	3a18      	subs	r2, #24
 8007faa:	f8cd 8014 	str.w	r8, [sp, #20]
 8007fae:	9206      	str	r2, [sp, #24]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f47f aecb 	bne.w	8007d4c <__kernel_rem_pio2+0x43c>
 8007fb6:	ab0e      	add	r3, sp, #56	; 0x38
 8007fb8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007fbc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007fc0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fc4:	3a18      	subs	r2, #24
 8007fc6:	2900      	cmp	r1, #0
 8007fc8:	d0f8      	beq.n	8007fbc <__kernel_rem_pio2+0x6ac>
 8007fca:	9206      	str	r2, [sp, #24]
 8007fcc:	e6be      	b.n	8007d4c <__kernel_rem_pio2+0x43c>
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e5e7      	b.n	8007ba2 <__kernel_rem_pio2+0x292>
 8007fd2:	2400      	movs	r4, #0
 8007fd4:	e5a6      	b.n	8007b24 <__kernel_rem_pio2+0x214>
 8007fd6:	f1ba 0f00 	cmp.w	sl, #0
 8007fda:	dd8c      	ble.n	8007ef6 <__kernel_rem_pio2+0x5e6>
 8007fdc:	ea4f 08ca 	mov.w	r8, sl, lsl #3
 8007fe0:	eb09 0b08 	add.w	fp, r9, r8
 8007fe4:	f108 0c08 	add.w	ip, r8, #8
 8007fe8:	e9db 6700 	ldrd	r6, r7, [fp]
 8007fec:	44cc      	add	ip, r9
 8007fee:	f8cd 8010 	str.w	r8, [sp, #16]
 8007ff2:	46e0      	mov	r8, ip
 8007ff4:	ed3b 7b02 	vldmdb	fp!, {d7}
 8007ff8:	4630      	mov	r0, r6
 8007ffa:	ec53 2b17 	vmov	r2, r3, d7
 8007ffe:	4639      	mov	r1, r7
 8008000:	ed8d 7b00 	vstr	d7, [sp]
 8008004:	f000 f9be 	bl	8008384 <__adddf3>
 8008008:	4604      	mov	r4, r0
 800800a:	460d      	mov	r5, r1
 800800c:	4622      	mov	r2, r4
 800800e:	462b      	mov	r3, r5
 8008010:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008014:	f000 f9b4 	bl	8008380 <__aeabi_dsub>
 8008018:	4602      	mov	r2, r0
 800801a:	460b      	mov	r3, r1
 800801c:	4630      	mov	r0, r6
 800801e:	4639      	mov	r1, r7
 8008020:	f000 f9b0 	bl	8008384 <__adddf3>
 8008024:	45cb      	cmp	fp, r9
 8008026:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800802a:	4626      	mov	r6, r4
 800802c:	462f      	mov	r7, r5
 800802e:	e9cb 4500 	strd	r4, r5, [fp]
 8008032:	d1df      	bne.n	8007ff4 <__kernel_rem_pio2+0x6e4>
 8008034:	f1ba 0f01 	cmp.w	sl, #1
 8008038:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800803c:	f77f af5b 	ble.w	8007ef6 <__kernel_rem_pio2+0x5e6>
 8008040:	eb09 0508 	add.w	r5, r9, r8
 8008044:	f108 0408 	add.w	r4, r8, #8
 8008048:	e9d5 ab00 	ldrd	sl, fp, [r5]
 800804c:	444c      	add	r4, r9
 800804e:	46a0      	mov	r8, r4
 8008050:	f50d 7c98 	add.w	ip, sp, #304	; 0x130
 8008054:	ed35 7b02 	vldmdb	r5!, {d7}
 8008058:	4652      	mov	r2, sl
 800805a:	465b      	mov	r3, fp
 800805c:	ec51 0b17 	vmov	r0, r1, d7
 8008060:	f8cd c010 	str.w	ip, [sp, #16]
 8008064:	ed8d 7b00 	vstr	d7, [sp]
 8008068:	f000 f98c 	bl	8008384 <__adddf3>
 800806c:	4606      	mov	r6, r0
 800806e:	460f      	mov	r7, r1
 8008070:	4632      	mov	r2, r6
 8008072:	463b      	mov	r3, r7
 8008074:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008078:	f000 f982 	bl	8008380 <__aeabi_dsub>
 800807c:	4652      	mov	r2, sl
 800807e:	465b      	mov	r3, fp
 8008080:	f000 f980 	bl	8008384 <__adddf3>
 8008084:	f8dd c010 	ldr.w	ip, [sp, #16]
 8008088:	4565      	cmp	r5, ip
 800808a:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800808e:	46b2      	mov	sl, r6
 8008090:	46bb      	mov	fp, r7
 8008092:	e9c5 6700 	strd	r6, r7, [r5]
 8008096:	d1dd      	bne.n	8008054 <__kernel_rem_pio2+0x744>
 8008098:	2000      	movs	r0, #0
 800809a:	2100      	movs	r1, #0
 800809c:	ad4e      	add	r5, sp, #312	; 0x138
 800809e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80080a2:	f000 f96f 	bl	8008384 <__adddf3>
 80080a6:	42ac      	cmp	r4, r5
 80080a8:	d1f9      	bne.n	800809e <__kernel_rem_pio2+0x78e>
 80080aa:	9b03      	ldr	r3, [sp, #12]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f47f af28 	bne.w	8007f02 <__kernel_rem_pio2+0x5f2>
 80080b2:	e9d9 2302 	ldrd	r2, r3, [r9, #8]
 80080b6:	9f08      	ldr	r7, [sp, #32]
 80080b8:	e9d9 4500 	ldrd	r4, r5, [r9]
 80080bc:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80080c0:	9b05      	ldr	r3, [sp, #20]
 80080c2:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80080c6:	f003 0007 	and.w	r0, r3, #7
 80080ca:	e9c7 4500 	strd	r4, r5, [r7]
 80080ce:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80080d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d6:	4630      	mov	r0, r6
 80080d8:	4639      	mov	r1, r7
 80080da:	f000 fd9f 	bl	8008c1c <__aeabi_d2iz>
 80080de:	ab0e      	add	r3, sp, #56	; 0x38
 80080e0:	46aa      	mov	sl, r5
 80080e2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80080e6:	e631      	b.n	8007d4c <__kernel_rem_pio2+0x43c>

080080e8 <__kernel_sin>:
 80080e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ec:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80080f0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80080f4:	b085      	sub	sp, #20
 80080f6:	4604      	mov	r4, r0
 80080f8:	460d      	mov	r5, r1
 80080fa:	4690      	mov	r8, r2
 80080fc:	4699      	mov	r9, r3
 80080fe:	da04      	bge.n	800810a <__kernel_sin+0x22>
 8008100:	f000 fd8c 	bl	8008c1c <__aeabi_d2iz>
 8008104:	2800      	cmp	r0, #0
 8008106:	f000 8083 	beq.w	8008210 <__kernel_sin+0x128>
 800810a:	4622      	mov	r2, r4
 800810c:	462b      	mov	r3, r5
 800810e:	4620      	mov	r0, r4
 8008110:	4629      	mov	r1, r5
 8008112:	f000 fae9 	bl	80086e8 <__aeabi_dmul>
 8008116:	4622      	mov	r2, r4
 8008118:	462b      	mov	r3, r5
 800811a:	4606      	mov	r6, r0
 800811c:	460f      	mov	r7, r1
 800811e:	f000 fae3 	bl	80086e8 <__aeabi_dmul>
 8008122:	a342      	add	r3, pc, #264	; (adr r3, 800822c <__kernel_sin+0x144>)
 8008124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008128:	4682      	mov	sl, r0
 800812a:	468b      	mov	fp, r1
 800812c:	4630      	mov	r0, r6
 800812e:	4639      	mov	r1, r7
 8008130:	f000 fada 	bl	80086e8 <__aeabi_dmul>
 8008134:	a33f      	add	r3, pc, #252	; (adr r3, 8008234 <__kernel_sin+0x14c>)
 8008136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800813a:	f000 f921 	bl	8008380 <__aeabi_dsub>
 800813e:	4632      	mov	r2, r6
 8008140:	463b      	mov	r3, r7
 8008142:	f000 fad1 	bl	80086e8 <__aeabi_dmul>
 8008146:	a33d      	add	r3, pc, #244	; (adr r3, 800823c <__kernel_sin+0x154>)
 8008148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814c:	f000 f91a 	bl	8008384 <__adddf3>
 8008150:	4632      	mov	r2, r6
 8008152:	463b      	mov	r3, r7
 8008154:	f000 fac8 	bl	80086e8 <__aeabi_dmul>
 8008158:	a33a      	add	r3, pc, #232	; (adr r3, 8008244 <__kernel_sin+0x15c>)
 800815a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815e:	f000 f90f 	bl	8008380 <__aeabi_dsub>
 8008162:	4632      	mov	r2, r6
 8008164:	463b      	mov	r3, r7
 8008166:	f000 fabf 	bl	80086e8 <__aeabi_dmul>
 800816a:	a338      	add	r3, pc, #224	; (adr r3, 800824c <__kernel_sin+0x164>)
 800816c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008170:	f000 f908 	bl	8008384 <__adddf3>
 8008174:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008176:	e9cd 0100 	strd	r0, r1, [sp]
 800817a:	b39b      	cbz	r3, 80081e4 <__kernel_sin+0xfc>
 800817c:	4640      	mov	r0, r8
 800817e:	4649      	mov	r1, r9
 8008180:	2200      	movs	r2, #0
 8008182:	4b29      	ldr	r3, [pc, #164]	; (8008228 <__kernel_sin+0x140>)
 8008184:	f000 fab0 	bl	80086e8 <__aeabi_dmul>
 8008188:	e9dd 2300 	ldrd	r2, r3, [sp]
 800818c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008190:	4650      	mov	r0, sl
 8008192:	4659      	mov	r1, fp
 8008194:	f000 faa8 	bl	80086e8 <__aeabi_dmul>
 8008198:	4602      	mov	r2, r0
 800819a:	460b      	mov	r3, r1
 800819c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081a0:	f000 f8ee 	bl	8008380 <__aeabi_dsub>
 80081a4:	4632      	mov	r2, r6
 80081a6:	463b      	mov	r3, r7
 80081a8:	f000 fa9e 	bl	80086e8 <__aeabi_dmul>
 80081ac:	4642      	mov	r2, r8
 80081ae:	464b      	mov	r3, r9
 80081b0:	f000 f8e6 	bl	8008380 <__aeabi_dsub>
 80081b4:	a31a      	add	r3, pc, #104	; (adr r3, 8008220 <__kernel_sin+0x138>)
 80081b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ba:	4606      	mov	r6, r0
 80081bc:	460f      	mov	r7, r1
 80081be:	4650      	mov	r0, sl
 80081c0:	4659      	mov	r1, fp
 80081c2:	f000 fa91 	bl	80086e8 <__aeabi_dmul>
 80081c6:	4602      	mov	r2, r0
 80081c8:	460b      	mov	r3, r1
 80081ca:	4630      	mov	r0, r6
 80081cc:	4639      	mov	r1, r7
 80081ce:	f000 f8d9 	bl	8008384 <__adddf3>
 80081d2:	4602      	mov	r2, r0
 80081d4:	460b      	mov	r3, r1
 80081d6:	4620      	mov	r0, r4
 80081d8:	4629      	mov	r1, r5
 80081da:	f000 f8d1 	bl	8008380 <__aeabi_dsub>
 80081de:	b005      	add	sp, #20
 80081e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081e8:	4630      	mov	r0, r6
 80081ea:	4639      	mov	r1, r7
 80081ec:	f000 fa7c 	bl	80086e8 <__aeabi_dmul>
 80081f0:	a30b      	add	r3, pc, #44	; (adr r3, 8008220 <__kernel_sin+0x138>)
 80081f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f6:	f000 f8c3 	bl	8008380 <__aeabi_dsub>
 80081fa:	4652      	mov	r2, sl
 80081fc:	465b      	mov	r3, fp
 80081fe:	f000 fa73 	bl	80086e8 <__aeabi_dmul>
 8008202:	4622      	mov	r2, r4
 8008204:	462b      	mov	r3, r5
 8008206:	f000 f8bd 	bl	8008384 <__adddf3>
 800820a:	b005      	add	sp, #20
 800820c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008210:	4620      	mov	r0, r4
 8008212:	4629      	mov	r1, r5
 8008214:	b005      	add	sp, #20
 8008216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800821a:	bf00      	nop
 800821c:	f3af 8000 	nop.w
 8008220:	55555549 	.word	0x55555549
 8008224:	3fc55555 	.word	0x3fc55555
 8008228:	3fe00000 	.word	0x3fe00000
 800822c:	5acfd57c 	.word	0x5acfd57c
 8008230:	3de5d93a 	.word	0x3de5d93a
 8008234:	8a2b9ceb 	.word	0x8a2b9ceb
 8008238:	3e5ae5e6 	.word	0x3e5ae5e6
 800823c:	57b1fe7d 	.word	0x57b1fe7d
 8008240:	3ec71de3 	.word	0x3ec71de3
 8008244:	19c161d5 	.word	0x19c161d5
 8008248:	3f2a01a0 	.word	0x3f2a01a0
 800824c:	1110f8a6 	.word	0x1110f8a6
 8008250:	3f811111 	.word	0x3f811111
 8008254:	f3af 8000 	nop.w

08008258 <fabs>:
 8008258:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop

08008260 <scalbn>:
 8008260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008262:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8008266:	4604      	mov	r4, r0
 8008268:	460d      	mov	r5, r1
 800826a:	460b      	mov	r3, r1
 800826c:	4617      	mov	r7, r2
 800826e:	bb16      	cbnz	r6, 80082b6 <scalbn+0x56>
 8008270:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008274:	4303      	orrs	r3, r0
 8008276:	d032      	beq.n	80082de <scalbn+0x7e>
 8008278:	2200      	movs	r2, #0
 800827a:	4b37      	ldr	r3, [pc, #220]	; (8008358 <scalbn+0xf8>)
 800827c:	f000 fa34 	bl	80086e8 <__aeabi_dmul>
 8008280:	4a36      	ldr	r2, [pc, #216]	; (800835c <scalbn+0xfc>)
 8008282:	4297      	cmp	r7, r2
 8008284:	4604      	mov	r4, r0
 8008286:	460d      	mov	r5, r1
 8008288:	460b      	mov	r3, r1
 800828a:	db37      	blt.n	80082fc <scalbn+0x9c>
 800828c:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8008290:	3e36      	subs	r6, #54	; 0x36
 8008292:	443e      	add	r6, r7
 8008294:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8008298:	4296      	cmp	r6, r2
 800829a:	dd15      	ble.n	80082c8 <scalbn+0x68>
 800829c:	4622      	mov	r2, r4
 800829e:	462b      	mov	r3, r5
 80082a0:	a129      	add	r1, pc, #164	; (adr r1, 8008348 <scalbn+0xe8>)
 80082a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082a6:	f000 f85f 	bl	8008368 <copysign>
 80082aa:	a327      	add	r3, pc, #156	; (adr r3, 8008348 <scalbn+0xe8>)
 80082ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b0:	f000 fa1a 	bl	80086e8 <__aeabi_dmul>
 80082b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082b6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80082ba:	4296      	cmp	r6, r2
 80082bc:	d024      	beq.n	8008308 <scalbn+0xa8>
 80082be:	443e      	add	r6, r7
 80082c0:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80082c4:	4296      	cmp	r6, r2
 80082c6:	dce9      	bgt.n	800829c <scalbn+0x3c>
 80082c8:	2e00      	cmp	r6, #0
 80082ca:	dd09      	ble.n	80082e0 <scalbn+0x80>
 80082cc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80082d0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80082d4:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
 80082d8:	4620      	mov	r0, r4
 80082da:	4629      	mov	r1, r5
 80082dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082e0:	f116 0f35 	cmn.w	r6, #53	; 0x35
 80082e4:	da15      	bge.n	8008312 <scalbn+0xb2>
 80082e6:	f24c 3350 	movw	r3, #50000	; 0xc350
 80082ea:	429f      	cmp	r7, r3
 80082ec:	4622      	mov	r2, r4
 80082ee:	462b      	mov	r3, r5
 80082f0:	dc1d      	bgt.n	800832e <scalbn+0xce>
 80082f2:	a117      	add	r1, pc, #92	; (adr r1, 8008350 <scalbn+0xf0>)
 80082f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082f8:	f000 f836 	bl	8008368 <copysign>
 80082fc:	a314      	add	r3, pc, #80	; (adr r3, 8008350 <scalbn+0xf0>)
 80082fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008302:	f000 f9f1 	bl	80086e8 <__aeabi_dmul>
 8008306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008308:	4602      	mov	r2, r0
 800830a:	460b      	mov	r3, r1
 800830c:	f000 f83a 	bl	8008384 <__adddf3>
 8008310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008312:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008316:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800831a:	3636      	adds	r6, #54	; 0x36
 800831c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
 8008320:	4620      	mov	r0, r4
 8008322:	4629      	mov	r1, r5
 8008324:	2200      	movs	r2, #0
 8008326:	4b0e      	ldr	r3, [pc, #56]	; (8008360 <scalbn+0x100>)
 8008328:	f000 f9de 	bl	80086e8 <__aeabi_dmul>
 800832c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800832e:	a106      	add	r1, pc, #24	; (adr r1, 8008348 <scalbn+0xe8>)
 8008330:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008334:	f000 f818 	bl	8008368 <copysign>
 8008338:	a303      	add	r3, pc, #12	; (adr r3, 8008348 <scalbn+0xe8>)
 800833a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833e:	f000 f9d3 	bl	80086e8 <__aeabi_dmul>
 8008342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008344:	f3af 8000 	nop.w
 8008348:	8800759c 	.word	0x8800759c
 800834c:	7e37e43c 	.word	0x7e37e43c
 8008350:	c2f8f359 	.word	0xc2f8f359
 8008354:	01a56e1f 	.word	0x01a56e1f
 8008358:	43500000 	.word	0x43500000
 800835c:	ffff3cb0 	.word	0xffff3cb0
 8008360:	3c900000 	.word	0x3c900000
 8008364:	f3af 8000 	nop.w

08008368 <copysign>:
 8008368:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800836c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8008370:	ea43 0102 	orr.w	r1, r3, r2
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop

08008378 <__aeabi_drsub>:
 8008378:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800837c:	e002      	b.n	8008384 <__adddf3>
 800837e:	bf00      	nop

08008380 <__aeabi_dsub>:
 8008380:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08008384 <__adddf3>:
 8008384:	b530      	push	{r4, r5, lr}
 8008386:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800838a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800838e:	ea94 0f05 	teq	r4, r5
 8008392:	bf08      	it	eq
 8008394:	ea90 0f02 	teqeq	r0, r2
 8008398:	bf1f      	itttt	ne
 800839a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800839e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80083a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80083a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80083aa:	f000 80e2 	beq.w	8008572 <__adddf3+0x1ee>
 80083ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80083b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80083b6:	bfb8      	it	lt
 80083b8:	426d      	neglt	r5, r5
 80083ba:	dd0c      	ble.n	80083d6 <__adddf3+0x52>
 80083bc:	442c      	add	r4, r5
 80083be:	ea80 0202 	eor.w	r2, r0, r2
 80083c2:	ea81 0303 	eor.w	r3, r1, r3
 80083c6:	ea82 0000 	eor.w	r0, r2, r0
 80083ca:	ea83 0101 	eor.w	r1, r3, r1
 80083ce:	ea80 0202 	eor.w	r2, r0, r2
 80083d2:	ea81 0303 	eor.w	r3, r1, r3
 80083d6:	2d36      	cmp	r5, #54	; 0x36
 80083d8:	bf88      	it	hi
 80083da:	bd30      	pophi	{r4, r5, pc}
 80083dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80083e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80083e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80083e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80083ec:	d002      	beq.n	80083f4 <__adddf3+0x70>
 80083ee:	4240      	negs	r0, r0
 80083f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80083f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80083f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80083fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008400:	d002      	beq.n	8008408 <__adddf3+0x84>
 8008402:	4252      	negs	r2, r2
 8008404:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008408:	ea94 0f05 	teq	r4, r5
 800840c:	f000 80a7 	beq.w	800855e <__adddf3+0x1da>
 8008410:	f1a4 0401 	sub.w	r4, r4, #1
 8008414:	f1d5 0e20 	rsbs	lr, r5, #32
 8008418:	db0d      	blt.n	8008436 <__adddf3+0xb2>
 800841a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800841e:	fa22 f205 	lsr.w	r2, r2, r5
 8008422:	1880      	adds	r0, r0, r2
 8008424:	f141 0100 	adc.w	r1, r1, #0
 8008428:	fa03 f20e 	lsl.w	r2, r3, lr
 800842c:	1880      	adds	r0, r0, r2
 800842e:	fa43 f305 	asr.w	r3, r3, r5
 8008432:	4159      	adcs	r1, r3
 8008434:	e00e      	b.n	8008454 <__adddf3+0xd0>
 8008436:	f1a5 0520 	sub.w	r5, r5, #32
 800843a:	f10e 0e20 	add.w	lr, lr, #32
 800843e:	2a01      	cmp	r2, #1
 8008440:	fa03 fc0e 	lsl.w	ip, r3, lr
 8008444:	bf28      	it	cs
 8008446:	f04c 0c02 	orrcs.w	ip, ip, #2
 800844a:	fa43 f305 	asr.w	r3, r3, r5
 800844e:	18c0      	adds	r0, r0, r3
 8008450:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8008454:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008458:	d507      	bpl.n	800846a <__adddf3+0xe6>
 800845a:	f04f 0e00 	mov.w	lr, #0
 800845e:	f1dc 0c00 	rsbs	ip, ip, #0
 8008462:	eb7e 0000 	sbcs.w	r0, lr, r0
 8008466:	eb6e 0101 	sbc.w	r1, lr, r1
 800846a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800846e:	d31b      	bcc.n	80084a8 <__adddf3+0x124>
 8008470:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008474:	d30c      	bcc.n	8008490 <__adddf3+0x10c>
 8008476:	0849      	lsrs	r1, r1, #1
 8008478:	ea5f 0030 	movs.w	r0, r0, rrx
 800847c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8008480:	f104 0401 	add.w	r4, r4, #1
 8008484:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008488:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800848c:	f080 809a 	bcs.w	80085c4 <__adddf3+0x240>
 8008490:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8008494:	bf08      	it	eq
 8008496:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800849a:	f150 0000 	adcs.w	r0, r0, #0
 800849e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80084a2:	ea41 0105 	orr.w	r1, r1, r5
 80084a6:	bd30      	pop	{r4, r5, pc}
 80084a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80084ac:	4140      	adcs	r0, r0
 80084ae:	eb41 0101 	adc.w	r1, r1, r1
 80084b2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80084b6:	f1a4 0401 	sub.w	r4, r4, #1
 80084ba:	d1e9      	bne.n	8008490 <__adddf3+0x10c>
 80084bc:	f091 0f00 	teq	r1, #0
 80084c0:	bf04      	itt	eq
 80084c2:	4601      	moveq	r1, r0
 80084c4:	2000      	moveq	r0, #0
 80084c6:	fab1 f381 	clz	r3, r1
 80084ca:	bf08      	it	eq
 80084cc:	3320      	addeq	r3, #32
 80084ce:	f1a3 030b 	sub.w	r3, r3, #11
 80084d2:	f1b3 0220 	subs.w	r2, r3, #32
 80084d6:	da0c      	bge.n	80084f2 <__adddf3+0x16e>
 80084d8:	320c      	adds	r2, #12
 80084da:	dd08      	ble.n	80084ee <__adddf3+0x16a>
 80084dc:	f102 0c14 	add.w	ip, r2, #20
 80084e0:	f1c2 020c 	rsb	r2, r2, #12
 80084e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80084e8:	fa21 f102 	lsr.w	r1, r1, r2
 80084ec:	e00c      	b.n	8008508 <__adddf3+0x184>
 80084ee:	f102 0214 	add.w	r2, r2, #20
 80084f2:	bfd8      	it	le
 80084f4:	f1c2 0c20 	rsble	ip, r2, #32
 80084f8:	fa01 f102 	lsl.w	r1, r1, r2
 80084fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008500:	bfdc      	itt	le
 8008502:	ea41 010c 	orrle.w	r1, r1, ip
 8008506:	4090      	lslle	r0, r2
 8008508:	1ae4      	subs	r4, r4, r3
 800850a:	bfa2      	ittt	ge
 800850c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008510:	4329      	orrge	r1, r5
 8008512:	bd30      	popge	{r4, r5, pc}
 8008514:	ea6f 0404 	mvn.w	r4, r4
 8008518:	3c1f      	subs	r4, #31
 800851a:	da1c      	bge.n	8008556 <__adddf3+0x1d2>
 800851c:	340c      	adds	r4, #12
 800851e:	dc0e      	bgt.n	800853e <__adddf3+0x1ba>
 8008520:	f104 0414 	add.w	r4, r4, #20
 8008524:	f1c4 0220 	rsb	r2, r4, #32
 8008528:	fa20 f004 	lsr.w	r0, r0, r4
 800852c:	fa01 f302 	lsl.w	r3, r1, r2
 8008530:	ea40 0003 	orr.w	r0, r0, r3
 8008534:	fa21 f304 	lsr.w	r3, r1, r4
 8008538:	ea45 0103 	orr.w	r1, r5, r3
 800853c:	bd30      	pop	{r4, r5, pc}
 800853e:	f1c4 040c 	rsb	r4, r4, #12
 8008542:	f1c4 0220 	rsb	r2, r4, #32
 8008546:	fa20 f002 	lsr.w	r0, r0, r2
 800854a:	fa01 f304 	lsl.w	r3, r1, r4
 800854e:	ea40 0003 	orr.w	r0, r0, r3
 8008552:	4629      	mov	r1, r5
 8008554:	bd30      	pop	{r4, r5, pc}
 8008556:	fa21 f004 	lsr.w	r0, r1, r4
 800855a:	4629      	mov	r1, r5
 800855c:	bd30      	pop	{r4, r5, pc}
 800855e:	f094 0f00 	teq	r4, #0
 8008562:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8008566:	bf06      	itte	eq
 8008568:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800856c:	3401      	addeq	r4, #1
 800856e:	3d01      	subne	r5, #1
 8008570:	e74e      	b.n	8008410 <__adddf3+0x8c>
 8008572:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008576:	bf18      	it	ne
 8008578:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800857c:	d029      	beq.n	80085d2 <__adddf3+0x24e>
 800857e:	ea94 0f05 	teq	r4, r5
 8008582:	bf08      	it	eq
 8008584:	ea90 0f02 	teqeq	r0, r2
 8008588:	d005      	beq.n	8008596 <__adddf3+0x212>
 800858a:	ea54 0c00 	orrs.w	ip, r4, r0
 800858e:	bf04      	itt	eq
 8008590:	4619      	moveq	r1, r3
 8008592:	4610      	moveq	r0, r2
 8008594:	bd30      	pop	{r4, r5, pc}
 8008596:	ea91 0f03 	teq	r1, r3
 800859a:	bf1e      	ittt	ne
 800859c:	2100      	movne	r1, #0
 800859e:	2000      	movne	r0, #0
 80085a0:	bd30      	popne	{r4, r5, pc}
 80085a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80085a6:	d105      	bne.n	80085b4 <__adddf3+0x230>
 80085a8:	0040      	lsls	r0, r0, #1
 80085aa:	4149      	adcs	r1, r1
 80085ac:	bf28      	it	cs
 80085ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80085b2:	bd30      	pop	{r4, r5, pc}
 80085b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80085b8:	bf3c      	itt	cc
 80085ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80085be:	bd30      	popcc	{r4, r5, pc}
 80085c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80085c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80085c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80085cc:	f04f 0000 	mov.w	r0, #0
 80085d0:	bd30      	pop	{r4, r5, pc}
 80085d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80085d6:	bf1a      	itte	ne
 80085d8:	4619      	movne	r1, r3
 80085da:	4610      	movne	r0, r2
 80085dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80085e0:	bf1c      	itt	ne
 80085e2:	460b      	movne	r3, r1
 80085e4:	4602      	movne	r2, r0
 80085e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80085ea:	bf06      	itte	eq
 80085ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80085f0:	ea91 0f03 	teqeq	r1, r3
 80085f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80085f8:	bd30      	pop	{r4, r5, pc}
 80085fa:	bf00      	nop

080085fc <__aeabi_ui2d>:
 80085fc:	f090 0f00 	teq	r0, #0
 8008600:	bf04      	itt	eq
 8008602:	2100      	moveq	r1, #0
 8008604:	4770      	bxeq	lr
 8008606:	b530      	push	{r4, r5, lr}
 8008608:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800860c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008610:	f04f 0500 	mov.w	r5, #0
 8008614:	f04f 0100 	mov.w	r1, #0
 8008618:	e750      	b.n	80084bc <__adddf3+0x138>
 800861a:	bf00      	nop

0800861c <__aeabi_i2d>:
 800861c:	f090 0f00 	teq	r0, #0
 8008620:	bf04      	itt	eq
 8008622:	2100      	moveq	r1, #0
 8008624:	4770      	bxeq	lr
 8008626:	b530      	push	{r4, r5, lr}
 8008628:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800862c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008630:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8008634:	bf48      	it	mi
 8008636:	4240      	negmi	r0, r0
 8008638:	f04f 0100 	mov.w	r1, #0
 800863c:	e73e      	b.n	80084bc <__adddf3+0x138>
 800863e:	bf00      	nop

08008640 <__aeabi_f2d>:
 8008640:	0042      	lsls	r2, r0, #1
 8008642:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8008646:	ea4f 0131 	mov.w	r1, r1, rrx
 800864a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800864e:	bf1f      	itttt	ne
 8008650:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8008654:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8008658:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800865c:	4770      	bxne	lr
 800865e:	f092 0f00 	teq	r2, #0
 8008662:	bf14      	ite	ne
 8008664:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8008668:	4770      	bxeq	lr
 800866a:	b530      	push	{r4, r5, lr}
 800866c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8008670:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008678:	e720      	b.n	80084bc <__adddf3+0x138>
 800867a:	bf00      	nop

0800867c <__aeabi_ul2d>:
 800867c:	ea50 0201 	orrs.w	r2, r0, r1
 8008680:	bf08      	it	eq
 8008682:	4770      	bxeq	lr
 8008684:	b530      	push	{r4, r5, lr}
 8008686:	f04f 0500 	mov.w	r5, #0
 800868a:	e00a      	b.n	80086a2 <__aeabi_l2d+0x16>

0800868c <__aeabi_l2d>:
 800868c:	ea50 0201 	orrs.w	r2, r0, r1
 8008690:	bf08      	it	eq
 8008692:	4770      	bxeq	lr
 8008694:	b530      	push	{r4, r5, lr}
 8008696:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800869a:	d502      	bpl.n	80086a2 <__aeabi_l2d+0x16>
 800869c:	4240      	negs	r0, r0
 800869e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80086a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80086a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80086aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80086ae:	f43f aedc 	beq.w	800846a <__adddf3+0xe6>
 80086b2:	f04f 0203 	mov.w	r2, #3
 80086b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80086ba:	bf18      	it	ne
 80086bc:	3203      	addne	r2, #3
 80086be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80086c2:	bf18      	it	ne
 80086c4:	3203      	addne	r2, #3
 80086c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80086ca:	f1c2 0320 	rsb	r3, r2, #32
 80086ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80086d2:	fa20 f002 	lsr.w	r0, r0, r2
 80086d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80086da:	ea40 000e 	orr.w	r0, r0, lr
 80086de:	fa21 f102 	lsr.w	r1, r1, r2
 80086e2:	4414      	add	r4, r2
 80086e4:	e6c1      	b.n	800846a <__adddf3+0xe6>
 80086e6:	bf00      	nop

080086e8 <__aeabi_dmul>:
 80086e8:	b570      	push	{r4, r5, r6, lr}
 80086ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086f6:	bf1d      	ittte	ne
 80086f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086fc:	ea94 0f0c 	teqne	r4, ip
 8008700:	ea95 0f0c 	teqne	r5, ip
 8008704:	f000 f8de 	bleq	80088c4 <__aeabi_dmul+0x1dc>
 8008708:	442c      	add	r4, r5
 800870a:	ea81 0603 	eor.w	r6, r1, r3
 800870e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008712:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008716:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800871a:	bf18      	it	ne
 800871c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008720:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008724:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008728:	d038      	beq.n	800879c <__aeabi_dmul+0xb4>
 800872a:	fba0 ce02 	umull	ip, lr, r0, r2
 800872e:	f04f 0500 	mov.w	r5, #0
 8008732:	fbe1 e502 	umlal	lr, r5, r1, r2
 8008736:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800873a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800873e:	f04f 0600 	mov.w	r6, #0
 8008742:	fbe1 5603 	umlal	r5, r6, r1, r3
 8008746:	f09c 0f00 	teq	ip, #0
 800874a:	bf18      	it	ne
 800874c:	f04e 0e01 	orrne.w	lr, lr, #1
 8008750:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8008754:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8008758:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800875c:	d204      	bcs.n	8008768 <__aeabi_dmul+0x80>
 800875e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8008762:	416d      	adcs	r5, r5
 8008764:	eb46 0606 	adc.w	r6, r6, r6
 8008768:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800876c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8008770:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8008774:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008778:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800877c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008780:	bf88      	it	hi
 8008782:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008786:	d81e      	bhi.n	80087c6 <__aeabi_dmul+0xde>
 8008788:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800878c:	bf08      	it	eq
 800878e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008792:	f150 0000 	adcs.w	r0, r0, #0
 8008796:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800879a:	bd70      	pop	{r4, r5, r6, pc}
 800879c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80087a0:	ea46 0101 	orr.w	r1, r6, r1
 80087a4:	ea40 0002 	orr.w	r0, r0, r2
 80087a8:	ea81 0103 	eor.w	r1, r1, r3
 80087ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80087b0:	bfc2      	ittt	gt
 80087b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80087b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80087ba:	bd70      	popgt	{r4, r5, r6, pc}
 80087bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80087c0:	f04f 0e00 	mov.w	lr, #0
 80087c4:	3c01      	subs	r4, #1
 80087c6:	f300 80ab 	bgt.w	8008920 <__aeabi_dmul+0x238>
 80087ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80087ce:	bfde      	ittt	le
 80087d0:	2000      	movle	r0, #0
 80087d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80087d6:	bd70      	pople	{r4, r5, r6, pc}
 80087d8:	f1c4 0400 	rsb	r4, r4, #0
 80087dc:	3c20      	subs	r4, #32
 80087de:	da35      	bge.n	800884c <__aeabi_dmul+0x164>
 80087e0:	340c      	adds	r4, #12
 80087e2:	dc1b      	bgt.n	800881c <__aeabi_dmul+0x134>
 80087e4:	f104 0414 	add.w	r4, r4, #20
 80087e8:	f1c4 0520 	rsb	r5, r4, #32
 80087ec:	fa00 f305 	lsl.w	r3, r0, r5
 80087f0:	fa20 f004 	lsr.w	r0, r0, r4
 80087f4:	fa01 f205 	lsl.w	r2, r1, r5
 80087f8:	ea40 0002 	orr.w	r0, r0, r2
 80087fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008808:	fa21 f604 	lsr.w	r6, r1, r4
 800880c:	eb42 0106 	adc.w	r1, r2, r6
 8008810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008814:	bf08      	it	eq
 8008816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800881a:	bd70      	pop	{r4, r5, r6, pc}
 800881c:	f1c4 040c 	rsb	r4, r4, #12
 8008820:	f1c4 0520 	rsb	r5, r4, #32
 8008824:	fa00 f304 	lsl.w	r3, r0, r4
 8008828:	fa20 f005 	lsr.w	r0, r0, r5
 800882c:	fa01 f204 	lsl.w	r2, r1, r4
 8008830:	ea40 0002 	orr.w	r0, r0, r2
 8008834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008838:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800883c:	f141 0100 	adc.w	r1, r1, #0
 8008840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008844:	bf08      	it	eq
 8008846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800884a:	bd70      	pop	{r4, r5, r6, pc}
 800884c:	f1c4 0520 	rsb	r5, r4, #32
 8008850:	fa00 f205 	lsl.w	r2, r0, r5
 8008854:	ea4e 0e02 	orr.w	lr, lr, r2
 8008858:	fa20 f304 	lsr.w	r3, r0, r4
 800885c:	fa01 f205 	lsl.w	r2, r1, r5
 8008860:	ea43 0302 	orr.w	r3, r3, r2
 8008864:	fa21 f004 	lsr.w	r0, r1, r4
 8008868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800886c:	fa21 f204 	lsr.w	r2, r1, r4
 8008870:	ea20 0002 	bic.w	r0, r0, r2
 8008874:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800887c:	bf08      	it	eq
 800887e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008882:	bd70      	pop	{r4, r5, r6, pc}
 8008884:	f094 0f00 	teq	r4, #0
 8008888:	d10f      	bne.n	80088aa <__aeabi_dmul+0x1c2>
 800888a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800888e:	0040      	lsls	r0, r0, #1
 8008890:	eb41 0101 	adc.w	r1, r1, r1
 8008894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008898:	bf08      	it	eq
 800889a:	3c01      	subeq	r4, #1
 800889c:	d0f7      	beq.n	800888e <__aeabi_dmul+0x1a6>
 800889e:	ea41 0106 	orr.w	r1, r1, r6
 80088a2:	f095 0f00 	teq	r5, #0
 80088a6:	bf18      	it	ne
 80088a8:	4770      	bxne	lr
 80088aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80088ae:	0052      	lsls	r2, r2, #1
 80088b0:	eb43 0303 	adc.w	r3, r3, r3
 80088b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80088b8:	bf08      	it	eq
 80088ba:	3d01      	subeq	r5, #1
 80088bc:	d0f7      	beq.n	80088ae <__aeabi_dmul+0x1c6>
 80088be:	ea43 0306 	orr.w	r3, r3, r6
 80088c2:	4770      	bx	lr
 80088c4:	ea94 0f0c 	teq	r4, ip
 80088c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80088cc:	bf18      	it	ne
 80088ce:	ea95 0f0c 	teqne	r5, ip
 80088d2:	d00c      	beq.n	80088ee <__aeabi_dmul+0x206>
 80088d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80088d8:	bf18      	it	ne
 80088da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80088de:	d1d1      	bne.n	8008884 <__aeabi_dmul+0x19c>
 80088e0:	ea81 0103 	eor.w	r1, r1, r3
 80088e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80088e8:	f04f 0000 	mov.w	r0, #0
 80088ec:	bd70      	pop	{r4, r5, r6, pc}
 80088ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80088f2:	bf06      	itte	eq
 80088f4:	4610      	moveq	r0, r2
 80088f6:	4619      	moveq	r1, r3
 80088f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80088fc:	d019      	beq.n	8008932 <__aeabi_dmul+0x24a>
 80088fe:	ea94 0f0c 	teq	r4, ip
 8008902:	d102      	bne.n	800890a <__aeabi_dmul+0x222>
 8008904:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008908:	d113      	bne.n	8008932 <__aeabi_dmul+0x24a>
 800890a:	ea95 0f0c 	teq	r5, ip
 800890e:	d105      	bne.n	800891c <__aeabi_dmul+0x234>
 8008910:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008914:	bf1c      	itt	ne
 8008916:	4610      	movne	r0, r2
 8008918:	4619      	movne	r1, r3
 800891a:	d10a      	bne.n	8008932 <__aeabi_dmul+0x24a>
 800891c:	ea81 0103 	eor.w	r1, r1, r3
 8008920:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008924:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008928:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800892c:	f04f 0000 	mov.w	r0, #0
 8008930:	bd70      	pop	{r4, r5, r6, pc}
 8008932:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008936:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800893a:	bd70      	pop	{r4, r5, r6, pc}

0800893c <__aeabi_ddiv>:
 800893c:	b570      	push	{r4, r5, r6, lr}
 800893e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8008942:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008946:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800894a:	bf1d      	ittte	ne
 800894c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008950:	ea94 0f0c 	teqne	r4, ip
 8008954:	ea95 0f0c 	teqne	r5, ip
 8008958:	f000 f8a7 	bleq	8008aaa <__aeabi_ddiv+0x16e>
 800895c:	eba4 0405 	sub.w	r4, r4, r5
 8008960:	ea81 0e03 	eor.w	lr, r1, r3
 8008964:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008968:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800896c:	f000 8088 	beq.w	8008a80 <__aeabi_ddiv+0x144>
 8008970:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008974:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8008978:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800897c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008980:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008984:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008988:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800898c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008990:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008994:	429d      	cmp	r5, r3
 8008996:	bf08      	it	eq
 8008998:	4296      	cmpeq	r6, r2
 800899a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800899e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80089a2:	d202      	bcs.n	80089aa <__aeabi_ddiv+0x6e>
 80089a4:	085b      	lsrs	r3, r3, #1
 80089a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80089aa:	1ab6      	subs	r6, r6, r2
 80089ac:	eb65 0503 	sbc.w	r5, r5, r3
 80089b0:	085b      	lsrs	r3, r3, #1
 80089b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80089b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80089ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80089be:	ebb6 0e02 	subs.w	lr, r6, r2
 80089c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80089c6:	bf22      	ittt	cs
 80089c8:	1ab6      	subcs	r6, r6, r2
 80089ca:	4675      	movcs	r5, lr
 80089cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80089d0:	085b      	lsrs	r3, r3, #1
 80089d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80089d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80089da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80089de:	bf22      	ittt	cs
 80089e0:	1ab6      	subcs	r6, r6, r2
 80089e2:	4675      	movcs	r5, lr
 80089e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80089e8:	085b      	lsrs	r3, r3, #1
 80089ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80089ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80089f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80089f6:	bf22      	ittt	cs
 80089f8:	1ab6      	subcs	r6, r6, r2
 80089fa:	4675      	movcs	r5, lr
 80089fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008a00:	085b      	lsrs	r3, r3, #1
 8008a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8008a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8008a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008a0e:	bf22      	ittt	cs
 8008a10:	1ab6      	subcs	r6, r6, r2
 8008a12:	4675      	movcs	r5, lr
 8008a14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008a18:	ea55 0e06 	orrs.w	lr, r5, r6
 8008a1c:	d018      	beq.n	8008a50 <__aeabi_ddiv+0x114>
 8008a1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8008a22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8008a26:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8008a2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008a2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8008a32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008a36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8008a3a:	d1c0      	bne.n	80089be <__aeabi_ddiv+0x82>
 8008a3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008a40:	d10b      	bne.n	8008a5a <__aeabi_ddiv+0x11e>
 8008a42:	ea41 0100 	orr.w	r1, r1, r0
 8008a46:	f04f 0000 	mov.w	r0, #0
 8008a4a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8008a4e:	e7b6      	b.n	80089be <__aeabi_ddiv+0x82>
 8008a50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008a54:	bf04      	itt	eq
 8008a56:	4301      	orreq	r1, r0
 8008a58:	2000      	moveq	r0, #0
 8008a5a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008a5e:	bf88      	it	hi
 8008a60:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008a64:	f63f aeaf 	bhi.w	80087c6 <__aeabi_dmul+0xde>
 8008a68:	ebb5 0c03 	subs.w	ip, r5, r3
 8008a6c:	bf04      	itt	eq
 8008a6e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8008a72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008a76:	f150 0000 	adcs.w	r0, r0, #0
 8008a7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008a7e:	bd70      	pop	{r4, r5, r6, pc}
 8008a80:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008a84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008a88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008a8c:	bfc2      	ittt	gt
 8008a8e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008a92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008a96:	bd70      	popgt	{r4, r5, r6, pc}
 8008a98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9c:	f04f 0e00 	mov.w	lr, #0
 8008aa0:	3c01      	subs	r4, #1
 8008aa2:	e690      	b.n	80087c6 <__aeabi_dmul+0xde>
 8008aa4:	ea45 0e06 	orr.w	lr, r5, r6
 8008aa8:	e68d      	b.n	80087c6 <__aeabi_dmul+0xde>
 8008aaa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008aae:	ea94 0f0c 	teq	r4, ip
 8008ab2:	bf08      	it	eq
 8008ab4:	ea95 0f0c 	teqeq	r5, ip
 8008ab8:	f43f af3b 	beq.w	8008932 <__aeabi_dmul+0x24a>
 8008abc:	ea94 0f0c 	teq	r4, ip
 8008ac0:	d10a      	bne.n	8008ad8 <__aeabi_ddiv+0x19c>
 8008ac2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008ac6:	f47f af34 	bne.w	8008932 <__aeabi_dmul+0x24a>
 8008aca:	ea95 0f0c 	teq	r5, ip
 8008ace:	f47f af25 	bne.w	800891c <__aeabi_dmul+0x234>
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	e72c      	b.n	8008932 <__aeabi_dmul+0x24a>
 8008ad8:	ea95 0f0c 	teq	r5, ip
 8008adc:	d106      	bne.n	8008aec <__aeabi_ddiv+0x1b0>
 8008ade:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008ae2:	f43f aefd 	beq.w	80088e0 <__aeabi_dmul+0x1f8>
 8008ae6:	4610      	mov	r0, r2
 8008ae8:	4619      	mov	r1, r3
 8008aea:	e722      	b.n	8008932 <__aeabi_dmul+0x24a>
 8008aec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008af0:	bf18      	it	ne
 8008af2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008af6:	f47f aec5 	bne.w	8008884 <__aeabi_dmul+0x19c>
 8008afa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008afe:	f47f af0d 	bne.w	800891c <__aeabi_dmul+0x234>
 8008b02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008b06:	f47f aeeb 	bne.w	80088e0 <__aeabi_dmul+0x1f8>
 8008b0a:	e712      	b.n	8008932 <__aeabi_dmul+0x24a>

08008b0c <__gedf2>:
 8008b0c:	f04f 3cff 	mov.w	ip, #4294967295
 8008b10:	e006      	b.n	8008b20 <__cmpdf2+0x4>
 8008b12:	bf00      	nop

08008b14 <__ledf2>:
 8008b14:	f04f 0c01 	mov.w	ip, #1
 8008b18:	e002      	b.n	8008b20 <__cmpdf2+0x4>
 8008b1a:	bf00      	nop

08008b1c <__cmpdf2>:
 8008b1c:	f04f 0c01 	mov.w	ip, #1
 8008b20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8008b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008b30:	bf18      	it	ne
 8008b32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8008b36:	d01b      	beq.n	8008b70 <__cmpdf2+0x54>
 8008b38:	b001      	add	sp, #4
 8008b3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008b3e:	bf0c      	ite	eq
 8008b40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8008b44:	ea91 0f03 	teqne	r1, r3
 8008b48:	bf02      	ittt	eq
 8008b4a:	ea90 0f02 	teqeq	r0, r2
 8008b4e:	2000      	moveq	r0, #0
 8008b50:	4770      	bxeq	lr
 8008b52:	f110 0f00 	cmn.w	r0, #0
 8008b56:	ea91 0f03 	teq	r1, r3
 8008b5a:	bf58      	it	pl
 8008b5c:	4299      	cmppl	r1, r3
 8008b5e:	bf08      	it	eq
 8008b60:	4290      	cmpeq	r0, r2
 8008b62:	bf2c      	ite	cs
 8008b64:	17d8      	asrcs	r0, r3, #31
 8008b66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008b6a:	f040 0001 	orr.w	r0, r0, #1
 8008b6e:	4770      	bx	lr
 8008b70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008b78:	d102      	bne.n	8008b80 <__cmpdf2+0x64>
 8008b7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008b7e:	d107      	bne.n	8008b90 <__cmpdf2+0x74>
 8008b80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008b88:	d1d6      	bne.n	8008b38 <__cmpdf2+0x1c>
 8008b8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008b8e:	d0d3      	beq.n	8008b38 <__cmpdf2+0x1c>
 8008b90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008b94:	4770      	bx	lr
 8008b96:	bf00      	nop

08008b98 <__aeabi_cdrcmple>:
 8008b98:	4684      	mov	ip, r0
 8008b9a:	4610      	mov	r0, r2
 8008b9c:	4662      	mov	r2, ip
 8008b9e:	468c      	mov	ip, r1
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	4663      	mov	r3, ip
 8008ba4:	e000      	b.n	8008ba8 <__aeabi_cdcmpeq>
 8008ba6:	bf00      	nop

08008ba8 <__aeabi_cdcmpeq>:
 8008ba8:	b501      	push	{r0, lr}
 8008baa:	f7ff ffb7 	bl	8008b1c <__cmpdf2>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	bf48      	it	mi
 8008bb2:	f110 0f00 	cmnmi.w	r0, #0
 8008bb6:	bd01      	pop	{r0, pc}

08008bb8 <__aeabi_dcmpeq>:
 8008bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008bbc:	f7ff fff4 	bl	8008ba8 <__aeabi_cdcmpeq>
 8008bc0:	bf0c      	ite	eq
 8008bc2:	2001      	moveq	r0, #1
 8008bc4:	2000      	movne	r0, #0
 8008bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8008bca:	bf00      	nop

08008bcc <__aeabi_dcmplt>:
 8008bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008bd0:	f7ff ffea 	bl	8008ba8 <__aeabi_cdcmpeq>
 8008bd4:	bf34      	ite	cc
 8008bd6:	2001      	movcc	r0, #1
 8008bd8:	2000      	movcs	r0, #0
 8008bda:	f85d fb08 	ldr.w	pc, [sp], #8
 8008bde:	bf00      	nop

08008be0 <__aeabi_dcmple>:
 8008be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008be4:	f7ff ffe0 	bl	8008ba8 <__aeabi_cdcmpeq>
 8008be8:	bf94      	ite	ls
 8008bea:	2001      	movls	r0, #1
 8008bec:	2000      	movhi	r0, #0
 8008bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8008bf2:	bf00      	nop

08008bf4 <__aeabi_dcmpge>:
 8008bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008bf8:	f7ff ffce 	bl	8008b98 <__aeabi_cdrcmple>
 8008bfc:	bf94      	ite	ls
 8008bfe:	2001      	movls	r0, #1
 8008c00:	2000      	movhi	r0, #0
 8008c02:	f85d fb08 	ldr.w	pc, [sp], #8
 8008c06:	bf00      	nop

08008c08 <__aeabi_dcmpgt>:
 8008c08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008c0c:	f7ff ffc4 	bl	8008b98 <__aeabi_cdrcmple>
 8008c10:	bf34      	ite	cc
 8008c12:	2001      	movcc	r0, #1
 8008c14:	2000      	movcs	r0, #0
 8008c16:	f85d fb08 	ldr.w	pc, [sp], #8
 8008c1a:	bf00      	nop

08008c1c <__aeabi_d2iz>:
 8008c1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008c20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008c24:	d215      	bcs.n	8008c52 <__aeabi_d2iz+0x36>
 8008c26:	d511      	bpl.n	8008c4c <__aeabi_d2iz+0x30>
 8008c28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008c2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008c30:	d912      	bls.n	8008c58 <__aeabi_d2iz+0x3c>
 8008c32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008c36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008c3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008c3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008c42:	fa23 f002 	lsr.w	r0, r3, r2
 8008c46:	bf18      	it	ne
 8008c48:	4240      	negne	r0, r0
 8008c4a:	4770      	bx	lr
 8008c4c:	f04f 0000 	mov.w	r0, #0
 8008c50:	4770      	bx	lr
 8008c52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008c56:	d105      	bne.n	8008c64 <__aeabi_d2iz+0x48>
 8008c58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008c5c:	bf08      	it	eq
 8008c5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008c62:	4770      	bx	lr
 8008c64:	f04f 0000 	mov.w	r0, #0
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop

08008c6c <__aeabi_d2uiz>:
 8008c6c:	004a      	lsls	r2, r1, #1
 8008c6e:	d211      	bcs.n	8008c94 <__aeabi_d2uiz+0x28>
 8008c70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008c74:	d211      	bcs.n	8008c9a <__aeabi_d2uiz+0x2e>
 8008c76:	d50d      	bpl.n	8008c94 <__aeabi_d2uiz+0x28>
 8008c78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008c7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008c80:	d40e      	bmi.n	8008ca0 <__aeabi_d2uiz+0x34>
 8008c82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008c86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008c8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8008c92:	4770      	bx	lr
 8008c94:	f04f 0000 	mov.w	r0, #0
 8008c98:	4770      	bx	lr
 8008c9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008c9e:	d102      	bne.n	8008ca6 <__aeabi_d2uiz+0x3a>
 8008ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca4:	4770      	bx	lr
 8008ca6:	f04f 0000 	mov.w	r0, #0
 8008caa:	4770      	bx	lr

08008cac <__errno>:
 8008cac:	4b01      	ldr	r3, [pc, #4]	; (8008cb4 <__errno+0x8>)
 8008cae:	6818      	ldr	r0, [r3, #0]
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	1ffe8a60 	.word	0x1ffe8a60

08008cb8 <memcpy>:
 8008cb8:	b510      	push	{r4, lr}
 8008cba:	1e43      	subs	r3, r0, #1
 8008cbc:	440a      	add	r2, r1
 8008cbe:	4291      	cmp	r1, r2
 8008cc0:	d004      	beq.n	8008ccc <memcpy+0x14>
 8008cc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cca:	e7f8      	b.n	8008cbe <memcpy+0x6>
 8008ccc:	bd10      	pop	{r4, pc}

08008cce <memset>:
 8008cce:	4402      	add	r2, r0
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d002      	beq.n	8008cdc <memset+0xe>
 8008cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8008cda:	e7fa      	b.n	8008cd2 <memset+0x4>
 8008cdc:	4770      	bx	lr

08008cde <__cvt>:
 8008cde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce2:	b088      	sub	sp, #32
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008ce8:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008cea:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8008cec:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008cf0:	461d      	mov	r5, r3
 8008cf2:	bfb8      	it	lt
 8008cf4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008cf8:	f027 0720 	bic.w	r7, r7, #32
 8008cfc:	bfb6      	itet	lt
 8008cfe:	461d      	movlt	r5, r3
 8008d00:	2300      	movge	r3, #0
 8008d02:	232d      	movlt	r3, #45	; 0x2d
 8008d04:	4614      	mov	r4, r2
 8008d06:	bfb8      	it	lt
 8008d08:	4614      	movlt	r4, r2
 8008d0a:	2f46      	cmp	r7, #70	; 0x46
 8008d0c:	700b      	strb	r3, [r1, #0]
 8008d0e:	d003      	beq.n	8008d18 <__cvt+0x3a>
 8008d10:	2f45      	cmp	r7, #69	; 0x45
 8008d12:	d103      	bne.n	8008d1c <__cvt+0x3e>
 8008d14:	3601      	adds	r6, #1
 8008d16:	e001      	b.n	8008d1c <__cvt+0x3e>
 8008d18:	2303      	movs	r3, #3
 8008d1a:	e000      	b.n	8008d1e <__cvt+0x40>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	e88d 0448 	stmia.w	sp, {r3, r6, sl}
 8008d22:	ab06      	add	r3, sp, #24
 8008d24:	9303      	str	r3, [sp, #12]
 8008d26:	ab07      	add	r3, sp, #28
 8008d28:	9304      	str	r3, [sp, #16]
 8008d2a:	4622      	mov	r2, r4
 8008d2c:	462b      	mov	r3, r5
 8008d2e:	f000 fe5f 	bl	80099f0 <_dtoa_r>
 8008d32:	2f47      	cmp	r7, #71	; 0x47
 8008d34:	4680      	mov	r8, r0
 8008d36:	d102      	bne.n	8008d3e <__cvt+0x60>
 8008d38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d3a:	07db      	lsls	r3, r3, #31
 8008d3c:	d526      	bpl.n	8008d8c <__cvt+0xae>
 8008d3e:	2f46      	cmp	r7, #70	; 0x46
 8008d40:	eb08 0906 	add.w	r9, r8, r6
 8008d44:	d111      	bne.n	8008d6a <__cvt+0x8c>
 8008d46:	f898 3000 	ldrb.w	r3, [r8]
 8008d4a:	2b30      	cmp	r3, #48	; 0x30
 8008d4c:	d10a      	bne.n	8008d64 <__cvt+0x86>
 8008d4e:	4620      	mov	r0, r4
 8008d50:	4629      	mov	r1, r5
 8008d52:	2200      	movs	r2, #0
 8008d54:	2300      	movs	r3, #0
 8008d56:	f7ff ff2f 	bl	8008bb8 <__aeabi_dcmpeq>
 8008d5a:	b918      	cbnz	r0, 8008d64 <__cvt+0x86>
 8008d5c:	f1c6 0601 	rsb	r6, r6, #1
 8008d60:	f8ca 6000 	str.w	r6, [sl]
 8008d64:	f8da 3000 	ldr.w	r3, [sl]
 8008d68:	4499      	add	r9, r3
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	4629      	mov	r1, r5
 8008d6e:	2200      	movs	r2, #0
 8008d70:	2300      	movs	r3, #0
 8008d72:	f7ff ff21 	bl	8008bb8 <__aeabi_dcmpeq>
 8008d76:	b108      	cbz	r0, 8008d7c <__cvt+0x9e>
 8008d78:	f8cd 901c 	str.w	r9, [sp, #28]
 8008d7c:	9b07      	ldr	r3, [sp, #28]
 8008d7e:	454b      	cmp	r3, r9
 8008d80:	d204      	bcs.n	8008d8c <__cvt+0xae>
 8008d82:	1c5a      	adds	r2, r3, #1
 8008d84:	9207      	str	r2, [sp, #28]
 8008d86:	2230      	movs	r2, #48	; 0x30
 8008d88:	701a      	strb	r2, [r3, #0]
 8008d8a:	e7f7      	b.n	8008d7c <__cvt+0x9e>
 8008d8c:	9b07      	ldr	r3, [sp, #28]
 8008d8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008d90:	ebc8 0303 	rsb	r3, r8, r3
 8008d94:	4640      	mov	r0, r8
 8008d96:	6013      	str	r3, [r2, #0]
 8008d98:	b008      	add	sp, #32
 8008d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008d9e <__exponent>:
 8008d9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008da0:	4603      	mov	r3, r0
 8008da2:	2900      	cmp	r1, #0
 8008da4:	bfb8      	it	lt
 8008da6:	4249      	neglt	r1, r1
 8008da8:	f803 2b02 	strb.w	r2, [r3], #2
 8008dac:	bfb4      	ite	lt
 8008dae:	222d      	movlt	r2, #45	; 0x2d
 8008db0:	222b      	movge	r2, #43	; 0x2b
 8008db2:	2909      	cmp	r1, #9
 8008db4:	7042      	strb	r2, [r0, #1]
 8008db6:	dd19      	ble.n	8008dec <__exponent+0x4e>
 8008db8:	f10d 0407 	add.w	r4, sp, #7
 8008dbc:	4626      	mov	r6, r4
 8008dbe:	220a      	movs	r2, #10
 8008dc0:	fb91 f5f2 	sdiv	r5, r1, r2
 8008dc4:	fb02 1115 	mls	r1, r2, r5, r1
 8008dc8:	3130      	adds	r1, #48	; 0x30
 8008dca:	2d09      	cmp	r5, #9
 8008dcc:	f804 1d01 	strb.w	r1, [r4, #-1]!
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	dcf4      	bgt.n	8008dbe <__exponent+0x20>
 8008dd4:	3130      	adds	r1, #48	; 0x30
 8008dd6:	1e65      	subs	r5, r4, #1
 8008dd8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008ddc:	42b5      	cmp	r5, r6
 8008dde:	461a      	mov	r2, r3
 8008de0:	d20a      	bcs.n	8008df8 <__exponent+0x5a>
 8008de2:	f815 2b01 	ldrb.w	r2, [r5], #1
 8008de6:	f803 2b01 	strb.w	r2, [r3], #1
 8008dea:	e7f7      	b.n	8008ddc <__exponent+0x3e>
 8008dec:	2430      	movs	r4, #48	; 0x30
 8008dee:	461a      	mov	r2, r3
 8008df0:	4421      	add	r1, r4
 8008df2:	f802 4b02 	strb.w	r4, [r2], #2
 8008df6:	7059      	strb	r1, [r3, #1]
 8008df8:	1a10      	subs	r0, r2, r0
 8008dfa:	b002      	add	sp, #8
 8008dfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08008e00 <_printf_float>:
 8008e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e04:	b091      	sub	sp, #68	; 0x44
 8008e06:	468b      	mov	fp, r1
 8008e08:	4615      	mov	r5, r2
 8008e0a:	461e      	mov	r6, r3
 8008e0c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8008e0e:	4604      	mov	r4, r0
 8008e10:	f001 fd28 	bl	800a864 <_localeconv_r>
 8008e14:	f8d0 a000 	ldr.w	sl, [r0]
 8008e18:	4650      	mov	r0, sl
 8008e1a:	f000 fc91 	bl	8009740 <strlen>
 8008e1e:	2300      	movs	r3, #0
 8008e20:	930e      	str	r3, [sp, #56]	; 0x38
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	9009      	str	r0, [sp, #36]	; 0x24
 8008e26:	3307      	adds	r3, #7
 8008e28:	f023 0307 	bic.w	r3, r3, #7
 8008e2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008e30:	f103 0208 	add.w	r2, r3, #8
 8008e34:	f89b 8018 	ldrb.w	r8, [fp, #24]
 8008e38:	603a      	str	r2, [r7, #0]
 8008e3a:	e9cb 0112 	strd	r0, r1, [fp, #72]	; 0x48
 8008e3e:	f000 fc31 	bl	80096a4 <__fpclassifyd>
 8008e42:	2801      	cmp	r0, #1
 8008e44:	e9db 0112 	ldrd	r0, r1, [fp, #72]	; 0x48
 8008e48:	d119      	bne.n	8008e7e <_printf_float+0x7e>
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	f7ff febd 	bl	8008bcc <__aeabi_dcmplt>
 8008e52:	b110      	cbz	r0, 8008e5a <_printf_float+0x5a>
 8008e54:	232d      	movs	r3, #45	; 0x2d
 8008e56:	f88b 3043 	strb.w	r3, [fp, #67]	; 0x43
 8008e5a:	4ba0      	ldr	r3, [pc, #640]	; (80090dc <_printf_float+0x2dc>)
 8008e5c:	4fa0      	ldr	r7, [pc, #640]	; (80090e0 <_printf_float+0x2e0>)
 8008e5e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008e62:	bf88      	it	hi
 8008e64:	461f      	movhi	r7, r3
 8008e66:	2303      	movs	r3, #3
 8008e68:	f8cb 3010 	str.w	r3, [fp, #16]
 8008e6c:	f8db 3000 	ldr.w	r3, [fp]
 8008e70:	f023 0304 	bic.w	r3, r3, #4
 8008e74:	f8cb 3000 	str.w	r3, [fp]
 8008e78:	f04f 0900 	mov.w	r9, #0
 8008e7c:	e0a1      	b.n	8008fc2 <_printf_float+0x1c2>
 8008e7e:	f000 fc11 	bl	80096a4 <__fpclassifyd>
 8008e82:	f8db 3000 	ldr.w	r3, [fp]
 8008e86:	b948      	cbnz	r0, 8008e9c <_printf_float+0x9c>
 8008e88:	4a96      	ldr	r2, [pc, #600]	; (80090e4 <_printf_float+0x2e4>)
 8008e8a:	4f97      	ldr	r7, [pc, #604]	; (80090e8 <_printf_float+0x2e8>)
 8008e8c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008e90:	bf88      	it	hi
 8008e92:	4617      	movhi	r7, r2
 8008e94:	2203      	movs	r2, #3
 8008e96:	f8cb 2010 	str.w	r2, [fp, #16]
 8008e9a:	e7e9      	b.n	8008e70 <_printf_float+0x70>
 8008e9c:	f8db 2004 	ldr.w	r2, [fp, #4]
 8008ea0:	ed9b 7b12 	vldr	d7, [fp, #72]	; 0x48
 8008ea4:	1c57      	adds	r7, r2, #1
 8008ea6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008eaa:	d101      	bne.n	8008eb0 <_printf_float+0xb0>
 8008eac:	2206      	movs	r2, #6
 8008eae:	e009      	b.n	8008ec4 <_printf_float+0xc4>
 8008eb0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8008eb4:	d002      	beq.n	8008ebc <_printf_float+0xbc>
 8008eb6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008eba:	d105      	bne.n	8008ec8 <_printf_float+0xc8>
 8008ebc:	2a00      	cmp	r2, #0
 8008ebe:	f040 81c7 	bne.w	8009250 <_printf_float+0x450>
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	f8cb 2004 	str.w	r2, [fp, #4]
 8008ec8:	f8db 2004 	ldr.w	r2, [fp, #4]
 8008ecc:	f8cd 8010 	str.w	r8, [sp, #16]
 8008ed0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008ed4:	e88d 000c 	stmia.w	sp, {r2, r3}
 8008ed8:	f8cb 3000 	str.w	r3, [fp]
 8008edc:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8008ee0:	9302      	str	r3, [sp, #8]
 8008ee2:	ab0d      	add	r3, sp, #52	; 0x34
 8008ee4:	9303      	str	r3, [sp, #12]
 8008ee6:	ab0e      	add	r3, sp, #56	; 0x38
 8008ee8:	9305      	str	r3, [sp, #20]
 8008eea:	2300      	movs	r3, #0
 8008eec:	9306      	str	r3, [sp, #24]
 8008eee:	4620      	mov	r0, r4
 8008ef0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008ef4:	f7ff fef3 	bl	8008cde <__cvt>
 8008ef8:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8008efc:	2b47      	cmp	r3, #71	; 0x47
 8008efe:	4607      	mov	r7, r0
 8008f00:	d10a      	bne.n	8008f18 <_printf_float+0x118>
 8008f02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f04:	1cd8      	adds	r0, r3, #3
 8008f06:	db03      	blt.n	8008f10 <_printf_float+0x110>
 8008f08:	f8db 2004 	ldr.w	r2, [fp, #4]
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	dd37      	ble.n	8008f80 <_printf_float+0x180>
 8008f10:	f1a8 0802 	sub.w	r8, r8, #2
 8008f14:	fa5f f888 	uxtb.w	r8, r8
 8008f18:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8008f1c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008f1e:	d815      	bhi.n	8008f4c <_printf_float+0x14c>
 8008f20:	3901      	subs	r1, #1
 8008f22:	4642      	mov	r2, r8
 8008f24:	f10b 0050 	add.w	r0, fp, #80	; 0x50
 8008f28:	910d      	str	r1, [sp, #52]	; 0x34
 8008f2a:	f7ff ff38 	bl	8008d9e <__exponent>
 8008f2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f30:	1883      	adds	r3, r0, r2
 8008f32:	2a01      	cmp	r2, #1
 8008f34:	4681      	mov	r9, r0
 8008f36:	f8cb 3010 	str.w	r3, [fp, #16]
 8008f3a:	dc03      	bgt.n	8008f44 <_printf_float+0x144>
 8008f3c:	f8db 2000 	ldr.w	r2, [fp]
 8008f40:	07d1      	lsls	r1, r2, #31
 8008f42:	d538      	bpl.n	8008fb6 <_printf_float+0x1b6>
 8008f44:	3301      	adds	r3, #1
 8008f46:	f8cb 3010 	str.w	r3, [fp, #16]
 8008f4a:	e034      	b.n	8008fb6 <_printf_float+0x1b6>
 8008f4c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8008f50:	d118      	bne.n	8008f84 <_printf_float+0x184>
 8008f52:	2900      	cmp	r1, #0
 8008f54:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008f58:	dd09      	ble.n	8008f6e <_printf_float+0x16e>
 8008f5a:	f8cb 1010 	str.w	r1, [fp, #16]
 8008f5e:	b91b      	cbnz	r3, 8008f68 <_printf_float+0x168>
 8008f60:	f8db 2000 	ldr.w	r2, [fp]
 8008f64:	07d2      	lsls	r2, r2, #31
 8008f66:	d521      	bpl.n	8008fac <_printf_float+0x1ac>
 8008f68:	3301      	adds	r3, #1
 8008f6a:	440b      	add	r3, r1
 8008f6c:	e01c      	b.n	8008fa8 <_printf_float+0x1a8>
 8008f6e:	b91b      	cbnz	r3, 8008f78 <_printf_float+0x178>
 8008f70:	f8db 2000 	ldr.w	r2, [fp]
 8008f74:	07d0      	lsls	r0, r2, #31
 8008f76:	d501      	bpl.n	8008f7c <_printf_float+0x17c>
 8008f78:	3302      	adds	r3, #2
 8008f7a:	e015      	b.n	8008fa8 <_printf_float+0x1a8>
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	e013      	b.n	8008fa8 <_printf_float+0x1a8>
 8008f80:	f04f 0867 	mov.w	r8, #103	; 0x67
 8008f84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	db07      	blt.n	8008f9c <_printf_float+0x19c>
 8008f8c:	f8db 2000 	ldr.w	r2, [fp]
 8008f90:	f8cb 3010 	str.w	r3, [fp, #16]
 8008f94:	07d1      	lsls	r1, r2, #31
 8008f96:	d509      	bpl.n	8008fac <_printf_float+0x1ac>
 8008f98:	3301      	adds	r3, #1
 8008f9a:	e005      	b.n	8008fa8 <_printf_float+0x1a8>
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	bfd4      	ite	le
 8008fa0:	f1c3 0302 	rsble	r3, r3, #2
 8008fa4:	2301      	movgt	r3, #1
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f8cb 3010 	str.w	r3, [fp, #16]
 8008fac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fae:	f8cb 3058 	str.w	r3, [fp, #88]	; 0x58
 8008fb2:	f04f 0900 	mov.w	r9, #0
 8008fb6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008fba:	b113      	cbz	r3, 8008fc2 <_printf_float+0x1c2>
 8008fbc:	232d      	movs	r3, #45	; 0x2d
 8008fbe:	f88b 3043 	strb.w	r3, [fp, #67]	; 0x43
 8008fc2:	9600      	str	r6, [sp, #0]
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	4659      	mov	r1, fp
 8008fc8:	aa0f      	add	r2, sp, #60	; 0x3c
 8008fca:	462b      	mov	r3, r5
 8008fcc:	f000 f95c 	bl	8009288 <_printf_common>
 8008fd0:	3001      	adds	r0, #1
 8008fd2:	d102      	bne.n	8008fda <_printf_float+0x1da>
 8008fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd8:	e152      	b.n	8009280 <_printf_float+0x480>
 8008fda:	f8db 3000 	ldr.w	r3, [fp]
 8008fde:	055a      	lsls	r2, r3, #21
 8008fe0:	d405      	bmi.n	8008fee <_printf_float+0x1ee>
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	463a      	mov	r2, r7
 8008fe8:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008fec:	e108      	b.n	8009200 <_printf_float+0x400>
 8008fee:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8008ff2:	f240 80d0 	bls.w	8009196 <_printf_float+0x396>
 8008ff6:	e9db 0112 	ldrd	r0, r1, [fp, #72]	; 0x48
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	f7ff fddb 	bl	8008bb8 <__aeabi_dcmpeq>
 8009002:	b350      	cbz	r0, 800905a <_printf_float+0x25a>
 8009004:	4620      	mov	r0, r4
 8009006:	4629      	mov	r1, r5
 8009008:	4a38      	ldr	r2, [pc, #224]	; (80090ec <_printf_float+0x2ec>)
 800900a:	2301      	movs	r3, #1
 800900c:	47b0      	blx	r6
 800900e:	3001      	adds	r0, #1
 8009010:	d0e0      	beq.n	8008fd4 <_printf_float+0x1d4>
 8009012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009014:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009016:	429a      	cmp	r2, r3
 8009018:	db09      	blt.n	800902e <_printf_float+0x22e>
 800901a:	f8db 3000 	ldr.w	r3, [fp]
 800901e:	07d8      	lsls	r0, r3, #31
 8009020:	d405      	bmi.n	800902e <_printf_float+0x22e>
 8009022:	f8db 3000 	ldr.w	r3, [fp]
 8009026:	079f      	lsls	r7, r3, #30
 8009028:	f100 8110 	bmi.w	800924c <_printf_float+0x44c>
 800902c:	e107      	b.n	800923e <_printf_float+0x43e>
 800902e:	4620      	mov	r0, r4
 8009030:	4629      	mov	r1, r5
 8009032:	4652      	mov	r2, sl
 8009034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009036:	47b0      	blx	r6
 8009038:	3001      	adds	r0, #1
 800903a:	d0cb      	beq.n	8008fd4 <_printf_float+0x1d4>
 800903c:	2700      	movs	r7, #0
 800903e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009040:	3b01      	subs	r3, #1
 8009042:	429f      	cmp	r7, r3
 8009044:	daed      	bge.n	8009022 <_printf_float+0x222>
 8009046:	4620      	mov	r0, r4
 8009048:	4629      	mov	r1, r5
 800904a:	f10b 021a 	add.w	r2, fp, #26
 800904e:	2301      	movs	r3, #1
 8009050:	47b0      	blx	r6
 8009052:	3001      	adds	r0, #1
 8009054:	d0be      	beq.n	8008fd4 <_printf_float+0x1d4>
 8009056:	3701      	adds	r7, #1
 8009058:	e7f1      	b.n	800903e <_printf_float+0x23e>
 800905a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800905c:	2b00      	cmp	r3, #0
 800905e:	dc29      	bgt.n	80090b4 <_printf_float+0x2b4>
 8009060:	4620      	mov	r0, r4
 8009062:	4629      	mov	r1, r5
 8009064:	4a21      	ldr	r2, [pc, #132]	; (80090ec <_printf_float+0x2ec>)
 8009066:	2301      	movs	r3, #1
 8009068:	47b0      	blx	r6
 800906a:	3001      	adds	r0, #1
 800906c:	d0b2      	beq.n	8008fd4 <_printf_float+0x1d4>
 800906e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009070:	b92b      	cbnz	r3, 800907e <_printf_float+0x27e>
 8009072:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009074:	b91b      	cbnz	r3, 800907e <_printf_float+0x27e>
 8009076:	f8db 3000 	ldr.w	r3, [fp]
 800907a:	07d9      	lsls	r1, r3, #31
 800907c:	d5d1      	bpl.n	8009022 <_printf_float+0x222>
 800907e:	4620      	mov	r0, r4
 8009080:	4629      	mov	r1, r5
 8009082:	4652      	mov	r2, sl
 8009084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009086:	47b0      	blx	r6
 8009088:	3001      	adds	r0, #1
 800908a:	d0a3      	beq.n	8008fd4 <_printf_float+0x1d4>
 800908c:	f04f 0800 	mov.w	r8, #0
 8009090:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009092:	425b      	negs	r3, r3
 8009094:	4598      	cmp	r8, r3
 8009096:	4620      	mov	r0, r4
 8009098:	4629      	mov	r1, r5
 800909a:	da08      	bge.n	80090ae <_printf_float+0x2ae>
 800909c:	f10b 021a 	add.w	r2, fp, #26
 80090a0:	2301      	movs	r3, #1
 80090a2:	47b0      	blx	r6
 80090a4:	3001      	adds	r0, #1
 80090a6:	d095      	beq.n	8008fd4 <_printf_float+0x1d4>
 80090a8:	f108 0801 	add.w	r8, r8, #1
 80090ac:	e7f0      	b.n	8009090 <_printf_float+0x290>
 80090ae:	463a      	mov	r2, r7
 80090b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090b2:	e0a5      	b.n	8009200 <_printf_float+0x400>
 80090b4:	f8db 2058 	ldr.w	r2, [fp, #88]	; 0x58
 80090b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090ba:	429a      	cmp	r2, r3
 80090bc:	bfa8      	it	ge
 80090be:	461a      	movge	r2, r3
 80090c0:	2a00      	cmp	r2, #0
 80090c2:	4691      	mov	r9, r2
 80090c4:	dc02      	bgt.n	80090cc <_printf_float+0x2cc>
 80090c6:	f04f 0800 	mov.w	r8, #0
 80090ca:	e01c      	b.n	8009106 <_printf_float+0x306>
 80090cc:	4620      	mov	r0, r4
 80090ce:	4629      	mov	r1, r5
 80090d0:	463a      	mov	r2, r7
 80090d2:	464b      	mov	r3, r9
 80090d4:	47b0      	blx	r6
 80090d6:	3001      	adds	r0, #1
 80090d8:	d1f5      	bne.n	80090c6 <_printf_float+0x2c6>
 80090da:	e77b      	b.n	8008fd4 <_printf_float+0x1d4>
 80090dc:	080110b4 	.word	0x080110b4
 80090e0:	080110b0 	.word	0x080110b0
 80090e4:	080110bc 	.word	0x080110bc
 80090e8:	080110b8 	.word	0x080110b8
 80090ec:	080110c0 	.word	0x080110c0
 80090f0:	4620      	mov	r0, r4
 80090f2:	4629      	mov	r1, r5
 80090f4:	f10b 021a 	add.w	r2, fp, #26
 80090f8:	2301      	movs	r3, #1
 80090fa:	47b0      	blx	r6
 80090fc:	3001      	adds	r0, #1
 80090fe:	f43f af69 	beq.w	8008fd4 <_printf_float+0x1d4>
 8009102:	f108 0801 	add.w	r8, r8, #1
 8009106:	f8db 3058 	ldr.w	r3, [fp, #88]	; 0x58
 800910a:	f1b9 0f00 	cmp.w	r9, #0
 800910e:	bfac      	ite	ge
 8009110:	ebc9 0203 	rsbge	r2, r9, r3
 8009114:	461a      	movlt	r2, r3
 8009116:	4590      	cmp	r8, r2
 8009118:	dbea      	blt.n	80090f0 <_printf_float+0x2f0>
 800911a:	eb07 0803 	add.w	r8, r7, r3
 800911e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009120:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009122:	429a      	cmp	r2, r3
 8009124:	db10      	blt.n	8009148 <_printf_float+0x348>
 8009126:	f8db 3000 	ldr.w	r3, [fp]
 800912a:	07da      	lsls	r2, r3, #31
 800912c:	d40c      	bmi.n	8009148 <_printf_float+0x348>
 800912e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009130:	4417      	add	r7, r2
 8009132:	ebc8 0307 	rsb	r3, r8, r7
 8009136:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009138:	1bd2      	subs	r2, r2, r7
 800913a:	4293      	cmp	r3, r2
 800913c:	bfa8      	it	ge
 800913e:	4613      	movge	r3, r2
 8009140:	2b00      	cmp	r3, #0
 8009142:	461f      	mov	r7, r3
 8009144:	dc08      	bgt.n	8009158 <_printf_float+0x358>
 8009146:	e00e      	b.n	8009166 <_printf_float+0x366>
 8009148:	4620      	mov	r0, r4
 800914a:	4629      	mov	r1, r5
 800914c:	4652      	mov	r2, sl
 800914e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009150:	47b0      	blx	r6
 8009152:	3001      	adds	r0, #1
 8009154:	d1eb      	bne.n	800912e <_printf_float+0x32e>
 8009156:	e73d      	b.n	8008fd4 <_printf_float+0x1d4>
 8009158:	4620      	mov	r0, r4
 800915a:	4629      	mov	r1, r5
 800915c:	4642      	mov	r2, r8
 800915e:	47b0      	blx	r6
 8009160:	3001      	adds	r0, #1
 8009162:	f43f af37 	beq.w	8008fd4 <_printf_float+0x1d4>
 8009166:	f04f 0800 	mov.w	r8, #0
 800916a:	e00a      	b.n	8009182 <_printf_float+0x382>
 800916c:	4620      	mov	r0, r4
 800916e:	4629      	mov	r1, r5
 8009170:	f10b 021a 	add.w	r2, fp, #26
 8009174:	2301      	movs	r3, #1
 8009176:	47b0      	blx	r6
 8009178:	3001      	adds	r0, #1
 800917a:	f43f af2b 	beq.w	8008fd4 <_printf_float+0x1d4>
 800917e:	f108 0801 	add.w	r8, r8, #1
 8009182:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009184:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009186:	2f00      	cmp	r7, #0
 8009188:	eba3 0302 	sub.w	r3, r3, r2
 800918c:	bfa8      	it	ge
 800918e:	1bdb      	subge	r3, r3, r7
 8009190:	4598      	cmp	r8, r3
 8009192:	dbeb      	blt.n	800916c <_printf_float+0x36c>
 8009194:	e745      	b.n	8009022 <_printf_float+0x222>
 8009196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009198:	2a01      	cmp	r2, #1
 800919a:	dc01      	bgt.n	80091a0 <_printf_float+0x3a0>
 800919c:	07db      	lsls	r3, r3, #31
 800919e:	d536      	bpl.n	800920e <_printf_float+0x40e>
 80091a0:	4620      	mov	r0, r4
 80091a2:	4629      	mov	r1, r5
 80091a4:	463a      	mov	r2, r7
 80091a6:	2301      	movs	r3, #1
 80091a8:	47b0      	blx	r6
 80091aa:	3001      	adds	r0, #1
 80091ac:	f43f af12 	beq.w	8008fd4 <_printf_float+0x1d4>
 80091b0:	4620      	mov	r0, r4
 80091b2:	4629      	mov	r1, r5
 80091b4:	4652      	mov	r2, sl
 80091b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091b8:	47b0      	blx	r6
 80091ba:	3001      	adds	r0, #1
 80091bc:	f43f af0a 	beq.w	8008fd4 <_printf_float+0x1d4>
 80091c0:	e9db 0112 	ldrd	r0, r1, [fp, #72]	; 0x48
 80091c4:	2200      	movs	r2, #0
 80091c6:	2300      	movs	r3, #0
 80091c8:	f7ff fcf6 	bl	8008bb8 <__aeabi_dcmpeq>
 80091cc:	b9e8      	cbnz	r0, 800920a <_printf_float+0x40a>
 80091ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091d0:	4620      	mov	r0, r4
 80091d2:	4629      	mov	r1, r5
 80091d4:	1c7a      	adds	r2, r7, #1
 80091d6:	3b01      	subs	r3, #1
 80091d8:	e01d      	b.n	8009216 <_printf_float+0x416>
 80091da:	4620      	mov	r0, r4
 80091dc:	4629      	mov	r1, r5
 80091de:	f10b 021a 	add.w	r2, fp, #26
 80091e2:	2301      	movs	r3, #1
 80091e4:	47b0      	blx	r6
 80091e6:	3001      	adds	r0, #1
 80091e8:	f43f aef4 	beq.w	8008fd4 <_printf_float+0x1d4>
 80091ec:	3701      	adds	r7, #1
 80091ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091f0:	3b01      	subs	r3, #1
 80091f2:	429f      	cmp	r7, r3
 80091f4:	dbf1      	blt.n	80091da <_printf_float+0x3da>
 80091f6:	4620      	mov	r0, r4
 80091f8:	4629      	mov	r1, r5
 80091fa:	f10b 0250 	add.w	r2, fp, #80	; 0x50
 80091fe:	464b      	mov	r3, r9
 8009200:	47b0      	blx	r6
 8009202:	3001      	adds	r0, #1
 8009204:	f47f af0d 	bne.w	8009022 <_printf_float+0x222>
 8009208:	e6e4      	b.n	8008fd4 <_printf_float+0x1d4>
 800920a:	2700      	movs	r7, #0
 800920c:	e7ef      	b.n	80091ee <_printf_float+0x3ee>
 800920e:	4620      	mov	r0, r4
 8009210:	4629      	mov	r1, r5
 8009212:	463a      	mov	r2, r7
 8009214:	2301      	movs	r3, #1
 8009216:	47b0      	blx	r6
 8009218:	3001      	adds	r0, #1
 800921a:	d1ec      	bne.n	80091f6 <_printf_float+0x3f6>
 800921c:	e6da      	b.n	8008fd4 <_printf_float+0x1d4>
 800921e:	4620      	mov	r0, r4
 8009220:	4629      	mov	r1, r5
 8009222:	f10b 0219 	add.w	r2, fp, #25
 8009226:	2301      	movs	r3, #1
 8009228:	47b0      	blx	r6
 800922a:	3001      	adds	r0, #1
 800922c:	f43f aed2 	beq.w	8008fd4 <_printf_float+0x1d4>
 8009230:	3701      	adds	r7, #1
 8009232:	f8db 300c 	ldr.w	r3, [fp, #12]
 8009236:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009238:	1a9b      	subs	r3, r3, r2
 800923a:	429f      	cmp	r7, r3
 800923c:	dbef      	blt.n	800921e <_printf_float+0x41e>
 800923e:	f8db 000c 	ldr.w	r0, [fp, #12]
 8009242:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009244:	4298      	cmp	r0, r3
 8009246:	bfb8      	it	lt
 8009248:	4618      	movlt	r0, r3
 800924a:	e019      	b.n	8009280 <_printf_float+0x480>
 800924c:	2700      	movs	r7, #0
 800924e:	e7f0      	b.n	8009232 <_printf_float+0x432>
 8009250:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009254:	e88d 000c 	stmia.w	sp, {r2, r3}
 8009258:	f8cb 3000 	str.w	r3, [fp]
 800925c:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8009260:	9302      	str	r3, [sp, #8]
 8009262:	ab0d      	add	r3, sp, #52	; 0x34
 8009264:	9303      	str	r3, [sp, #12]
 8009266:	ab0e      	add	r3, sp, #56	; 0x38
 8009268:	9305      	str	r3, [sp, #20]
 800926a:	2300      	movs	r3, #0
 800926c:	9306      	str	r3, [sp, #24]
 800926e:	f8cd 8010 	str.w	r8, [sp, #16]
 8009272:	4620      	mov	r0, r4
 8009274:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009278:	f7ff fd31 	bl	8008cde <__cvt>
 800927c:	4607      	mov	r7, r0
 800927e:	e640      	b.n	8008f02 <_printf_float+0x102>
 8009280:	b011      	add	sp, #68	; 0x44
 8009282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009286:	bf00      	nop

08009288 <_printf_common>:
 8009288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800928c:	4691      	mov	r9, r2
 800928e:	461f      	mov	r7, r3
 8009290:	688a      	ldr	r2, [r1, #8]
 8009292:	690b      	ldr	r3, [r1, #16]
 8009294:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009298:	4293      	cmp	r3, r2
 800929a:	bfb8      	it	lt
 800929c:	4613      	movlt	r3, r2
 800929e:	f8c9 3000 	str.w	r3, [r9]
 80092a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80092a6:	4606      	mov	r6, r0
 80092a8:	460c      	mov	r4, r1
 80092aa:	b112      	cbz	r2, 80092b2 <_printf_common+0x2a>
 80092ac:	3301      	adds	r3, #1
 80092ae:	f8c9 3000 	str.w	r3, [r9]
 80092b2:	6823      	ldr	r3, [r4, #0]
 80092b4:	0699      	lsls	r1, r3, #26
 80092b6:	bf42      	ittt	mi
 80092b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80092bc:	3302      	addmi	r3, #2
 80092be:	f8c9 3000 	strmi.w	r3, [r9]
 80092c2:	6825      	ldr	r5, [r4, #0]
 80092c4:	f015 0506 	ands.w	r5, r5, #6
 80092c8:	d01c      	beq.n	8009304 <_printf_common+0x7c>
 80092ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80092ce:	6822      	ldr	r2, [r4, #0]
 80092d0:	3300      	adds	r3, #0
 80092d2:	bf18      	it	ne
 80092d4:	2301      	movne	r3, #1
 80092d6:	0692      	lsls	r2, r2, #26
 80092d8:	d51f      	bpl.n	800931a <_printf_common+0x92>
 80092da:	18e1      	adds	r1, r4, r3
 80092dc:	1c5a      	adds	r2, r3, #1
 80092de:	2030      	movs	r0, #48	; 0x30
 80092e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092e4:	4422      	add	r2, r4
 80092e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092ea:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092ee:	3302      	adds	r3, #2
 80092f0:	e013      	b.n	800931a <_printf_common+0x92>
 80092f2:	4630      	mov	r0, r6
 80092f4:	4639      	mov	r1, r7
 80092f6:	f104 0219 	add.w	r2, r4, #25
 80092fa:	2301      	movs	r3, #1
 80092fc:	47c0      	blx	r8
 80092fe:	3001      	adds	r0, #1
 8009300:	d007      	beq.n	8009312 <_printf_common+0x8a>
 8009302:	3501      	adds	r5, #1
 8009304:	68e3      	ldr	r3, [r4, #12]
 8009306:	f8d9 2000 	ldr.w	r2, [r9]
 800930a:	1a9b      	subs	r3, r3, r2
 800930c:	429d      	cmp	r5, r3
 800930e:	dbf0      	blt.n	80092f2 <_printf_common+0x6a>
 8009310:	e7db      	b.n	80092ca <_printf_common+0x42>
 8009312:	f04f 30ff 	mov.w	r0, #4294967295
 8009316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800931a:	4630      	mov	r0, r6
 800931c:	4639      	mov	r1, r7
 800931e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009322:	47c0      	blx	r8
 8009324:	3001      	adds	r0, #1
 8009326:	d0f4      	beq.n	8009312 <_printf_common+0x8a>
 8009328:	6822      	ldr	r2, [r4, #0]
 800932a:	f8d9 5000 	ldr.w	r5, [r9]
 800932e:	68e3      	ldr	r3, [r4, #12]
 8009330:	f002 0206 	and.w	r2, r2, #6
 8009334:	2a04      	cmp	r2, #4
 8009336:	bf08      	it	eq
 8009338:	1b5d      	subeq	r5, r3, r5
 800933a:	6922      	ldr	r2, [r4, #16]
 800933c:	68a3      	ldr	r3, [r4, #8]
 800933e:	bf0c      	ite	eq
 8009340:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009344:	2500      	movne	r5, #0
 8009346:	4293      	cmp	r3, r2
 8009348:	bfc4      	itt	gt
 800934a:	1a9b      	subgt	r3, r3, r2
 800934c:	18ed      	addgt	r5, r5, r3
 800934e:	f04f 0900 	mov.w	r9, #0
 8009352:	45a9      	cmp	r9, r5
 8009354:	da0a      	bge.n	800936c <_printf_common+0xe4>
 8009356:	4630      	mov	r0, r6
 8009358:	4639      	mov	r1, r7
 800935a:	f104 021a 	add.w	r2, r4, #26
 800935e:	2301      	movs	r3, #1
 8009360:	47c0      	blx	r8
 8009362:	3001      	adds	r0, #1
 8009364:	d0d5      	beq.n	8009312 <_printf_common+0x8a>
 8009366:	f109 0901 	add.w	r9, r9, #1
 800936a:	e7f2      	b.n	8009352 <_printf_common+0xca>
 800936c:	2000      	movs	r0, #0
 800936e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08009374 <_printf_i>:
 8009374:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8009378:	460c      	mov	r4, r1
 800937a:	4617      	mov	r7, r2
 800937c:	7e22      	ldrb	r2, [r4, #24]
 800937e:	2a6e      	cmp	r2, #110	; 0x6e
 8009380:	4698      	mov	r8, r3
 8009382:	4606      	mov	r6, r0
 8009384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009386:	f101 0143 	add.w	r1, r1, #67	; 0x43
 800938a:	f000 80a9 	beq.w	80094e0 <_printf_i+0x16c>
 800938e:	d812      	bhi.n	80093b6 <_printf_i+0x42>
 8009390:	2a63      	cmp	r2, #99	; 0x63
 8009392:	d023      	beq.n	80093dc <_printf_i+0x68>
 8009394:	d80a      	bhi.n	80093ac <_printf_i+0x38>
 8009396:	2a00      	cmp	r2, #0
 8009398:	f000 80b6 	beq.w	8009508 <_printf_i+0x194>
 800939c:	2a58      	cmp	r2, #88	; 0x58
 800939e:	f040 80c5 	bne.w	800952c <_printf_i+0x1b8>
 80093a2:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80093a6:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 80095a0 <_printf_i+0x22c>
 80093aa:	e051      	b.n	8009450 <_printf_i+0xdc>
 80093ac:	2a64      	cmp	r2, #100	; 0x64
 80093ae:	d01e      	beq.n	80093ee <_printf_i+0x7a>
 80093b0:	2a69      	cmp	r2, #105	; 0x69
 80093b2:	d01c      	beq.n	80093ee <_printf_i+0x7a>
 80093b4:	e0ba      	b.n	800952c <_printf_i+0x1b8>
 80093b6:	2a73      	cmp	r2, #115	; 0x73
 80093b8:	f000 80aa 	beq.w	8009510 <_printf_i+0x19c>
 80093bc:	d809      	bhi.n	80093d2 <_printf_i+0x5e>
 80093be:	2a6f      	cmp	r2, #111	; 0x6f
 80093c0:	d02b      	beq.n	800941a <_printf_i+0xa6>
 80093c2:	2a70      	cmp	r2, #112	; 0x70
 80093c4:	f040 80b2 	bne.w	800952c <_printf_i+0x1b8>
 80093c8:	6822      	ldr	r2, [r4, #0]
 80093ca:	f042 0220 	orr.w	r2, r2, #32
 80093ce:	6022      	str	r2, [r4, #0]
 80093d0:	e039      	b.n	8009446 <_printf_i+0xd2>
 80093d2:	2a75      	cmp	r2, #117	; 0x75
 80093d4:	d021      	beq.n	800941a <_printf_i+0xa6>
 80093d6:	2a78      	cmp	r2, #120	; 0x78
 80093d8:	d035      	beq.n	8009446 <_printf_i+0xd2>
 80093da:	e0a7      	b.n	800952c <_printf_i+0x1b8>
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	1d11      	adds	r1, r2, #4
 80093e0:	6019      	str	r1, [r3, #0]
 80093e2:	6813      	ldr	r3, [r2, #0]
 80093e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093ec:	e0a2      	b.n	8009534 <_printf_i+0x1c0>
 80093ee:	6820      	ldr	r0, [r4, #0]
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80093f6:	d003      	beq.n	8009400 <_printf_i+0x8c>
 80093f8:	1d10      	adds	r0, r2, #4
 80093fa:	6018      	str	r0, [r3, #0]
 80093fc:	6813      	ldr	r3, [r2, #0]
 80093fe:	e005      	b.n	800940c <_printf_i+0x98>
 8009400:	0645      	lsls	r5, r0, #25
 8009402:	d5f9      	bpl.n	80093f8 <_printf_i+0x84>
 8009404:	1d10      	adds	r0, r2, #4
 8009406:	6018      	str	r0, [r3, #0]
 8009408:	f9b2 3000 	ldrsh.w	r3, [r2]
 800940c:	2b00      	cmp	r3, #0
 800940e:	da3b      	bge.n	8009488 <_printf_i+0x114>
 8009410:	222d      	movs	r2, #45	; 0x2d
 8009412:	425b      	negs	r3, r3
 8009414:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009418:	e036      	b.n	8009488 <_printf_i+0x114>
 800941a:	6820      	ldr	r0, [r4, #0]
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009422:	d003      	beq.n	800942c <_printf_i+0xb8>
 8009424:	1d10      	adds	r0, r2, #4
 8009426:	6018      	str	r0, [r3, #0]
 8009428:	6813      	ldr	r3, [r2, #0]
 800942a:	e004      	b.n	8009436 <_printf_i+0xc2>
 800942c:	0640      	lsls	r0, r0, #25
 800942e:	d5f9      	bpl.n	8009424 <_printf_i+0xb0>
 8009430:	1d10      	adds	r0, r2, #4
 8009432:	6018      	str	r0, [r3, #0]
 8009434:	8813      	ldrh	r3, [r2, #0]
 8009436:	7e22      	ldrb	r2, [r4, #24]
 8009438:	f8df e164 	ldr.w	lr, [pc, #356]	; 80095a0 <_printf_i+0x22c>
 800943c:	2a6f      	cmp	r2, #111	; 0x6f
 800943e:	bf0c      	ite	eq
 8009440:	2208      	moveq	r2, #8
 8009442:	220a      	movne	r2, #10
 8009444:	e01c      	b.n	8009480 <_printf_i+0x10c>
 8009446:	2278      	movs	r2, #120	; 0x78
 8009448:	f8df e158 	ldr.w	lr, [pc, #344]	; 80095a4 <_printf_i+0x230>
 800944c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8009450:	6822      	ldr	r2, [r4, #0]
 8009452:	6818      	ldr	r0, [r3, #0]
 8009454:	f012 0f80 	tst.w	r2, #128	; 0x80
 8009458:	f100 0504 	add.w	r5, r0, #4
 800945c:	601d      	str	r5, [r3, #0]
 800945e:	d001      	beq.n	8009464 <_printf_i+0xf0>
 8009460:	6803      	ldr	r3, [r0, #0]
 8009462:	e002      	b.n	800946a <_printf_i+0xf6>
 8009464:	0655      	lsls	r5, r2, #25
 8009466:	d5fb      	bpl.n	8009460 <_printf_i+0xec>
 8009468:	8803      	ldrh	r3, [r0, #0]
 800946a:	07d0      	lsls	r0, r2, #31
 800946c:	bf44      	itt	mi
 800946e:	f042 0220 	orrmi.w	r2, r2, #32
 8009472:	6022      	strmi	r2, [r4, #0]
 8009474:	b91b      	cbnz	r3, 800947e <_printf_i+0x10a>
 8009476:	6822      	ldr	r2, [r4, #0]
 8009478:	f022 0220 	bic.w	r2, r2, #32
 800947c:	6022      	str	r2, [r4, #0]
 800947e:	2210      	movs	r2, #16
 8009480:	2000      	movs	r0, #0
 8009482:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8009486:	e002      	b.n	800948e <_printf_i+0x11a>
 8009488:	f8df e114 	ldr.w	lr, [pc, #276]	; 80095a0 <_printf_i+0x22c>
 800948c:	220a      	movs	r2, #10
 800948e:	6865      	ldr	r5, [r4, #4]
 8009490:	60a5      	str	r5, [r4, #8]
 8009492:	2d00      	cmp	r5, #0
 8009494:	bfa2      	ittt	ge
 8009496:	6820      	ldrge	r0, [r4, #0]
 8009498:	f020 0004 	bicge.w	r0, r0, #4
 800949c:	6020      	strge	r0, [r4, #0]
 800949e:	b903      	cbnz	r3, 80094a2 <_printf_i+0x12e>
 80094a0:	b165      	cbz	r5, 80094bc <_printf_i+0x148>
 80094a2:	460d      	mov	r5, r1
 80094a4:	fbb3 f0f2 	udiv	r0, r3, r2
 80094a8:	fb02 3310 	mls	r3, r2, r0, r3
 80094ac:	f81e 3003 	ldrb.w	r3, [lr, r3]
 80094b0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80094b4:	4603      	mov	r3, r0
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d1f4      	bne.n	80094a4 <_printf_i+0x130>
 80094ba:	e000      	b.n	80094be <_printf_i+0x14a>
 80094bc:	460d      	mov	r5, r1
 80094be:	2a08      	cmp	r2, #8
 80094c0:	d10b      	bne.n	80094da <_printf_i+0x166>
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	07da      	lsls	r2, r3, #31
 80094c6:	d508      	bpl.n	80094da <_printf_i+0x166>
 80094c8:	6923      	ldr	r3, [r4, #16]
 80094ca:	6862      	ldr	r2, [r4, #4]
 80094cc:	429a      	cmp	r2, r3
 80094ce:	bfde      	ittt	le
 80094d0:	2330      	movle	r3, #48	; 0x30
 80094d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80094d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80094da:	1b49      	subs	r1, r1, r5
 80094dc:	6121      	str	r1, [r4, #16]
 80094de:	e02e      	b.n	800953e <_printf_i+0x1ca>
 80094e0:	6825      	ldr	r5, [r4, #0]
 80094e2:	681a      	ldr	r2, [r3, #0]
 80094e4:	6960      	ldr	r0, [r4, #20]
 80094e6:	f015 0f80 	tst.w	r5, #128	; 0x80
 80094ea:	d003      	beq.n	80094f4 <_printf_i+0x180>
 80094ec:	1d15      	adds	r5, r2, #4
 80094ee:	601d      	str	r5, [r3, #0]
 80094f0:	6813      	ldr	r3, [r2, #0]
 80094f2:	e008      	b.n	8009506 <_printf_i+0x192>
 80094f4:	f015 0f40 	tst.w	r5, #64	; 0x40
 80094f8:	f102 0504 	add.w	r5, r2, #4
 80094fc:	601d      	str	r5, [r3, #0]
 80094fe:	6813      	ldr	r3, [r2, #0]
 8009500:	d001      	beq.n	8009506 <_printf_i+0x192>
 8009502:	8018      	strh	r0, [r3, #0]
 8009504:	e000      	b.n	8009508 <_printf_i+0x194>
 8009506:	6018      	str	r0, [r3, #0]
 8009508:	2300      	movs	r3, #0
 800950a:	6123      	str	r3, [r4, #16]
 800950c:	460d      	mov	r5, r1
 800950e:	e016      	b.n	800953e <_printf_i+0x1ca>
 8009510:	681a      	ldr	r2, [r3, #0]
 8009512:	1d11      	adds	r1, r2, #4
 8009514:	6019      	str	r1, [r3, #0]
 8009516:	6815      	ldr	r5, [r2, #0]
 8009518:	6862      	ldr	r2, [r4, #4]
 800951a:	4628      	mov	r0, r5
 800951c:	2100      	movs	r1, #0
 800951e:	f001 f9fb 	bl	800a918 <memchr>
 8009522:	b108      	cbz	r0, 8009528 <_printf_i+0x1b4>
 8009524:	1b40      	subs	r0, r0, r5
 8009526:	6060      	str	r0, [r4, #4]
 8009528:	6863      	ldr	r3, [r4, #4]
 800952a:	e004      	b.n	8009536 <_printf_i+0x1c2>
 800952c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009530:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8009534:	2301      	movs	r3, #1
 8009536:	6123      	str	r3, [r4, #16]
 8009538:	2300      	movs	r3, #0
 800953a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800953e:	f8cd 8000 	str.w	r8, [sp]
 8009542:	4630      	mov	r0, r6
 8009544:	4621      	mov	r1, r4
 8009546:	aa03      	add	r2, sp, #12
 8009548:	463b      	mov	r3, r7
 800954a:	f7ff fe9d 	bl	8009288 <_printf_common>
 800954e:	3001      	adds	r0, #1
 8009550:	d102      	bne.n	8009558 <_printf_i+0x1e4>
 8009552:	f04f 30ff 	mov.w	r0, #4294967295
 8009556:	e01f      	b.n	8009598 <_printf_i+0x224>
 8009558:	4630      	mov	r0, r6
 800955a:	4639      	mov	r1, r7
 800955c:	462a      	mov	r2, r5
 800955e:	6923      	ldr	r3, [r4, #16]
 8009560:	47c0      	blx	r8
 8009562:	3001      	adds	r0, #1
 8009564:	d0f5      	beq.n	8009552 <_printf_i+0x1de>
 8009566:	6823      	ldr	r3, [r4, #0]
 8009568:	079b      	lsls	r3, r3, #30
 800956a:	d405      	bmi.n	8009578 <_printf_i+0x204>
 800956c:	68e0      	ldr	r0, [r4, #12]
 800956e:	9b03      	ldr	r3, [sp, #12]
 8009570:	4298      	cmp	r0, r3
 8009572:	bfb8      	it	lt
 8009574:	4618      	movlt	r0, r3
 8009576:	e00f      	b.n	8009598 <_printf_i+0x224>
 8009578:	2500      	movs	r5, #0
 800957a:	68e3      	ldr	r3, [r4, #12]
 800957c:	9a03      	ldr	r2, [sp, #12]
 800957e:	1a9b      	subs	r3, r3, r2
 8009580:	429d      	cmp	r5, r3
 8009582:	daf3      	bge.n	800956c <_printf_i+0x1f8>
 8009584:	4630      	mov	r0, r6
 8009586:	4639      	mov	r1, r7
 8009588:	f104 0219 	add.w	r2, r4, #25
 800958c:	2301      	movs	r3, #1
 800958e:	47c0      	blx	r8
 8009590:	3001      	adds	r0, #1
 8009592:	d0de      	beq.n	8009552 <_printf_i+0x1de>
 8009594:	3501      	adds	r5, #1
 8009596:	e7f0      	b.n	800957a <_printf_i+0x206>
 8009598:	b004      	add	sp, #16
 800959a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800959e:	bf00      	nop
 80095a0:	080110c2 	.word	0x080110c2
 80095a4:	080110d3 	.word	0x080110d3

080095a8 <iprintf>:
 80095a8:	b40f      	push	{r0, r1, r2, r3}
 80095aa:	4b0a      	ldr	r3, [pc, #40]	; (80095d4 <iprintf+0x2c>)
 80095ac:	b513      	push	{r0, r1, r4, lr}
 80095ae:	681c      	ldr	r4, [r3, #0]
 80095b0:	b124      	cbz	r4, 80095bc <iprintf+0x14>
 80095b2:	69a3      	ldr	r3, [r4, #24]
 80095b4:	b913      	cbnz	r3, 80095bc <iprintf+0x14>
 80095b6:	4620      	mov	r0, r4
 80095b8:	f001 f8cc 	bl	800a754 <__sinit>
 80095bc:	ab05      	add	r3, sp, #20
 80095be:	4620      	mov	r0, r4
 80095c0:	68a1      	ldr	r1, [r4, #8]
 80095c2:	9a04      	ldr	r2, [sp, #16]
 80095c4:	9301      	str	r3, [sp, #4]
 80095c6:	f001 feb1 	bl	800b32c <_vfiprintf_r>
 80095ca:	b002      	add	sp, #8
 80095cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095d0:	b004      	add	sp, #16
 80095d2:	4770      	bx	lr
 80095d4:	1ffe8a60 	.word	0x1ffe8a60

080095d8 <_puts_r>:
 80095d8:	b570      	push	{r4, r5, r6, lr}
 80095da:	460e      	mov	r6, r1
 80095dc:	4605      	mov	r5, r0
 80095de:	b118      	cbz	r0, 80095e8 <_puts_r+0x10>
 80095e0:	6983      	ldr	r3, [r0, #24]
 80095e2:	b90b      	cbnz	r3, 80095e8 <_puts_r+0x10>
 80095e4:	f001 f8b6 	bl	800a754 <__sinit>
 80095e8:	68ac      	ldr	r4, [r5, #8]
 80095ea:	89a3      	ldrh	r3, [r4, #12]
 80095ec:	0719      	lsls	r1, r3, #28
 80095ee:	d501      	bpl.n	80095f4 <_puts_r+0x1c>
 80095f0:	6923      	ldr	r3, [r4, #16]
 80095f2:	b983      	cbnz	r3, 8009616 <_puts_r+0x3e>
 80095f4:	4628      	mov	r0, r5
 80095f6:	4621      	mov	r1, r4
 80095f8:	f000 f8fe 	bl	80097f8 <__swsetup_r>
 80095fc:	b158      	cbz	r0, 8009616 <_puts_r+0x3e>
 80095fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009602:	bd70      	pop	{r4, r5, r6, pc}
 8009604:	2b00      	cmp	r3, #0
 8009606:	db0e      	blt.n	8009626 <_puts_r+0x4e>
 8009608:	6823      	ldr	r3, [r4, #0]
 800960a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800960e:	701a      	strb	r2, [r3, #0]
 8009610:	6823      	ldr	r3, [r4, #0]
 8009612:	3301      	adds	r3, #1
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	68a3      	ldr	r3, [r4, #8]
 8009618:	f816 2b01 	ldrb.w	r2, [r6], #1
 800961c:	3b01      	subs	r3, #1
 800961e:	60a3      	str	r3, [r4, #8]
 8009620:	2a00      	cmp	r2, #0
 8009622:	d1ef      	bne.n	8009604 <_puts_r+0x2c>
 8009624:	e016      	b.n	8009654 <_puts_r+0x7c>
 8009626:	69a2      	ldr	r2, [r4, #24]
 8009628:	4293      	cmp	r3, r2
 800962a:	db09      	blt.n	8009640 <_puts_r+0x68>
 800962c:	6823      	ldr	r3, [r4, #0]
 800962e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009632:	701a      	strb	r2, [r3, #0]
 8009634:	6823      	ldr	r3, [r4, #0]
 8009636:	7819      	ldrb	r1, [r3, #0]
 8009638:	290a      	cmp	r1, #10
 800963a:	d1ea      	bne.n	8009612 <_puts_r+0x3a>
 800963c:	4628      	mov	r0, r5
 800963e:	e002      	b.n	8009646 <_puts_r+0x6e>
 8009640:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009644:	4628      	mov	r0, r5
 8009646:	4622      	mov	r2, r4
 8009648:	f000 f882 	bl	8009750 <__swbuf_r>
 800964c:	1c42      	adds	r2, r0, #1
 800964e:	4250      	negs	r0, r2
 8009650:	4150      	adcs	r0, r2
 8009652:	e7d3      	b.n	80095fc <_puts_r+0x24>
 8009654:	2b00      	cmp	r3, #0
 8009656:	da15      	bge.n	8009684 <_puts_r+0xac>
 8009658:	69a2      	ldr	r2, [r4, #24]
 800965a:	4293      	cmp	r3, r2
 800965c:	db08      	blt.n	8009670 <_puts_r+0x98>
 800965e:	6823      	ldr	r3, [r4, #0]
 8009660:	220a      	movs	r2, #10
 8009662:	701a      	strb	r2, [r3, #0]
 8009664:	6823      	ldr	r3, [r4, #0]
 8009666:	7819      	ldrb	r1, [r3, #0]
 8009668:	4291      	cmp	r1, r2
 800966a:	d10f      	bne.n	800968c <_puts_r+0xb4>
 800966c:	4628      	mov	r0, r5
 800966e:	e001      	b.n	8009674 <_puts_r+0x9c>
 8009670:	4628      	mov	r0, r5
 8009672:	210a      	movs	r1, #10
 8009674:	4622      	mov	r2, r4
 8009676:	f000 f86b 	bl	8009750 <__swbuf_r>
 800967a:	1c43      	adds	r3, r0, #1
 800967c:	4258      	negs	r0, r3
 800967e:	4158      	adcs	r0, r3
 8009680:	b130      	cbz	r0, 8009690 <_puts_r+0xb8>
 8009682:	e7bc      	b.n	80095fe <_puts_r+0x26>
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	220a      	movs	r2, #10
 8009688:	701a      	strb	r2, [r3, #0]
 800968a:	6823      	ldr	r3, [r4, #0]
 800968c:	3301      	adds	r3, #1
 800968e:	6023      	str	r3, [r4, #0]
 8009690:	200a      	movs	r0, #10
 8009692:	bd70      	pop	{r4, r5, r6, pc}

08009694 <puts>:
 8009694:	4b02      	ldr	r3, [pc, #8]	; (80096a0 <puts+0xc>)
 8009696:	4601      	mov	r1, r0
 8009698:	6818      	ldr	r0, [r3, #0]
 800969a:	f7ff bf9d 	b.w	80095d8 <_puts_r>
 800969e:	bf00      	nop
 80096a0:	1ffe8a60 	.word	0x1ffe8a60

080096a4 <__fpclassifyd>:
 80096a4:	460a      	mov	r2, r1
 80096a6:	f031 4100 	bics.w	r1, r1, #2147483648	; 0x80000000
 80096aa:	b510      	push	{r4, lr}
 80096ac:	4603      	mov	r3, r0
 80096ae:	d01b      	beq.n	80096e8 <__fpclassifyd+0x44>
 80096b0:	480f      	ldr	r0, [pc, #60]	; (80096f0 <__fpclassifyd+0x4c>)
 80096b2:	f5a2 1480 	sub.w	r4, r2, #1048576	; 0x100000
 80096b6:	4284      	cmp	r4, r0
 80096b8:	d910      	bls.n	80096dc <__fpclassifyd+0x38>
 80096ba:	f102 42ff 	add.w	r2, r2, #2139095040	; 0x7f800000
 80096be:	480c      	ldr	r0, [pc, #48]	; (80096f0 <__fpclassifyd+0x4c>)
 80096c0:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 80096c4:	4282      	cmp	r2, r0
 80096c6:	d909      	bls.n	80096dc <__fpclassifyd+0x38>
 80096c8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80096cc:	d308      	bcc.n	80096e0 <__fpclassifyd+0x3c>
 80096ce:	4a09      	ldr	r2, [pc, #36]	; (80096f4 <__fpclassifyd+0x50>)
 80096d0:	4291      	cmp	r1, r2
 80096d2:	d107      	bne.n	80096e4 <__fpclassifyd+0x40>
 80096d4:	fab3 f083 	clz	r0, r3
 80096d8:	0940      	lsrs	r0, r0, #5
 80096da:	bd10      	pop	{r4, pc}
 80096dc:	2004      	movs	r0, #4
 80096de:	bd10      	pop	{r4, pc}
 80096e0:	2003      	movs	r0, #3
 80096e2:	bd10      	pop	{r4, pc}
 80096e4:	2000      	movs	r0, #0
 80096e6:	bd10      	pop	{r4, pc}
 80096e8:	2800      	cmp	r0, #0
 80096ea:	d1e6      	bne.n	80096ba <__fpclassifyd+0x16>
 80096ec:	2002      	movs	r0, #2
 80096ee:	bd10      	pop	{r4, pc}
 80096f0:	7fdfffff 	.word	0x7fdfffff
 80096f4:	7ff00000 	.word	0x7ff00000

080096f8 <siprintf>:
 80096f8:	b40e      	push	{r1, r2, r3}
 80096fa:	b500      	push	{lr}
 80096fc:	b09c      	sub	sp, #112	; 0x70
 80096fe:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009702:	f8ad 1014 	strh.w	r1, [sp, #20]
 8009706:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800970a:	9104      	str	r1, [sp, #16]
 800970c:	9107      	str	r1, [sp, #28]
 800970e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009712:	ab1d      	add	r3, sp, #116	; 0x74
 8009714:	f8ad 1016 	strh.w	r1, [sp, #22]
 8009718:	4908      	ldr	r1, [pc, #32]	; (800973c <siprintf+0x44>)
 800971a:	f853 2b04 	ldr.w	r2, [r3], #4
 800971e:	9002      	str	r0, [sp, #8]
 8009720:	9006      	str	r0, [sp, #24]
 8009722:	6808      	ldr	r0, [r1, #0]
 8009724:	9301      	str	r3, [sp, #4]
 8009726:	a902      	add	r1, sp, #8
 8009728:	f001 fce6 	bl	800b0f8 <_svfiprintf_r>
 800972c:	9b02      	ldr	r3, [sp, #8]
 800972e:	2200      	movs	r2, #0
 8009730:	701a      	strb	r2, [r3, #0]
 8009732:	b01c      	add	sp, #112	; 0x70
 8009734:	f85d eb04 	ldr.w	lr, [sp], #4
 8009738:	b003      	add	sp, #12
 800973a:	4770      	bx	lr
 800973c:	1ffe8a60 	.word	0x1ffe8a60

08009740 <strlen>:
 8009740:	4603      	mov	r3, r0
 8009742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009746:	2a00      	cmp	r2, #0
 8009748:	d1fb      	bne.n	8009742 <strlen+0x2>
 800974a:	1a18      	subs	r0, r3, r0
 800974c:	3801      	subs	r0, #1
 800974e:	4770      	bx	lr

08009750 <__swbuf_r>:
 8009750:	b570      	push	{r4, r5, r6, lr}
 8009752:	460d      	mov	r5, r1
 8009754:	4614      	mov	r4, r2
 8009756:	4606      	mov	r6, r0
 8009758:	b118      	cbz	r0, 8009762 <__swbuf_r+0x12>
 800975a:	6983      	ldr	r3, [r0, #24]
 800975c:	b90b      	cbnz	r3, 8009762 <__swbuf_r+0x12>
 800975e:	f000 fff9 	bl	800a754 <__sinit>
 8009762:	4b22      	ldr	r3, [pc, #136]	; (80097ec <__swbuf_r+0x9c>)
 8009764:	429c      	cmp	r4, r3
 8009766:	d101      	bne.n	800976c <__swbuf_r+0x1c>
 8009768:	6874      	ldr	r4, [r6, #4]
 800976a:	e008      	b.n	800977e <__swbuf_r+0x2e>
 800976c:	4b20      	ldr	r3, [pc, #128]	; (80097f0 <__swbuf_r+0xa0>)
 800976e:	429c      	cmp	r4, r3
 8009770:	d101      	bne.n	8009776 <__swbuf_r+0x26>
 8009772:	68b4      	ldr	r4, [r6, #8]
 8009774:	e003      	b.n	800977e <__swbuf_r+0x2e>
 8009776:	4b1f      	ldr	r3, [pc, #124]	; (80097f4 <__swbuf_r+0xa4>)
 8009778:	429c      	cmp	r4, r3
 800977a:	bf08      	it	eq
 800977c:	68f4      	ldreq	r4, [r6, #12]
 800977e:	69a3      	ldr	r3, [r4, #24]
 8009780:	60a3      	str	r3, [r4, #8]
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	071a      	lsls	r2, r3, #28
 8009786:	d509      	bpl.n	800979c <__swbuf_r+0x4c>
 8009788:	6923      	ldr	r3, [r4, #16]
 800978a:	b13b      	cbz	r3, 800979c <__swbuf_r+0x4c>
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	6920      	ldr	r0, [r4, #16]
 8009790:	1a18      	subs	r0, r3, r0
 8009792:	6963      	ldr	r3, [r4, #20]
 8009794:	4298      	cmp	r0, r3
 8009796:	b2ed      	uxtb	r5, r5
 8009798:	db0f      	blt.n	80097ba <__swbuf_r+0x6a>
 800979a:	e008      	b.n	80097ae <__swbuf_r+0x5e>
 800979c:	4630      	mov	r0, r6
 800979e:	4621      	mov	r1, r4
 80097a0:	f000 f82a 	bl	80097f8 <__swsetup_r>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d0f1      	beq.n	800978c <__swbuf_r+0x3c>
 80097a8:	f04f 30ff 	mov.w	r0, #4294967295
 80097ac:	bd70      	pop	{r4, r5, r6, pc}
 80097ae:	4630      	mov	r0, r6
 80097b0:	4621      	mov	r1, r4
 80097b2:	f000 ff65 	bl	800a680 <_fflush_r>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d1f6      	bne.n	80097a8 <__swbuf_r+0x58>
 80097ba:	68a3      	ldr	r3, [r4, #8]
 80097bc:	3b01      	subs	r3, #1
 80097be:	60a3      	str	r3, [r4, #8]
 80097c0:	6823      	ldr	r3, [r4, #0]
 80097c2:	1c5a      	adds	r2, r3, #1
 80097c4:	6022      	str	r2, [r4, #0]
 80097c6:	701d      	strb	r5, [r3, #0]
 80097c8:	6963      	ldr	r3, [r4, #20]
 80097ca:	3001      	adds	r0, #1
 80097cc:	4298      	cmp	r0, r3
 80097ce:	d004      	beq.n	80097da <__swbuf_r+0x8a>
 80097d0:	89a3      	ldrh	r3, [r4, #12]
 80097d2:	07db      	lsls	r3, r3, #31
 80097d4:	d507      	bpl.n	80097e6 <__swbuf_r+0x96>
 80097d6:	2d0a      	cmp	r5, #10
 80097d8:	d105      	bne.n	80097e6 <__swbuf_r+0x96>
 80097da:	4630      	mov	r0, r6
 80097dc:	4621      	mov	r1, r4
 80097de:	f000 ff4f 	bl	800a680 <_fflush_r>
 80097e2:	2800      	cmp	r0, #0
 80097e4:	d1e0      	bne.n	80097a8 <__swbuf_r+0x58>
 80097e6:	4628      	mov	r0, r5
 80097e8:	bd70      	pop	{r4, r5, r6, pc}
 80097ea:	bf00      	nop
 80097ec:	080110f4 	.word	0x080110f4
 80097f0:	08011114 	.word	0x08011114
 80097f4:	08011134 	.word	0x08011134

080097f8 <__swsetup_r>:
 80097f8:	4b31      	ldr	r3, [pc, #196]	; (80098c0 <__swsetup_r+0xc8>)
 80097fa:	b570      	push	{r4, r5, r6, lr}
 80097fc:	681d      	ldr	r5, [r3, #0]
 80097fe:	4606      	mov	r6, r0
 8009800:	460c      	mov	r4, r1
 8009802:	b125      	cbz	r5, 800980e <__swsetup_r+0x16>
 8009804:	69ab      	ldr	r3, [r5, #24]
 8009806:	b913      	cbnz	r3, 800980e <__swsetup_r+0x16>
 8009808:	4628      	mov	r0, r5
 800980a:	f000 ffa3 	bl	800a754 <__sinit>
 800980e:	4b2d      	ldr	r3, [pc, #180]	; (80098c4 <__swsetup_r+0xcc>)
 8009810:	429c      	cmp	r4, r3
 8009812:	d101      	bne.n	8009818 <__swsetup_r+0x20>
 8009814:	686c      	ldr	r4, [r5, #4]
 8009816:	e008      	b.n	800982a <__swsetup_r+0x32>
 8009818:	4b2b      	ldr	r3, [pc, #172]	; (80098c8 <__swsetup_r+0xd0>)
 800981a:	429c      	cmp	r4, r3
 800981c:	d101      	bne.n	8009822 <__swsetup_r+0x2a>
 800981e:	68ac      	ldr	r4, [r5, #8]
 8009820:	e003      	b.n	800982a <__swsetup_r+0x32>
 8009822:	4b2a      	ldr	r3, [pc, #168]	; (80098cc <__swsetup_r+0xd4>)
 8009824:	429c      	cmp	r4, r3
 8009826:	bf08      	it	eq
 8009828:	68ec      	ldreq	r4, [r5, #12]
 800982a:	89a3      	ldrh	r3, [r4, #12]
 800982c:	b29a      	uxth	r2, r3
 800982e:	0711      	lsls	r1, r2, #28
 8009830:	d41d      	bmi.n	800986e <__swsetup_r+0x76>
 8009832:	06d5      	lsls	r5, r2, #27
 8009834:	d402      	bmi.n	800983c <__swsetup_r+0x44>
 8009836:	2209      	movs	r2, #9
 8009838:	6032      	str	r2, [r6, #0]
 800983a:	e038      	b.n	80098ae <__swsetup_r+0xb6>
 800983c:	0750      	lsls	r0, r2, #29
 800983e:	d512      	bpl.n	8009866 <__swsetup_r+0x6e>
 8009840:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009842:	b141      	cbz	r1, 8009856 <__swsetup_r+0x5e>
 8009844:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009848:	4299      	cmp	r1, r3
 800984a:	d002      	beq.n	8009852 <__swsetup_r+0x5a>
 800984c:	4630      	mov	r0, r6
 800984e:	f001 fb5f 	bl	800af10 <_free_r>
 8009852:	2300      	movs	r3, #0
 8009854:	6363      	str	r3, [r4, #52]	; 0x34
 8009856:	89a3      	ldrh	r3, [r4, #12]
 8009858:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800985c:	81a3      	strh	r3, [r4, #12]
 800985e:	2300      	movs	r3, #0
 8009860:	6063      	str	r3, [r4, #4]
 8009862:	6923      	ldr	r3, [r4, #16]
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	89a3      	ldrh	r3, [r4, #12]
 8009868:	f043 0308 	orr.w	r3, r3, #8
 800986c:	81a3      	strh	r3, [r4, #12]
 800986e:	6923      	ldr	r3, [r4, #16]
 8009870:	b94b      	cbnz	r3, 8009886 <__swsetup_r+0x8e>
 8009872:	89a3      	ldrh	r3, [r4, #12]
 8009874:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009878:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800987c:	d003      	beq.n	8009886 <__swsetup_r+0x8e>
 800987e:	4630      	mov	r0, r6
 8009880:	4621      	mov	r1, r4
 8009882:	f000 fff3 	bl	800a86c <__smakebuf_r>
 8009886:	89a3      	ldrh	r3, [r4, #12]
 8009888:	f013 0201 	ands.w	r2, r3, #1
 800988c:	d005      	beq.n	800989a <__swsetup_r+0xa2>
 800988e:	2200      	movs	r2, #0
 8009890:	60a2      	str	r2, [r4, #8]
 8009892:	6962      	ldr	r2, [r4, #20]
 8009894:	4252      	negs	r2, r2
 8009896:	61a2      	str	r2, [r4, #24]
 8009898:	e003      	b.n	80098a2 <__swsetup_r+0xaa>
 800989a:	0799      	lsls	r1, r3, #30
 800989c:	bf58      	it	pl
 800989e:	6962      	ldrpl	r2, [r4, #20]
 80098a0:	60a2      	str	r2, [r4, #8]
 80098a2:	6922      	ldr	r2, [r4, #16]
 80098a4:	b94a      	cbnz	r2, 80098ba <__swsetup_r+0xc2>
 80098a6:	f003 0080 	and.w	r0, r3, #128	; 0x80
 80098aa:	b280      	uxth	r0, r0
 80098ac:	b130      	cbz	r0, 80098bc <__swsetup_r+0xc4>
 80098ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098b2:	81a3      	strh	r3, [r4, #12]
 80098b4:	f04f 30ff 	mov.w	r0, #4294967295
 80098b8:	bd70      	pop	{r4, r5, r6, pc}
 80098ba:	2000      	movs	r0, #0
 80098bc:	bd70      	pop	{r4, r5, r6, pc}
 80098be:	bf00      	nop
 80098c0:	1ffe8a60 	.word	0x1ffe8a60
 80098c4:	080110f4 	.word	0x080110f4
 80098c8:	08011114 	.word	0x08011114
 80098cc:	08011134 	.word	0x08011134

080098d0 <quorem>:
 80098d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098d4:	6903      	ldr	r3, [r0, #16]
 80098d6:	690c      	ldr	r4, [r1, #16]
 80098d8:	42a3      	cmp	r3, r4
 80098da:	4680      	mov	r8, r0
 80098dc:	f2c0 8081 	blt.w	80099e2 <quorem+0x112>
 80098e0:	3c01      	subs	r4, #1
 80098e2:	f101 0714 	add.w	r7, r1, #20
 80098e6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80098ea:	f100 0614 	add.w	r6, r0, #20
 80098ee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80098f2:	eb06 030e 	add.w	r3, r6, lr
 80098f6:	9301      	str	r3, [sp, #4]
 80098f8:	3501      	adds	r5, #1
 80098fa:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 80098fe:	fbb3 f5f5 	udiv	r5, r3, r5
 8009902:	eb07 090e 	add.w	r9, r7, lr
 8009906:	b3c5      	cbz	r5, 800997a <quorem+0xaa>
 8009908:	f04f 0a00 	mov.w	sl, #0
 800990c:	4638      	mov	r0, r7
 800990e:	46b4      	mov	ip, r6
 8009910:	46d3      	mov	fp, sl
 8009912:	f850 3b04 	ldr.w	r3, [r0], #4
 8009916:	b29a      	uxth	r2, r3
 8009918:	0c1b      	lsrs	r3, r3, #16
 800991a:	fb02 a205 	mla	r2, r2, r5, sl
 800991e:	436b      	muls	r3, r5
 8009920:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009924:	b292      	uxth	r2, r2
 8009926:	ebc2 020b 	rsb	r2, r2, fp
 800992a:	f8bc b000 	ldrh.w	fp, [ip]
 800992e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009932:	fa12 f28b 	uxtah	r2, r2, fp
 8009936:	fa1f fb83 	uxth.w	fp, r3
 800993a:	f8dc 3000 	ldr.w	r3, [ip]
 800993e:	ebcb 4313 	rsb	r3, fp, r3, lsr #16
 8009942:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8009946:	b292      	uxth	r2, r2
 8009948:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800994c:	4548      	cmp	r0, r9
 800994e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009952:	f84c 2b04 	str.w	r2, [ip], #4
 8009956:	d9dc      	bls.n	8009912 <quorem+0x42>
 8009958:	f856 300e 	ldr.w	r3, [r6, lr]
 800995c:	b96b      	cbnz	r3, 800997a <quorem+0xaa>
 800995e:	9b01      	ldr	r3, [sp, #4]
 8009960:	3b04      	subs	r3, #4
 8009962:	42b3      	cmp	r3, r6
 8009964:	461a      	mov	r2, r3
 8009966:	d802      	bhi.n	800996e <quorem+0x9e>
 8009968:	f8c8 4010 	str.w	r4, [r8, #16]
 800996c:	e005      	b.n	800997a <quorem+0xaa>
 800996e:	6812      	ldr	r2, [r2, #0]
 8009970:	3b04      	subs	r3, #4
 8009972:	2a00      	cmp	r2, #0
 8009974:	d1f8      	bne.n	8009968 <quorem+0x98>
 8009976:	3c01      	subs	r4, #1
 8009978:	e7f3      	b.n	8009962 <quorem+0x92>
 800997a:	4640      	mov	r0, r8
 800997c:	f001 f9ed 	bl	800ad5a <__mcmp>
 8009980:	2800      	cmp	r0, #0
 8009982:	db2c      	blt.n	80099de <quorem+0x10e>
 8009984:	3501      	adds	r5, #1
 8009986:	4630      	mov	r0, r6
 8009988:	f04f 0e00 	mov.w	lr, #0
 800998c:	f857 1b04 	ldr.w	r1, [r7], #4
 8009990:	f8d0 c000 	ldr.w	ip, [r0]
 8009994:	b28a      	uxth	r2, r1
 8009996:	ebc2 030e 	rsb	r3, r2, lr
 800999a:	0c09      	lsrs	r1, r1, #16
 800999c:	fa13 f38c 	uxtah	r3, r3, ip
 80099a0:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 80099a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099ae:	454f      	cmp	r7, r9
 80099b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80099b4:	f840 3b04 	str.w	r3, [r0], #4
 80099b8:	d9e8      	bls.n	800998c <quorem+0xbc>
 80099ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80099be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80099c2:	b962      	cbnz	r2, 80099de <quorem+0x10e>
 80099c4:	3b04      	subs	r3, #4
 80099c6:	42b3      	cmp	r3, r6
 80099c8:	461a      	mov	r2, r3
 80099ca:	d802      	bhi.n	80099d2 <quorem+0x102>
 80099cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80099d0:	e005      	b.n	80099de <quorem+0x10e>
 80099d2:	6812      	ldr	r2, [r2, #0]
 80099d4:	3b04      	subs	r3, #4
 80099d6:	2a00      	cmp	r2, #0
 80099d8:	d1f8      	bne.n	80099cc <quorem+0xfc>
 80099da:	3c01      	subs	r4, #1
 80099dc:	e7f3      	b.n	80099c6 <quorem+0xf6>
 80099de:	4628      	mov	r0, r5
 80099e0:	e000      	b.n	80099e4 <quorem+0x114>
 80099e2:	2000      	movs	r0, #0
 80099e4:	b003      	add	sp, #12
 80099e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ea:	0000      	movs	r0, r0
 80099ec:	0000      	movs	r0, r0
	...

080099f0 <_dtoa_r>:
 80099f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80099f6:	b097      	sub	sp, #92	; 0x5c
 80099f8:	4682      	mov	sl, r0
 80099fa:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 80099fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009a00:	b945      	cbnz	r5, 8009a14 <_dtoa_r+0x24>
 8009a02:	2010      	movs	r0, #16
 8009a04:	f000 ff80 	bl	800a908 <malloc>
 8009a08:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8009a0c:	6045      	str	r5, [r0, #4]
 8009a0e:	6085      	str	r5, [r0, #8]
 8009a10:	6005      	str	r5, [r0, #0]
 8009a12:	60c5      	str	r5, [r0, #12]
 8009a14:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8009a18:	6819      	ldr	r1, [r3, #0]
 8009a1a:	b159      	cbz	r1, 8009a34 <_dtoa_r+0x44>
 8009a1c:	685a      	ldr	r2, [r3, #4]
 8009a1e:	604a      	str	r2, [r1, #4]
 8009a20:	2301      	movs	r3, #1
 8009a22:	4093      	lsls	r3, r2
 8009a24:	608b      	str	r3, [r1, #8]
 8009a26:	4650      	mov	r0, sl
 8009a28:	f000 ffba 	bl	800a9a0 <_Bfree>
 8009a2c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8009a30:	2200      	movs	r2, #0
 8009a32:	601a      	str	r2, [r3, #0]
 8009a34:	9b03      	ldr	r3, [sp, #12]
 8009a36:	4aa2      	ldr	r2, [pc, #648]	; (8009cc0 <_dtoa_r+0x2d0>)
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	bfbf      	itttt	lt
 8009a3c:	2301      	movlt	r3, #1
 8009a3e:	6023      	strlt	r3, [r4, #0]
 8009a40:	9b03      	ldrlt	r3, [sp, #12]
 8009a42:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009a46:	bfb8      	it	lt
 8009a48:	9303      	strlt	r3, [sp, #12]
 8009a4a:	9f03      	ldr	r7, [sp, #12]
 8009a4c:	bfa4      	itt	ge
 8009a4e:	2300      	movge	r3, #0
 8009a50:	6023      	strge	r3, [r4, #0]
 8009a52:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8009a56:	0d1b      	lsrs	r3, r3, #20
 8009a58:	051b      	lsls	r3, r3, #20
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d11d      	bne.n	8009a9a <_dtoa_r+0xaa>
 8009a5e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009a60:	f242 730f 	movw	r3, #9999	; 0x270f
 8009a64:	6013      	str	r3, [r2, #0]
 8009a66:	9b02      	ldr	r3, [sp, #8]
 8009a68:	b943      	cbnz	r3, 8009a7c <_dtoa_r+0x8c>
 8009a6a:	4a96      	ldr	r2, [pc, #600]	; (8009cc4 <_dtoa_r+0x2d4>)
 8009a6c:	4b96      	ldr	r3, [pc, #600]	; (8009cc8 <_dtoa_r+0x2d8>)
 8009a6e:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8009a72:	2800      	cmp	r0, #0
 8009a74:	bf14      	ite	ne
 8009a76:	4618      	movne	r0, r3
 8009a78:	4610      	moveq	r0, r2
 8009a7a:	e000      	b.n	8009a7e <_dtoa_r+0x8e>
 8009a7c:	4892      	ldr	r0, [pc, #584]	; (8009cc8 <_dtoa_r+0x2d8>)
 8009a7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	f000 8573 	beq.w	800a56c <_dtoa_r+0xb7c>
 8009a86:	78c3      	ldrb	r3, [r0, #3]
 8009a88:	b113      	cbz	r3, 8009a90 <_dtoa_r+0xa0>
 8009a8a:	f100 0308 	add.w	r3, r0, #8
 8009a8e:	e000      	b.n	8009a92 <_dtoa_r+0xa2>
 8009a90:	1cc3      	adds	r3, r0, #3
 8009a92:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009a94:	6013      	str	r3, [r2, #0]
 8009a96:	f000 bd69 	b.w	800a56c <_dtoa_r+0xb7c>
 8009a9a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	f7ff f887 	bl	8008bb8 <__aeabi_dcmpeq>
 8009aaa:	4680      	mov	r8, r0
 8009aac:	b158      	cbz	r0, 8009ac6 <_dtoa_r+0xd6>
 8009aae:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	6013      	str	r3, [r2, #0]
 8009ab4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f000 8546 	beq.w	800a548 <_dtoa_r+0xb58>
 8009abc:	4883      	ldr	r0, [pc, #524]	; (8009ccc <_dtoa_r+0x2dc>)
 8009abe:	6018      	str	r0, [r3, #0]
 8009ac0:	3801      	subs	r0, #1
 8009ac2:	f000 bd53 	b.w	800a56c <_dtoa_r+0xb7c>
 8009ac6:	ab15      	add	r3, sp, #84	; 0x54
 8009ac8:	9300      	str	r3, [sp, #0]
 8009aca:	ab14      	add	r3, sp, #80	; 0x50
 8009acc:	9301      	str	r3, [sp, #4]
 8009ace:	4650      	mov	r0, sl
 8009ad0:	4622      	mov	r2, r4
 8009ad2:	462b      	mov	r3, r5
 8009ad4:	f001 f9bc 	bl	800ae50 <__d2b>
 8009ad8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009adc:	9007      	str	r0, [sp, #28]
 8009ade:	b15e      	cbz	r6, 8009af8 <_dtoa_r+0x108>
 8009ae0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009ae4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009aee:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8009af2:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8009af6:	e01d      	b.n	8009b34 <_dtoa_r+0x144>
 8009af8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009afa:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009afc:	441e      	add	r6, r3
 8009afe:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8009b02:	429e      	cmp	r6, r3
 8009b04:	bfad      	iteet	ge
 8009b06:	9a02      	ldrge	r2, [sp, #8]
 8009b08:	4b71      	ldrlt	r3, [pc, #452]	; (8009cd0 <_dtoa_r+0x2e0>)
 8009b0a:	9a02      	ldrlt	r2, [sp, #8]
 8009b0c:	f206 4312 	addwge	r3, r6, #1042	; 0x412
 8009b10:	bfa3      	ittte	ge
 8009b12:	fa22 f003 	lsrge.w	r0, r2, r3
 8009b16:	4b6f      	ldrge	r3, [pc, #444]	; (8009cd4 <_dtoa_r+0x2e4>)
 8009b18:	1b9b      	subge	r3, r3, r6
 8009b1a:	1b9b      	sublt	r3, r3, r6
 8009b1c:	bfaa      	itet	ge
 8009b1e:	409f      	lslge	r7, r3
 8009b20:	fa02 f003 	lsllt.w	r0, r2, r3
 8009b24:	4338      	orrge	r0, r7
 8009b26:	f7fe fd69 	bl	80085fc <__aeabi_ui2d>
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009b30:	3e01      	subs	r6, #1
 8009b32:	9313      	str	r3, [sp, #76]	; 0x4c
 8009b34:	2200      	movs	r2, #0
 8009b36:	4b68      	ldr	r3, [pc, #416]	; (8009cd8 <_dtoa_r+0x2e8>)
 8009b38:	f7fe fc22 	bl	8008380 <__aeabi_dsub>
 8009b3c:	a35a      	add	r3, pc, #360	; (adr r3, 8009ca8 <_dtoa_r+0x2b8>)
 8009b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b42:	f7fe fdd1 	bl	80086e8 <__aeabi_dmul>
 8009b46:	a35a      	add	r3, pc, #360	; (adr r3, 8009cb0 <_dtoa_r+0x2c0>)
 8009b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4c:	f7fe fc1a 	bl	8008384 <__adddf3>
 8009b50:	4604      	mov	r4, r0
 8009b52:	4630      	mov	r0, r6
 8009b54:	460d      	mov	r5, r1
 8009b56:	f7fe fd61 	bl	800861c <__aeabi_i2d>
 8009b5a:	a357      	add	r3, pc, #348	; (adr r3, 8009cb8 <_dtoa_r+0x2c8>)
 8009b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b60:	f7fe fdc2 	bl	80086e8 <__aeabi_dmul>
 8009b64:	4602      	mov	r2, r0
 8009b66:	460b      	mov	r3, r1
 8009b68:	4620      	mov	r0, r4
 8009b6a:	4629      	mov	r1, r5
 8009b6c:	f7fe fc0a 	bl	8008384 <__adddf3>
 8009b70:	4604      	mov	r4, r0
 8009b72:	460d      	mov	r5, r1
 8009b74:	f7ff f852 	bl	8008c1c <__aeabi_d2iz>
 8009b78:	4629      	mov	r1, r5
 8009b7a:	4683      	mov	fp, r0
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	4620      	mov	r0, r4
 8009b80:	2300      	movs	r3, #0
 8009b82:	f7ff f823 	bl	8008bcc <__aeabi_dcmplt>
 8009b86:	b158      	cbz	r0, 8009ba0 <_dtoa_r+0x1b0>
 8009b88:	4658      	mov	r0, fp
 8009b8a:	f7fe fd47 	bl	800861c <__aeabi_i2d>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	460b      	mov	r3, r1
 8009b92:	4620      	mov	r0, r4
 8009b94:	4629      	mov	r1, r5
 8009b96:	f7ff f80f 	bl	8008bb8 <__aeabi_dcmpeq>
 8009b9a:	b908      	cbnz	r0, 8009ba0 <_dtoa_r+0x1b0>
 8009b9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ba0:	f1bb 0f16 	cmp.w	fp, #22
 8009ba4:	d80d      	bhi.n	8009bc2 <_dtoa_r+0x1d2>
 8009ba6:	4b4d      	ldr	r3, [pc, #308]	; (8009cdc <_dtoa_r+0x2ec>)
 8009ba8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009bac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009bb4:	f7ff f828 	bl	8008c08 <__aeabi_dcmpgt>
 8009bb8:	b130      	cbz	r0, 8009bc8 <_dtoa_r+0x1d8>
 8009bba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	e000      	b.n	8009bc4 <_dtoa_r+0x1d4>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	9312      	str	r3, [sp, #72]	; 0x48
 8009bc6:	e000      	b.n	8009bca <_dtoa_r+0x1da>
 8009bc8:	9012      	str	r0, [sp, #72]	; 0x48
 8009bca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009bcc:	1b9e      	subs	r6, r3, r6
 8009bce:	1e73      	subs	r3, r6, #1
 8009bd0:	930a      	str	r3, [sp, #40]	; 0x28
 8009bd2:	bf45      	ittet	mi
 8009bd4:	425b      	negmi	r3, r3
 8009bd6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009bd8:	2300      	movpl	r3, #0
 8009bda:	2300      	movmi	r3, #0
 8009bdc:	bf4c      	ite	mi
 8009bde:	930a      	strmi	r3, [sp, #40]	; 0x28
 8009be0:	9309      	strpl	r3, [sp, #36]	; 0x24
 8009be2:	f1bb 0f00 	cmp.w	fp, #0
 8009be6:	db07      	blt.n	8009bf8 <_dtoa_r+0x208>
 8009be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bea:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8009bee:	445b      	add	r3, fp
 8009bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bf6:	e008      	b.n	8009c0a <_dtoa_r+0x21a>
 8009bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfa:	ebcb 0303 	rsb	r3, fp, r3
 8009bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8009c00:	f1cb 0300 	rsb	r3, fp, #0
 8009c04:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c06:	2300      	movs	r3, #0
 8009c08:	930d      	str	r3, [sp, #52]	; 0x34
 8009c0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c0c:	2b09      	cmp	r3, #9
 8009c0e:	d828      	bhi.n	8009c62 <_dtoa_r+0x272>
 8009c10:	2b05      	cmp	r3, #5
 8009c12:	bfc4      	itt	gt
 8009c14:	3b04      	subgt	r3, #4
 8009c16:	9320      	strgt	r3, [sp, #128]	; 0x80
 8009c18:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c1a:	f1a3 0302 	sub.w	r3, r3, #2
 8009c1e:	bfcc      	ite	gt
 8009c20:	2500      	movgt	r5, #0
 8009c22:	2501      	movle	r5, #1
 8009c24:	2b03      	cmp	r3, #3
 8009c26:	d821      	bhi.n	8009c6c <_dtoa_r+0x27c>
 8009c28:	e8df f003 	tbb	[pc, r3]
 8009c2c:	10040e02 	.word	0x10040e02
 8009c30:	2300      	movs	r3, #0
 8009c32:	e000      	b.n	8009c36 <_dtoa_r+0x246>
 8009c34:	2301      	movs	r3, #1
 8009c36:	930c      	str	r3, [sp, #48]	; 0x30
 8009c38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	dc20      	bgt.n	8009c80 <_dtoa_r+0x290>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	9306      	str	r3, [sp, #24]
 8009c42:	9305      	str	r3, [sp, #20]
 8009c44:	461a      	mov	r2, r3
 8009c46:	e019      	b.n	8009c7c <_dtoa_r+0x28c>
 8009c48:	2300      	movs	r3, #0
 8009c4a:	e000      	b.n	8009c4e <_dtoa_r+0x25e>
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	930c      	str	r3, [sp, #48]	; 0x30
 8009c50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c52:	445b      	add	r3, fp
 8009c54:	9306      	str	r3, [sp, #24]
 8009c56:	3301      	adds	r3, #1
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	9305      	str	r3, [sp, #20]
 8009c5c:	bfb8      	it	lt
 8009c5e:	2301      	movlt	r3, #1
 8009c60:	e011      	b.n	8009c86 <_dtoa_r+0x296>
 8009c62:	2501      	movs	r5, #1
 8009c64:	2300      	movs	r3, #0
 8009c66:	9320      	str	r3, [sp, #128]	; 0x80
 8009c68:	950c      	str	r5, [sp, #48]	; 0x30
 8009c6a:	e001      	b.n	8009c70 <_dtoa_r+0x280>
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	930c      	str	r3, [sp, #48]	; 0x30
 8009c70:	f04f 33ff 	mov.w	r3, #4294967295
 8009c74:	9306      	str	r3, [sp, #24]
 8009c76:	9305      	str	r3, [sp, #20]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	2312      	movs	r3, #18
 8009c7c:	9221      	str	r2, [sp, #132]	; 0x84
 8009c7e:	e002      	b.n	8009c86 <_dtoa_r+0x296>
 8009c80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c82:	9306      	str	r3, [sp, #24]
 8009c84:	9305      	str	r3, [sp, #20]
 8009c86:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	6062      	str	r2, [r4, #4]
 8009c8e:	2104      	movs	r1, #4
 8009c90:	f101 0214 	add.w	r2, r1, #20
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d823      	bhi.n	8009ce0 <_dtoa_r+0x2f0>
 8009c98:	6862      	ldr	r2, [r4, #4]
 8009c9a:	3201      	adds	r2, #1
 8009c9c:	6062      	str	r2, [r4, #4]
 8009c9e:	0049      	lsls	r1, r1, #1
 8009ca0:	e7f6      	b.n	8009c90 <_dtoa_r+0x2a0>
 8009ca2:	bf00      	nop
 8009ca4:	f3af 8000 	nop.w
 8009ca8:	636f4361 	.word	0x636f4361
 8009cac:	3fd287a7 	.word	0x3fd287a7
 8009cb0:	8b60c8b3 	.word	0x8b60c8b3
 8009cb4:	3fc68a28 	.word	0x3fc68a28
 8009cb8:	509f79fb 	.word	0x509f79fb
 8009cbc:	3fd34413 	.word	0x3fd34413
 8009cc0:	7ff00000 	.word	0x7ff00000
 8009cc4:	080110e4 	.word	0x080110e4
 8009cc8:	080110ed 	.word	0x080110ed
 8009ccc:	080110c1 	.word	0x080110c1
 8009cd0:	fffffbee 	.word	0xfffffbee
 8009cd4:	fffffc0e 	.word	0xfffffc0e
 8009cd8:	3ff80000 	.word	0x3ff80000
 8009cdc:	08011160 	.word	0x08011160
 8009ce0:	4650      	mov	r0, sl
 8009ce2:	6861      	ldr	r1, [r4, #4]
 8009ce4:	f000 fe27 	bl	800a936 <_Balloc>
 8009ce8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8009cec:	6020      	str	r0, [r4, #0]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	9308      	str	r3, [sp, #32]
 8009cf2:	9b05      	ldr	r3, [sp, #20]
 8009cf4:	2b0e      	cmp	r3, #14
 8009cf6:	f200 814b 	bhi.w	8009f90 <_dtoa_r+0x5a0>
 8009cfa:	2d00      	cmp	r5, #0
 8009cfc:	f000 8148 	beq.w	8009f90 <_dtoa_r+0x5a0>
 8009d00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d04:	f1bb 0f00 	cmp.w	fp, #0
 8009d08:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009d0c:	dd31      	ble.n	8009d72 <_dtoa_r+0x382>
 8009d0e:	4ab3      	ldr	r2, [pc, #716]	; (8009fdc <_dtoa_r+0x5ec>)
 8009d10:	f00b 030f 	and.w	r3, fp, #15
 8009d14:	ea4f 172b 	mov.w	r7, fp, asr #4
 8009d18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009d1c:	06f8      	lsls	r0, r7, #27
 8009d1e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009d22:	d50c      	bpl.n	8009d3e <_dtoa_r+0x34e>
 8009d24:	4bae      	ldr	r3, [pc, #696]	; (8009fe0 <_dtoa_r+0x5f0>)
 8009d26:	ec51 0b17 	vmov	r0, r1, d7
 8009d2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d2e:	f7fe fe05 	bl	800893c <__aeabi_ddiv>
 8009d32:	f007 070f 	and.w	r7, r7, #15
 8009d36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d3a:	2603      	movs	r6, #3
 8009d3c:	e000      	b.n	8009d40 <_dtoa_r+0x350>
 8009d3e:	2602      	movs	r6, #2
 8009d40:	f8df 829c 	ldr.w	r8, [pc, #668]	; 8009fe0 <_dtoa_r+0x5f0>
 8009d44:	b177      	cbz	r7, 8009d64 <_dtoa_r+0x374>
 8009d46:	07f9      	lsls	r1, r7, #31
 8009d48:	d508      	bpl.n	8009d5c <_dtoa_r+0x36c>
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	4629      	mov	r1, r5
 8009d4e:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009d52:	f7fe fcc9 	bl	80086e8 <__aeabi_dmul>
 8009d56:	3601      	adds	r6, #1
 8009d58:	4604      	mov	r4, r0
 8009d5a:	460d      	mov	r5, r1
 8009d5c:	107f      	asrs	r7, r7, #1
 8009d5e:	f108 0808 	add.w	r8, r8, #8
 8009d62:	e7ef      	b.n	8009d44 <_dtoa_r+0x354>
 8009d64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d68:	4622      	mov	r2, r4
 8009d6a:	462b      	mov	r3, r5
 8009d6c:	f7fe fde6 	bl	800893c <__aeabi_ddiv>
 8009d70:	e01b      	b.n	8009daa <_dtoa_r+0x3ba>
 8009d72:	f1cb 0400 	rsb	r4, fp, #0
 8009d76:	b1dc      	cbz	r4, 8009db0 <_dtoa_r+0x3c0>
 8009d78:	4b98      	ldr	r3, [pc, #608]	; (8009fdc <_dtoa_r+0x5ec>)
 8009d7a:	4d99      	ldr	r5, [pc, #612]	; (8009fe0 <_dtoa_r+0x5f0>)
 8009d7c:	f004 020f 	and.w	r2, r4, #15
 8009d80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8c:	f7fe fcac 	bl	80086e8 <__aeabi_dmul>
 8009d90:	1124      	asrs	r4, r4, #4
 8009d92:	2602      	movs	r6, #2
 8009d94:	b14c      	cbz	r4, 8009daa <_dtoa_r+0x3ba>
 8009d96:	07e2      	lsls	r2, r4, #31
 8009d98:	d504      	bpl.n	8009da4 <_dtoa_r+0x3b4>
 8009d9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d9e:	3601      	adds	r6, #1
 8009da0:	f7fe fca2 	bl	80086e8 <__aeabi_dmul>
 8009da4:	1064      	asrs	r4, r4, #1
 8009da6:	3508      	adds	r5, #8
 8009da8:	e7f4      	b.n	8009d94 <_dtoa_r+0x3a4>
 8009daa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009dae:	e000      	b.n	8009db2 <_dtoa_r+0x3c2>
 8009db0:	2602      	movs	r6, #2
 8009db2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009db4:	b1db      	cbz	r3, 8009dee <_dtoa_r+0x3fe>
 8009db6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	4629      	mov	r1, r5
 8009dc0:	4b88      	ldr	r3, [pc, #544]	; (8009fe4 <_dtoa_r+0x5f4>)
 8009dc2:	f7fe ff03 	bl	8008bcc <__aeabi_dcmplt>
 8009dc6:	b190      	cbz	r0, 8009dee <_dtoa_r+0x3fe>
 8009dc8:	9b05      	ldr	r3, [sp, #20]
 8009dca:	b183      	cbz	r3, 8009dee <_dtoa_r+0x3fe>
 8009dcc:	9b06      	ldr	r3, [sp, #24]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	f340 80da 	ble.w	8009f88 <_dtoa_r+0x598>
 8009dd4:	4629      	mov	r1, r5
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	2200      	movs	r2, #0
 8009dda:	4b83      	ldr	r3, [pc, #524]	; (8009fe8 <_dtoa_r+0x5f8>)
 8009ddc:	f7fe fc84 	bl	80086e8 <__aeabi_dmul>
 8009de0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009de8:	3601      	adds	r6, #1
 8009dea:	9d06      	ldr	r5, [sp, #24]
 8009dec:	e001      	b.n	8009df2 <_dtoa_r+0x402>
 8009dee:	9d05      	ldr	r5, [sp, #20]
 8009df0:	465f      	mov	r7, fp
 8009df2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009df6:	4630      	mov	r0, r6
 8009df8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8009dfc:	f7fe fc0e 	bl	800861c <__aeabi_i2d>
 8009e00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009e04:	f7fe fc70 	bl	80086e8 <__aeabi_dmul>
 8009e08:	2200      	movs	r2, #0
 8009e0a:	4b78      	ldr	r3, [pc, #480]	; (8009fec <_dtoa_r+0x5fc>)
 8009e0c:	f7fe faba 	bl	8008384 <__adddf3>
 8009e10:	4680      	mov	r8, r0
 8009e12:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8009e16:	b9cd      	cbnz	r5, 8009e4c <_dtoa_r+0x45c>
 8009e18:	2200      	movs	r2, #0
 8009e1a:	4b75      	ldr	r3, [pc, #468]	; (8009ff0 <_dtoa_r+0x600>)
 8009e1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009e20:	f7fe faae 	bl	8008380 <__aeabi_dsub>
 8009e24:	4642      	mov	r2, r8
 8009e26:	464b      	mov	r3, r9
 8009e28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e2c:	f7fe feec 	bl	8008c08 <__aeabi_dcmpgt>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	f040 8246 	bne.w	800a2c2 <_dtoa_r+0x8d2>
 8009e36:	4642      	mov	r2, r8
 8009e38:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009e3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e40:	f7fe fec4 	bl	8008bcc <__aeabi_dcmplt>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	f040 8236 	bne.w	800a2b6 <_dtoa_r+0x8c6>
 8009e4a:	e09d      	b.n	8009f88 <_dtoa_r+0x598>
 8009e4c:	4b63      	ldr	r3, [pc, #396]	; (8009fdc <_dtoa_r+0x5ec>)
 8009e4e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009e50:	1e6a      	subs	r2, r5, #1
 8009e52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e56:	2900      	cmp	r1, #0
 8009e58:	d049      	beq.n	8009eee <_dtoa_r+0x4fe>
 8009e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5e:	2000      	movs	r0, #0
 8009e60:	4964      	ldr	r1, [pc, #400]	; (8009ff4 <_dtoa_r+0x604>)
 8009e62:	f7fe fd6b 	bl	800893c <__aeabi_ddiv>
 8009e66:	4642      	mov	r2, r8
 8009e68:	464b      	mov	r3, r9
 8009e6a:	f7fe fa89 	bl	8008380 <__aeabi_dsub>
 8009e6e:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8009e72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e76:	9c08      	ldr	r4, [sp, #32]
 8009e78:	4649      	mov	r1, r9
 8009e7a:	4640      	mov	r0, r8
 8009e7c:	f7fe fece 	bl	8008c1c <__aeabi_d2iz>
 8009e80:	4606      	mov	r6, r0
 8009e82:	f7fe fbcb 	bl	800861c <__aeabi_i2d>
 8009e86:	4602      	mov	r2, r0
 8009e88:	460b      	mov	r3, r1
 8009e8a:	4640      	mov	r0, r8
 8009e8c:	4649      	mov	r1, r9
 8009e8e:	f7fe fa77 	bl	8008380 <__aeabi_dsub>
 8009e92:	3630      	adds	r6, #48	; 0x30
 8009e94:	f804 6b01 	strb.w	r6, [r4], #1
 8009e98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e9c:	4680      	mov	r8, r0
 8009e9e:	4689      	mov	r9, r1
 8009ea0:	f7fe fe94 	bl	8008bcc <__aeabi_dcmplt>
 8009ea4:	2800      	cmp	r0, #0
 8009ea6:	f040 8340 	bne.w	800a52a <_dtoa_r+0xb3a>
 8009eaa:	4642      	mov	r2, r8
 8009eac:	464b      	mov	r3, r9
 8009eae:	2000      	movs	r0, #0
 8009eb0:	494c      	ldr	r1, [pc, #304]	; (8009fe4 <_dtoa_r+0x5f4>)
 8009eb2:	f7fe fa65 	bl	8008380 <__aeabi_dsub>
 8009eb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009eba:	f7fe fe87 	bl	8008bcc <__aeabi_dcmplt>
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	f040 80d3 	bne.w	800a06a <_dtoa_r+0x67a>
 8009ec4:	9b08      	ldr	r3, [sp, #32]
 8009ec6:	1ae3      	subs	r3, r4, r3
 8009ec8:	42ab      	cmp	r3, r5
 8009eca:	da5d      	bge.n	8009f88 <_dtoa_r+0x598>
 8009ecc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	4b45      	ldr	r3, [pc, #276]	; (8009fe8 <_dtoa_r+0x5f8>)
 8009ed4:	f7fe fc08 	bl	80086e8 <__aeabi_dmul>
 8009ed8:	2200      	movs	r2, #0
 8009eda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ede:	4b42      	ldr	r3, [pc, #264]	; (8009fe8 <_dtoa_r+0x5f8>)
 8009ee0:	4640      	mov	r0, r8
 8009ee2:	4649      	mov	r1, r9
 8009ee4:	f7fe fc00 	bl	80086e8 <__aeabi_dmul>
 8009ee8:	4680      	mov	r8, r0
 8009eea:	4689      	mov	r9, r1
 8009eec:	e7c4      	b.n	8009e78 <_dtoa_r+0x488>
 8009eee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009ef2:	4642      	mov	r2, r8
 8009ef4:	464b      	mov	r3, r9
 8009ef6:	f7fe fbf7 	bl	80086e8 <__aeabi_dmul>
 8009efa:	9b08      	ldr	r3, [sp, #32]
 8009efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f00:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8009f04:	195c      	adds	r4, r3, r5
 8009f06:	461d      	mov	r5, r3
 8009f08:	4649      	mov	r1, r9
 8009f0a:	4640      	mov	r0, r8
 8009f0c:	f7fe fe86 	bl	8008c1c <__aeabi_d2iz>
 8009f10:	4606      	mov	r6, r0
 8009f12:	f7fe fb83 	bl	800861c <__aeabi_i2d>
 8009f16:	3630      	adds	r6, #48	; 0x30
 8009f18:	4602      	mov	r2, r0
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	4640      	mov	r0, r8
 8009f1e:	4649      	mov	r1, r9
 8009f20:	f7fe fa2e 	bl	8008380 <__aeabi_dsub>
 8009f24:	f805 6b01 	strb.w	r6, [r5], #1
 8009f28:	42a5      	cmp	r5, r4
 8009f2a:	4680      	mov	r8, r0
 8009f2c:	4689      	mov	r9, r1
 8009f2e:	d124      	bne.n	8009f7a <_dtoa_r+0x58a>
 8009f30:	2200      	movs	r2, #0
 8009f32:	4b30      	ldr	r3, [pc, #192]	; (8009ff4 <_dtoa_r+0x604>)
 8009f34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f38:	f7fe fa24 	bl	8008384 <__adddf3>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	460b      	mov	r3, r1
 8009f40:	4640      	mov	r0, r8
 8009f42:	4649      	mov	r1, r9
 8009f44:	f7fe fe60 	bl	8008c08 <__aeabi_dcmpgt>
 8009f48:	2800      	cmp	r0, #0
 8009f4a:	f040 808e 	bne.w	800a06a <_dtoa_r+0x67a>
 8009f4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f52:	2000      	movs	r0, #0
 8009f54:	4927      	ldr	r1, [pc, #156]	; (8009ff4 <_dtoa_r+0x604>)
 8009f56:	f7fe fa13 	bl	8008380 <__aeabi_dsub>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	4640      	mov	r0, r8
 8009f60:	4649      	mov	r1, r9
 8009f62:	f7fe fe33 	bl	8008bcc <__aeabi_dcmplt>
 8009f66:	b178      	cbz	r0, 8009f88 <_dtoa_r+0x598>
 8009f68:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8009f6c:	2b30      	cmp	r3, #48	; 0x30
 8009f6e:	f104 32ff 	add.w	r2, r4, #4294967295
 8009f72:	f040 82da 	bne.w	800a52a <_dtoa_r+0xb3a>
 8009f76:	4614      	mov	r4, r2
 8009f78:	e7f6      	b.n	8009f68 <_dtoa_r+0x578>
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	4b1a      	ldr	r3, [pc, #104]	; (8009fe8 <_dtoa_r+0x5f8>)
 8009f7e:	f7fe fbb3 	bl	80086e8 <__aeabi_dmul>
 8009f82:	4680      	mov	r8, r0
 8009f84:	4689      	mov	r9, r1
 8009f86:	e7bf      	b.n	8009f08 <_dtoa_r+0x518>
 8009f88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009f8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f2c0 808b 	blt.w	800a0ae <_dtoa_r+0x6be>
 8009f98:	f1bb 0f0e 	cmp.w	fp, #14
 8009f9c:	f300 8087 	bgt.w	800a0ae <_dtoa_r+0x6be>
 8009fa0:	4b0e      	ldr	r3, [pc, #56]	; (8009fdc <_dtoa_r+0x5ec>)
 8009fa2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009fa6:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009faa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	da23      	bge.n	8009ff8 <_dtoa_r+0x608>
 8009fb0:	9b05      	ldr	r3, [sp, #20]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	dc20      	bgt.n	8009ff8 <_dtoa_r+0x608>
 8009fb6:	f040 817d 	bne.w	800a2b4 <_dtoa_r+0x8c4>
 8009fba:	4630      	mov	r0, r6
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	4b0c      	ldr	r3, [pc, #48]	; (8009ff0 <_dtoa_r+0x600>)
 8009fc0:	4639      	mov	r1, r7
 8009fc2:	f7fe fb91 	bl	80086e8 <__aeabi_dmul>
 8009fc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fca:	f7fe fe13 	bl	8008bf4 <__aeabi_dcmpge>
 8009fce:	9d05      	ldr	r5, [sp, #20]
 8009fd0:	462e      	mov	r6, r5
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	f040 8170 	bne.w	800a2b8 <_dtoa_r+0x8c8>
 8009fd8:	e175      	b.n	800a2c6 <_dtoa_r+0x8d6>
 8009fda:	bf00      	nop
 8009fdc:	08011160 	.word	0x08011160
 8009fe0:	08011228 	.word	0x08011228
 8009fe4:	3ff00000 	.word	0x3ff00000
 8009fe8:	40240000 	.word	0x40240000
 8009fec:	401c0000 	.word	0x401c0000
 8009ff0:	40140000 	.word	0x40140000
 8009ff4:	3fe00000 	.word	0x3fe00000
 8009ff8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009ffc:	9c08      	ldr	r4, [sp, #32]
 8009ffe:	4632      	mov	r2, r6
 800a000:	463b      	mov	r3, r7
 800a002:	4640      	mov	r0, r8
 800a004:	4649      	mov	r1, r9
 800a006:	f7fe fc99 	bl	800893c <__aeabi_ddiv>
 800a00a:	f7fe fe07 	bl	8008c1c <__aeabi_d2iz>
 800a00e:	4605      	mov	r5, r0
 800a010:	f7fe fb04 	bl	800861c <__aeabi_i2d>
 800a014:	4632      	mov	r2, r6
 800a016:	463b      	mov	r3, r7
 800a018:	f7fe fb66 	bl	80086e8 <__aeabi_dmul>
 800a01c:	460b      	mov	r3, r1
 800a01e:	4602      	mov	r2, r0
 800a020:	4649      	mov	r1, r9
 800a022:	4640      	mov	r0, r8
 800a024:	f7fe f9ac 	bl	8008380 <__aeabi_dsub>
 800a028:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 800a02c:	9b08      	ldr	r3, [sp, #32]
 800a02e:	f804 eb01 	strb.w	lr, [r4], #1
 800a032:	ebc3 0e04 	rsb	lr, r3, r4
 800a036:	9b05      	ldr	r3, [sp, #20]
 800a038:	459e      	cmp	lr, r3
 800a03a:	d12b      	bne.n	800a094 <_dtoa_r+0x6a4>
 800a03c:	4602      	mov	r2, r0
 800a03e:	460b      	mov	r3, r1
 800a040:	f7fe f9a0 	bl	8008384 <__adddf3>
 800a044:	4632      	mov	r2, r6
 800a046:	463b      	mov	r3, r7
 800a048:	4680      	mov	r8, r0
 800a04a:	4689      	mov	r9, r1
 800a04c:	f7fe fddc 	bl	8008c08 <__aeabi_dcmpgt>
 800a050:	b970      	cbnz	r0, 800a070 <_dtoa_r+0x680>
 800a052:	4640      	mov	r0, r8
 800a054:	4649      	mov	r1, r9
 800a056:	4632      	mov	r2, r6
 800a058:	463b      	mov	r3, r7
 800a05a:	f7fe fdad 	bl	8008bb8 <__aeabi_dcmpeq>
 800a05e:	2800      	cmp	r0, #0
 800a060:	f000 8264 	beq.w	800a52c <_dtoa_r+0xb3c>
 800a064:	07eb      	lsls	r3, r5, #31
 800a066:	d403      	bmi.n	800a070 <_dtoa_r+0x680>
 800a068:	e260      	b.n	800a52c <_dtoa_r+0xb3c>
 800a06a:	46bb      	mov	fp, r7
 800a06c:	e000      	b.n	800a070 <_dtoa_r+0x680>
 800a06e:	461c      	mov	r4, r3
 800a070:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800a074:	2a39      	cmp	r2, #57	; 0x39
 800a076:	f104 33ff 	add.w	r3, r4, #4294967295
 800a07a:	d107      	bne.n	800a08c <_dtoa_r+0x69c>
 800a07c:	9a08      	ldr	r2, [sp, #32]
 800a07e:	4293      	cmp	r3, r2
 800a080:	d1f5      	bne.n	800a06e <_dtoa_r+0x67e>
 800a082:	2330      	movs	r3, #48	; 0x30
 800a084:	7013      	strb	r3, [r2, #0]
 800a086:	f10b 0b01 	add.w	fp, fp, #1
 800a08a:	4613      	mov	r3, r2
 800a08c:	781a      	ldrb	r2, [r3, #0]
 800a08e:	3201      	adds	r2, #1
 800a090:	701a      	strb	r2, [r3, #0]
 800a092:	e24b      	b.n	800a52c <_dtoa_r+0xb3c>
 800a094:	2200      	movs	r2, #0
 800a096:	4ba4      	ldr	r3, [pc, #656]	; (800a328 <_dtoa_r+0x938>)
 800a098:	f7fe fb26 	bl	80086e8 <__aeabi_dmul>
 800a09c:	2200      	movs	r2, #0
 800a09e:	2300      	movs	r3, #0
 800a0a0:	4680      	mov	r8, r0
 800a0a2:	4689      	mov	r9, r1
 800a0a4:	f7fe fd88 	bl	8008bb8 <__aeabi_dcmpeq>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	d0a8      	beq.n	8009ffe <_dtoa_r+0x60e>
 800a0ac:	e23e      	b.n	800a52c <_dtoa_r+0xb3c>
 800a0ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0b0:	2a00      	cmp	r2, #0
 800a0b2:	d032      	beq.n	800a11a <_dtoa_r+0x72a>
 800a0b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a0b6:	2a01      	cmp	r2, #1
 800a0b8:	dc0a      	bgt.n	800a0d0 <_dtoa_r+0x6e0>
 800a0ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a0bc:	b112      	cbz	r2, 800a0c4 <_dtoa_r+0x6d4>
 800a0be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a0c2:	e002      	b.n	800a0ca <_dtoa_r+0x6da>
 800a0c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a0c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a0ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a0cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a0ce:	e018      	b.n	800a102 <_dtoa_r+0x712>
 800a0d0:	9b05      	ldr	r3, [sp, #20]
 800a0d2:	1e5d      	subs	r5, r3, #1
 800a0d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0d6:	42ab      	cmp	r3, r5
 800a0d8:	bfbf      	itttt	lt
 800a0da:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800a0dc:	950b      	strlt	r5, [sp, #44]	; 0x2c
 800a0de:	1aea      	sublt	r2, r5, r3
 800a0e0:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a0e2:	bfb6      	itet	lt
 800a0e4:	189b      	addlt	r3, r3, r2
 800a0e6:	1b5d      	subge	r5, r3, r5
 800a0e8:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a0ea:	9b05      	ldr	r3, [sp, #20]
 800a0ec:	bfb8      	it	lt
 800a0ee:	2500      	movlt	r5, #0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	bfb9      	ittee	lt
 800a0f4:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 800a0f6:	9a05      	ldrlt	r2, [sp, #20]
 800a0f8:	9c09      	ldrge	r4, [sp, #36]	; 0x24
 800a0fa:	9b05      	ldrge	r3, [sp, #20]
 800a0fc:	bfbc      	itt	lt
 800a0fe:	1a9c      	sublt	r4, r3, r2
 800a100:	2300      	movlt	r3, #0
 800a102:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a104:	441a      	add	r2, r3
 800a106:	9209      	str	r2, [sp, #36]	; 0x24
 800a108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a10a:	4650      	mov	r0, sl
 800a10c:	441a      	add	r2, r3
 800a10e:	2101      	movs	r1, #1
 800a110:	920a      	str	r2, [sp, #40]	; 0x28
 800a112:	f000 fce7 	bl	800aae4 <__i2b>
 800a116:	4606      	mov	r6, r0
 800a118:	e002      	b.n	800a120 <_dtoa_r+0x730>
 800a11a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a11c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a11e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a120:	b164      	cbz	r4, 800a13c <_dtoa_r+0x74c>
 800a122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a124:	2b00      	cmp	r3, #0
 800a126:	dd09      	ble.n	800a13c <_dtoa_r+0x74c>
 800a128:	42a3      	cmp	r3, r4
 800a12a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a12c:	bfa8      	it	ge
 800a12e:	4623      	movge	r3, r4
 800a130:	1ad2      	subs	r2, r2, r3
 800a132:	9209      	str	r2, [sp, #36]	; 0x24
 800a134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a136:	1ae4      	subs	r4, r4, r3
 800a138:	1ad3      	subs	r3, r2, r3
 800a13a:	930a      	str	r3, [sp, #40]	; 0x28
 800a13c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a13e:	2b00      	cmp	r3, #0
 800a140:	dd20      	ble.n	800a184 <_dtoa_r+0x794>
 800a142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a144:	b1c3      	cbz	r3, 800a178 <_dtoa_r+0x788>
 800a146:	2d00      	cmp	r5, #0
 800a148:	dd10      	ble.n	800a16c <_dtoa_r+0x77c>
 800a14a:	4631      	mov	r1, r6
 800a14c:	462a      	mov	r2, r5
 800a14e:	4650      	mov	r0, sl
 800a150:	f000 fd62 	bl	800ac18 <__pow5mult>
 800a154:	4606      	mov	r6, r0
 800a156:	4631      	mov	r1, r6
 800a158:	9a07      	ldr	r2, [sp, #28]
 800a15a:	4650      	mov	r0, sl
 800a15c:	f000 fccb 	bl	800aaf6 <__multiply>
 800a160:	9907      	ldr	r1, [sp, #28]
 800a162:	4607      	mov	r7, r0
 800a164:	4650      	mov	r0, sl
 800a166:	f000 fc1b 	bl	800a9a0 <_Bfree>
 800a16a:	9707      	str	r7, [sp, #28]
 800a16c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a16e:	1b5a      	subs	r2, r3, r5
 800a170:	d008      	beq.n	800a184 <_dtoa_r+0x794>
 800a172:	4650      	mov	r0, sl
 800a174:	9907      	ldr	r1, [sp, #28]
 800a176:	e002      	b.n	800a17e <_dtoa_r+0x78e>
 800a178:	9907      	ldr	r1, [sp, #28]
 800a17a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a17c:	4650      	mov	r0, sl
 800a17e:	f000 fd4b 	bl	800ac18 <__pow5mult>
 800a182:	9007      	str	r0, [sp, #28]
 800a184:	4650      	mov	r0, sl
 800a186:	2101      	movs	r1, #1
 800a188:	f000 fcac 	bl	800aae4 <__i2b>
 800a18c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a18e:	2b00      	cmp	r3, #0
 800a190:	4605      	mov	r5, r0
 800a192:	dd0a      	ble.n	800a1aa <_dtoa_r+0x7ba>
 800a194:	4629      	mov	r1, r5
 800a196:	461a      	mov	r2, r3
 800a198:	4650      	mov	r0, sl
 800a19a:	f000 fd3d 	bl	800ac18 <__pow5mult>
 800a19e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	4605      	mov	r5, r0
 800a1a4:	dd04      	ble.n	800a1b0 <_dtoa_r+0x7c0>
 800a1a6:	2700      	movs	r7, #0
 800a1a8:	e01b      	b.n	800a1e2 <_dtoa_r+0x7f2>
 800a1aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	dc13      	bgt.n	800a1d8 <_dtoa_r+0x7e8>
 800a1b0:	9b02      	ldr	r3, [sp, #8]
 800a1b2:	b98b      	cbnz	r3, 800a1d8 <_dtoa_r+0x7e8>
 800a1b4:	9b03      	ldr	r3, [sp, #12]
 800a1b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1ba:	b97b      	cbnz	r3, 800a1dc <_dtoa_r+0x7ec>
 800a1bc:	9b03      	ldr	r3, [sp, #12]
 800a1be:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800a1c2:	0d3f      	lsrs	r7, r7, #20
 800a1c4:	053f      	lsls	r7, r7, #20
 800a1c6:	b157      	cbz	r7, 800a1de <_dtoa_r+0x7ee>
 800a1c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a1ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	930a      	str	r3, [sp, #40]	; 0x28
 800a1d4:	2701      	movs	r7, #1
 800a1d6:	e002      	b.n	800a1de <_dtoa_r+0x7ee>
 800a1d8:	2700      	movs	r7, #0
 800a1da:	e000      	b.n	800a1de <_dtoa_r+0x7ee>
 800a1dc:	9f02      	ldr	r7, [sp, #8]
 800a1de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1e0:	b143      	cbz	r3, 800a1f4 <_dtoa_r+0x804>
 800a1e2:	692b      	ldr	r3, [r5, #16]
 800a1e4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a1e8:	6918      	ldr	r0, [r3, #16]
 800a1ea:	f000 fc2e 	bl	800aa4a <__hi0bits>
 800a1ee:	f1c0 0020 	rsb	r0, r0, #32
 800a1f2:	e000      	b.n	800a1f6 <_dtoa_r+0x806>
 800a1f4:	2001      	movs	r0, #1
 800a1f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1f8:	4418      	add	r0, r3
 800a1fa:	f010 001f 	ands.w	r0, r0, #31
 800a1fe:	d008      	beq.n	800a212 <_dtoa_r+0x822>
 800a200:	f1c0 0320 	rsb	r3, r0, #32
 800a204:	2b04      	cmp	r3, #4
 800a206:	dd02      	ble.n	800a20e <_dtoa_r+0x81e>
 800a208:	f1c0 001c 	rsb	r0, r0, #28
 800a20c:	e002      	b.n	800a214 <_dtoa_r+0x824>
 800a20e:	d008      	beq.n	800a222 <_dtoa_r+0x832>
 800a210:	4618      	mov	r0, r3
 800a212:	301c      	adds	r0, #28
 800a214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a216:	4403      	add	r3, r0
 800a218:	9309      	str	r3, [sp, #36]	; 0x24
 800a21a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a21c:	4403      	add	r3, r0
 800a21e:	4404      	add	r4, r0
 800a220:	930a      	str	r3, [sp, #40]	; 0x28
 800a222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a224:	2b00      	cmp	r3, #0
 800a226:	dd05      	ble.n	800a234 <_dtoa_r+0x844>
 800a228:	4650      	mov	r0, sl
 800a22a:	9907      	ldr	r1, [sp, #28]
 800a22c:	461a      	mov	r2, r3
 800a22e:	f000 fd41 	bl	800acb4 <__lshift>
 800a232:	9007      	str	r0, [sp, #28]
 800a234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a236:	2b00      	cmp	r3, #0
 800a238:	dd05      	ble.n	800a246 <_dtoa_r+0x856>
 800a23a:	4629      	mov	r1, r5
 800a23c:	4650      	mov	r0, sl
 800a23e:	461a      	mov	r2, r3
 800a240:	f000 fd38 	bl	800acb4 <__lshift>
 800a244:	4605      	mov	r5, r0
 800a246:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a248:	b1eb      	cbz	r3, 800a286 <_dtoa_r+0x896>
 800a24a:	9807      	ldr	r0, [sp, #28]
 800a24c:	4629      	mov	r1, r5
 800a24e:	f000 fd84 	bl	800ad5a <__mcmp>
 800a252:	2800      	cmp	r0, #0
 800a254:	da17      	bge.n	800a286 <_dtoa_r+0x896>
 800a256:	2300      	movs	r3, #0
 800a258:	4650      	mov	r0, sl
 800a25a:	9907      	ldr	r1, [sp, #28]
 800a25c:	220a      	movs	r2, #10
 800a25e:	f000 fbb6 	bl	800a9ce <__multadd>
 800a262:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a264:	9007      	str	r0, [sp, #28]
 800a266:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	f000 8170 	beq.w	800a550 <_dtoa_r+0xb60>
 800a270:	4631      	mov	r1, r6
 800a272:	2300      	movs	r3, #0
 800a274:	4650      	mov	r0, sl
 800a276:	220a      	movs	r2, #10
 800a278:	f000 fba9 	bl	800a9ce <__multadd>
 800a27c:	9b06      	ldr	r3, [sp, #24]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	4606      	mov	r6, r0
 800a282:	dc33      	bgt.n	800a2ec <_dtoa_r+0x8fc>
 800a284:	e16d      	b.n	800a562 <_dtoa_r+0xb72>
 800a286:	9b05      	ldr	r3, [sp, #20]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	dc26      	bgt.n	800a2da <_dtoa_r+0x8ea>
 800a28c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a28e:	2b02      	cmp	r3, #2
 800a290:	dd23      	ble.n	800a2da <_dtoa_r+0x8ea>
 800a292:	9b05      	ldr	r3, [sp, #20]
 800a294:	9306      	str	r3, [sp, #24]
 800a296:	9b06      	ldr	r3, [sp, #24]
 800a298:	b973      	cbnz	r3, 800a2b8 <_dtoa_r+0x8c8>
 800a29a:	4629      	mov	r1, r5
 800a29c:	2205      	movs	r2, #5
 800a29e:	4650      	mov	r0, sl
 800a2a0:	f000 fb95 	bl	800a9ce <__multadd>
 800a2a4:	4605      	mov	r5, r0
 800a2a6:	4629      	mov	r1, r5
 800a2a8:	9807      	ldr	r0, [sp, #28]
 800a2aa:	f000 fd56 	bl	800ad5a <__mcmp>
 800a2ae:	2800      	cmp	r0, #0
 800a2b0:	dc09      	bgt.n	800a2c6 <_dtoa_r+0x8d6>
 800a2b2:	e001      	b.n	800a2b8 <_dtoa_r+0x8c8>
 800a2b4:	2500      	movs	r5, #0
 800a2b6:	462e      	mov	r6, r5
 800a2b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2ba:	9c08      	ldr	r4, [sp, #32]
 800a2bc:	ea6f 0b03 	mvn.w	fp, r3
 800a2c0:	e008      	b.n	800a2d4 <_dtoa_r+0x8e4>
 800a2c2:	46bb      	mov	fp, r7
 800a2c4:	462e      	mov	r6, r5
 800a2c6:	9b08      	ldr	r3, [sp, #32]
 800a2c8:	9a08      	ldr	r2, [sp, #32]
 800a2ca:	1c5c      	adds	r4, r3, #1
 800a2cc:	2331      	movs	r3, #49	; 0x31
 800a2ce:	7013      	strb	r3, [r2, #0]
 800a2d0:	f10b 0b01 	add.w	fp, fp, #1
 800a2d4:	46b1      	mov	r9, r6
 800a2d6:	2600      	movs	r6, #0
 800a2d8:	e114      	b.n	800a504 <_dtoa_r+0xb14>
 800a2da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2dc:	b923      	cbnz	r3, 800a2e8 <_dtoa_r+0x8f8>
 800a2de:	9b05      	ldr	r3, [sp, #20]
 800a2e0:	9306      	str	r3, [sp, #24]
 800a2e2:	9f08      	ldr	r7, [sp, #32]
 800a2e4:	9c07      	ldr	r4, [sp, #28]
 800a2e6:	e0cc      	b.n	800a482 <_dtoa_r+0xa92>
 800a2e8:	9b05      	ldr	r3, [sp, #20]
 800a2ea:	9306      	str	r3, [sp, #24]
 800a2ec:	2c00      	cmp	r4, #0
 800a2ee:	dd05      	ble.n	800a2fc <_dtoa_r+0x90c>
 800a2f0:	4631      	mov	r1, r6
 800a2f2:	4650      	mov	r0, sl
 800a2f4:	4622      	mov	r2, r4
 800a2f6:	f000 fcdd 	bl	800acb4 <__lshift>
 800a2fa:	4606      	mov	r6, r0
 800a2fc:	b1b7      	cbz	r7, 800a32c <_dtoa_r+0x93c>
 800a2fe:	6871      	ldr	r1, [r6, #4]
 800a300:	4650      	mov	r0, sl
 800a302:	f000 fb18 	bl	800a936 <_Balloc>
 800a306:	6932      	ldr	r2, [r6, #16]
 800a308:	3202      	adds	r2, #2
 800a30a:	4604      	mov	r4, r0
 800a30c:	f106 010c 	add.w	r1, r6, #12
 800a310:	0092      	lsls	r2, r2, #2
 800a312:	300c      	adds	r0, #12
 800a314:	f7fe fcd0 	bl	8008cb8 <memcpy>
 800a318:	4650      	mov	r0, sl
 800a31a:	4621      	mov	r1, r4
 800a31c:	2201      	movs	r2, #1
 800a31e:	f000 fcc9 	bl	800acb4 <__lshift>
 800a322:	4681      	mov	r9, r0
 800a324:	e003      	b.n	800a32e <_dtoa_r+0x93e>
 800a326:	bf00      	nop
 800a328:	40240000 	.word	0x40240000
 800a32c:	46b1      	mov	r9, r6
 800a32e:	9f08      	ldr	r7, [sp, #32]
 800a330:	9c07      	ldr	r4, [sp, #28]
 800a332:	4629      	mov	r1, r5
 800a334:	4620      	mov	r0, r4
 800a336:	f7ff facb 	bl	80098d0 <quorem>
 800a33a:	4631      	mov	r1, r6
 800a33c:	9009      	str	r0, [sp, #36]	; 0x24
 800a33e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a342:	4620      	mov	r0, r4
 800a344:	f000 fd09 	bl	800ad5a <__mcmp>
 800a348:	464a      	mov	r2, r9
 800a34a:	9005      	str	r0, [sp, #20]
 800a34c:	4629      	mov	r1, r5
 800a34e:	4650      	mov	r0, sl
 800a350:	f000 fd1f 	bl	800ad92 <__mdiff>
 800a354:	68c2      	ldr	r2, [r0, #12]
 800a356:	4603      	mov	r3, r0
 800a358:	b93a      	cbnz	r2, 800a36a <_dtoa_r+0x97a>
 800a35a:	4619      	mov	r1, r3
 800a35c:	4620      	mov	r0, r4
 800a35e:	9307      	str	r3, [sp, #28]
 800a360:	f000 fcfb 	bl	800ad5a <__mcmp>
 800a364:	9b07      	ldr	r3, [sp, #28]
 800a366:	4602      	mov	r2, r0
 800a368:	e000      	b.n	800a36c <_dtoa_r+0x97c>
 800a36a:	2201      	movs	r2, #1
 800a36c:	4650      	mov	r0, sl
 800a36e:	4619      	mov	r1, r3
 800a370:	9207      	str	r2, [sp, #28]
 800a372:	f000 fb15 	bl	800a9a0 <_Bfree>
 800a376:	9a07      	ldr	r2, [sp, #28]
 800a378:	b9a2      	cbnz	r2, 800a3a4 <_dtoa_r+0x9b4>
 800a37a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a37c:	b993      	cbnz	r3, 800a3a4 <_dtoa_r+0x9b4>
 800a37e:	9b02      	ldr	r3, [sp, #8]
 800a380:	f003 0301 	and.w	r3, r3, #1
 800a384:	b973      	cbnz	r3, 800a3a4 <_dtoa_r+0x9b4>
 800a386:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a38a:	463b      	mov	r3, r7
 800a38c:	9407      	str	r4, [sp, #28]
 800a38e:	d040      	beq.n	800a412 <_dtoa_r+0xa22>
 800a390:	9b05      	ldr	r3, [sp, #20]
 800a392:	2b00      	cmp	r3, #0
 800a394:	bfc8      	it	gt
 800a396:	9b09      	ldrgt	r3, [sp, #36]	; 0x24
 800a398:	f107 0401 	add.w	r4, r7, #1
 800a39c:	bfc8      	it	gt
 800a39e:	f103 0831 	addgt.w	r8, r3, #49	; 0x31
 800a3a2:	e03d      	b.n	800a420 <_dtoa_r+0xa30>
 800a3a4:	9b05      	ldr	r3, [sp, #20]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	da04      	bge.n	800a3b4 <_dtoa_r+0x9c4>
 800a3aa:	2a00      	cmp	r2, #0
 800a3ac:	46c4      	mov	ip, r8
 800a3ae:	9407      	str	r4, [sp, #28]
 800a3b0:	dc08      	bgt.n	800a3c4 <_dtoa_r+0x9d4>
 800a3b2:	e021      	b.n	800a3f8 <_dtoa_r+0xa08>
 800a3b4:	d124      	bne.n	800a400 <_dtoa_r+0xa10>
 800a3b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a3b8:	bb13      	cbnz	r3, 800a400 <_dtoa_r+0xa10>
 800a3ba:	9b02      	ldr	r3, [sp, #8]
 800a3bc:	f003 0301 	and.w	r3, r3, #1
 800a3c0:	b9f3      	cbnz	r3, 800a400 <_dtoa_r+0xa10>
 800a3c2:	e7f2      	b.n	800a3aa <_dtoa_r+0x9ba>
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	4650      	mov	r0, sl
 800a3ca:	9705      	str	r7, [sp, #20]
 800a3cc:	f8cd 8008 	str.w	r8, [sp, #8]
 800a3d0:	f000 fc70 	bl	800acb4 <__lshift>
 800a3d4:	4629      	mov	r1, r5
 800a3d6:	9007      	str	r0, [sp, #28]
 800a3d8:	f000 fcbf 	bl	800ad5a <__mcmp>
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	f8dd c008 	ldr.w	ip, [sp, #8]
 800a3e2:	9b05      	ldr	r3, [sp, #20]
 800a3e4:	dc03      	bgt.n	800a3ee <_dtoa_r+0x9fe>
 800a3e6:	d107      	bne.n	800a3f8 <_dtoa_r+0xa08>
 800a3e8:	f018 0f01 	tst.w	r8, #1
 800a3ec:	d004      	beq.n	800a3f8 <_dtoa_r+0xa08>
 800a3ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a3f2:	d00e      	beq.n	800a412 <_dtoa_r+0xa22>
 800a3f4:	f108 0c01 	add.w	ip, r8, #1
 800a3f8:	1c7c      	adds	r4, r7, #1
 800a3fa:	f887 c000 	strb.w	ip, [r7]
 800a3fe:	e081      	b.n	800a504 <_dtoa_r+0xb14>
 800a400:	2a00      	cmp	r2, #0
 800a402:	f107 0201 	add.w	r2, r7, #1
 800a406:	dd0e      	ble.n	800a426 <_dtoa_r+0xa36>
 800a408:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a40c:	463b      	mov	r3, r7
 800a40e:	9407      	str	r4, [sp, #28]
 800a410:	d103      	bne.n	800a41a <_dtoa_r+0xa2a>
 800a412:	2239      	movs	r2, #57	; 0x39
 800a414:	3701      	adds	r7, #1
 800a416:	701a      	strb	r2, [r3, #0]
 800a418:	e057      	b.n	800a4ca <_dtoa_r+0xada>
 800a41a:	4614      	mov	r4, r2
 800a41c:	f108 0801 	add.w	r8, r8, #1
 800a420:	f887 8000 	strb.w	r8, [r7]
 800a424:	e06e      	b.n	800a504 <_dtoa_r+0xb14>
 800a426:	9b08      	ldr	r3, [sp, #32]
 800a428:	f802 8c01 	strb.w	r8, [r2, #-1]
 800a42c:	1ad3      	subs	r3, r2, r3
 800a42e:	4617      	mov	r7, r2
 800a430:	9a06      	ldr	r2, [sp, #24]
 800a432:	4293      	cmp	r3, r2
 800a434:	d03a      	beq.n	800a4ac <_dtoa_r+0xabc>
 800a436:	4621      	mov	r1, r4
 800a438:	220a      	movs	r2, #10
 800a43a:	2300      	movs	r3, #0
 800a43c:	4650      	mov	r0, sl
 800a43e:	f000 fac6 	bl	800a9ce <__multadd>
 800a442:	454e      	cmp	r6, r9
 800a444:	4604      	mov	r4, r0
 800a446:	4631      	mov	r1, r6
 800a448:	4650      	mov	r0, sl
 800a44a:	f04f 020a 	mov.w	r2, #10
 800a44e:	f04f 0300 	mov.w	r3, #0
 800a452:	d104      	bne.n	800a45e <_dtoa_r+0xa6e>
 800a454:	f000 fabb 	bl	800a9ce <__multadd>
 800a458:	4606      	mov	r6, r0
 800a45a:	4681      	mov	r9, r0
 800a45c:	e769      	b.n	800a332 <_dtoa_r+0x942>
 800a45e:	f000 fab6 	bl	800a9ce <__multadd>
 800a462:	4649      	mov	r1, r9
 800a464:	4606      	mov	r6, r0
 800a466:	220a      	movs	r2, #10
 800a468:	4650      	mov	r0, sl
 800a46a:	2300      	movs	r3, #0
 800a46c:	f000 faaf 	bl	800a9ce <__multadd>
 800a470:	4681      	mov	r9, r0
 800a472:	e75e      	b.n	800a332 <_dtoa_r+0x942>
 800a474:	4621      	mov	r1, r4
 800a476:	4650      	mov	r0, sl
 800a478:	220a      	movs	r2, #10
 800a47a:	2300      	movs	r3, #0
 800a47c:	f000 faa7 	bl	800a9ce <__multadd>
 800a480:	4604      	mov	r4, r0
 800a482:	4620      	mov	r0, r4
 800a484:	4629      	mov	r1, r5
 800a486:	f7ff fa23 	bl	80098d0 <quorem>
 800a48a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a48e:	f807 8b01 	strb.w	r8, [r7], #1
 800a492:	9b08      	ldr	r3, [sp, #32]
 800a494:	9a06      	ldr	r2, [sp, #24]
 800a496:	1afb      	subs	r3, r7, r3
 800a498:	4293      	cmp	r3, r2
 800a49a:	dbeb      	blt.n	800a474 <_dtoa_r+0xa84>
 800a49c:	9b08      	ldr	r3, [sp, #32]
 800a49e:	2a01      	cmp	r2, #1
 800a4a0:	bfac      	ite	ge
 800a4a2:	189b      	addge	r3, r3, r2
 800a4a4:	3301      	addlt	r3, #1
 800a4a6:	46b1      	mov	r9, r6
 800a4a8:	461f      	mov	r7, r3
 800a4aa:	2600      	movs	r6, #0
 800a4ac:	4621      	mov	r1, r4
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	4650      	mov	r0, sl
 800a4b2:	f000 fbff 	bl	800acb4 <__lshift>
 800a4b6:	4629      	mov	r1, r5
 800a4b8:	9007      	str	r0, [sp, #28]
 800a4ba:	f000 fc4e 	bl	800ad5a <__mcmp>
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	dc03      	bgt.n	800a4ca <_dtoa_r+0xada>
 800a4c2:	d116      	bne.n	800a4f2 <_dtoa_r+0xb02>
 800a4c4:	f018 0f01 	tst.w	r8, #1
 800a4c8:	d013      	beq.n	800a4f2 <_dtoa_r+0xb02>
 800a4ca:	463c      	mov	r4, r7
 800a4cc:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800a4d0:	2b39      	cmp	r3, #57	; 0x39
 800a4d2:	f104 32ff 	add.w	r2, r4, #4294967295
 800a4d6:	d109      	bne.n	800a4ec <_dtoa_r+0xafc>
 800a4d8:	9b08      	ldr	r3, [sp, #32]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d104      	bne.n	800a4e8 <_dtoa_r+0xaf8>
 800a4de:	f10b 0b01 	add.w	fp, fp, #1
 800a4e2:	2331      	movs	r3, #49	; 0x31
 800a4e4:	9a08      	ldr	r2, [sp, #32]
 800a4e6:	e002      	b.n	800a4ee <_dtoa_r+0xafe>
 800a4e8:	4614      	mov	r4, r2
 800a4ea:	e7ef      	b.n	800a4cc <_dtoa_r+0xadc>
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	7013      	strb	r3, [r2, #0]
 800a4f0:	e008      	b.n	800a504 <_dtoa_r+0xb14>
 800a4f2:	463c      	mov	r4, r7
 800a4f4:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800a4f8:	2b30      	cmp	r3, #48	; 0x30
 800a4fa:	f104 32ff 	add.w	r2, r4, #4294967295
 800a4fe:	d101      	bne.n	800a504 <_dtoa_r+0xb14>
 800a500:	4614      	mov	r4, r2
 800a502:	e7f7      	b.n	800a4f4 <_dtoa_r+0xb04>
 800a504:	4650      	mov	r0, sl
 800a506:	4629      	mov	r1, r5
 800a508:	f000 fa4a 	bl	800a9a0 <_Bfree>
 800a50c:	f1b9 0f00 	cmp.w	r9, #0
 800a510:	d00c      	beq.n	800a52c <_dtoa_r+0xb3c>
 800a512:	b12e      	cbz	r6, 800a520 <_dtoa_r+0xb30>
 800a514:	454e      	cmp	r6, r9
 800a516:	d003      	beq.n	800a520 <_dtoa_r+0xb30>
 800a518:	4650      	mov	r0, sl
 800a51a:	4631      	mov	r1, r6
 800a51c:	f000 fa40 	bl	800a9a0 <_Bfree>
 800a520:	4650      	mov	r0, sl
 800a522:	4649      	mov	r1, r9
 800a524:	f000 fa3c 	bl	800a9a0 <_Bfree>
 800a528:	e000      	b.n	800a52c <_dtoa_r+0xb3c>
 800a52a:	46bb      	mov	fp, r7
 800a52c:	4650      	mov	r0, sl
 800a52e:	9907      	ldr	r1, [sp, #28]
 800a530:	f000 fa36 	bl	800a9a0 <_Bfree>
 800a534:	2300      	movs	r3, #0
 800a536:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a538:	7023      	strb	r3, [r4, #0]
 800a53a:	f10b 0301 	add.w	r3, fp, #1
 800a53e:	6013      	str	r3, [r2, #0]
 800a540:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a542:	b11b      	cbz	r3, 800a54c <_dtoa_r+0xb5c>
 800a544:	601c      	str	r4, [r3, #0]
 800a546:	e001      	b.n	800a54c <_dtoa_r+0xb5c>
 800a548:	480a      	ldr	r0, [pc, #40]	; (800a574 <_dtoa_r+0xb84>)
 800a54a:	e00f      	b.n	800a56c <_dtoa_r+0xb7c>
 800a54c:	9808      	ldr	r0, [sp, #32]
 800a54e:	e00d      	b.n	800a56c <_dtoa_r+0xb7c>
 800a550:	9b06      	ldr	r3, [sp, #24]
 800a552:	2b00      	cmp	r3, #0
 800a554:	f73f aec5 	bgt.w	800a2e2 <_dtoa_r+0x8f2>
 800a558:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a55a:	2b02      	cmp	r3, #2
 800a55c:	f73f ae9b 	bgt.w	800a296 <_dtoa_r+0x8a6>
 800a560:	e6bf      	b.n	800a2e2 <_dtoa_r+0x8f2>
 800a562:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a564:	2b02      	cmp	r3, #2
 800a566:	f73f ae96 	bgt.w	800a296 <_dtoa_r+0x8a6>
 800a56a:	e6bf      	b.n	800a2ec <_dtoa_r+0x8fc>
 800a56c:	b017      	add	sp, #92	; 0x5c
 800a56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a572:	bf00      	nop
 800a574:	080110c0 	.word	0x080110c0

0800a578 <__sflush_r>:
 800a578:	898a      	ldrh	r2, [r1, #12]
 800a57a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a57e:	4605      	mov	r5, r0
 800a580:	0710      	lsls	r0, r2, #28
 800a582:	460c      	mov	r4, r1
 800a584:	d457      	bmi.n	800a636 <__sflush_r+0xbe>
 800a586:	684b      	ldr	r3, [r1, #4]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	dc02      	bgt.n	800a592 <__sflush_r+0x1a>
 800a58c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a58e:	2b00      	cmp	r3, #0
 800a590:	dd18      	ble.n	800a5c4 <__sflush_r+0x4c>
 800a592:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a594:	b1b6      	cbz	r6, 800a5c4 <__sflush_r+0x4c>
 800a596:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800a59a:	2300      	movs	r3, #0
 800a59c:	b292      	uxth	r2, r2
 800a59e:	682f      	ldr	r7, [r5, #0]
 800a5a0:	602b      	str	r3, [r5, #0]
 800a5a2:	b10a      	cbz	r2, 800a5a8 <__sflush_r+0x30>
 800a5a4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800a5a6:	e010      	b.n	800a5ca <__sflush_r+0x52>
 800a5a8:	6a21      	ldr	r1, [r4, #32]
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	47b0      	blx	r6
 800a5b0:	1c41      	adds	r1, r0, #1
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	d109      	bne.n	800a5ca <__sflush_r+0x52>
 800a5b6:	682b      	ldr	r3, [r5, #0]
 800a5b8:	b13b      	cbz	r3, 800a5ca <__sflush_r+0x52>
 800a5ba:	2b1d      	cmp	r3, #29
 800a5bc:	d001      	beq.n	800a5c2 <__sflush_r+0x4a>
 800a5be:	2b16      	cmp	r3, #22
 800a5c0:	d147      	bne.n	800a652 <__sflush_r+0xda>
 800a5c2:	602f      	str	r7, [r5, #0]
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5ca:	89a3      	ldrh	r3, [r4, #12]
 800a5cc:	075b      	lsls	r3, r3, #29
 800a5ce:	d505      	bpl.n	800a5dc <__sflush_r+0x64>
 800a5d0:	6863      	ldr	r3, [r4, #4]
 800a5d2:	1ad2      	subs	r2, r2, r3
 800a5d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a5d6:	b10b      	cbz	r3, 800a5dc <__sflush_r+0x64>
 800a5d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a5da:	1ad2      	subs	r2, r2, r3
 800a5dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5de:	6a21      	ldr	r1, [r4, #32]
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	47b0      	blx	r6
 800a5e6:	1c46      	adds	r6, r0, #1
 800a5e8:	89a3      	ldrh	r3, [r4, #12]
 800a5ea:	d105      	bne.n	800a5f8 <__sflush_r+0x80>
 800a5ec:	682a      	ldr	r2, [r5, #0]
 800a5ee:	b11a      	cbz	r2, 800a5f8 <__sflush_r+0x80>
 800a5f0:	2a1d      	cmp	r2, #29
 800a5f2:	d001      	beq.n	800a5f8 <__sflush_r+0x80>
 800a5f4:	2a16      	cmp	r2, #22
 800a5f6:	d119      	bne.n	800a62c <__sflush_r+0xb4>
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	6062      	str	r2, [r4, #4]
 800a5fc:	04d9      	lsls	r1, r3, #19
 800a5fe:	6922      	ldr	r2, [r4, #16]
 800a600:	6022      	str	r2, [r4, #0]
 800a602:	d504      	bpl.n	800a60e <__sflush_r+0x96>
 800a604:	1c42      	adds	r2, r0, #1
 800a606:	d101      	bne.n	800a60c <__sflush_r+0x94>
 800a608:	682b      	ldr	r3, [r5, #0]
 800a60a:	b903      	cbnz	r3, 800a60e <__sflush_r+0x96>
 800a60c:	6560      	str	r0, [r4, #84]	; 0x54
 800a60e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a610:	602f      	str	r7, [r5, #0]
 800a612:	2900      	cmp	r1, #0
 800a614:	d0d6      	beq.n	800a5c4 <__sflush_r+0x4c>
 800a616:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a61a:	4299      	cmp	r1, r3
 800a61c:	d002      	beq.n	800a624 <__sflush_r+0xac>
 800a61e:	4628      	mov	r0, r5
 800a620:	f000 fc76 	bl	800af10 <_free_r>
 800a624:	2000      	movs	r0, #0
 800a626:	6360      	str	r0, [r4, #52]	; 0x34
 800a628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a62c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a630:	81a3      	strh	r3, [r4, #12]
 800a632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a636:	690f      	ldr	r7, [r1, #16]
 800a638:	2f00      	cmp	r7, #0
 800a63a:	d0c3      	beq.n	800a5c4 <__sflush_r+0x4c>
 800a63c:	0793      	lsls	r3, r2, #30
 800a63e:	680e      	ldr	r6, [r1, #0]
 800a640:	bf08      	it	eq
 800a642:	694b      	ldreq	r3, [r1, #20]
 800a644:	600f      	str	r7, [r1, #0]
 800a646:	bf18      	it	ne
 800a648:	2300      	movne	r3, #0
 800a64a:	ebc7 0806 	rsb	r8, r7, r6
 800a64e:	608b      	str	r3, [r1, #8]
 800a650:	e012      	b.n	800a678 <__sflush_r+0x100>
 800a652:	89a3      	ldrh	r3, [r4, #12]
 800a654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a658:	81a3      	strh	r3, [r4, #12]
 800a65a:	f04f 30ff 	mov.w	r0, #4294967295
 800a65e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a662:	4628      	mov	r0, r5
 800a664:	6a21      	ldr	r1, [r4, #32]
 800a666:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a668:	463a      	mov	r2, r7
 800a66a:	4643      	mov	r3, r8
 800a66c:	47b0      	blx	r6
 800a66e:	2800      	cmp	r0, #0
 800a670:	ddef      	ble.n	800a652 <__sflush_r+0xda>
 800a672:	4407      	add	r7, r0
 800a674:	ebc0 0808 	rsb	r8, r0, r8
 800a678:	f1b8 0f00 	cmp.w	r8, #0
 800a67c:	dcf1      	bgt.n	800a662 <__sflush_r+0xea>
 800a67e:	e7a1      	b.n	800a5c4 <__sflush_r+0x4c>

0800a680 <_fflush_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	690b      	ldr	r3, [r1, #16]
 800a684:	4605      	mov	r5, r0
 800a686:	460c      	mov	r4, r1
 800a688:	b1db      	cbz	r3, 800a6c2 <_fflush_r+0x42>
 800a68a:	b118      	cbz	r0, 800a694 <_fflush_r+0x14>
 800a68c:	6983      	ldr	r3, [r0, #24]
 800a68e:	b90b      	cbnz	r3, 800a694 <_fflush_r+0x14>
 800a690:	f000 f860 	bl	800a754 <__sinit>
 800a694:	4b0c      	ldr	r3, [pc, #48]	; (800a6c8 <_fflush_r+0x48>)
 800a696:	429c      	cmp	r4, r3
 800a698:	d101      	bne.n	800a69e <_fflush_r+0x1e>
 800a69a:	686c      	ldr	r4, [r5, #4]
 800a69c:	e008      	b.n	800a6b0 <_fflush_r+0x30>
 800a69e:	4b0b      	ldr	r3, [pc, #44]	; (800a6cc <_fflush_r+0x4c>)
 800a6a0:	429c      	cmp	r4, r3
 800a6a2:	d101      	bne.n	800a6a8 <_fflush_r+0x28>
 800a6a4:	68ac      	ldr	r4, [r5, #8]
 800a6a6:	e003      	b.n	800a6b0 <_fflush_r+0x30>
 800a6a8:	4b09      	ldr	r3, [pc, #36]	; (800a6d0 <_fflush_r+0x50>)
 800a6aa:	429c      	cmp	r4, r3
 800a6ac:	bf08      	it	eq
 800a6ae:	68ec      	ldreq	r4, [r5, #12]
 800a6b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6b4:	b12b      	cbz	r3, 800a6c2 <_fflush_r+0x42>
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	4621      	mov	r1, r4
 800a6ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6be:	f7ff bf5b 	b.w	800a578 <__sflush_r>
 800a6c2:	2000      	movs	r0, #0
 800a6c4:	bd38      	pop	{r3, r4, r5, pc}
 800a6c6:	bf00      	nop
 800a6c8:	080110f4 	.word	0x080110f4
 800a6cc:	08011114 	.word	0x08011114
 800a6d0:	08011134 	.word	0x08011134

0800a6d4 <_cleanup_r>:
 800a6d4:	4901      	ldr	r1, [pc, #4]	; (800a6dc <_cleanup_r+0x8>)
 800a6d6:	f000 b8a7 	b.w	800a828 <_fwalk_reent>
 800a6da:	bf00      	nop
 800a6dc:	0800a681 	.word	0x0800a681

0800a6e0 <std.isra.0>:
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	b510      	push	{r4, lr}
 800a6e4:	4604      	mov	r4, r0
 800a6e6:	6003      	str	r3, [r0, #0]
 800a6e8:	6043      	str	r3, [r0, #4]
 800a6ea:	6083      	str	r3, [r0, #8]
 800a6ec:	8181      	strh	r1, [r0, #12]
 800a6ee:	6643      	str	r3, [r0, #100]	; 0x64
 800a6f0:	81c2      	strh	r2, [r0, #14]
 800a6f2:	6103      	str	r3, [r0, #16]
 800a6f4:	6143      	str	r3, [r0, #20]
 800a6f6:	6183      	str	r3, [r0, #24]
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	305c      	adds	r0, #92	; 0x5c
 800a6fc:	2208      	movs	r2, #8
 800a6fe:	f7fe fae6 	bl	8008cce <memset>
 800a702:	4b05      	ldr	r3, [pc, #20]	; (800a718 <std.isra.0+0x38>)
 800a704:	6263      	str	r3, [r4, #36]	; 0x24
 800a706:	4b05      	ldr	r3, [pc, #20]	; (800a71c <std.isra.0+0x3c>)
 800a708:	62a3      	str	r3, [r4, #40]	; 0x28
 800a70a:	4b05      	ldr	r3, [pc, #20]	; (800a720 <std.isra.0+0x40>)
 800a70c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a70e:	4b05      	ldr	r3, [pc, #20]	; (800a724 <std.isra.0+0x44>)
 800a710:	6224      	str	r4, [r4, #32]
 800a712:	6323      	str	r3, [r4, #48]	; 0x30
 800a714:	bd10      	pop	{r4, pc}
 800a716:	bf00      	nop
 800a718:	0800b55d 	.word	0x0800b55d
 800a71c:	0800b57f 	.word	0x0800b57f
 800a720:	0800b5b7 	.word	0x0800b5b7
 800a724:	0800b5db 	.word	0x0800b5db

0800a728 <__sfmoreglue>:
 800a728:	b570      	push	{r4, r5, r6, lr}
 800a72a:	2368      	movs	r3, #104	; 0x68
 800a72c:	1e4d      	subs	r5, r1, #1
 800a72e:	435d      	muls	r5, r3
 800a730:	460e      	mov	r6, r1
 800a732:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a736:	f000 fc2f 	bl	800af98 <_malloc_r>
 800a73a:	4604      	mov	r4, r0
 800a73c:	b140      	cbz	r0, 800a750 <__sfmoreglue+0x28>
 800a73e:	2100      	movs	r1, #0
 800a740:	e880 0042 	stmia.w	r0, {r1, r6}
 800a744:	300c      	adds	r0, #12
 800a746:	60a0      	str	r0, [r4, #8]
 800a748:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a74c:	f7fe fabf 	bl	8008cce <memset>
 800a750:	4620      	mov	r0, r4
 800a752:	bd70      	pop	{r4, r5, r6, pc}

0800a754 <__sinit>:
 800a754:	6983      	ldr	r3, [r0, #24]
 800a756:	b510      	push	{r4, lr}
 800a758:	4604      	mov	r4, r0
 800a75a:	bb33      	cbnz	r3, 800a7aa <__sinit+0x56>
 800a75c:	6483      	str	r3, [r0, #72]	; 0x48
 800a75e:	64c3      	str	r3, [r0, #76]	; 0x4c
 800a760:	6503      	str	r3, [r0, #80]	; 0x50
 800a762:	4b12      	ldr	r3, [pc, #72]	; (800a7ac <__sinit+0x58>)
 800a764:	4a12      	ldr	r2, [pc, #72]	; (800a7b0 <__sinit+0x5c>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	6282      	str	r2, [r0, #40]	; 0x28
 800a76a:	4298      	cmp	r0, r3
 800a76c:	bf04      	itt	eq
 800a76e:	2301      	moveq	r3, #1
 800a770:	6183      	streq	r3, [r0, #24]
 800a772:	f000 f81f 	bl	800a7b4 <__sfp>
 800a776:	6060      	str	r0, [r4, #4]
 800a778:	4620      	mov	r0, r4
 800a77a:	f000 f81b 	bl	800a7b4 <__sfp>
 800a77e:	60a0      	str	r0, [r4, #8]
 800a780:	4620      	mov	r0, r4
 800a782:	f000 f817 	bl	800a7b4 <__sfp>
 800a786:	2104      	movs	r1, #4
 800a788:	60e0      	str	r0, [r4, #12]
 800a78a:	2200      	movs	r2, #0
 800a78c:	6860      	ldr	r0, [r4, #4]
 800a78e:	f7ff ffa7 	bl	800a6e0 <std.isra.0>
 800a792:	68a0      	ldr	r0, [r4, #8]
 800a794:	2109      	movs	r1, #9
 800a796:	2201      	movs	r2, #1
 800a798:	f7ff ffa2 	bl	800a6e0 <std.isra.0>
 800a79c:	68e0      	ldr	r0, [r4, #12]
 800a79e:	2112      	movs	r1, #18
 800a7a0:	2202      	movs	r2, #2
 800a7a2:	f7ff ff9d 	bl	800a6e0 <std.isra.0>
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	61a3      	str	r3, [r4, #24]
 800a7aa:	bd10      	pop	{r4, pc}
 800a7ac:	080110ac 	.word	0x080110ac
 800a7b0:	0800a6d5 	.word	0x0800a6d5

0800a7b4 <__sfp>:
 800a7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7b6:	4b1b      	ldr	r3, [pc, #108]	; (800a824 <__sfp+0x70>)
 800a7b8:	681e      	ldr	r6, [r3, #0]
 800a7ba:	69b3      	ldr	r3, [r6, #24]
 800a7bc:	4607      	mov	r7, r0
 800a7be:	b913      	cbnz	r3, 800a7c6 <__sfp+0x12>
 800a7c0:	4630      	mov	r0, r6
 800a7c2:	f7ff ffc7 	bl	800a754 <__sinit>
 800a7c6:	3648      	adds	r6, #72	; 0x48
 800a7c8:	68b4      	ldr	r4, [r6, #8]
 800a7ca:	6873      	ldr	r3, [r6, #4]
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	d404      	bmi.n	800a7da <__sfp+0x26>
 800a7d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a7d4:	b175      	cbz	r5, 800a7f4 <__sfp+0x40>
 800a7d6:	3468      	adds	r4, #104	; 0x68
 800a7d8:	e7f8      	b.n	800a7cc <__sfp+0x18>
 800a7da:	6833      	ldr	r3, [r6, #0]
 800a7dc:	b92b      	cbnz	r3, 800a7ea <__sfp+0x36>
 800a7de:	4638      	mov	r0, r7
 800a7e0:	2104      	movs	r1, #4
 800a7e2:	f7ff ffa1 	bl	800a728 <__sfmoreglue>
 800a7e6:	6030      	str	r0, [r6, #0]
 800a7e8:	b108      	cbz	r0, 800a7ee <__sfp+0x3a>
 800a7ea:	6836      	ldr	r6, [r6, #0]
 800a7ec:	e7ec      	b.n	800a7c8 <__sfp+0x14>
 800a7ee:	230c      	movs	r3, #12
 800a7f0:	603b      	str	r3, [r7, #0]
 800a7f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a7f8:	81e3      	strh	r3, [r4, #14]
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	81a3      	strh	r3, [r4, #12]
 800a7fe:	6665      	str	r5, [r4, #100]	; 0x64
 800a800:	6025      	str	r5, [r4, #0]
 800a802:	60a5      	str	r5, [r4, #8]
 800a804:	6065      	str	r5, [r4, #4]
 800a806:	6125      	str	r5, [r4, #16]
 800a808:	6165      	str	r5, [r4, #20]
 800a80a:	61a5      	str	r5, [r4, #24]
 800a80c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a810:	4629      	mov	r1, r5
 800a812:	2208      	movs	r2, #8
 800a814:	f7fe fa5b 	bl	8008cce <memset>
 800a818:	6365      	str	r5, [r4, #52]	; 0x34
 800a81a:	63a5      	str	r5, [r4, #56]	; 0x38
 800a81c:	64a5      	str	r5, [r4, #72]	; 0x48
 800a81e:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a820:	4620      	mov	r0, r4
 800a822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a824:	080110ac 	.word	0x080110ac

0800a828 <_fwalk_reent>:
 800a828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a82c:	4680      	mov	r8, r0
 800a82e:	4689      	mov	r9, r1
 800a830:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a834:	2600      	movs	r6, #0
 800a836:	b194      	cbz	r4, 800a85e <_fwalk_reent+0x36>
 800a838:	68a5      	ldr	r5, [r4, #8]
 800a83a:	6867      	ldr	r7, [r4, #4]
 800a83c:	3f01      	subs	r7, #1
 800a83e:	d40c      	bmi.n	800a85a <_fwalk_reent+0x32>
 800a840:	89ab      	ldrh	r3, [r5, #12]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d907      	bls.n	800a856 <_fwalk_reent+0x2e>
 800a846:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a84a:	3301      	adds	r3, #1
 800a84c:	d003      	beq.n	800a856 <_fwalk_reent+0x2e>
 800a84e:	4640      	mov	r0, r8
 800a850:	4629      	mov	r1, r5
 800a852:	47c8      	blx	r9
 800a854:	4306      	orrs	r6, r0
 800a856:	3568      	adds	r5, #104	; 0x68
 800a858:	e7f0      	b.n	800a83c <_fwalk_reent+0x14>
 800a85a:	6824      	ldr	r4, [r4, #0]
 800a85c:	e7eb      	b.n	800a836 <_fwalk_reent+0xe>
 800a85e:	4630      	mov	r0, r6
 800a860:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800a864 <_localeconv_r>:
 800a864:	4800      	ldr	r0, [pc, #0]	; (800a868 <_localeconv_r+0x4>)
 800a866:	4770      	bx	lr
 800a868:	1ffe8a64 	.word	0x1ffe8a64

0800a86c <__smakebuf_r>:
 800a86c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a86e:	898b      	ldrh	r3, [r1, #12]
 800a870:	079d      	lsls	r5, r3, #30
 800a872:	b091      	sub	sp, #68	; 0x44
 800a874:	4606      	mov	r6, r0
 800a876:	460c      	mov	r4, r1
 800a878:	d426      	bmi.n	800a8c8 <__smakebuf_r+0x5c>
 800a87a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a87e:	2900      	cmp	r1, #0
 800a880:	da09      	bge.n	800a896 <__smakebuf_r+0x2a>
 800a882:	89a3      	ldrh	r3, [r4, #12]
 800a884:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a888:	f04f 0500 	mov.w	r5, #0
 800a88c:	bf14      	ite	ne
 800a88e:	2740      	movne	r7, #64	; 0x40
 800a890:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 800a894:	e00d      	b.n	800a8b2 <__smakebuf_r+0x46>
 800a896:	aa01      	add	r2, sp, #4
 800a898:	f000 fec6 	bl	800b628 <_fstat_r>
 800a89c:	2800      	cmp	r0, #0
 800a89e:	dbf0      	blt.n	800a882 <__smakebuf_r+0x16>
 800a8a0:	9d02      	ldr	r5, [sp, #8]
 800a8a2:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 800a8a6:	f5a5 5100 	sub.w	r1, r5, #8192	; 0x2000
 800a8aa:	424d      	negs	r5, r1
 800a8ac:	414d      	adcs	r5, r1
 800a8ae:	f44f 6780 	mov.w	r7, #1024	; 0x400
 800a8b2:	4630      	mov	r0, r6
 800a8b4:	4639      	mov	r1, r7
 800a8b6:	f000 fb6f 	bl	800af98 <_malloc_r>
 800a8ba:	b960      	cbnz	r0, 800a8d6 <__smakebuf_r+0x6a>
 800a8bc:	89a3      	ldrh	r3, [r4, #12]
 800a8be:	059a      	lsls	r2, r3, #22
 800a8c0:	d41d      	bmi.n	800a8fe <__smakebuf_r+0x92>
 800a8c2:	f043 0302 	orr.w	r3, r3, #2
 800a8c6:	81a3      	strh	r3, [r4, #12]
 800a8c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a8cc:	6023      	str	r3, [r4, #0]
 800a8ce:	6123      	str	r3, [r4, #16]
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	6163      	str	r3, [r4, #20]
 800a8d4:	e013      	b.n	800a8fe <__smakebuf_r+0x92>
 800a8d6:	4b0b      	ldr	r3, [pc, #44]	; (800a904 <__smakebuf_r+0x98>)
 800a8d8:	62b3      	str	r3, [r6, #40]	; 0x28
 800a8da:	89a3      	ldrh	r3, [r4, #12]
 800a8dc:	6020      	str	r0, [r4, #0]
 800a8de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8e2:	81a3      	strh	r3, [r4, #12]
 800a8e4:	6120      	str	r0, [r4, #16]
 800a8e6:	6167      	str	r7, [r4, #20]
 800a8e8:	b14d      	cbz	r5, 800a8fe <__smakebuf_r+0x92>
 800a8ea:	4630      	mov	r0, r6
 800a8ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8f0:	f000 feac 	bl	800b64c <_isatty_r>
 800a8f4:	b118      	cbz	r0, 800a8fe <__smakebuf_r+0x92>
 800a8f6:	89a3      	ldrh	r3, [r4, #12]
 800a8f8:	f043 0301 	orr.w	r3, r3, #1
 800a8fc:	81a3      	strh	r3, [r4, #12]
 800a8fe:	b011      	add	sp, #68	; 0x44
 800a900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a902:	bf00      	nop
 800a904:	0800a6d5 	.word	0x0800a6d5

0800a908 <malloc>:
 800a908:	4b02      	ldr	r3, [pc, #8]	; (800a914 <malloc+0xc>)
 800a90a:	4601      	mov	r1, r0
 800a90c:	6818      	ldr	r0, [r3, #0]
 800a90e:	f000 bb43 	b.w	800af98 <_malloc_r>
 800a912:	bf00      	nop
 800a914:	1ffe8a60 	.word	0x1ffe8a60

0800a918 <memchr>:
 800a918:	b510      	push	{r4, lr}
 800a91a:	b2c9      	uxtb	r1, r1
 800a91c:	4402      	add	r2, r0
 800a91e:	4290      	cmp	r0, r2
 800a920:	4603      	mov	r3, r0
 800a922:	d006      	beq.n	800a932 <memchr+0x1a>
 800a924:	781c      	ldrb	r4, [r3, #0]
 800a926:	428c      	cmp	r4, r1
 800a928:	f100 0001 	add.w	r0, r0, #1
 800a92c:	d1f7      	bne.n	800a91e <memchr+0x6>
 800a92e:	4618      	mov	r0, r3
 800a930:	bd10      	pop	{r4, pc}
 800a932:	2000      	movs	r0, #0
 800a934:	bd10      	pop	{r4, pc}

0800a936 <_Balloc>:
 800a936:	b570      	push	{r4, r5, r6, lr}
 800a938:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a93a:	4604      	mov	r4, r0
 800a93c:	460e      	mov	r6, r1
 800a93e:	b93d      	cbnz	r5, 800a950 <_Balloc+0x1a>
 800a940:	2010      	movs	r0, #16
 800a942:	f7ff ffe1 	bl	800a908 <malloc>
 800a946:	6260      	str	r0, [r4, #36]	; 0x24
 800a948:	6045      	str	r5, [r0, #4]
 800a94a:	6085      	str	r5, [r0, #8]
 800a94c:	6005      	str	r5, [r0, #0]
 800a94e:	60c5      	str	r5, [r0, #12]
 800a950:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a952:	68eb      	ldr	r3, [r5, #12]
 800a954:	b143      	cbz	r3, 800a968 <_Balloc+0x32>
 800a956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a958:	68db      	ldr	r3, [r3, #12]
 800a95a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a95e:	b178      	cbz	r0, 800a980 <_Balloc+0x4a>
 800a960:	6802      	ldr	r2, [r0, #0]
 800a962:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a966:	e017      	b.n	800a998 <_Balloc+0x62>
 800a968:	4620      	mov	r0, r4
 800a96a:	2104      	movs	r1, #4
 800a96c:	2221      	movs	r2, #33	; 0x21
 800a96e:	f000 fac1 	bl	800aef4 <_calloc_r>
 800a972:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a974:	60e8      	str	r0, [r5, #12]
 800a976:	68db      	ldr	r3, [r3, #12]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d1ec      	bne.n	800a956 <_Balloc+0x20>
 800a97c:	2000      	movs	r0, #0
 800a97e:	bd70      	pop	{r4, r5, r6, pc}
 800a980:	2101      	movs	r1, #1
 800a982:	fa01 f506 	lsl.w	r5, r1, r6
 800a986:	1d6a      	adds	r2, r5, #5
 800a988:	4620      	mov	r0, r4
 800a98a:	0092      	lsls	r2, r2, #2
 800a98c:	f000 fab2 	bl	800aef4 <_calloc_r>
 800a990:	2800      	cmp	r0, #0
 800a992:	d0f3      	beq.n	800a97c <_Balloc+0x46>
 800a994:	6046      	str	r6, [r0, #4]
 800a996:	6085      	str	r5, [r0, #8]
 800a998:	2300      	movs	r3, #0
 800a99a:	6103      	str	r3, [r0, #16]
 800a99c:	60c3      	str	r3, [r0, #12]
 800a99e:	bd70      	pop	{r4, r5, r6, pc}

0800a9a0 <_Bfree>:
 800a9a0:	b570      	push	{r4, r5, r6, lr}
 800a9a2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a9a4:	4606      	mov	r6, r0
 800a9a6:	460d      	mov	r5, r1
 800a9a8:	b93c      	cbnz	r4, 800a9ba <_Bfree+0x1a>
 800a9aa:	2010      	movs	r0, #16
 800a9ac:	f7ff ffac 	bl	800a908 <malloc>
 800a9b0:	6270      	str	r0, [r6, #36]	; 0x24
 800a9b2:	6044      	str	r4, [r0, #4]
 800a9b4:	6084      	str	r4, [r0, #8]
 800a9b6:	6004      	str	r4, [r0, #0]
 800a9b8:	60c4      	str	r4, [r0, #12]
 800a9ba:	b13d      	cbz	r5, 800a9cc <_Bfree+0x2c>
 800a9bc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a9be:	686a      	ldr	r2, [r5, #4]
 800a9c0:	68db      	ldr	r3, [r3, #12]
 800a9c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a9c6:	6029      	str	r1, [r5, #0]
 800a9c8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a9cc:	bd70      	pop	{r4, r5, r6, pc}

0800a9ce <__multadd>:
 800a9ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d2:	690f      	ldr	r7, [r1, #16]
 800a9d4:	4698      	mov	r8, r3
 800a9d6:	4606      	mov	r6, r0
 800a9d8:	460c      	mov	r4, r1
 800a9da:	f101 0e14 	add.w	lr, r1, #20
 800a9de:	2300      	movs	r3, #0
 800a9e0:	f8de 0000 	ldr.w	r0, [lr]
 800a9e4:	b285      	uxth	r5, r0
 800a9e6:	0c01      	lsrs	r1, r0, #16
 800a9e8:	fb02 8505 	mla	r5, r2, r5, r8
 800a9ec:	4351      	muls	r1, r2
 800a9ee:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	b2ad      	uxth	r5, r5
 800a9f6:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800a9fa:	42bb      	cmp	r3, r7
 800a9fc:	eb05 4101 	add.w	r1, r5, r1, lsl #16
 800aa00:	f84e 1b04 	str.w	r1, [lr], #4
 800aa04:	dbec      	blt.n	800a9e0 <__multadd+0x12>
 800aa06:	f1b8 0f00 	cmp.w	r8, #0
 800aa0a:	d01b      	beq.n	800aa44 <__multadd+0x76>
 800aa0c:	68a3      	ldr	r3, [r4, #8]
 800aa0e:	429f      	cmp	r7, r3
 800aa10:	db12      	blt.n	800aa38 <__multadd+0x6a>
 800aa12:	6861      	ldr	r1, [r4, #4]
 800aa14:	4630      	mov	r0, r6
 800aa16:	3101      	adds	r1, #1
 800aa18:	f7ff ff8d 	bl	800a936 <_Balloc>
 800aa1c:	6922      	ldr	r2, [r4, #16]
 800aa1e:	3202      	adds	r2, #2
 800aa20:	f104 010c 	add.w	r1, r4, #12
 800aa24:	4605      	mov	r5, r0
 800aa26:	0092      	lsls	r2, r2, #2
 800aa28:	300c      	adds	r0, #12
 800aa2a:	f7fe f945 	bl	8008cb8 <memcpy>
 800aa2e:	4621      	mov	r1, r4
 800aa30:	4630      	mov	r0, r6
 800aa32:	f7ff ffb5 	bl	800a9a0 <_Bfree>
 800aa36:	462c      	mov	r4, r5
 800aa38:	eb04 0387 	add.w	r3, r4, r7, lsl #2
 800aa3c:	3701      	adds	r7, #1
 800aa3e:	f8c3 8014 	str.w	r8, [r3, #20]
 800aa42:	6127      	str	r7, [r4, #16]
 800aa44:	4620      	mov	r0, r4
 800aa46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800aa4a <__hi0bits>:
 800aa4a:	0c03      	lsrs	r3, r0, #16
 800aa4c:	041b      	lsls	r3, r3, #16
 800aa4e:	b913      	cbnz	r3, 800aa56 <__hi0bits+0xc>
 800aa50:	0400      	lsls	r0, r0, #16
 800aa52:	2310      	movs	r3, #16
 800aa54:	e000      	b.n	800aa58 <__hi0bits+0xe>
 800aa56:	2300      	movs	r3, #0
 800aa58:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800aa5c:	bf04      	itt	eq
 800aa5e:	0200      	lsleq	r0, r0, #8
 800aa60:	3308      	addeq	r3, #8
 800aa62:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800aa66:	bf04      	itt	eq
 800aa68:	0100      	lsleq	r0, r0, #4
 800aa6a:	3304      	addeq	r3, #4
 800aa6c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800aa70:	bf04      	itt	eq
 800aa72:	0080      	lsleq	r0, r0, #2
 800aa74:	3302      	addeq	r3, #2
 800aa76:	2800      	cmp	r0, #0
 800aa78:	db03      	blt.n	800aa82 <__hi0bits+0x38>
 800aa7a:	0042      	lsls	r2, r0, #1
 800aa7c:	d503      	bpl.n	800aa86 <__hi0bits+0x3c>
 800aa7e:	1c58      	adds	r0, r3, #1
 800aa80:	4770      	bx	lr
 800aa82:	4618      	mov	r0, r3
 800aa84:	4770      	bx	lr
 800aa86:	2020      	movs	r0, #32
 800aa88:	4770      	bx	lr

0800aa8a <__lo0bits>:
 800aa8a:	6803      	ldr	r3, [r0, #0]
 800aa8c:	f013 0207 	ands.w	r2, r3, #7
 800aa90:	d00b      	beq.n	800aaaa <__lo0bits+0x20>
 800aa92:	07d9      	lsls	r1, r3, #31
 800aa94:	d422      	bmi.n	800aadc <__lo0bits+0x52>
 800aa96:	079a      	lsls	r2, r3, #30
 800aa98:	bf4b      	itete	mi
 800aa9a:	085b      	lsrmi	r3, r3, #1
 800aa9c:	089b      	lsrpl	r3, r3, #2
 800aa9e:	6003      	strmi	r3, [r0, #0]
 800aaa0:	6003      	strpl	r3, [r0, #0]
 800aaa2:	bf4c      	ite	mi
 800aaa4:	2001      	movmi	r0, #1
 800aaa6:	2002      	movpl	r0, #2
 800aaa8:	4770      	bx	lr
 800aaaa:	b299      	uxth	r1, r3
 800aaac:	b909      	cbnz	r1, 800aab2 <__lo0bits+0x28>
 800aaae:	0c1b      	lsrs	r3, r3, #16
 800aab0:	2210      	movs	r2, #16
 800aab2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aab6:	bf04      	itt	eq
 800aab8:	0a1b      	lsreq	r3, r3, #8
 800aaba:	3208      	addeq	r2, #8
 800aabc:	0719      	lsls	r1, r3, #28
 800aabe:	bf04      	itt	eq
 800aac0:	091b      	lsreq	r3, r3, #4
 800aac2:	3204      	addeq	r2, #4
 800aac4:	0799      	lsls	r1, r3, #30
 800aac6:	bf04      	itt	eq
 800aac8:	089b      	lsreq	r3, r3, #2
 800aaca:	3202      	addeq	r2, #2
 800aacc:	07d9      	lsls	r1, r3, #31
 800aace:	d402      	bmi.n	800aad6 <__lo0bits+0x4c>
 800aad0:	085b      	lsrs	r3, r3, #1
 800aad2:	d005      	beq.n	800aae0 <__lo0bits+0x56>
 800aad4:	3201      	adds	r2, #1
 800aad6:	6003      	str	r3, [r0, #0]
 800aad8:	4610      	mov	r0, r2
 800aada:	4770      	bx	lr
 800aadc:	2000      	movs	r0, #0
 800aade:	4770      	bx	lr
 800aae0:	2020      	movs	r0, #32
 800aae2:	4770      	bx	lr

0800aae4 <__i2b>:
 800aae4:	b510      	push	{r4, lr}
 800aae6:	460c      	mov	r4, r1
 800aae8:	2101      	movs	r1, #1
 800aaea:	f7ff ff24 	bl	800a936 <_Balloc>
 800aaee:	2201      	movs	r2, #1
 800aaf0:	6144      	str	r4, [r0, #20]
 800aaf2:	6102      	str	r2, [r0, #16]
 800aaf4:	bd10      	pop	{r4, pc}

0800aaf6 <__multiply>:
 800aaf6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aafa:	4614      	mov	r4, r2
 800aafc:	690a      	ldr	r2, [r1, #16]
 800aafe:	6923      	ldr	r3, [r4, #16]
 800ab00:	429a      	cmp	r2, r3
 800ab02:	bfb8      	it	lt
 800ab04:	460b      	movlt	r3, r1
 800ab06:	4688      	mov	r8, r1
 800ab08:	bfbc      	itt	lt
 800ab0a:	46a0      	movlt	r8, r4
 800ab0c:	461c      	movlt	r4, r3
 800ab0e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ab12:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ab16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab1a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ab1e:	eb07 0609 	add.w	r6, r7, r9
 800ab22:	429e      	cmp	r6, r3
 800ab24:	bfc8      	it	gt
 800ab26:	3101      	addgt	r1, #1
 800ab28:	f7ff ff05 	bl	800a936 <_Balloc>
 800ab2c:	f100 0514 	add.w	r5, r0, #20
 800ab30:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 800ab34:	462b      	mov	r3, r5
 800ab36:	4563      	cmp	r3, ip
 800ab38:	d203      	bcs.n	800ab42 <__multiply+0x4c>
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	f843 2b04 	str.w	r2, [r3], #4
 800ab40:	e7f9      	b.n	800ab36 <__multiply+0x40>
 800ab42:	f104 0214 	add.w	r2, r4, #20
 800ab46:	f108 0114 	add.w	r1, r8, #20
 800ab4a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ab4e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	9b00      	ldr	r3, [sp, #0]
 800ab56:	9201      	str	r2, [sp, #4]
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d257      	bcs.n	800ac0c <__multiply+0x116>
 800ab5c:	f8b2 b000 	ldrh.w	fp, [r2]
 800ab60:	f1bb 0f00 	cmp.w	fp, #0
 800ab64:	d023      	beq.n	800abae <__multiply+0xb8>
 800ab66:	4689      	mov	r9, r1
 800ab68:	46ae      	mov	lr, r5
 800ab6a:	f04f 0800 	mov.w	r8, #0
 800ab6e:	f859 4b04 	ldr.w	r4, [r9], #4
 800ab72:	f8be a000 	ldrh.w	sl, [lr]
 800ab76:	b2a3      	uxth	r3, r4
 800ab78:	fb0b a303 	mla	r3, fp, r3, sl
 800ab7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ab80:	f8de 4000 	ldr.w	r4, [lr]
 800ab84:	4443      	add	r3, r8
 800ab86:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ab8a:	fb0b 840a 	mla	r4, fp, sl, r8
 800ab8e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ab92:	46f2      	mov	sl, lr
 800ab94:	b29b      	uxth	r3, r3
 800ab96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ab9a:	454f      	cmp	r7, r9
 800ab9c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800aba0:	f84a 3b04 	str.w	r3, [sl], #4
 800aba4:	d901      	bls.n	800abaa <__multiply+0xb4>
 800aba6:	46d6      	mov	lr, sl
 800aba8:	e7e1      	b.n	800ab6e <__multiply+0x78>
 800abaa:	f8ce 8004 	str.w	r8, [lr, #4]
 800abae:	9b01      	ldr	r3, [sp, #4]
 800abb0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800abb4:	3204      	adds	r2, #4
 800abb6:	f1ba 0f00 	cmp.w	sl, #0
 800abba:	d021      	beq.n	800ac00 <__multiply+0x10a>
 800abbc:	682b      	ldr	r3, [r5, #0]
 800abbe:	462c      	mov	r4, r5
 800abc0:	4689      	mov	r9, r1
 800abc2:	f04f 0800 	mov.w	r8, #0
 800abc6:	f8b9 e000 	ldrh.w	lr, [r9]
 800abca:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 800abce:	fb0a be0e 	mla	lr, sl, lr, fp
 800abd2:	44f0      	add	r8, lr
 800abd4:	46a3      	mov	fp, r4
 800abd6:	b29b      	uxth	r3, r3
 800abd8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800abdc:	f84b 3b04 	str.w	r3, [fp], #4
 800abe0:	f859 3b04 	ldr.w	r3, [r9], #4
 800abe4:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 800abe8:	0c1b      	lsrs	r3, r3, #16
 800abea:	fb0a e303 	mla	r3, sl, r3, lr
 800abee:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 800abf2:	45b9      	cmp	r9, r7
 800abf4:	ea4f 4813 	mov.w	r8, r3, lsr #16
 800abf8:	d201      	bcs.n	800abfe <__multiply+0x108>
 800abfa:	465c      	mov	r4, fp
 800abfc:	e7e3      	b.n	800abc6 <__multiply+0xd0>
 800abfe:	6063      	str	r3, [r4, #4]
 800ac00:	3504      	adds	r5, #4
 800ac02:	e7a7      	b.n	800ab54 <__multiply+0x5e>
 800ac04:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 800ac08:	b913      	cbnz	r3, 800ac10 <__multiply+0x11a>
 800ac0a:	3e01      	subs	r6, #1
 800ac0c:	2e00      	cmp	r6, #0
 800ac0e:	dcf9      	bgt.n	800ac04 <__multiply+0x10e>
 800ac10:	6106      	str	r6, [r0, #16]
 800ac12:	b003      	add	sp, #12
 800ac14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac18 <__pow5mult>:
 800ac18:	f012 0303 	ands.w	r3, r2, #3
 800ac1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac20:	4606      	mov	r6, r0
 800ac22:	460f      	mov	r7, r1
 800ac24:	4615      	mov	r5, r2
 800ac26:	d007      	beq.n	800ac38 <__pow5mult+0x20>
 800ac28:	3b01      	subs	r3, #1
 800ac2a:	4a21      	ldr	r2, [pc, #132]	; (800acb0 <__pow5mult+0x98>)
 800ac2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ac30:	2300      	movs	r3, #0
 800ac32:	f7ff fecc 	bl	800a9ce <__multadd>
 800ac36:	4607      	mov	r7, r0
 800ac38:	10ad      	asrs	r5, r5, #2
 800ac3a:	d035      	beq.n	800aca8 <__pow5mult+0x90>
 800ac3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ac3e:	b93c      	cbnz	r4, 800ac50 <__pow5mult+0x38>
 800ac40:	2010      	movs	r0, #16
 800ac42:	f7ff fe61 	bl	800a908 <malloc>
 800ac46:	6270      	str	r0, [r6, #36]	; 0x24
 800ac48:	6044      	str	r4, [r0, #4]
 800ac4a:	6084      	str	r4, [r0, #8]
 800ac4c:	6004      	str	r4, [r0, #0]
 800ac4e:	60c4      	str	r4, [r0, #12]
 800ac50:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ac54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ac58:	b97c      	cbnz	r4, 800ac7a <__pow5mult+0x62>
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	f240 2171 	movw	r1, #625	; 0x271
 800ac60:	f7ff ff40 	bl	800aae4 <__i2b>
 800ac64:	2300      	movs	r3, #0
 800ac66:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	6003      	str	r3, [r0, #0]
 800ac6e:	e004      	b.n	800ac7a <__pow5mult+0x62>
 800ac70:	106d      	asrs	r5, r5, #1
 800ac72:	d019      	beq.n	800aca8 <__pow5mult+0x90>
 800ac74:	6820      	ldr	r0, [r4, #0]
 800ac76:	b170      	cbz	r0, 800ac96 <__pow5mult+0x7e>
 800ac78:	4604      	mov	r4, r0
 800ac7a:	07eb      	lsls	r3, r5, #31
 800ac7c:	d5f8      	bpl.n	800ac70 <__pow5mult+0x58>
 800ac7e:	4639      	mov	r1, r7
 800ac80:	4622      	mov	r2, r4
 800ac82:	4630      	mov	r0, r6
 800ac84:	f7ff ff37 	bl	800aaf6 <__multiply>
 800ac88:	4639      	mov	r1, r7
 800ac8a:	4680      	mov	r8, r0
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	f7ff fe87 	bl	800a9a0 <_Bfree>
 800ac92:	4647      	mov	r7, r8
 800ac94:	e7ec      	b.n	800ac70 <__pow5mult+0x58>
 800ac96:	4630      	mov	r0, r6
 800ac98:	4621      	mov	r1, r4
 800ac9a:	4622      	mov	r2, r4
 800ac9c:	f7ff ff2b 	bl	800aaf6 <__multiply>
 800aca0:	2300      	movs	r3, #0
 800aca2:	6020      	str	r0, [r4, #0]
 800aca4:	6003      	str	r3, [r0, #0]
 800aca6:	e7e7      	b.n	800ac78 <__pow5mult+0x60>
 800aca8:	4638      	mov	r0, r7
 800acaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acae:	bf00      	nop
 800acb0:	08011250 	.word	0x08011250

0800acb4 <__lshift>:
 800acb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acb8:	460c      	mov	r4, r1
 800acba:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800acbe:	6923      	ldr	r3, [r4, #16]
 800acc0:	6849      	ldr	r1, [r1, #4]
 800acc2:	eb0a 0903 	add.w	r9, sl, r3
 800acc6:	68a3      	ldr	r3, [r4, #8]
 800acc8:	4607      	mov	r7, r0
 800acca:	4616      	mov	r6, r2
 800accc:	f109 0501 	add.w	r5, r9, #1
 800acd0:	429d      	cmp	r5, r3
 800acd2:	dd02      	ble.n	800acda <__lshift+0x26>
 800acd4:	3101      	adds	r1, #1
 800acd6:	005b      	lsls	r3, r3, #1
 800acd8:	e7fa      	b.n	800acd0 <__lshift+0x1c>
 800acda:	4638      	mov	r0, r7
 800acdc:	f7ff fe2b 	bl	800a936 <_Balloc>
 800ace0:	2300      	movs	r3, #0
 800ace2:	4680      	mov	r8, r0
 800ace4:	f100 0114 	add.w	r1, r0, #20
 800ace8:	4553      	cmp	r3, sl
 800acea:	da04      	bge.n	800acf6 <__lshift+0x42>
 800acec:	2200      	movs	r2, #0
 800acee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800acf2:	3301      	adds	r3, #1
 800acf4:	e7f8      	b.n	800ace8 <__lshift+0x34>
 800acf6:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 800acfa:	6920      	ldr	r0, [r4, #16]
 800acfc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ad00:	f016 021f 	ands.w	r2, r6, #31
 800ad04:	f104 0114 	add.w	r1, r4, #20
 800ad08:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800ad0c:	d014      	beq.n	800ad38 <__lshift+0x84>
 800ad0e:	f1c2 0c20 	rsb	ip, r2, #32
 800ad12:	2000      	movs	r0, #0
 800ad14:	680e      	ldr	r6, [r1, #0]
 800ad16:	4096      	lsls	r6, r2
 800ad18:	4330      	orrs	r0, r6
 800ad1a:	469a      	mov	sl, r3
 800ad1c:	f843 0b04 	str.w	r0, [r3], #4
 800ad20:	f851 0b04 	ldr.w	r0, [r1], #4
 800ad24:	4571      	cmp	r1, lr
 800ad26:	fa20 f00c 	lsr.w	r0, r0, ip
 800ad2a:	d3f3      	bcc.n	800ad14 <__lshift+0x60>
 800ad2c:	f8ca 0004 	str.w	r0, [sl, #4]
 800ad30:	b148      	cbz	r0, 800ad46 <__lshift+0x92>
 800ad32:	f109 0502 	add.w	r5, r9, #2
 800ad36:	e006      	b.n	800ad46 <__lshift+0x92>
 800ad38:	3b04      	subs	r3, #4
 800ad3a:	f851 2b04 	ldr.w	r2, [r1], #4
 800ad3e:	f843 2f04 	str.w	r2, [r3, #4]!
 800ad42:	4571      	cmp	r1, lr
 800ad44:	d3f9      	bcc.n	800ad3a <__lshift+0x86>
 800ad46:	3d01      	subs	r5, #1
 800ad48:	4638      	mov	r0, r7
 800ad4a:	f8c8 5010 	str.w	r5, [r8, #16]
 800ad4e:	4621      	mov	r1, r4
 800ad50:	f7ff fe26 	bl	800a9a0 <_Bfree>
 800ad54:	4640      	mov	r0, r8
 800ad56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ad5a <__mcmp>:
 800ad5a:	6903      	ldr	r3, [r0, #16]
 800ad5c:	690a      	ldr	r2, [r1, #16]
 800ad5e:	1a9b      	subs	r3, r3, r2
 800ad60:	b510      	push	{r4, lr}
 800ad62:	d111      	bne.n	800ad88 <__mcmp+0x2e>
 800ad64:	0092      	lsls	r2, r2, #2
 800ad66:	3014      	adds	r0, #20
 800ad68:	3114      	adds	r1, #20
 800ad6a:	1883      	adds	r3, r0, r2
 800ad6c:	440a      	add	r2, r1
 800ad6e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800ad72:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ad76:	428c      	cmp	r4, r1
 800ad78:	d002      	beq.n	800ad80 <__mcmp+0x26>
 800ad7a:	d307      	bcc.n	800ad8c <__mcmp+0x32>
 800ad7c:	2001      	movs	r0, #1
 800ad7e:	bd10      	pop	{r4, pc}
 800ad80:	4283      	cmp	r3, r0
 800ad82:	d8f4      	bhi.n	800ad6e <__mcmp+0x14>
 800ad84:	2000      	movs	r0, #0
 800ad86:	bd10      	pop	{r4, pc}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	bd10      	pop	{r4, pc}
 800ad8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad90:	bd10      	pop	{r4, pc}

0800ad92 <__mdiff>:
 800ad92:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad96:	4607      	mov	r7, r0
 800ad98:	460c      	mov	r4, r1
 800ad9a:	4608      	mov	r0, r1
 800ad9c:	4611      	mov	r1, r2
 800ad9e:	4615      	mov	r5, r2
 800ada0:	f7ff ffdb 	bl	800ad5a <__mcmp>
 800ada4:	1e06      	subs	r6, r0, #0
 800ada6:	d108      	bne.n	800adba <__mdiff+0x28>
 800ada8:	4638      	mov	r0, r7
 800adaa:	4631      	mov	r1, r6
 800adac:	f7ff fdc3 	bl	800a936 <_Balloc>
 800adb0:	2301      	movs	r3, #1
 800adb2:	6103      	str	r3, [r0, #16]
 800adb4:	6146      	str	r6, [r0, #20]
 800adb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adba:	bfbc      	itt	lt
 800adbc:	4623      	movlt	r3, r4
 800adbe:	462c      	movlt	r4, r5
 800adc0:	4638      	mov	r0, r7
 800adc2:	6861      	ldr	r1, [r4, #4]
 800adc4:	bfba      	itte	lt
 800adc6:	461d      	movlt	r5, r3
 800adc8:	2601      	movlt	r6, #1
 800adca:	2600      	movge	r6, #0
 800adcc:	f7ff fdb3 	bl	800a936 <_Balloc>
 800add0:	692b      	ldr	r3, [r5, #16]
 800add2:	60c6      	str	r6, [r0, #12]
 800add4:	6926      	ldr	r6, [r4, #16]
 800add6:	f105 0914 	add.w	r9, r5, #20
 800adda:	3414      	adds	r4, #20
 800addc:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 800ade0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ade4:	f100 0514 	add.w	r5, r0, #20
 800ade8:	f04f 0c00 	mov.w	ip, #0
 800adec:	f854 3b04 	ldr.w	r3, [r4], #4
 800adf0:	f859 2b04 	ldr.w	r2, [r9], #4
 800adf4:	fa1c f183 	uxtah	r1, ip, r3
 800adf8:	fa1f fe82 	uxth.w	lr, r2
 800adfc:	0c12      	lsrs	r2, r2, #16
 800adfe:	ebce 0101 	rsb	r1, lr, r1
 800ae02:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 800ae06:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ae0a:	b289      	uxth	r1, r1
 800ae0c:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ae10:	45c8      	cmp	r8, r9
 800ae12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ae16:	46a6      	mov	lr, r4
 800ae18:	f845 3b04 	str.w	r3, [r5], #4
 800ae1c:	d8e6      	bhi.n	800adec <__mdiff+0x5a>
 800ae1e:	45be      	cmp	lr, r7
 800ae20:	d20e      	bcs.n	800ae40 <__mdiff+0xae>
 800ae22:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ae26:	fa1c f482 	uxtah	r4, ip, r2
 800ae2a:	0c12      	lsrs	r2, r2, #16
 800ae2c:	eb02 4224 	add.w	r2, r2, r4, asr #16
 800ae30:	b2a4      	uxth	r4, r4
 800ae32:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae36:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800ae3a:	f845 2b04 	str.w	r2, [r5], #4
 800ae3e:	e7ee      	b.n	800ae1e <__mdiff+0x8c>
 800ae40:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ae44:	b90b      	cbnz	r3, 800ae4a <__mdiff+0xb8>
 800ae46:	3e01      	subs	r6, #1
 800ae48:	e7fa      	b.n	800ae40 <__mdiff+0xae>
 800ae4a:	6106      	str	r6, [r0, #16]
 800ae4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800ae50 <__d2b>:
 800ae50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ae54:	2101      	movs	r1, #1
 800ae56:	461d      	mov	r5, r3
 800ae58:	9f08      	ldr	r7, [sp, #32]
 800ae5a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ae5c:	4614      	mov	r4, r2
 800ae5e:	f7ff fd6a 	bl	800a936 <_Balloc>
 800ae62:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ae66:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ae6a:	4680      	mov	r8, r0
 800ae6c:	b10d      	cbz	r5, 800ae72 <__d2b+0x22>
 800ae6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae72:	9301      	str	r3, [sp, #4]
 800ae74:	b1ec      	cbz	r4, 800aeb2 <__d2b+0x62>
 800ae76:	a802      	add	r0, sp, #8
 800ae78:	f840 4d08 	str.w	r4, [r0, #-8]!
 800ae7c:	f7ff fe05 	bl	800aa8a <__lo0bits>
 800ae80:	9b00      	ldr	r3, [sp, #0]
 800ae82:	b150      	cbz	r0, 800ae9a <__d2b+0x4a>
 800ae84:	9a01      	ldr	r2, [sp, #4]
 800ae86:	f1c0 0120 	rsb	r1, r0, #32
 800ae8a:	fa02 f101 	lsl.w	r1, r2, r1
 800ae8e:	430b      	orrs	r3, r1
 800ae90:	40c2      	lsrs	r2, r0
 800ae92:	f8c8 3014 	str.w	r3, [r8, #20]
 800ae96:	9201      	str	r2, [sp, #4]
 800ae98:	e001      	b.n	800ae9e <__d2b+0x4e>
 800ae9a:	f8c8 3014 	str.w	r3, [r8, #20]
 800ae9e:	9b01      	ldr	r3, [sp, #4]
 800aea0:	f8c8 3018 	str.w	r3, [r8, #24]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	bf14      	ite	ne
 800aea8:	2402      	movne	r4, #2
 800aeaa:	2401      	moveq	r4, #1
 800aeac:	f8c8 4010 	str.w	r4, [r8, #16]
 800aeb0:	e009      	b.n	800aec6 <__d2b+0x76>
 800aeb2:	a801      	add	r0, sp, #4
 800aeb4:	f7ff fde9 	bl	800aa8a <__lo0bits>
 800aeb8:	2401      	movs	r4, #1
 800aeba:	9b01      	ldr	r3, [sp, #4]
 800aebc:	f8c8 3014 	str.w	r3, [r8, #20]
 800aec0:	f8c8 4010 	str.w	r4, [r8, #16]
 800aec4:	3020      	adds	r0, #32
 800aec6:	b135      	cbz	r5, 800aed6 <__d2b+0x86>
 800aec8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aecc:	4405      	add	r5, r0
 800aece:	603d      	str	r5, [r7, #0]
 800aed0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aed4:	e009      	b.n	800aeea <__d2b+0x9a>
 800aed6:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800aeda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aede:	6038      	str	r0, [r7, #0]
 800aee0:	6918      	ldr	r0, [r3, #16]
 800aee2:	f7ff fdb2 	bl	800aa4a <__hi0bits>
 800aee6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800aeea:	6030      	str	r0, [r6, #0]
 800aeec:	4640      	mov	r0, r8
 800aeee:	b002      	add	sp, #8
 800aef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800aef4 <_calloc_r>:
 800aef4:	b538      	push	{r3, r4, r5, lr}
 800aef6:	fb02 f401 	mul.w	r4, r2, r1
 800aefa:	4621      	mov	r1, r4
 800aefc:	f000 f84c 	bl	800af98 <_malloc_r>
 800af00:	4605      	mov	r5, r0
 800af02:	b118      	cbz	r0, 800af0c <_calloc_r+0x18>
 800af04:	2100      	movs	r1, #0
 800af06:	4622      	mov	r2, r4
 800af08:	f7fd fee1 	bl	8008cce <memset>
 800af0c:	4628      	mov	r0, r5
 800af0e:	bd38      	pop	{r3, r4, r5, pc}

0800af10 <_free_r>:
 800af10:	b530      	push	{r4, r5, lr}
 800af12:	2900      	cmp	r1, #0
 800af14:	d03d      	beq.n	800af92 <_free_r+0x82>
 800af16:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800af1a:	1f0b      	subs	r3, r1, #4
 800af1c:	491d      	ldr	r1, [pc, #116]	; (800af94 <_free_r+0x84>)
 800af1e:	2a00      	cmp	r2, #0
 800af20:	bfb8      	it	lt
 800af22:	189b      	addlt	r3, r3, r2
 800af24:	680a      	ldr	r2, [r1, #0]
 800af26:	460c      	mov	r4, r1
 800af28:	b912      	cbnz	r2, 800af30 <_free_r+0x20>
 800af2a:	605a      	str	r2, [r3, #4]
 800af2c:	600b      	str	r3, [r1, #0]
 800af2e:	bd30      	pop	{r4, r5, pc}
 800af30:	4293      	cmp	r3, r2
 800af32:	d20d      	bcs.n	800af50 <_free_r+0x40>
 800af34:	6819      	ldr	r1, [r3, #0]
 800af36:	1858      	adds	r0, r3, r1
 800af38:	4290      	cmp	r0, r2
 800af3a:	bf01      	itttt	eq
 800af3c:	585a      	ldreq	r2, [r3, r1]
 800af3e:	1852      	addeq	r2, r2, r1
 800af40:	601a      	streq	r2, [r3, #0]
 800af42:	6842      	ldreq	r2, [r0, #4]
 800af44:	605a      	str	r2, [r3, #4]
 800af46:	6023      	str	r3, [r4, #0]
 800af48:	bd30      	pop	{r4, r5, pc}
 800af4a:	4299      	cmp	r1, r3
 800af4c:	d803      	bhi.n	800af56 <_free_r+0x46>
 800af4e:	460a      	mov	r2, r1
 800af50:	6851      	ldr	r1, [r2, #4]
 800af52:	2900      	cmp	r1, #0
 800af54:	d1f9      	bne.n	800af4a <_free_r+0x3a>
 800af56:	6814      	ldr	r4, [r2, #0]
 800af58:	1915      	adds	r5, r2, r4
 800af5a:	429d      	cmp	r5, r3
 800af5c:	d10a      	bne.n	800af74 <_free_r+0x64>
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	4423      	add	r3, r4
 800af62:	18d0      	adds	r0, r2, r3
 800af64:	4288      	cmp	r0, r1
 800af66:	6013      	str	r3, [r2, #0]
 800af68:	d113      	bne.n	800af92 <_free_r+0x82>
 800af6a:	6808      	ldr	r0, [r1, #0]
 800af6c:	4403      	add	r3, r0
 800af6e:	6013      	str	r3, [r2, #0]
 800af70:	684b      	ldr	r3, [r1, #4]
 800af72:	e00d      	b.n	800af90 <_free_r+0x80>
 800af74:	d902      	bls.n	800af7c <_free_r+0x6c>
 800af76:	230c      	movs	r3, #12
 800af78:	6003      	str	r3, [r0, #0]
 800af7a:	bd30      	pop	{r4, r5, pc}
 800af7c:	681c      	ldr	r4, [r3, #0]
 800af7e:	1918      	adds	r0, r3, r4
 800af80:	4288      	cmp	r0, r1
 800af82:	bf04      	itt	eq
 800af84:	6808      	ldreq	r0, [r1, #0]
 800af86:	6849      	ldreq	r1, [r1, #4]
 800af88:	6059      	str	r1, [r3, #4]
 800af8a:	bf04      	itt	eq
 800af8c:	1900      	addeq	r0, r0, r4
 800af8e:	6018      	streq	r0, [r3, #0]
 800af90:	6053      	str	r3, [r2, #4]
 800af92:	bd30      	pop	{r4, r5, pc}
 800af94:	1ffe8e74 	.word	0x1ffe8e74

0800af98 <_malloc_r>:
 800af98:	b570      	push	{r4, r5, r6, lr}
 800af9a:	1ccc      	adds	r4, r1, #3
 800af9c:	f024 0403 	bic.w	r4, r4, #3
 800afa0:	3408      	adds	r4, #8
 800afa2:	2c0c      	cmp	r4, #12
 800afa4:	bf38      	it	cc
 800afa6:	240c      	movcc	r4, #12
 800afa8:	2c00      	cmp	r4, #0
 800afaa:	4606      	mov	r6, r0
 800afac:	da03      	bge.n	800afb6 <_malloc_r+0x1e>
 800afae:	230c      	movs	r3, #12
 800afb0:	6033      	str	r3, [r6, #0]
 800afb2:	2000      	movs	r0, #0
 800afb4:	bd70      	pop	{r4, r5, r6, pc}
 800afb6:	428c      	cmp	r4, r1
 800afb8:	d3f9      	bcc.n	800afae <_malloc_r+0x16>
 800afba:	4a20      	ldr	r2, [pc, #128]	; (800b03c <_malloc_r+0xa4>)
 800afbc:	6813      	ldr	r3, [r2, #0]
 800afbe:	4610      	mov	r0, r2
 800afc0:	4619      	mov	r1, r3
 800afc2:	b1a1      	cbz	r1, 800afee <_malloc_r+0x56>
 800afc4:	680a      	ldr	r2, [r1, #0]
 800afc6:	1b12      	subs	r2, r2, r4
 800afc8:	d40e      	bmi.n	800afe8 <_malloc_r+0x50>
 800afca:	2a0b      	cmp	r2, #11
 800afcc:	d903      	bls.n	800afd6 <_malloc_r+0x3e>
 800afce:	600a      	str	r2, [r1, #0]
 800afd0:	188b      	adds	r3, r1, r2
 800afd2:	508c      	str	r4, [r1, r2]
 800afd4:	e01f      	b.n	800b016 <_malloc_r+0x7e>
 800afd6:	428b      	cmp	r3, r1
 800afd8:	bf0d      	iteet	eq
 800afda:	685a      	ldreq	r2, [r3, #4]
 800afdc:	684a      	ldrne	r2, [r1, #4]
 800afde:	605a      	strne	r2, [r3, #4]
 800afe0:	6002      	streq	r2, [r0, #0]
 800afe2:	bf18      	it	ne
 800afe4:	460b      	movne	r3, r1
 800afe6:	e016      	b.n	800b016 <_malloc_r+0x7e>
 800afe8:	460b      	mov	r3, r1
 800afea:	6849      	ldr	r1, [r1, #4]
 800afec:	e7e9      	b.n	800afc2 <_malloc_r+0x2a>
 800afee:	4d14      	ldr	r5, [pc, #80]	; (800b040 <_malloc_r+0xa8>)
 800aff0:	682b      	ldr	r3, [r5, #0]
 800aff2:	b91b      	cbnz	r3, 800affc <_malloc_r+0x64>
 800aff4:	4630      	mov	r0, r6
 800aff6:	f000 faa1 	bl	800b53c <_sbrk_r>
 800affa:	6028      	str	r0, [r5, #0]
 800affc:	4630      	mov	r0, r6
 800affe:	4621      	mov	r1, r4
 800b000:	f000 fa9c 	bl	800b53c <_sbrk_r>
 800b004:	1c42      	adds	r2, r0, #1
 800b006:	4603      	mov	r3, r0
 800b008:	d0d1      	beq.n	800afae <_malloc_r+0x16>
 800b00a:	1cc5      	adds	r5, r0, #3
 800b00c:	f025 0503 	bic.w	r5, r5, #3
 800b010:	4285      	cmp	r5, r0
 800b012:	d10a      	bne.n	800b02a <_malloc_r+0x92>
 800b014:	601c      	str	r4, [r3, #0]
 800b016:	f103 000b 	add.w	r0, r3, #11
 800b01a:	1d1a      	adds	r2, r3, #4
 800b01c:	f020 0007 	bic.w	r0, r0, #7
 800b020:	1a82      	subs	r2, r0, r2
 800b022:	d00a      	beq.n	800b03a <_malloc_r+0xa2>
 800b024:	4251      	negs	r1, r2
 800b026:	5099      	str	r1, [r3, r2]
 800b028:	bd70      	pop	{r4, r5, r6, pc}
 800b02a:	4630      	mov	r0, r6
 800b02c:	1ae9      	subs	r1, r5, r3
 800b02e:	f000 fa85 	bl	800b53c <_sbrk_r>
 800b032:	3001      	adds	r0, #1
 800b034:	d0bb      	beq.n	800afae <_malloc_r+0x16>
 800b036:	462b      	mov	r3, r5
 800b038:	e7ec      	b.n	800b014 <_malloc_r+0x7c>
 800b03a:	bd70      	pop	{r4, r5, r6, pc}
 800b03c:	1ffe8e74 	.word	0x1ffe8e74
 800b040:	1ffe8e70 	.word	0x1ffe8e70

0800b044 <__ssputs_r>:
 800b044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b048:	688e      	ldr	r6, [r1, #8]
 800b04a:	42b3      	cmp	r3, r6
 800b04c:	4682      	mov	sl, r0
 800b04e:	460c      	mov	r4, r1
 800b050:	4690      	mov	r8, r2
 800b052:	4699      	mov	r9, r3
 800b054:	d340      	bcc.n	800b0d8 <__ssputs_r+0x94>
 800b056:	898a      	ldrh	r2, [r1, #12]
 800b058:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b05c:	d03a      	beq.n	800b0d4 <__ssputs_r+0x90>
 800b05e:	6825      	ldr	r5, [r4, #0]
 800b060:	6909      	ldr	r1, [r1, #16]
 800b062:	1a6f      	subs	r7, r5, r1
 800b064:	6965      	ldr	r5, [r4, #20]
 800b066:	2302      	movs	r3, #2
 800b068:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b06c:	fb95 f5f3 	sdiv	r5, r5, r3
 800b070:	1c7b      	adds	r3, r7, #1
 800b072:	444b      	add	r3, r9
 800b074:	429d      	cmp	r5, r3
 800b076:	bf38      	it	cc
 800b078:	461d      	movcc	r5, r3
 800b07a:	0553      	lsls	r3, r2, #21
 800b07c:	d50f      	bpl.n	800b09e <__ssputs_r+0x5a>
 800b07e:	4629      	mov	r1, r5
 800b080:	f7ff ff8a 	bl	800af98 <_malloc_r>
 800b084:	4606      	mov	r6, r0
 800b086:	b198      	cbz	r0, 800b0b0 <__ssputs_r+0x6c>
 800b088:	6921      	ldr	r1, [r4, #16]
 800b08a:	463a      	mov	r2, r7
 800b08c:	f7fd fe14 	bl	8008cb8 <memcpy>
 800b090:	89a3      	ldrh	r3, [r4, #12]
 800b092:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b09a:	81a3      	strh	r3, [r4, #12]
 800b09c:	e013      	b.n	800b0c6 <__ssputs_r+0x82>
 800b09e:	462a      	mov	r2, r5
 800b0a0:	f000 fb11 	bl	800b6c6 <_realloc_r>
 800b0a4:	4606      	mov	r6, r0
 800b0a6:	b970      	cbnz	r0, 800b0c6 <__ssputs_r+0x82>
 800b0a8:	4650      	mov	r0, sl
 800b0aa:	6921      	ldr	r1, [r4, #16]
 800b0ac:	f7ff ff30 	bl	800af10 <_free_r>
 800b0b0:	230c      	movs	r3, #12
 800b0b2:	f8ca 3000 	str.w	r3, [sl]
 800b0b6:	89a3      	ldrh	r3, [r4, #12]
 800b0b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0bc:	81a3      	strh	r3, [r4, #12]
 800b0be:	f04f 30ff 	mov.w	r0, #4294967295
 800b0c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0c6:	6126      	str	r6, [r4, #16]
 800b0c8:	6165      	str	r5, [r4, #20]
 800b0ca:	443e      	add	r6, r7
 800b0cc:	1bed      	subs	r5, r5, r7
 800b0ce:	6026      	str	r6, [r4, #0]
 800b0d0:	60a5      	str	r5, [r4, #8]
 800b0d2:	464e      	mov	r6, r9
 800b0d4:	45b1      	cmp	r9, r6
 800b0d6:	d200      	bcs.n	800b0da <__ssputs_r+0x96>
 800b0d8:	464e      	mov	r6, r9
 800b0da:	4632      	mov	r2, r6
 800b0dc:	6820      	ldr	r0, [r4, #0]
 800b0de:	4641      	mov	r1, r8
 800b0e0:	f000 fad6 	bl	800b690 <memmove>
 800b0e4:	68a3      	ldr	r3, [r4, #8]
 800b0e6:	1b9b      	subs	r3, r3, r6
 800b0e8:	60a3      	str	r3, [r4, #8]
 800b0ea:	6823      	ldr	r3, [r4, #0]
 800b0ec:	441e      	add	r6, r3
 800b0ee:	6026      	str	r6, [r4, #0]
 800b0f0:	2000      	movs	r0, #0
 800b0f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800b0f8 <_svfiprintf_r>:
 800b0f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b0fc:	b09d      	sub	sp, #116	; 0x74
 800b0fe:	4606      	mov	r6, r0
 800b100:	9303      	str	r3, [sp, #12]
 800b102:	898b      	ldrh	r3, [r1, #12]
 800b104:	061c      	lsls	r4, r3, #24
 800b106:	460d      	mov	r5, r1
 800b108:	4690      	mov	r8, r2
 800b10a:	d50c      	bpl.n	800b126 <_svfiprintf_r+0x2e>
 800b10c:	690b      	ldr	r3, [r1, #16]
 800b10e:	b953      	cbnz	r3, 800b126 <_svfiprintf_r+0x2e>
 800b110:	2140      	movs	r1, #64	; 0x40
 800b112:	f7ff ff41 	bl	800af98 <_malloc_r>
 800b116:	6028      	str	r0, [r5, #0]
 800b118:	6128      	str	r0, [r5, #16]
 800b11a:	b910      	cbnz	r0, 800b122 <_svfiprintf_r+0x2a>
 800b11c:	230c      	movs	r3, #12
 800b11e:	6033      	str	r3, [r6, #0]
 800b120:	e0cc      	b.n	800b2bc <_svfiprintf_r+0x1c4>
 800b122:	2340      	movs	r3, #64	; 0x40
 800b124:	616b      	str	r3, [r5, #20]
 800b126:	2300      	movs	r3, #0
 800b128:	9309      	str	r3, [sp, #36]	; 0x24
 800b12a:	2320      	movs	r3, #32
 800b12c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b130:	2330      	movs	r3, #48	; 0x30
 800b132:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b136:	4643      	mov	r3, r8
 800b138:	461c      	mov	r4, r3
 800b13a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b13e:	b91a      	cbnz	r2, 800b148 <_svfiprintf_r+0x50>
 800b140:	ebb4 0908 	subs.w	r9, r4, r8
 800b144:	d00f      	beq.n	800b166 <_svfiprintf_r+0x6e>
 800b146:	e002      	b.n	800b14e <_svfiprintf_r+0x56>
 800b148:	2a25      	cmp	r2, #37	; 0x25
 800b14a:	d1f5      	bne.n	800b138 <_svfiprintf_r+0x40>
 800b14c:	e7f8      	b.n	800b140 <_svfiprintf_r+0x48>
 800b14e:	4630      	mov	r0, r6
 800b150:	4629      	mov	r1, r5
 800b152:	4642      	mov	r2, r8
 800b154:	464b      	mov	r3, r9
 800b156:	f7ff ff75 	bl	800b044 <__ssputs_r>
 800b15a:	3001      	adds	r0, #1
 800b15c:	f000 80a9 	beq.w	800b2b2 <_svfiprintf_r+0x1ba>
 800b160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b162:	444b      	add	r3, r9
 800b164:	9309      	str	r3, [sp, #36]	; 0x24
 800b166:	7823      	ldrb	r3, [r4, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 80a2 	beq.w	800b2b2 <_svfiprintf_r+0x1ba>
 800b16e:	2300      	movs	r3, #0
 800b170:	f04f 32ff 	mov.w	r2, #4294967295
 800b174:	9304      	str	r3, [sp, #16]
 800b176:	9307      	str	r3, [sp, #28]
 800b178:	9205      	str	r2, [sp, #20]
 800b17a:	9306      	str	r3, [sp, #24]
 800b17c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b180:	931a      	str	r3, [sp, #104]	; 0x68
 800b182:	f104 0801 	add.w	r8, r4, #1
 800b186:	4644      	mov	r4, r8
 800b188:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800b2d4 <_svfiprintf_r+0x1dc>
 800b18c:	7821      	ldrb	r1, [r4, #0]
 800b18e:	4648      	mov	r0, r9
 800b190:	2205      	movs	r2, #5
 800b192:	f7ff fbc1 	bl	800a918 <memchr>
 800b196:	f108 0801 	add.w	r8, r8, #1
 800b19a:	9b04      	ldr	r3, [sp, #16]
 800b19c:	b130      	cbz	r0, 800b1ac <_svfiprintf_r+0xb4>
 800b19e:	ebc9 0000 	rsb	r0, r9, r0
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	4082      	lsls	r2, r0
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	9304      	str	r3, [sp, #16]
 800b1aa:	e7ec      	b.n	800b186 <_svfiprintf_r+0x8e>
 800b1ac:	06d8      	lsls	r0, r3, #27
 800b1ae:	bf44      	itt	mi
 800b1b0:	2220      	movmi	r2, #32
 800b1b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b1b6:	0719      	lsls	r1, r3, #28
 800b1b8:	bf44      	itt	mi
 800b1ba:	222b      	movmi	r2, #43	; 0x2b
 800b1bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b1c0:	7822      	ldrb	r2, [r4, #0]
 800b1c2:	2a2a      	cmp	r2, #42	; 0x2a
 800b1c4:	d002      	beq.n	800b1cc <_svfiprintf_r+0xd4>
 800b1c6:	9907      	ldr	r1, [sp, #28]
 800b1c8:	4623      	mov	r3, r4
 800b1ca:	e00e      	b.n	800b1ea <_svfiprintf_r+0xf2>
 800b1cc:	9a03      	ldr	r2, [sp, #12]
 800b1ce:	1d11      	adds	r1, r2, #4
 800b1d0:	6812      	ldr	r2, [r2, #0]
 800b1d2:	9103      	str	r1, [sp, #12]
 800b1d4:	2a00      	cmp	r2, #0
 800b1d6:	bfbb      	ittet	lt
 800b1d8:	4252      	neglt	r2, r2
 800b1da:	f043 0302 	orrlt.w	r3, r3, #2
 800b1de:	9207      	strge	r2, [sp, #28]
 800b1e0:	9207      	strlt	r2, [sp, #28]
 800b1e2:	bfb8      	it	lt
 800b1e4:	9304      	strlt	r3, [sp, #16]
 800b1e6:	3401      	adds	r4, #1
 800b1e8:	e00a      	b.n	800b200 <_svfiprintf_r+0x108>
 800b1ea:	461c      	mov	r4, r3
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	7822      	ldrb	r2, [r4, #0]
 800b1f0:	3a30      	subs	r2, #48	; 0x30
 800b1f2:	2a09      	cmp	r2, #9
 800b1f4:	d803      	bhi.n	800b1fe <_svfiprintf_r+0x106>
 800b1f6:	200a      	movs	r0, #10
 800b1f8:	fb00 2101 	mla	r1, r0, r1, r2
 800b1fc:	e7f5      	b.n	800b1ea <_svfiprintf_r+0xf2>
 800b1fe:	9107      	str	r1, [sp, #28]
 800b200:	7823      	ldrb	r3, [r4, #0]
 800b202:	2b2e      	cmp	r3, #46	; 0x2e
 800b204:	d11a      	bne.n	800b23c <_svfiprintf_r+0x144>
 800b206:	7863      	ldrb	r3, [r4, #1]
 800b208:	2b2a      	cmp	r3, #42	; 0x2a
 800b20a:	d10a      	bne.n	800b222 <_svfiprintf_r+0x12a>
 800b20c:	9b03      	ldr	r3, [sp, #12]
 800b20e:	1d1a      	adds	r2, r3, #4
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	9203      	str	r2, [sp, #12]
 800b214:	2b00      	cmp	r3, #0
 800b216:	bfb8      	it	lt
 800b218:	f04f 33ff 	movlt.w	r3, #4294967295
 800b21c:	3402      	adds	r4, #2
 800b21e:	9305      	str	r3, [sp, #20]
 800b220:	e00c      	b.n	800b23c <_svfiprintf_r+0x144>
 800b222:	1c61      	adds	r1, r4, #1
 800b224:	2200      	movs	r2, #0
 800b226:	460c      	mov	r4, r1
 800b228:	3101      	adds	r1, #1
 800b22a:	7823      	ldrb	r3, [r4, #0]
 800b22c:	3b30      	subs	r3, #48	; 0x30
 800b22e:	2b09      	cmp	r3, #9
 800b230:	d803      	bhi.n	800b23a <_svfiprintf_r+0x142>
 800b232:	200a      	movs	r0, #10
 800b234:	fb00 3202 	mla	r2, r0, r2, r3
 800b238:	e7f5      	b.n	800b226 <_svfiprintf_r+0x12e>
 800b23a:	9205      	str	r2, [sp, #20]
 800b23c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800b2d8 <_svfiprintf_r+0x1e0>
 800b240:	7821      	ldrb	r1, [r4, #0]
 800b242:	4640      	mov	r0, r8
 800b244:	2203      	movs	r2, #3
 800b246:	f7ff fb67 	bl	800a918 <memchr>
 800b24a:	b138      	cbz	r0, 800b25c <_svfiprintf_r+0x164>
 800b24c:	9a04      	ldr	r2, [sp, #16]
 800b24e:	ebc8 0000 	rsb	r0, r8, r0
 800b252:	2340      	movs	r3, #64	; 0x40
 800b254:	4083      	lsls	r3, r0
 800b256:	4313      	orrs	r3, r2
 800b258:	9304      	str	r3, [sp, #16]
 800b25a:	3401      	adds	r4, #1
 800b25c:	7821      	ldrb	r1, [r4, #0]
 800b25e:	481a      	ldr	r0, [pc, #104]	; (800b2c8 <_svfiprintf_r+0x1d0>)
 800b260:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b264:	2206      	movs	r2, #6
 800b266:	f104 0801 	add.w	r8, r4, #1
 800b26a:	f7ff fb55 	bl	800a918 <memchr>
 800b26e:	b188      	cbz	r0, 800b294 <_svfiprintf_r+0x19c>
 800b270:	4b16      	ldr	r3, [pc, #88]	; (800b2cc <_svfiprintf_r+0x1d4>)
 800b272:	b933      	cbnz	r3, 800b282 <_svfiprintf_r+0x18a>
 800b274:	9b03      	ldr	r3, [sp, #12]
 800b276:	3307      	adds	r3, #7
 800b278:	f023 0307 	bic.w	r3, r3, #7
 800b27c:	3308      	adds	r3, #8
 800b27e:	9303      	str	r3, [sp, #12]
 800b280:	e013      	b.n	800b2aa <_svfiprintf_r+0x1b2>
 800b282:	ab03      	add	r3, sp, #12
 800b284:	9300      	str	r3, [sp, #0]
 800b286:	4630      	mov	r0, r6
 800b288:	a904      	add	r1, sp, #16
 800b28a:	462a      	mov	r2, r5
 800b28c:	4b10      	ldr	r3, [pc, #64]	; (800b2d0 <_svfiprintf_r+0x1d8>)
 800b28e:	f7fd fdb7 	bl	8008e00 <_printf_float>
 800b292:	e007      	b.n	800b2a4 <_svfiprintf_r+0x1ac>
 800b294:	ab03      	add	r3, sp, #12
 800b296:	9300      	str	r3, [sp, #0]
 800b298:	4630      	mov	r0, r6
 800b29a:	a904      	add	r1, sp, #16
 800b29c:	462a      	mov	r2, r5
 800b29e:	4b0c      	ldr	r3, [pc, #48]	; (800b2d0 <_svfiprintf_r+0x1d8>)
 800b2a0:	f7fe f868 	bl	8009374 <_printf_i>
 800b2a4:	1c42      	adds	r2, r0, #1
 800b2a6:	4607      	mov	r7, r0
 800b2a8:	d003      	beq.n	800b2b2 <_svfiprintf_r+0x1ba>
 800b2aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ac:	443b      	add	r3, r7
 800b2ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b2b0:	e741      	b.n	800b136 <_svfiprintf_r+0x3e>
 800b2b2:	89ab      	ldrh	r3, [r5, #12]
 800b2b4:	065b      	lsls	r3, r3, #25
 800b2b6:	d401      	bmi.n	800b2bc <_svfiprintf_r+0x1c4>
 800b2b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b2ba:	e001      	b.n	800b2c0 <_svfiprintf_r+0x1c8>
 800b2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c0:	b01d      	add	sp, #116	; 0x74
 800b2c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2c6:	bf00      	nop
 800b2c8:	08011266 	.word	0x08011266
 800b2cc:	08008e01 	.word	0x08008e01
 800b2d0:	0800b045 	.word	0x0800b045
 800b2d4:	0801125c 	.word	0x0801125c
 800b2d8:	08011262 	.word	0x08011262

0800b2dc <__sfputc_r>:
 800b2dc:	6893      	ldr	r3, [r2, #8]
 800b2de:	3b01      	subs	r3, #1
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	b510      	push	{r4, lr}
 800b2e4:	6093      	str	r3, [r2, #8]
 800b2e6:	da09      	bge.n	800b2fc <__sfputc_r+0x20>
 800b2e8:	6994      	ldr	r4, [r2, #24]
 800b2ea:	42a3      	cmp	r3, r4
 800b2ec:	db02      	blt.n	800b2f4 <__sfputc_r+0x18>
 800b2ee:	b2cb      	uxtb	r3, r1
 800b2f0:	2b0a      	cmp	r3, #10
 800b2f2:	d103      	bne.n	800b2fc <__sfputc_r+0x20>
 800b2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2f8:	f7fe ba2a 	b.w	8009750 <__swbuf_r>
 800b2fc:	6813      	ldr	r3, [r2, #0]
 800b2fe:	1c58      	adds	r0, r3, #1
 800b300:	6010      	str	r0, [r2, #0]
 800b302:	7019      	strb	r1, [r3, #0]
 800b304:	b2c8      	uxtb	r0, r1
 800b306:	bd10      	pop	{r4, pc}

0800b308 <__sfputs_r>:
 800b308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b30a:	4606      	mov	r6, r0
 800b30c:	460f      	mov	r7, r1
 800b30e:	4614      	mov	r4, r2
 800b310:	18d5      	adds	r5, r2, r3
 800b312:	42ac      	cmp	r4, r5
 800b314:	d008      	beq.n	800b328 <__sfputs_r+0x20>
 800b316:	4630      	mov	r0, r6
 800b318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b31c:	463a      	mov	r2, r7
 800b31e:	f7ff ffdd 	bl	800b2dc <__sfputc_r>
 800b322:	1c43      	adds	r3, r0, #1
 800b324:	d1f5      	bne.n	800b312 <__sfputs_r+0xa>
 800b326:	e000      	b.n	800b32a <__sfputs_r+0x22>
 800b328:	2000      	movs	r0, #0
 800b32a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b32c <_vfiprintf_r>:
 800b32c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b330:	b09d      	sub	sp, #116	; 0x74
 800b332:	460d      	mov	r5, r1
 800b334:	4690      	mov	r8, r2
 800b336:	9303      	str	r3, [sp, #12]
 800b338:	4606      	mov	r6, r0
 800b33a:	b118      	cbz	r0, 800b344 <_vfiprintf_r+0x18>
 800b33c:	6983      	ldr	r3, [r0, #24]
 800b33e:	b90b      	cbnz	r3, 800b344 <_vfiprintf_r+0x18>
 800b340:	f7ff fa08 	bl	800a754 <__sinit>
 800b344:	4b75      	ldr	r3, [pc, #468]	; (800b51c <_vfiprintf_r+0x1f0>)
 800b346:	429d      	cmp	r5, r3
 800b348:	d101      	bne.n	800b34e <_vfiprintf_r+0x22>
 800b34a:	6875      	ldr	r5, [r6, #4]
 800b34c:	e008      	b.n	800b360 <_vfiprintf_r+0x34>
 800b34e:	4b74      	ldr	r3, [pc, #464]	; (800b520 <_vfiprintf_r+0x1f4>)
 800b350:	429d      	cmp	r5, r3
 800b352:	d101      	bne.n	800b358 <_vfiprintf_r+0x2c>
 800b354:	68b5      	ldr	r5, [r6, #8]
 800b356:	e003      	b.n	800b360 <_vfiprintf_r+0x34>
 800b358:	4b72      	ldr	r3, [pc, #456]	; (800b524 <_vfiprintf_r+0x1f8>)
 800b35a:	429d      	cmp	r5, r3
 800b35c:	bf08      	it	eq
 800b35e:	68f5      	ldreq	r5, [r6, #12]
 800b360:	89ab      	ldrh	r3, [r5, #12]
 800b362:	071c      	lsls	r4, r3, #28
 800b364:	d50a      	bpl.n	800b37c <_vfiprintf_r+0x50>
 800b366:	692b      	ldr	r3, [r5, #16]
 800b368:	b143      	cbz	r3, 800b37c <_vfiprintf_r+0x50>
 800b36a:	2300      	movs	r3, #0
 800b36c:	9309      	str	r3, [sp, #36]	; 0x24
 800b36e:	2320      	movs	r3, #32
 800b370:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b374:	2330      	movs	r3, #48	; 0x30
 800b376:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b37a:	e041      	b.n	800b400 <_vfiprintf_r+0xd4>
 800b37c:	4630      	mov	r0, r6
 800b37e:	4629      	mov	r1, r5
 800b380:	f7fe fa3a 	bl	80097f8 <__swsetup_r>
 800b384:	2800      	cmp	r0, #0
 800b386:	d0f0      	beq.n	800b36a <_vfiprintf_r+0x3e>
 800b388:	f04f 30ff 	mov.w	r0, #4294967295
 800b38c:	e0c2      	b.n	800b514 <_vfiprintf_r+0x1e8>
 800b38e:	9a03      	ldr	r2, [sp, #12]
 800b390:	1d11      	adds	r1, r2, #4
 800b392:	6812      	ldr	r2, [r2, #0]
 800b394:	9103      	str	r1, [sp, #12]
 800b396:	2a00      	cmp	r2, #0
 800b398:	bfbb      	ittet	lt
 800b39a:	4252      	neglt	r2, r2
 800b39c:	f043 0302 	orrlt.w	r3, r3, #2
 800b3a0:	9207      	strge	r2, [sp, #28]
 800b3a2:	9207      	strlt	r2, [sp, #28]
 800b3a4:	bfb8      	it	lt
 800b3a6:	9304      	strlt	r3, [sp, #16]
 800b3a8:	3401      	adds	r4, #1
 800b3aa:	7823      	ldrb	r3, [r4, #0]
 800b3ac:	2b2e      	cmp	r3, #46	; 0x2e
 800b3ae:	d07b      	beq.n	800b4a8 <_vfiprintf_r+0x17c>
 800b3b0:	f8df 8180 	ldr.w	r8, [pc, #384]	; 800b534 <_vfiprintf_r+0x208>
 800b3b4:	7821      	ldrb	r1, [r4, #0]
 800b3b6:	4640      	mov	r0, r8
 800b3b8:	2203      	movs	r2, #3
 800b3ba:	f7ff faad 	bl	800a918 <memchr>
 800b3be:	b138      	cbz	r0, 800b3d0 <_vfiprintf_r+0xa4>
 800b3c0:	9a04      	ldr	r2, [sp, #16]
 800b3c2:	ebc8 0000 	rsb	r0, r8, r0
 800b3c6:	2340      	movs	r3, #64	; 0x40
 800b3c8:	4083      	lsls	r3, r0
 800b3ca:	4313      	orrs	r3, r2
 800b3cc:	9304      	str	r3, [sp, #16]
 800b3ce:	3401      	adds	r4, #1
 800b3d0:	7821      	ldrb	r1, [r4, #0]
 800b3d2:	4855      	ldr	r0, [pc, #340]	; (800b528 <_vfiprintf_r+0x1fc>)
 800b3d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3d8:	2206      	movs	r2, #6
 800b3da:	f104 0801 	add.w	r8, r4, #1
 800b3de:	f7ff fa9b 	bl	800a918 <memchr>
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	f000 8085 	beq.w	800b4f2 <_vfiprintf_r+0x1c6>
 800b3e8:	4b50      	ldr	r3, [pc, #320]	; (800b52c <_vfiprintf_r+0x200>)
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d178      	bne.n	800b4e0 <_vfiprintf_r+0x1b4>
 800b3ee:	9b03      	ldr	r3, [sp, #12]
 800b3f0:	3307      	adds	r3, #7
 800b3f2:	f023 0307 	bic.w	r3, r3, #7
 800b3f6:	3308      	adds	r3, #8
 800b3f8:	9303      	str	r3, [sp, #12]
 800b3fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3fc:	443b      	add	r3, r7
 800b3fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b400:	4643      	mov	r3, r8
 800b402:	461c      	mov	r4, r3
 800b404:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b408:	b91a      	cbnz	r2, 800b412 <_vfiprintf_r+0xe6>
 800b40a:	ebb4 0908 	subs.w	r9, r4, r8
 800b40e:	d00e      	beq.n	800b42e <_vfiprintf_r+0x102>
 800b410:	e002      	b.n	800b418 <_vfiprintf_r+0xec>
 800b412:	2a25      	cmp	r2, #37	; 0x25
 800b414:	d1f5      	bne.n	800b402 <_vfiprintf_r+0xd6>
 800b416:	e7f8      	b.n	800b40a <_vfiprintf_r+0xde>
 800b418:	4630      	mov	r0, r6
 800b41a:	4629      	mov	r1, r5
 800b41c:	4642      	mov	r2, r8
 800b41e:	464b      	mov	r3, r9
 800b420:	f7ff ff72 	bl	800b308 <__sfputs_r>
 800b424:	3001      	adds	r0, #1
 800b426:	d070      	beq.n	800b50a <_vfiprintf_r+0x1de>
 800b428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b42a:	444b      	add	r3, r9
 800b42c:	9309      	str	r3, [sp, #36]	; 0x24
 800b42e:	7823      	ldrb	r3, [r4, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d06a      	beq.n	800b50a <_vfiprintf_r+0x1de>
 800b434:	2300      	movs	r3, #0
 800b436:	f04f 32ff 	mov.w	r2, #4294967295
 800b43a:	9304      	str	r3, [sp, #16]
 800b43c:	9307      	str	r3, [sp, #28]
 800b43e:	9205      	str	r2, [sp, #20]
 800b440:	9306      	str	r3, [sp, #24]
 800b442:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b446:	931a      	str	r3, [sp, #104]	; 0x68
 800b448:	f104 0801 	add.w	r8, r4, #1
 800b44c:	4644      	mov	r4, r8
 800b44e:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 800b538 <_vfiprintf_r+0x20c>
 800b452:	7821      	ldrb	r1, [r4, #0]
 800b454:	4648      	mov	r0, r9
 800b456:	2205      	movs	r2, #5
 800b458:	f7ff fa5e 	bl	800a918 <memchr>
 800b45c:	f108 0801 	add.w	r8, r8, #1
 800b460:	9b04      	ldr	r3, [sp, #16]
 800b462:	b130      	cbz	r0, 800b472 <_vfiprintf_r+0x146>
 800b464:	ebc9 0000 	rsb	r0, r9, r0
 800b468:	2201      	movs	r2, #1
 800b46a:	4082      	lsls	r2, r0
 800b46c:	4313      	orrs	r3, r2
 800b46e:	9304      	str	r3, [sp, #16]
 800b470:	e7ec      	b.n	800b44c <_vfiprintf_r+0x120>
 800b472:	06d8      	lsls	r0, r3, #27
 800b474:	bf44      	itt	mi
 800b476:	2220      	movmi	r2, #32
 800b478:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b47c:	0719      	lsls	r1, r3, #28
 800b47e:	bf44      	itt	mi
 800b480:	222b      	movmi	r2, #43	; 0x2b
 800b482:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b486:	7822      	ldrb	r2, [r4, #0]
 800b488:	2a2a      	cmp	r2, #42	; 0x2a
 800b48a:	d080      	beq.n	800b38e <_vfiprintf_r+0x62>
 800b48c:	9907      	ldr	r1, [sp, #28]
 800b48e:	4623      	mov	r3, r4
 800b490:	461c      	mov	r4, r3
 800b492:	3301      	adds	r3, #1
 800b494:	7822      	ldrb	r2, [r4, #0]
 800b496:	3a30      	subs	r2, #48	; 0x30
 800b498:	2a09      	cmp	r2, #9
 800b49a:	d803      	bhi.n	800b4a4 <_vfiprintf_r+0x178>
 800b49c:	200a      	movs	r0, #10
 800b49e:	fb00 2101 	mla	r1, r0, r1, r2
 800b4a2:	e7f5      	b.n	800b490 <_vfiprintf_r+0x164>
 800b4a4:	9107      	str	r1, [sp, #28]
 800b4a6:	e780      	b.n	800b3aa <_vfiprintf_r+0x7e>
 800b4a8:	7863      	ldrb	r3, [r4, #1]
 800b4aa:	2b2a      	cmp	r3, #42	; 0x2a
 800b4ac:	d10a      	bne.n	800b4c4 <_vfiprintf_r+0x198>
 800b4ae:	9b03      	ldr	r3, [sp, #12]
 800b4b0:	1d1a      	adds	r2, r3, #4
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	9203      	str	r2, [sp, #12]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	bfb8      	it	lt
 800b4ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800b4be:	3402      	adds	r4, #2
 800b4c0:	9305      	str	r3, [sp, #20]
 800b4c2:	e775      	b.n	800b3b0 <_vfiprintf_r+0x84>
 800b4c4:	1c61      	adds	r1, r4, #1
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	460c      	mov	r4, r1
 800b4ca:	3101      	adds	r1, #1
 800b4cc:	7823      	ldrb	r3, [r4, #0]
 800b4ce:	3b30      	subs	r3, #48	; 0x30
 800b4d0:	2b09      	cmp	r3, #9
 800b4d2:	d803      	bhi.n	800b4dc <_vfiprintf_r+0x1b0>
 800b4d4:	200a      	movs	r0, #10
 800b4d6:	fb00 3202 	mla	r2, r0, r2, r3
 800b4da:	e7f5      	b.n	800b4c8 <_vfiprintf_r+0x19c>
 800b4dc:	9205      	str	r2, [sp, #20]
 800b4de:	e767      	b.n	800b3b0 <_vfiprintf_r+0x84>
 800b4e0:	ab03      	add	r3, sp, #12
 800b4e2:	9300      	str	r3, [sp, #0]
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	a904      	add	r1, sp, #16
 800b4e8:	462a      	mov	r2, r5
 800b4ea:	4b11      	ldr	r3, [pc, #68]	; (800b530 <_vfiprintf_r+0x204>)
 800b4ec:	f7fd fc88 	bl	8008e00 <_printf_float>
 800b4f0:	e007      	b.n	800b502 <_vfiprintf_r+0x1d6>
 800b4f2:	ab03      	add	r3, sp, #12
 800b4f4:	9300      	str	r3, [sp, #0]
 800b4f6:	4630      	mov	r0, r6
 800b4f8:	a904      	add	r1, sp, #16
 800b4fa:	462a      	mov	r2, r5
 800b4fc:	4b0c      	ldr	r3, [pc, #48]	; (800b530 <_vfiprintf_r+0x204>)
 800b4fe:	f7fd ff39 	bl	8009374 <_printf_i>
 800b502:	1c42      	adds	r2, r0, #1
 800b504:	4607      	mov	r7, r0
 800b506:	f47f af78 	bne.w	800b3fa <_vfiprintf_r+0xce>
 800b50a:	89ab      	ldrh	r3, [r5, #12]
 800b50c:	065b      	lsls	r3, r3, #25
 800b50e:	f53f af3b 	bmi.w	800b388 <_vfiprintf_r+0x5c>
 800b512:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b514:	b01d      	add	sp, #116	; 0x74
 800b516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b51a:	bf00      	nop
 800b51c:	080110f4 	.word	0x080110f4
 800b520:	08011114 	.word	0x08011114
 800b524:	08011134 	.word	0x08011134
 800b528:	08011266 	.word	0x08011266
 800b52c:	08008e01 	.word	0x08008e01
 800b530:	0800b309 	.word	0x0800b309
 800b534:	08011262 	.word	0x08011262
 800b538:	0801125c 	.word	0x0801125c

0800b53c <_sbrk_r>:
 800b53c:	b538      	push	{r3, r4, r5, lr}
 800b53e:	4c06      	ldr	r4, [pc, #24]	; (800b558 <_sbrk_r+0x1c>)
 800b540:	2300      	movs	r3, #0
 800b542:	4605      	mov	r5, r0
 800b544:	4608      	mov	r0, r1
 800b546:	6023      	str	r3, [r4, #0]
 800b548:	f7f6 fb5e 	bl	8001c08 <_sbrk>
 800b54c:	1c43      	adds	r3, r0, #1
 800b54e:	d102      	bne.n	800b556 <_sbrk_r+0x1a>
 800b550:	6823      	ldr	r3, [r4, #0]
 800b552:	b103      	cbz	r3, 800b556 <_sbrk_r+0x1a>
 800b554:	602b      	str	r3, [r5, #0]
 800b556:	bd38      	pop	{r3, r4, r5, pc}
 800b558:	1ffe9054 	.word	0x1ffe9054

0800b55c <__sread>:
 800b55c:	b510      	push	{r4, lr}
 800b55e:	460c      	mov	r4, r1
 800b560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b564:	f000 f8d6 	bl	800b714 <_read_r>
 800b568:	2800      	cmp	r0, #0
 800b56a:	bfab      	itete	ge
 800b56c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b56e:	89a3      	ldrhlt	r3, [r4, #12]
 800b570:	181b      	addge	r3, r3, r0
 800b572:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b576:	bfac      	ite	ge
 800b578:	6563      	strge	r3, [r4, #84]	; 0x54
 800b57a:	81a3      	strhlt	r3, [r4, #12]
 800b57c:	bd10      	pop	{r4, pc}

0800b57e <__swrite>:
 800b57e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b582:	461d      	mov	r5, r3
 800b584:	898b      	ldrh	r3, [r1, #12]
 800b586:	05db      	lsls	r3, r3, #23
 800b588:	4607      	mov	r7, r0
 800b58a:	460c      	mov	r4, r1
 800b58c:	4616      	mov	r6, r2
 800b58e:	d505      	bpl.n	800b59c <__swrite+0x1e>
 800b590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b594:	2200      	movs	r2, #0
 800b596:	2302      	movs	r3, #2
 800b598:	f000 f868 	bl	800b66c <_lseek_r>
 800b59c:	89a3      	ldrh	r3, [r4, #12]
 800b59e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b5a6:	81a3      	strh	r3, [r4, #12]
 800b5a8:	4638      	mov	r0, r7
 800b5aa:	4632      	mov	r2, r6
 800b5ac:	462b      	mov	r3, r5
 800b5ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b2:	f000 b817 	b.w	800b5e4 <_write_r>

0800b5b6 <__sseek>:
 800b5b6:	b510      	push	{r4, lr}
 800b5b8:	460c      	mov	r4, r1
 800b5ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5be:	f000 f855 	bl	800b66c <_lseek_r>
 800b5c2:	1c43      	adds	r3, r0, #1
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	bf15      	itete	ne
 800b5c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800b5ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b5ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b5d2:	81a3      	strheq	r3, [r4, #12]
 800b5d4:	bf18      	it	ne
 800b5d6:	81a3      	strhne	r3, [r4, #12]
 800b5d8:	bd10      	pop	{r4, pc}

0800b5da <__sclose>:
 800b5da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5de:	f000 b813 	b.w	800b608 <_close_r>
	...

0800b5e4 <_write_r>:
 800b5e4:	b538      	push	{r3, r4, r5, lr}
 800b5e6:	4c07      	ldr	r4, [pc, #28]	; (800b604 <_write_r+0x20>)
 800b5e8:	4605      	mov	r5, r0
 800b5ea:	2000      	movs	r0, #0
 800b5ec:	6020      	str	r0, [r4, #0]
 800b5ee:	4608      	mov	r0, r1
 800b5f0:	4611      	mov	r1, r2
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	f000 f9a3 	bl	800b93e <_write>
 800b5f8:	1c43      	adds	r3, r0, #1
 800b5fa:	d102      	bne.n	800b602 <_write_r+0x1e>
 800b5fc:	6823      	ldr	r3, [r4, #0]
 800b5fe:	b103      	cbz	r3, 800b602 <_write_r+0x1e>
 800b600:	602b      	str	r3, [r5, #0]
 800b602:	bd38      	pop	{r3, r4, r5, pc}
 800b604:	1ffe9054 	.word	0x1ffe9054

0800b608 <_close_r>:
 800b608:	b538      	push	{r3, r4, r5, lr}
 800b60a:	4c06      	ldr	r4, [pc, #24]	; (800b624 <_close_r+0x1c>)
 800b60c:	2300      	movs	r3, #0
 800b60e:	4605      	mov	r5, r0
 800b610:	4608      	mov	r0, r1
 800b612:	6023      	str	r3, [r4, #0]
 800b614:	f000 f9c2 	bl	800b99c <_close>
 800b618:	1c43      	adds	r3, r0, #1
 800b61a:	d102      	bne.n	800b622 <_close_r+0x1a>
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	b103      	cbz	r3, 800b622 <_close_r+0x1a>
 800b620:	602b      	str	r3, [r5, #0]
 800b622:	bd38      	pop	{r3, r4, r5, pc}
 800b624:	1ffe9054 	.word	0x1ffe9054

0800b628 <_fstat_r>:
 800b628:	b538      	push	{r3, r4, r5, lr}
 800b62a:	4c07      	ldr	r4, [pc, #28]	; (800b648 <_fstat_r+0x20>)
 800b62c:	2300      	movs	r3, #0
 800b62e:	4605      	mov	r5, r0
 800b630:	4608      	mov	r0, r1
 800b632:	4611      	mov	r1, r2
 800b634:	6023      	str	r3, [r4, #0]
 800b636:	f000 f9f6 	bl	800ba26 <_fstat>
 800b63a:	1c43      	adds	r3, r0, #1
 800b63c:	d102      	bne.n	800b644 <_fstat_r+0x1c>
 800b63e:	6823      	ldr	r3, [r4, #0]
 800b640:	b103      	cbz	r3, 800b644 <_fstat_r+0x1c>
 800b642:	602b      	str	r3, [r5, #0]
 800b644:	bd38      	pop	{r3, r4, r5, pc}
 800b646:	bf00      	nop
 800b648:	1ffe9054 	.word	0x1ffe9054

0800b64c <_isatty_r>:
 800b64c:	b538      	push	{r3, r4, r5, lr}
 800b64e:	4c06      	ldr	r4, [pc, #24]	; (800b668 <_isatty_r+0x1c>)
 800b650:	2300      	movs	r3, #0
 800b652:	4605      	mov	r5, r0
 800b654:	4608      	mov	r0, r1
 800b656:	6023      	str	r3, [r4, #0]
 800b658:	f000 f9f3 	bl	800ba42 <_isatty>
 800b65c:	1c43      	adds	r3, r0, #1
 800b65e:	d102      	bne.n	800b666 <_isatty_r+0x1a>
 800b660:	6823      	ldr	r3, [r4, #0]
 800b662:	b103      	cbz	r3, 800b666 <_isatty_r+0x1a>
 800b664:	602b      	str	r3, [r5, #0]
 800b666:	bd38      	pop	{r3, r4, r5, pc}
 800b668:	1ffe9054 	.word	0x1ffe9054

0800b66c <_lseek_r>:
 800b66c:	b538      	push	{r3, r4, r5, lr}
 800b66e:	4c07      	ldr	r4, [pc, #28]	; (800b68c <_lseek_r+0x20>)
 800b670:	4605      	mov	r5, r0
 800b672:	2000      	movs	r0, #0
 800b674:	6020      	str	r0, [r4, #0]
 800b676:	4608      	mov	r0, r1
 800b678:	4611      	mov	r1, r2
 800b67a:	461a      	mov	r2, r3
 800b67c:	f000 f94d 	bl	800b91a <_lseek>
 800b680:	1c43      	adds	r3, r0, #1
 800b682:	d102      	bne.n	800b68a <_lseek_r+0x1e>
 800b684:	6823      	ldr	r3, [r4, #0]
 800b686:	b103      	cbz	r3, 800b68a <_lseek_r+0x1e>
 800b688:	602b      	str	r3, [r5, #0]
 800b68a:	bd38      	pop	{r3, r4, r5, pc}
 800b68c:	1ffe9054 	.word	0x1ffe9054

0800b690 <memmove>:
 800b690:	4281      	cmp	r1, r0
 800b692:	b510      	push	{r4, lr}
 800b694:	eb01 0302 	add.w	r3, r1, r2
 800b698:	d301      	bcc.n	800b69e <memmove+0xe>
 800b69a:	1e42      	subs	r2, r0, #1
 800b69c:	e00b      	b.n	800b6b6 <memmove+0x26>
 800b69e:	4298      	cmp	r0, r3
 800b6a0:	d2fb      	bcs.n	800b69a <memmove+0xa>
 800b6a2:	1881      	adds	r1, r0, r2
 800b6a4:	1ad2      	subs	r2, r2, r3
 800b6a6:	42d3      	cmn	r3, r2
 800b6a8:	d004      	beq.n	800b6b4 <memmove+0x24>
 800b6aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b6ae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b6b2:	e7f8      	b.n	800b6a6 <memmove+0x16>
 800b6b4:	bd10      	pop	{r4, pc}
 800b6b6:	4299      	cmp	r1, r3
 800b6b8:	d004      	beq.n	800b6c4 <memmove+0x34>
 800b6ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6be:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b6c2:	e7f8      	b.n	800b6b6 <memmove+0x26>
 800b6c4:	bd10      	pop	{r4, pc}

0800b6c6 <_realloc_r>:
 800b6c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6c8:	4607      	mov	r7, r0
 800b6ca:	4615      	mov	r5, r2
 800b6cc:	460e      	mov	r6, r1
 800b6ce:	b921      	cbnz	r1, 800b6da <_realloc_r+0x14>
 800b6d0:	4611      	mov	r1, r2
 800b6d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b6d6:	f7ff bc5f 	b.w	800af98 <_malloc_r>
 800b6da:	b91a      	cbnz	r2, 800b6e4 <_realloc_r+0x1e>
 800b6dc:	f7ff fc18 	bl	800af10 <_free_r>
 800b6e0:	4628      	mov	r0, r5
 800b6e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6e4:	f000 f828 	bl	800b738 <_malloc_usable_size_r>
 800b6e8:	42a8      	cmp	r0, r5
 800b6ea:	d20e      	bcs.n	800b70a <_realloc_r+0x44>
 800b6ec:	4638      	mov	r0, r7
 800b6ee:	4629      	mov	r1, r5
 800b6f0:	f7ff fc52 	bl	800af98 <_malloc_r>
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	b150      	cbz	r0, 800b70e <_realloc_r+0x48>
 800b6f8:	4631      	mov	r1, r6
 800b6fa:	462a      	mov	r2, r5
 800b6fc:	f7fd fadc 	bl	8008cb8 <memcpy>
 800b700:	4638      	mov	r0, r7
 800b702:	4631      	mov	r1, r6
 800b704:	f7ff fc04 	bl	800af10 <_free_r>
 800b708:	e001      	b.n	800b70e <_realloc_r+0x48>
 800b70a:	4630      	mov	r0, r6
 800b70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b70e:	4620      	mov	r0, r4
 800b710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b714 <_read_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4c07      	ldr	r4, [pc, #28]	; (800b734 <_read_r+0x20>)
 800b718:	4605      	mov	r5, r0
 800b71a:	2000      	movs	r0, #0
 800b71c:	6020      	str	r0, [r4, #0]
 800b71e:	4608      	mov	r0, r1
 800b720:	4611      	mov	r1, r2
 800b722:	461a      	mov	r2, r3
 800b724:	f000 f8a2 	bl	800b86c <_read>
 800b728:	1c43      	adds	r3, r0, #1
 800b72a:	d102      	bne.n	800b732 <_read_r+0x1e>
 800b72c:	6823      	ldr	r3, [r4, #0]
 800b72e:	b103      	cbz	r3, 800b732 <_read_r+0x1e>
 800b730:	602b      	str	r3, [r5, #0]
 800b732:	bd38      	pop	{r3, r4, r5, pc}
 800b734:	1ffe9054 	.word	0x1ffe9054

0800b738 <_malloc_usable_size_r>:
 800b738:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800b73c:	2800      	cmp	r0, #0
 800b73e:	bfbe      	ittt	lt
 800b740:	1809      	addlt	r1, r1, r0
 800b742:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 800b746:	18c0      	addlt	r0, r0, r3
 800b748:	3804      	subs	r0, #4
 800b74a:	4770      	bx	lr

0800b74c <findslot>:
 800b74c:	4b0a      	ldr	r3, [pc, #40]	; (800b778 <findslot+0x2c>)
 800b74e:	b510      	push	{r4, lr}
 800b750:	4604      	mov	r4, r0
 800b752:	6818      	ldr	r0, [r3, #0]
 800b754:	b118      	cbz	r0, 800b75e <findslot+0x12>
 800b756:	6983      	ldr	r3, [r0, #24]
 800b758:	b90b      	cbnz	r3, 800b75e <findslot+0x12>
 800b75a:	f7fe fffb 	bl	800a754 <__sinit>
 800b75e:	2c13      	cmp	r4, #19
 800b760:	d807      	bhi.n	800b772 <findslot+0x26>
 800b762:	4806      	ldr	r0, [pc, #24]	; (800b77c <findslot+0x30>)
 800b764:	f850 3034 	ldr.w	r3, [r0, r4, lsl #3]
 800b768:	3301      	adds	r3, #1
 800b76a:	d002      	beq.n	800b772 <findslot+0x26>
 800b76c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b770:	bd10      	pop	{r4, pc}
 800b772:	2000      	movs	r0, #0
 800b774:	bd10      	pop	{r4, pc}
 800b776:	bf00      	nop
 800b778:	1ffe8a60 	.word	0x1ffe8a60
 800b77c:	1ffe8e84 	.word	0x1ffe8e84

0800b780 <error>:
 800b780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b782:	4605      	mov	r5, r0
 800b784:	f7fd fa92 	bl	8008cac <__errno>
 800b788:	2700      	movs	r7, #0
 800b78a:	4606      	mov	r6, r0
 800b78c:	2413      	movs	r4, #19
 800b78e:	4620      	mov	r0, r4
 800b790:	4639      	mov	r1, r7
 800b792:	beab      	bkpt	0x00ab
 800b794:	4604      	mov	r4, r0
 800b796:	6034      	str	r4, [r6, #0]
 800b798:	4628      	mov	r0, r5
 800b79a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b79c <checkerror>:
 800b79c:	1c43      	adds	r3, r0, #1
 800b79e:	d101      	bne.n	800b7a4 <checkerror+0x8>
 800b7a0:	f7ff bfee 	b.w	800b780 <error>
 800b7a4:	4770      	bx	lr
	...

0800b7a8 <initialise_monitor_handles>:
 800b7a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7ac:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800b848 <initialise_monitor_handles+0xa0>
 800b7b0:	f8cd 9004 	str.w	r9, [sp, #4]
 800b7b4:	f04f 0803 	mov.w	r8, #3
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7be:	2401      	movs	r4, #1
 800b7c0:	9302      	str	r3, [sp, #8]
 800b7c2:	af01      	add	r7, sp, #4
 800b7c4:	4620      	mov	r0, r4
 800b7c6:	4639      	mov	r1, r7
 800b7c8:	beab      	bkpt	0x00ab
 800b7ca:	4605      	mov	r5, r0
 800b7cc:	4e1a      	ldr	r6, [pc, #104]	; (800b838 <initialise_monitor_handles+0x90>)
 800b7ce:	f8cd 9004 	str.w	r9, [sp, #4]
 800b7d2:	2304      	movs	r3, #4
 800b7d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7d8:	6035      	str	r5, [r6, #0]
 800b7da:	9302      	str	r3, [sp, #8]
 800b7dc:	4620      	mov	r0, r4
 800b7de:	4639      	mov	r1, r7
 800b7e0:	beab      	bkpt	0x00ab
 800b7e2:	4682      	mov	sl, r0
 800b7e4:	4d15      	ldr	r5, [pc, #84]	; (800b83c <initialise_monitor_handles+0x94>)
 800b7e6:	f8cd 9004 	str.w	r9, [sp, #4]
 800b7ea:	2308      	movs	r3, #8
 800b7ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7f0:	f8c5 a000 	str.w	sl, [r5]
 800b7f4:	9302      	str	r3, [sp, #8]
 800b7f6:	4620      	mov	r0, r4
 800b7f8:	4639      	mov	r1, r7
 800b7fa:	beab      	bkpt	0x00ab
 800b7fc:	4604      	mov	r4, r0
 800b7fe:	4a10      	ldr	r2, [pc, #64]	; (800b840 <initialise_monitor_handles+0x98>)
 800b800:	6014      	str	r4, [r2, #0]
 800b802:	3401      	adds	r4, #1
 800b804:	bf04      	itt	eq
 800b806:	682b      	ldreq	r3, [r5, #0]
 800b808:	6013      	streq	r3, [r2, #0]
 800b80a:	2100      	movs	r1, #0
 800b80c:	4b0d      	ldr	r3, [pc, #52]	; (800b844 <initialise_monitor_handles+0x9c>)
 800b80e:	f04f 30ff 	mov.w	r0, #4294967295
 800b812:	f843 0031 	str.w	r0, [r3, r1, lsl #3]
 800b816:	3101      	adds	r1, #1
 800b818:	2914      	cmp	r1, #20
 800b81a:	d1f7      	bne.n	800b80c <initialise_monitor_handles+0x64>
 800b81c:	6831      	ldr	r1, [r6, #0]
 800b81e:	6828      	ldr	r0, [r5, #0]
 800b820:	6812      	ldr	r2, [r2, #0]
 800b822:	6019      	str	r1, [r3, #0]
 800b824:	2100      	movs	r1, #0
 800b826:	6059      	str	r1, [r3, #4]
 800b828:	6098      	str	r0, [r3, #8]
 800b82a:	60d9      	str	r1, [r3, #12]
 800b82c:	611a      	str	r2, [r3, #16]
 800b82e:	6159      	str	r1, [r3, #20]
 800b830:	b004      	add	sp, #16
 800b832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b836:	bf00      	nop
 800b838:	1ffe8e7c 	.word	0x1ffe8e7c
 800b83c:	1ffe8e78 	.word	0x1ffe8e78
 800b840:	1ffe8e80 	.word	0x1ffe8e80
 800b844:	1ffe8e84 	.word	0x1ffe8e84
 800b848:	0801126d 	.word	0x0801126d

0800b84c <_swiread>:
 800b84c:	b530      	push	{r4, r5, lr}
 800b84e:	b085      	sub	sp, #20
 800b850:	ad01      	add	r5, sp, #4
 800b852:	9001      	str	r0, [sp, #4]
 800b854:	9102      	str	r1, [sp, #8]
 800b856:	9203      	str	r2, [sp, #12]
 800b858:	2406      	movs	r4, #6
 800b85a:	4620      	mov	r0, r4
 800b85c:	4629      	mov	r1, r5
 800b85e:	beab      	bkpt	0x00ab
 800b860:	4604      	mov	r4, r0
 800b862:	4620      	mov	r0, r4
 800b864:	f7ff ff9a 	bl	800b79c <checkerror>
 800b868:	b005      	add	sp, #20
 800b86a:	bd30      	pop	{r4, r5, pc}

0800b86c <_read>:
 800b86c:	b570      	push	{r4, r5, r6, lr}
 800b86e:	460e      	mov	r6, r1
 800b870:	4615      	mov	r5, r2
 800b872:	f7ff ff6b 	bl	800b74c <findslot>
 800b876:	4604      	mov	r4, r0
 800b878:	b930      	cbnz	r0, 800b888 <_read+0x1c>
 800b87a:	f7fd fa17 	bl	8008cac <__errno>
 800b87e:	2309      	movs	r3, #9
 800b880:	6003      	str	r3, [r0, #0]
 800b882:	f04f 30ff 	mov.w	r0, #4294967295
 800b886:	bd70      	pop	{r4, r5, r6, pc}
 800b888:	4631      	mov	r1, r6
 800b88a:	462a      	mov	r2, r5
 800b88c:	6800      	ldr	r0, [r0, #0]
 800b88e:	f7ff ffdd 	bl	800b84c <_swiread>
 800b892:	1c43      	adds	r3, r0, #1
 800b894:	bf1f      	itttt	ne
 800b896:	6863      	ldrne	r3, [r4, #4]
 800b898:	1a28      	subne	r0, r5, r0
 800b89a:	181b      	addne	r3, r3, r0
 800b89c:	6063      	strne	r3, [r4, #4]
 800b89e:	bd70      	pop	{r4, r5, r6, pc}

0800b8a0 <_swilseek>:
 800b8a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8a2:	460c      	mov	r4, r1
 800b8a4:	4616      	mov	r6, r2
 800b8a6:	f7ff ff51 	bl	800b74c <findslot>
 800b8aa:	4605      	mov	r5, r0
 800b8ac:	b918      	cbnz	r0, 800b8b6 <_swilseek+0x16>
 800b8ae:	f7fd f9fd 	bl	8008cac <__errno>
 800b8b2:	2309      	movs	r3, #9
 800b8b4:	e004      	b.n	800b8c0 <_swilseek+0x20>
 800b8b6:	2e02      	cmp	r6, #2
 800b8b8:	d906      	bls.n	800b8c8 <_swilseek+0x28>
 800b8ba:	f7fd f9f7 	bl	8008cac <__errno>
 800b8be:	2316      	movs	r3, #22
 800b8c0:	6003      	str	r3, [r0, #0]
 800b8c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c6:	e026      	b.n	800b916 <_swilseek+0x76>
 800b8c8:	2e01      	cmp	r6, #1
 800b8ca:	d103      	bne.n	800b8d4 <_swilseek+0x34>
 800b8cc:	6843      	ldr	r3, [r0, #4]
 800b8ce:	18e4      	adds	r4, r4, r3
 800b8d0:	d511      	bpl.n	800b8f6 <_swilseek+0x56>
 800b8d2:	e7f2      	b.n	800b8ba <_swilseek+0x1a>
 800b8d4:	2e02      	cmp	r6, #2
 800b8d6:	d10e      	bne.n	800b8f6 <_swilseek+0x56>
 800b8d8:	af02      	add	r7, sp, #8
 800b8da:	6803      	ldr	r3, [r0, #0]
 800b8dc:	f847 3d08 	str.w	r3, [r7, #-8]!
 800b8e0:	260c      	movs	r6, #12
 800b8e2:	4630      	mov	r0, r6
 800b8e4:	4639      	mov	r1, r7
 800b8e6:	beab      	bkpt	0x00ab
 800b8e8:	4606      	mov	r6, r0
 800b8ea:	4630      	mov	r0, r6
 800b8ec:	f7ff ff56 	bl	800b79c <checkerror>
 800b8f0:	1c43      	adds	r3, r0, #1
 800b8f2:	d0e6      	beq.n	800b8c2 <_swilseek+0x22>
 800b8f4:	4404      	add	r4, r0
 800b8f6:	682b      	ldr	r3, [r5, #0]
 800b8f8:	466f      	mov	r7, sp
 800b8fa:	e88d 0018 	stmia.w	sp, {r3, r4}
 800b8fe:	260a      	movs	r6, #10
 800b900:	4630      	mov	r0, r6
 800b902:	4639      	mov	r1, r7
 800b904:	beab      	bkpt	0x00ab
 800b906:	4606      	mov	r6, r0
 800b908:	4630      	mov	r0, r6
 800b90a:	f7ff ff47 	bl	800b79c <checkerror>
 800b90e:	2800      	cmp	r0, #0
 800b910:	dbd7      	blt.n	800b8c2 <_swilseek+0x22>
 800b912:	606c      	str	r4, [r5, #4]
 800b914:	4620      	mov	r0, r4
 800b916:	b003      	add	sp, #12
 800b918:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b91a <_lseek>:
 800b91a:	f7ff bfc1 	b.w	800b8a0 <_swilseek>

0800b91e <_swiwrite>:
 800b91e:	b530      	push	{r4, r5, lr}
 800b920:	b085      	sub	sp, #20
 800b922:	ad01      	add	r5, sp, #4
 800b924:	9001      	str	r0, [sp, #4]
 800b926:	9102      	str	r1, [sp, #8]
 800b928:	9203      	str	r2, [sp, #12]
 800b92a:	2405      	movs	r4, #5
 800b92c:	4620      	mov	r0, r4
 800b92e:	4629      	mov	r1, r5
 800b930:	beab      	bkpt	0x00ab
 800b932:	4604      	mov	r4, r0
 800b934:	4620      	mov	r0, r4
 800b936:	f7ff ff31 	bl	800b79c <checkerror>
 800b93a:	b005      	add	sp, #20
 800b93c:	bd30      	pop	{r4, r5, pc}

0800b93e <_write>:
 800b93e:	b570      	push	{r4, r5, r6, lr}
 800b940:	460e      	mov	r6, r1
 800b942:	4615      	mov	r5, r2
 800b944:	f7ff ff02 	bl	800b74c <findslot>
 800b948:	4604      	mov	r4, r0
 800b94a:	b920      	cbnz	r0, 800b956 <_write+0x18>
 800b94c:	f7fd f9ae 	bl	8008cac <__errno>
 800b950:	2309      	movs	r3, #9
 800b952:	6003      	str	r3, [r0, #0]
 800b954:	e011      	b.n	800b97a <_write+0x3c>
 800b956:	462a      	mov	r2, r5
 800b958:	6800      	ldr	r0, [r0, #0]
 800b95a:	4631      	mov	r1, r6
 800b95c:	f7ff ffdf 	bl	800b91e <_swiwrite>
 800b960:	1e02      	subs	r2, r0, #0
 800b962:	db0a      	blt.n	800b97a <_write+0x3c>
 800b964:	6863      	ldr	r3, [r4, #4]
 800b966:	1aa8      	subs	r0, r5, r2
 800b968:	4403      	add	r3, r0
 800b96a:	4295      	cmp	r5, r2
 800b96c:	6063      	str	r3, [r4, #4]
 800b96e:	d106      	bne.n	800b97e <_write+0x40>
 800b970:	2000      	movs	r0, #0
 800b972:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b976:	f7ff bf03 	b.w	800b780 <error>
 800b97a:	f04f 30ff 	mov.w	r0, #4294967295
 800b97e:	bd70      	pop	{r4, r5, r6, pc}

0800b980 <_swiclose>:
 800b980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b982:	ad02      	add	r5, sp, #8
 800b984:	2402      	movs	r4, #2
 800b986:	f845 0d04 	str.w	r0, [r5, #-4]!
 800b98a:	4620      	mov	r0, r4
 800b98c:	4629      	mov	r1, r5
 800b98e:	beab      	bkpt	0x00ab
 800b990:	4604      	mov	r4, r0
 800b992:	4620      	mov	r0, r4
 800b994:	f7ff ff02 	bl	800b79c <checkerror>
 800b998:	b003      	add	sp, #12
 800b99a:	bd30      	pop	{r4, r5, pc}

0800b99c <_close>:
 800b99c:	b538      	push	{r3, r4, r5, lr}
 800b99e:	4605      	mov	r5, r0
 800b9a0:	f7ff fed4 	bl	800b74c <findslot>
 800b9a4:	4604      	mov	r4, r0
 800b9a6:	b930      	cbnz	r0, 800b9b6 <_close+0x1a>
 800b9a8:	f7fd f980 	bl	8008cac <__errno>
 800b9ac:	2309      	movs	r3, #9
 800b9ae:	6003      	str	r3, [r0, #0]
 800b9b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b9b4:	bd38      	pop	{r3, r4, r5, pc}
 800b9b6:	3d01      	subs	r5, #1
 800b9b8:	2d01      	cmp	r5, #1
 800b9ba:	d809      	bhi.n	800b9d0 <_close+0x34>
 800b9bc:	4b08      	ldr	r3, [pc, #32]	; (800b9e0 <_close+0x44>)
 800b9be:	689a      	ldr	r2, [r3, #8]
 800b9c0:	691b      	ldr	r3, [r3, #16]
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d104      	bne.n	800b9d0 <_close+0x34>
 800b9c6:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ca:	6003      	str	r3, [r0, #0]
 800b9cc:	2000      	movs	r0, #0
 800b9ce:	bd38      	pop	{r3, r4, r5, pc}
 800b9d0:	6820      	ldr	r0, [r4, #0]
 800b9d2:	f7ff ffd5 	bl	800b980 <_swiclose>
 800b9d6:	b910      	cbnz	r0, 800b9de <_close+0x42>
 800b9d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b9dc:	6023      	str	r3, [r4, #0]
 800b9de:	bd38      	pop	{r3, r4, r5, pc}
 800b9e0:	1ffe8e84 	.word	0x1ffe8e84

0800b9e4 <_swistat>:
 800b9e4:	b570      	push	{r4, r5, r6, lr}
 800b9e6:	460c      	mov	r4, r1
 800b9e8:	f7ff feb0 	bl	800b74c <findslot>
 800b9ec:	4606      	mov	r6, r0
 800b9ee:	b930      	cbnz	r0, 800b9fe <_swistat+0x1a>
 800b9f0:	f7fd f95c 	bl	8008cac <__errno>
 800b9f4:	2309      	movs	r3, #9
 800b9f6:	6003      	str	r3, [r0, #0]
 800b9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b9fc:	bd70      	pop	{r4, r5, r6, pc}
 800b9fe:	6863      	ldr	r3, [r4, #4]
 800ba00:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ba04:	6063      	str	r3, [r4, #4]
 800ba06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba0a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ba0c:	250c      	movs	r5, #12
 800ba0e:	4628      	mov	r0, r5
 800ba10:	4631      	mov	r1, r6
 800ba12:	beab      	bkpt	0x00ab
 800ba14:	4605      	mov	r5, r0
 800ba16:	4628      	mov	r0, r5
 800ba18:	f7ff fec0 	bl	800b79c <checkerror>
 800ba1c:	1c43      	adds	r3, r0, #1
 800ba1e:	bf1c      	itt	ne
 800ba20:	6120      	strne	r0, [r4, #16]
 800ba22:	2000      	movne	r0, #0
 800ba24:	bd70      	pop	{r4, r5, r6, pc}

0800ba26 <_fstat>:
 800ba26:	b538      	push	{r3, r4, r5, lr}
 800ba28:	223c      	movs	r2, #60	; 0x3c
 800ba2a:	4605      	mov	r5, r0
 800ba2c:	460c      	mov	r4, r1
 800ba2e:	4608      	mov	r0, r1
 800ba30:	2100      	movs	r1, #0
 800ba32:	f7fd f94c 	bl	8008cce <memset>
 800ba36:	4628      	mov	r0, r5
 800ba38:	4621      	mov	r1, r4
 800ba3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba3e:	f7ff bfd1 	b.w	800b9e4 <_swistat>

0800ba42 <_isatty>:
 800ba42:	b570      	push	{r4, r5, r6, lr}
 800ba44:	f7ff fe82 	bl	800b74c <findslot>
 800ba48:	2509      	movs	r5, #9
 800ba4a:	4604      	mov	r4, r0
 800ba4c:	b918      	cbnz	r0, 800ba56 <_isatty+0x14>
 800ba4e:	f7fd f92d 	bl	8008cac <__errno>
 800ba52:	6005      	str	r5, [r0, #0]
 800ba54:	e00f      	b.n	800ba76 <_isatty+0x34>
 800ba56:	4628      	mov	r0, r5
 800ba58:	4621      	mov	r1, r4
 800ba5a:	beab      	bkpt	0x00ab
 800ba5c:	4604      	mov	r4, r0
 800ba5e:	2c01      	cmp	r4, #1
 800ba60:	d009      	beq.n	800ba76 <_isatty+0x34>
 800ba62:	f7fd f923 	bl	8008cac <__errno>
 800ba66:	2400      	movs	r4, #0
 800ba68:	4606      	mov	r6, r0
 800ba6a:	2513      	movs	r5, #19
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	4621      	mov	r1, r4
 800ba70:	beab      	bkpt	0x00ab
 800ba72:	4605      	mov	r5, r0
 800ba74:	6035      	str	r5, [r6, #0]
 800ba76:	4620      	mov	r0, r4
 800ba78:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ba7c <g_xmc_vadc_group_array>:
 800ba7c:	4400 4000 4800 4000 4c00 4000 5000 4000     .D.@.H.@.L.@.P.@
 800ba8c:	5645 5f45 7562 7973 2d20 6320 2d6f 7270     EVE_busy - co-pr
 800ba9c:	636f 7365 6f73 2072 6166 6c75 2c74 7420     ocessor fault, t
 800baac:	7972 7420 206f 6572 6f73 766c 0065 0000     ry to resolve...
 800babc:	5645 5f45 6e69 7469 4620 6961 656c 2064     EVE_init Failed 
 800bacc:	202d 6863 7069 6469 2120 203d 7830 4337     - chipid != 0x7C
 800badc:	7720 7361 2720 3025 5834 0a27 0000 0000      was '%04X'.....
 800baec:	5645 5f45 6e69 7469 2d20 6320 6968 6970     EVE_init - chipi
 800bafc:	2064 7830 4337 4f20 204b 6177 2073 2527     d 0x7C OK was '%
 800bb0c:	3430 2758 000a 0000 5645 5f45 6e69 7469     04X'....EVE_init
 800bb1c:	4620 6961 656c 2064 202d 5645 2045 6f77      Failed - EVE wo
 800bb2c:	6b72 6e69 2067 7473 7461 7375 6e20 206f     rking status no 
 800bb3c:	6b6f 0000 5645 5f45 6e69 7469 2d20 4520     ok..EVE_init - E
 800bb4c:	4556 7720 726f 696b 676e 7320 6174 7574     VE working statu
 800bb5c:	2073 4b4f 0021 0000 5645 5f45 6e69 7469     s OK!...EVE_init
 800bb6c:	2d20 4420 7369 6c70 7961 6920 696e 6974      - Display initi
 800bb7c:	6c61 7a69 6465 0021 5645 5f45 6e69 7469     alized!.EVE_init
 800bb8c:	2d20 4220 7361 6369 6420 7369 6c70 7961      - Basic display
 800bb9c:	6c20 7369 2074 7277 7469 6574 216e 0000      list written!..
 800bbac:	5645 5f45 6e69 7469 2d20 4620 6e69 7369     EVE_init - Finis
 800bbbc:	0068 0000 2e25 6c31 0066 0000 6c25 0064     h...%.1lf...%ld.
 800bbcc:	6c50 6165 6573 7420 7061 6f20 206e 6874     Please tap on th
 800bbdc:	2065 6f64 2e74 0000 0056 0000 0074 0000     e dot...V...t...
 800bbec:	2e25 6c31 0066 0000 2779 0800 27a1 0800     %.1lf...y'...'..
 800bbfc:	2a2d 0800 2ad9 0800 28e5 0800 2991 0800     -*...*...(...)..
 800bc0c:	4654 5f54 6e69 7469 2d20 4520 4556 695f     TFT_init - EVE_i
 800bc1c:	696e 2074 6177 2073 6b6f 202c 7473 7261     nit was ok, star
 800bc2c:	6974 676e 7420 206f 6e69 7469 5420 5446     ting to init TFT
 800bc3c:	0021 0000                                   !...

0800bc40 <logo_init>:
 800bc40:	9c78 7ded 484d 6f1b f7bb 55d3 bbed dc69     x..}MH.o...U..i.
 800bc50:	c63c 769d b8d5 6e32 e35e 76ae 7b55 c636     <..v..2n^..vU{6.
 800bc60:	6bcd d5dc d4ae 31b3 8e6e 5171 e7f8 12ff     .k.....1n.qQ....
 800bc70:	3c70 e384 e108 0138 9d03 c042 8429 08e3     p<....8...B.)...
 800bc80:	71e1 0602 3d3a 1c04 7861 c29d 8f3c 6033     .q..:=..ax..<.3`
 800bc90:	e3a0 c061 0611 611c 9278 bef7 5a26 32bf     ..a....ax...&Z.2
 800bca0:	c993 6a24 bd5b da6e 36da f31f cd71 5f75     ..$j[.n..6..q.u_
 800bcb0:	bf9f b55f 28fa 2276 bf5b 5324 ff32 1669     .._..(v"[.$S2.i.
 800bcc0:	7dcc e7f4 81be 66fe f030 0993 493f 6326     .}.....f0...?I&c
 800bcd0:	d056 2f42 e534 3dfb 47d8 a5f9 b644 4634     V.B/4..=.G..D.4F
 800bce0:	16aa 424c a88b d97e 6910 1711 b996 1728     ..LB..~..i....(.
 800bcf0:	452d 634b b85c 5634 5f82 d663 b3cf 945c     -EKc\.4V._c...\.
 800bd00:	115f 0536 f243 11cb d095 f425 f85e 6a84     _.6.C.....%.^..j
 800bd10:	d2d5 47bd 9479 c23a f398 bf9a 482c e27b     ...Gy.:.....,H{.
 800bd20:	8f06 a373 8d25 e8a1 dc99 f21b 4665 3e21     ..s.%.......eF!>
 800bd30:	48a5 9e3c 278c 27df b127 303f 29f8 fc9e     .H<..'.''.?0.)..
 800bd40:	ff13 2b82 1d6b 4099 9a76 a1da 2635 cec8     ...+k..@v...5&..
 800bd50:	1bf1 a6c2 8828 72fe 6544 fb8c 9f3e f947     ....(..rDe..>.G.
 800bd60:	4499 aeae 43ea 218a 1209 8fce 9fb2 b7e9     .D...C.!........
 800bd70:	a459 4855 26a7 49b1 386c b171 635e 3793     Y.UH.&.Il8q.^c.7
 800bd80:	bbd6 ff6b 4f1f b892 8c42 7764 20e8 f38b     ..k..O..B.dw. ..
 800bd90:	7882 107a 5652 e975 e351 b41e c630 1a84     .xz.RVu.Q...0...
 800bda0:	f642 966b f2d3 4823 48bb bb4b 5a6a 6933     B.k...#H.HK.jZ3i
 800bdb0:	cd69 24c7 284b 2044 8233 d62c d2bf 8e58     i..$K(D 3.,...X.
 800bdc0:	39a2 277a 99ff 41de 3d6b e587 a9a6 b59a     .9z'...Ak=......
 800bdd0:	5363 df60 b126 e8d7 2fdd 77ac 93c7 2c9f     cS`.&..../.w...,
 800bde0:	a38d 28e8 4827 2521 a6a2 b51f 81ed 7c89     ...('H!%.......|
 800bdf0:	61a6 821b 4cc6 1d53 af99 3c44 9c39 8de8     .a...LS...D<9...
 800be00:	c6f7 1387 93ef aa6c 8b2f 8ee5 6099 8e69     ......l./....`i.
 800be10:	e0db f857 6b4d 3c27 b641 5fc9 cbf6 72fe     ..W.Mk'<A.._...r
 800be20:	e948 fb2e 6e95 5fc5 3d3e a430 a26f fc80     H....n._>=0.o...
 800be30:	15b3 8561 f28f 5641 c6db 37e8 f7e4 c5d4     ..a...AV...7....
 800be40:	21e7 237d 903a ee9e 57e6 bf04 8f32 4db4     .!}#:....W..2..M
 800be50:	efbe 7fd3 5b94 0917 d869 e682 9657 2e79     .....[..i...W.y.
 800be60:	953f 5c3d 7123 87d0 f127 ec49 ea6b 490d     ?.=\#q..'.I.k..I
 800be70:	7de5 d46c aed2 3113 2ca4 05e8 bc03 8afa     .}l....1.,......
 800be80:	d7e5 ed23 ad34 cd3f e7da cd54 7fb3 16b5     ..#.4.?...T.....
 800be90:	8bfc 2e64 e3e8 5f8a 7ffe 1cc2 563f 2fea     ..d...._....?V./
 800bea0:	d0ee d923 a9ef ac49 6fa6 fe24 0d34 69fb     ..#...I..o$.4..i
 800beb0:	eb94 6256 f31a 6da8 adbf 1bec 465b 5948     ..Vb...m....[FHY
 800bec0:	b5e1 22fc 61b2 64f1 bc6f c3e7 a46b 235f     ...".a.do...k._#
 800bed0:	87c8 5e7f 9688 be68 215b 6e90 4c55 3514     ...^..h.[!.nUL.5
 800bee0:	969a 357e f02d c82e 4883 a126 2b77 7c1b     ..~5-....H&.w+.|
 800bef0:	e4b4 722b 08f4 22c5 fb7d 87cb 78de 793c     ..+r..."}....x<y
 800bf00:	36b8 694d 39f9 487e f465 e982 3be5 e51e     .6Mi.9~He....;..
 800bf10:	9567 758a 0ddf 9469 a1dd 2403 5868 fc6f     g..u..i....$hXo.
 800bf20:	4c0f a621 9fb2 5f69 1051 d1c7 c66e d2e8     .L!...i_Q...n...
 800bf30:	8599 9b6a 6fa0 982d 3d69 d2a2 da02 7f51     ..j..o-.i=....Q.
 800bf40:	3768 5b68 fc80 074c 864b a0b4 b7ef 5bfb     h7h[..L.K......[
 800bf50:	e51f 045e 4bec a34c 5f45 cb11 a9b1 0917     ..^..KL.E_......
 800bf60:	23d8 a7bf 9046 8d86 8c95 7983 6d2d 9014     .#..F......y-m..
 800bf70:	baf5 23cd de40 49a0 ab18 775a ca39 0c73     ...#@..I..Zw9.s.
 800bf80:	378a 60d6 7d2f ff15 9a94 7ca6 0dc5 a43e     .7.`/}.....|..>.
 800bf90:	5db4 1fc3 8ee5 3245 15c6 ef9a df67 3f66     .]....E2....g.f?
 800bfa0:	6b26 525e 0647 8dcb 5d71 88e5 aaba 7733     &k^RG...q]....3w
 800bfb0:	777c 8cb7 b579 1cab 512e 0eb9 53f2 3c0a     |w..y....Q...S.<
 800bfc0:	3fc3 3eb0 98f2 85a1 f571 8fae 51e5 25da     .?.>....q....Q.%
 800bfd0:	7305 dd48 8f14 5fb7 6a66 0ab9 7912 3efa     .sH...._fj...y.>
 800bfe0:	4056 1f51 eda1 dbdf 955d 84ab 521e 3104     V@Q.....]....R.1
 800bff0:	1c58 92c9 5838 49b6 23ac 6da3 420b 2d44     X...8X.I.#.m.BD-
 800c000:	ea3c 2fda 0526 a233 0a6d c2be e433 4111     <../&.3.m...3..A
 800c010:	eb3e da0b c6a3 274a 4fe2 2f72 7dcd a233     >.....J'.Or/.}3.
 800c020:	4a9e 25b3 cbd8 29e1 9f78 c8ec 231c 9b5d     .J.%...)x....#].
 800c030:	a4d0 e19f 1ef8 85c5 9f20 335f 820e 806c     ........ ._3..l.
 800c040:	7124 b1d0 29ef 95c8 121a dfa1 91f7 955d     $q...)........].
 800c050:	154a 1362 b3e4 0ad1 9c31 8578 83a2 9997     J.b.....1.x.....
 800c060:	d64e 1710 f934 0fbe 51ed 0a1a 0c63 c796     N...4....Q..c...
 800c070:	69b8 4d8a bdc1 4afb d12c 9c63 ccbf 64fc     .i.M...J,.c....d
 800c080:	763a 8c21 97ee 4b67 7d14 bc48 fe40 17da     :v!...gK.}H.@...
 800c090:	2a7c 2c1b 1485 b8c6 d8dd 51e4 115a 9cd9     |*.,.......QZ...
 800c0a0:	6957 a29e b595 7077 52cf b98b eb20 0997     Wi....wp.R.. ...
 800c0b0:	67fd 67bf 7a5b 3957 adca 14e7 15e2 558a     .g.g[zW9.......U
 800c0c0:	8214 71a2 5e6e e7fb 7e4f 0fd4 2a53 92c8     ...qn^..O~..S*..
 800c0d0:	2b75 c59d 7e5a 4fec 247c 6dab 937f 5f88     u+..Z~.O|$.m..._
 800c0e0:	2ec4 d1c0 e5fb 3b20 6285 2b03 96bf 5e7d     ...... ;.b.+..}^
 800c0f0:	92ec c789 e88a 264f 7552 c542 2591 5363     ......O&RuB..%cS
 800c100:	acaf 8df8 be63 3149 a7ed f9f0 8b5d ae64     ....c.I1....].d.
 800c110:	df6a 2e24 f10f 6f71 c49c 7a31 8b8e f2a8     j.$...qo..1z....
 800c120:	1f7d a3d6 10fc f4c6 e02b 4ff7 2f62 2412     }.......+..Ob/.$
 800c130:	4d3e 71cd ca43 a5af e763 98c2 6521 5843     >M.qC...c...!eCX
 800c140:	41cf 75dd eb12 7d23 53c5 eb69 f5a7 1f2d     .A.u..#}.Si...-.
 800c150:	4096 b6d4 7ccb 7e45 24f4 1106 bf9b 684c     .@...|E~.$....Lh
 800c160:	70bf dd7e 42dc 4191 f5a7 f4d4 3fc6 14e1     .p~..B.A.....?..
 800c170:	0b4d 8f0b 769a 22cf 2357 946a ce9f 4fbd     M....v."W#j....O
 800c180:	5e42 2960 7387 cae3 dfaf 2855 e39b 86ea     B^`).s....U(....
 800c190:	d140 abe0 81fd 508d c8b3 573e f97e fab3     @......P..>W~...
 800c1a0:	a575 7660 3e2b 9036 4c85 42a7 9668 f64f     u.`v+>6..L.Bh.O.
 800c1b0:	5b0b cbb2 3262 a9c6 59d4 c8ec 270c 25de     .[..b2...Y...'.%
 800c1c0:	d70e 198e fcbf 7a6b bf02 30be 89c6 d148     ......kz...0..H.
 800c1d0:	53df 09c3 e678 ecc3 fa90 5beb cbb2 5522     .S..x......[.."U
 800c1e0:	ea43 372c 414d fcfc 4535 27d1 da62 4df8     C.,7MA..5E.'b..M
 800c1f0:	a29e 485f 4308 fe40 27f2 221c a5b3 cadc     .._H.C@..'."....
 800c200:	ea6f c4c3 5a74 e8e0 a94f f8de e4c7 b534     o...tZ..O.....4.
 800c210:	1029 a3fa dda6 98a1 8e84 d3f3 7bd4 a4f4     )............{..
 800c220:	292b 2f2d 3f88 be6f 35bf bc81 575a db59     +)-/.?o..5..ZWY.
 800c230:	ca86 24d4 9236 39c5 19e4 ca3c 88dd af39     ...$6..9..<...9.
 800c240:	f1ce 67d3 995e 8d8f bfa8 ed77 3199 ca22     ...g^.....w..1".
 800c250:	fb00 032c 55b3 6c81 4394 7be7 87df 10f4     ..,..U.l.C.{....
 800c260:	44c4 2611 2017 f9e1 900e eca3 f6bc f7fb     .D.&. ..........
 800c270:	cb3e 4c66 2d9b 648d 3f21 2018 a5c3 7a90     >.fL.-.d!?. ...z
 800c280:	7d7f 0f4d 6443 65a4 96b3 8196 1fef e7e5     .}M.Cd.e........
 800c290:	c81f 222e 1755 65f4 53cb 9178 c8e8 4b04     ..."U..e.Sx....K
 800c2a0:	ca43 6def efc3 a457 446a 2d1d ccbd bf40     C..m..W.jD.-..@.
 800c2b0:	74d6 856e 785f 5a20 1356 a342 2c05 b717     .tn._x ZV.B..,..
 800c2c0:	ad34 38bf 68f4 6ed3 cc4b a409 9065 8a51     4..8.h.nK...e.Q.
 800c2d0:	b127 fe1c 469b 4e98 e842 029b ff45 bf89     '....F.NB...E...
 800c2e0:	1c48 05ae 90d9 88fa 71e1 321b 7c8f d814     H........q.2.|..
 800c2f0:	3f31 9726 9b72 cfe2 b5d6 3778 d692 110d     1?&.r.....x7....
 800c300:	04ea c8c3 85a6 88d9 18f2 b411 625b 6cea     ............[b.l
 800c310:	8fa9 d9ac 5a32 eb4c bfbf 5ff7 d25f 37c6     ....2ZL....__..7
 800c320:	f3f1 a699 958d d5e6 3efb df9e 624b 2e1a     .........>..Kb..
 800c330:	b4d4 866c f9a2 07d5 cb69 25ce ec6d eb09     ..l.....i..%m...
 800c340:	8fb9 e1c9 1f44 c739 1ec7 b5f4 af68 196c     ....D.9.....h.l.
 800c350:	3882 7b9d 9897 66c4 0da8 61e1 196b 6108     .8.{...f...ak..a
 800c360:	e2d0 0d3a 1e18 b36f fc2b f4c3 da20 922f     ..:...o.+... ./.
 800c370:	4829 0d18 5018 0f90 1e27 8c54 2369 96e6     )H...P..'.T.i#..
 800c380:	f34e 1433 13a0 fb21 3e2e ad22 2eb5 e6fb     N.3...!..>".....
 800c390:	01e9 4345 b286 3323 3dcb 18bc 46d3 424c     ..EC..#3.=...FLB
 800c3a0:	3b9f 56cb d3af 5227 51e1 5ad3 d912 541c     .;.V..'R.Q.Z...T
 800c3b0:	f28e 87d0 10a5 f641 78a1 8cbd 5311 ca43     ......A..x...SC.
 800c3c0:	b960 315b 2ea4 abb9 880c a158 90f2 713a     `.[1......X...:q
 800c3d0:	d505 a62a 718e 334f 6150 65df cbba 798f     ..*..qO3Pa.e...y
 800c3e0:	56db a624 d906 69a7 5d98 2cea a90e 7bbf     .V$....i.].,...{
 800c3f0:	82af dd54 26d2 7f34 8379 160f d33f 5453     ..T..&4.y...?.ST
 800c400:	ec80 c0c8 997a 9009 d9d3 9ca5 b0af 1bcc     ....z...........
 800c410:	4307 82ea 592e cbe8 b590 5366 f1bd a243     .C...Y....fS..C.
 800c420:	fd9f e537 bf77 b73a 8c27 f381 486f c540     ..7.w.:.'...oH@.
 800c430:	f2e0 6521 d2ff 20de 2859 8c53 18ce 918c     ..!e... Y(S.....
 800c440:	d1d6 f04f b3b7 b7df 8bf4 e85f 8d7f efda     ..O......._.....
 800c450:	f584 69bf 65f8 fbfd 4af9 bd9f beee ebb3     ...i.e...J......
 800c460:	8530 add2 3944 7e8a 7d9b 069a c964 521a     0...D9.~.}..d..R
 800c470:	5fdf f43e a87c a821 81fd 4201 8064 72c4     ._>.|.!....Bd..r
 800c480:	a2c1 d521 a1a2 f2c1 0311 d0d3 7201 7b8e     ..!..........r.{
 800c490:	8f8c 89bc 1864 8b07 2014 4e70 04e7 eaf1     ....d.... pN....
 800c4a0:	4634 a144 d985 6012 2f60 ff73 cdc1 fe96     4FD....``/s.....
 800c4b0:	14a3 7f45 459b cd3f 0602 6976 fad6 32db     ..E..E?...vi...2
 800c4c0:	04fc 29af ff59 c353 e6cc ff6a 7b57 fa3d     ...)Y.S...j.W{=.
 800c4d0:	0e17 69e7 5361 2ae8 1447 0742 aa7c 7982     ...iaS.*G.B.|..y
 800c4e0:	7bd7 a550 369a 244e 715f 3a86 a024 e9d7     .{P..6N$_q.:$...
 800c4f0:	1f2f 57ec b30d ca8d 09ed fde0 c64b c1e9     /..W........K...
 800c500:	0e52 4b10 2867 ba41 67ef 57e5 a914 521a     R..Kg(A..g.W...R
 800c510:	eb38 7d59 2e43 8b5f e5dd 20aa 9a02 4758     8.Y}C._.... ..XG
 800c520:	59e6 e3a6 9d6c 44fd fc76 17f8 33f4 e579     .Y..l..Dv....3y.
 800c530:	99ef e467 57a5 b593 5f3f fa66 37c8 08e4     ..g..W..?_f..7..
 800c540:	48b5 3451 d797 fbb6 39d9 44fe 698a 1dcc     .HQ4.....9.D.i..
 800c550:	17a1 8743 a0d9 c632 50d5 9cb3 ec34 eaf2     ..C...2..P..4...
 800c560:	acc8 5bf0 f1d6 2811 1cf2 42c9 8495 07a3     ...[...(...B....
 800c570:	bb95 e238 4adf 79cc 8c6d d653 ff2c 38bf     ..8..J.ym.S.,..8
 800c580:	bd71 dfeb 14dc 3f0f 3f3a 5ef7 0d56 2ab9     q......?:?.^V..*
 800c590:	5990 69cc 18cc 29b7 df8c ad7a 301a 3636     .Y.i...)..z..066
 800c5a0:	2e78 10af 9dcd 074d f67a 166a 52be 455d     x.....M.z.j..R]E
 800c5b0:	2c3e 9fbc 0d4d 1e94 ff4a bb4a 60a4 89ee     >,..M...J.J..`..
 800c5c0:	94f0 93c6 7e5a 9150 fdaf 056f 6cf4 fdad     ....Z~P...o..l..
 800c5d0:	767a df55 b246 0bcf dccb 9960 b5b9 971a     zvU.F.....`.....
 800c5e0:	5d04 a54e 6c91 d93c 11ec ccbe fce0 0f79     .]N..l<.......y.
 800c5f0:	54b1 471d 3931 07d4 2402 3c2d b0ce 97bb     .T.G19...$-<....
 800c600:	d54a de5f 83cd 3c27 ed43 3789 8a6d dd5c     J._...'<C..7m.\.
 800c610:	15bb 767b db5d 3126 ed65 8d33 83f3 6dca     ..{v].&1e.3....m
 800c620:	a7e4 b324 095b 87b2 b0c4 ddeb 62f2 cb3d     ..$.[........b=.
 800c630:	17fc 9177 959d 13cc 8971 7a86 4ec9 5fde     ..w.....q..z.N._
 800c640:	ff6e fe91 029e c97b c718 af12 cae2 58da     n.....{........X
 800c650:	5ea9 5666 6eae 1d0a 6de4 d9eb 5d0f 3823     .^fV.n...m...]#8
 800c660:	4f66 6f98 3233 d219 b2b2 00af 0959 c72f     fO.o32......Y./.
 800c670:	91d5 b9c1 55cb 4200 f28f 492f c998 b209     .....U.B../I....
 800c680:	0fab cb24 aad8 5648 1335 ccf6 2663 d4a4     ..$...HV5...c&..
 800c690:	b3dd a44c 9967 d0bb 9ab3 c5ae 7d93 68e4     ..L.g........}.h
 800c6a0:	bba9 3edc 4f6c ecc9 9f92 2117 ecff 98ed     ...>lO.....!....
 800c6b0:	665e b996 112b da38 7d81 e805 1c81 d2c9     ^f..+.8..}......
 800c6c0:	e3fc a7a4 310b 4dff 5e7d 3d80 0473 99ed     .....1.M}^.=s...
 800c6d0:	3636 7904 776f cf63 d7ce 4270 e359 edf2     66.yowc...pBY...
 800c6e0:	eac2 47db ecb6 9b78 9fc4 3e78 cb03 bb3f     ...G..x...x>..?.
 800c6f0:	97b2 a64b 4e21 ef53 8f2c b1f6 b203 6cb1     ..K.!NS.,......l
 800c700:	7319 d81c efaa b0a9 357d 96f3 80e3 ab7a     .s......}5....z.
 800c710:	e086 d7b3 9a96 90f5 63ea 54d9 0b4f 0347     .........c.TO.G.
 800c720:	ecf6 2cfa a121 732f 7710 7e1e e31c 8fd2     ...,!./s.w.~....
 800c730:	5b39 9147 a1aa 9532 c49f 27de fca9 6ca0     9[G...2....'...l
 800c740:	baff e14d ee7f cf58 4160 78c6 6845 d34d     ..M...X.`A.xEhM.
 800c750:	e62a 1abc 292e 6b44 7247 de39 f8bc 50e4     *....)DkGr9....P
 800c760:	b399 27a2 f68c bfcb 6cd7 bb7e 5565 960f     ...'.....l~.eU..
 800c770:	99e0 c8ec df38 414f 3bbc ecff 9af2 a6c4     ....8.OA.;......
 800c780:	0da9 15a1 b046 0d55 03e7 ef2d 90f9 bb3f     ....F.U...-...?.
 800c790:	b369 e60a 109e 5f20 be24 50a6 f034 d168     i..... _$..P4.h.
 800c7a0:	456c 4f32 69a5 720a 4757 48f9 08fd 92c0     lE2O.i.rWG.H....
 800c7b0:	ba0a f79e cf61 9a6a 94b6 4433 79af c60e     ....a.j...3D.y..
 800c7c0:	a410 0a19 7838 d45a ccb3 7f32 39f3 54ac     ....8xZ...2..9.T
 800c7d0:	5027 0034 c5d1 d654 1e90 9a2d 2c9d fde8     'P4...T...-..,..
 800c7e0:	efc5 d228 437f 889e b14e a55d d77a c071     ..(..C..N.].z.q.
 800c7f0:	05e5 fd55 edff 0fa9 52a7 571d 3cb8 b789     ..U......R.W.<..
 800c800:	0c7e 492f 6f14 d1d6 c923 c414 59b7 68b0     ~./I.o..#....Y.h
 800c810:	e2be 4223 7d42 07d9 966b 4e1d 4a7c 0af9     ..#BB}..k..N|J..
 800c820:	d7ce d2c8 7bb3 37d9 4b6b ab59 0b53 2173     .....{.7kKY.S.s!
 800c830:	9bd0 5d08 ad4e 411f c407 7501 d5ed 1e82     ...]N..A...u....
 800c840:	9eb4 b7d5 4359 b47c f568 a624 17f6 6f21     ....YC|.h.$...!o
 800c850:	4539 8d19 0f3a fa4c e3ce cbcd 37ab bffe     9E..:.L......7..
 800c860:	bc48 2f69 324d 89bf d953 f7d6 73cc ab3d     H.i/M2..S....s=.
 800c870:	cf67 8f90 1866 f7c8 1578 5327 ec9d b563     g...f...x.'S..c.
 800c880:	a6f3 55c8 fcbf b296 59ac 61b1 ca96 85a4     ...U.....Y.a....
 800c890:	d4fb f033 30d2 1a78 d29a 88b4 59da d2fc     ..3..0x......Y..
 800c8a0:	3d86 d613 6bcb 80f5 42cb f780 bc41 bc48     .=...k...B..A.H.
 800c8b0:	9ec9 8f48 b65d 85d7 c3d0 6f56 34e8 d8d5     ..H.].....Vo.4..
 800c8c0:	9583 414d 9ff8 af5b 3a6f 1ead a5e4 0781     ..MA..[.o:......
 800c8d0:	bee4 2ec2 1b21 b10c 7b60 bfbe f323 bc5f     ....!...`{..#._.
 800c8e0:	3d9d 6885 266a ab57 3d41 b45a 52ab bb31     .=.hj&W.A=Z..R1.
 800c8f0:	d3ca 0e28 98fb b1f4 278d e112 dd9e 7fa7     ..(......'......
 800c900:	0b06 587a c105 bdb5 e730 4eb5 f9b6 0cbe     ..zX....0..N....
 800c910:	e5bb cf64 8900 c823 c17e 1387 2823 94ea     ..d...#.~...#(..
 800c920:	1e5d c3e0 c210 e658 9ac0 508d e082 8aa6     ].....X....P....
 800c930:	f778 80f5 2b9b d49e 2198 5d97 fbf9 9ec6     x....+...!.]....
 800c940:	7ad8 ecd6 4162 dd1d 3fde a02c 9b6f a0a6     .z..bA...?,.o...
 800c950:	2d23 3dcc ac2c 671b 54a9 cbbb f93b 6c49     #-.=,..g.T..;.Il
 800c960:	f312 e615 4cdd 989b e27b 7bb3 67b6 0d10     .....L..{..{.g..
 800c970:	6474 7836 9977 4234 b60f 9ad1 5e41 bf03     td6xw.4B....A^..
 800c980:	7751 2cba 7a0b f167 f27d 8635 fce5 dbb2     Qw.,.zg.}.5.....
 800c990:	f0bb 8bfb 6e64 0a08 1301 739a bb9c 035e     ....dn.....s..^.
 800c9a0:	b85a 3d7f 6883 57c0 a88c 7c2e f334 00f4     Z..=.h.W...|4...
 800c9b0:	bda3 99f4 e939 fd59 b378 0526 e693 1bc1     ....9.Y.x.&.....
 800c9c0:	9efc e15a 631f 7381 6989 e8fd 7be9 d897     ..Z..c.s.i...{..
 800c9d0:	0665 5715 069d 9ec8 ffdd 09be 6d16 4b24     e..W.........m$K
 800c9e0:	f0bb 18d1 ca33 56b5 bf37 67a1 ea75 579b     ....3..V7..gu..W
 800c9f0:	4865 de3d 1d86 db42 3c8e a3f6 2259 a157     eH=...B..<..Y"W.
 800ca00:	0316 a6d5 ce59 c71d a54c dc2a ff61 d399     ....Y...L.*.a...
 800ca10:	98fa 970c f61a 9846 ed31 6998 35a7 e9ab     ......F.1..i.5..
 800ca20:	9399 033d 868b c073 390d 6d42 b20a 5bdb     ..=...s..9Bm...[
 800ca30:	5bf1 becb 2d1e ce01 14d2 8825 df2e a772     .[...-....%...r.
 800ca40:	8e7d 6b4e 4138 a1d1 33b2 590a 34c5 c5a4     }.Nk8A...3.Y.4..
 800ca50:	7b5c f68f cc25 38a1 59ea 6aa5 dd58 e8a2     \{..%..8.Y.jX...
 800ca60:	6049 a95b fffb f23e ca6f 22f3 cf74 af82     I`[...>.o.."t...
 800ca70:	f6e3 3f3d 9e8b e5fd 0043 57fa ef1d bee3     ..=?....C..W....
 800ca80:	db3e 1f72 0dd0 ab3d 475b 2abf cb30 1d0f     >.r...=.[G.*0...
 800ca90:	bbb6 50f9 a1f9 c5a2 085d 6974 648f 0621     ...P....].ti.d!.
 800caa0:	14df f7dd df1b dd6f f2e9 98fa 160c ef9d     ......o.........
 800cab0:	da78 5e78 a3f8 d52d 8ba6 f565 346b afd8     x.x^..-...e.k4..
 800cac0:	c62b 009e 563d 1201 02c5 de0f 31a2 b046     +...=V.......1F.
 800cad0:	2244 623f d726 7ae5 a752 13f2 b3d9 b8de     D"?b&..zR.......
 800cae0:	7796 9566 555a da29 877b 9db6 e19e e35c     .wf.ZU).{.....\.
 800caf0:	3a09 197f bcf0 263e d9fb cf07 68ad a84e     .:....>&.....hN.
 800cb00:	1e5c 3358 ac7d 3efb 1416 8807 eecf 2fad     \.X3}..>......./
 800cb10:	fae8 e8c2 872e 212e ecc9 2f2a ed52 cefe     .......!..*/R...
 800cb20:	d20e 4f29 2e7b 73b0 3742 0eda fa1d b9cd     ..)O{..sB7......
 800cb30:	1a3c f409 4d4b ff65 41f2 3621 d7dd aa70     <...KMe..A!6..p.
 800cb40:	9fe0 2cfd 26fb d0f2 a8c8 0d53 58c8 0211     ...,.&....S..X..
 800cb50:	db64 2cf5 ecb3 cf42 4f90 1d22 3dae bf89     d..,..B..O"..=..
 800cb60:	d2cd c3c2 4846 f463 d2d1 35d7 bfc0 741c     ....FHc....5...t
 800cb70:	9fe8 29bd fbde 0035 e77b f562 e1b4 b39e     ...)..5.{.b.....
 800cb80:	3f44 df6b b261 0faa 4ab0 5daa f5fa ece4     D?k.a....J.]....
 800cb90:	5f88 fe66 31cb 7b4f 212e 3205 6c46 9faa     ._f..1O{.!.2Fl..
 800cba0:	d87d 8f98 9a0b 00c6 1022 1f97 2a6f 289b     }......."...o*.(
 800cbb0:	d478 1233 2c07 3eb1 4032 b206 332f d34f     x.3..,.>2@../3O.
 800cbc0:	0a6c 76b0 b55e 1964 b127 bca3 9a3d a129     l..v^.d.'...=.).
 800cbd0:	331d db1f 7150 8982 1265 9eff 5362 931f     .3..Pq..e...bS..
 800cbe0:	9bc0 374c 378c 2241 f41a 0f71 7627 87e8     ..L7.7A"..q.'v..
 800cbf0:	848d 5219 5cb0 87cf 0243 9977 ada1 a549     ...R.\..C.w...I.
 800cc00:	e7ba cf49 e37a 8d14 7bf3 2082 c2d0 28a6     ..I.z....{. ...(
 800cc10:	2b88 ce02 7ce3 117f bda3 85ce 3ed7 8775     .+...|.......>u.
 800cc20:	b7b6 8467 950e 56db ecb5 7263 173a d164     ..g....V..cr:.d.
 800cc30:	0ad1 30b8 f9c7 2e58 e9bf a38a 0b6f daed     ...0..X.....o...
 800cc40:	d34f 1f3d 73a6 65dd fdd9 fe05 84cd 3631     O.=..s.e......16
 800cc50:	bef8 0f6c 70f2 4dfc dbf5 1ecb 6cf5 1b12     ..l..p.M.....l..
 800cc60:	d52b 80ac cb0c 9aac 7572 58df 0dd0 c829     +.......ru.X..).
 800cc70:	cdbe af79 5373 7db4 0457 53a1 6b74 b2f6     ..y.sS.}W..Stk..
 800cc80:	7907 bbaf 3df9 4161 47df 0bc7 7e99 ef42     .y...=aA.G...~B.
 800cc90:	0f2a f4b9 fdec 640a 9e8d 98dd 7e2b b248     *......d....+~H.
 800cca0:	05a0 508b c11b e372 21cd 9977 e2de 4980     ...P..r..!w....I
 800ccb0:	b66c f374 54ee bf90 8c0c 4b36 d7b4 d72c     l.t..T....6K..,.
 800ccc0:	e6bf 6c86 fd77 1d05 b5cb 65a2 ffc8 3d4b     ...lw......e..K=
 800ccd0:	862f 05ca 92f3 8aff cdf4 37ad d11b dcb0     /..........7....
 800cce0:	f624 d705 8798 ff8b d31e fca8 181f d14c     $.............L.
 800ccf0:	9ac5 f5ab ec7a 9c73 c2c4 9d9c 6015 4d8c     ....z.s......`.M
 800cd00:	4df1 5bd6 7215 7b2a db6a 8dc3 8cf4 456e     .M.[.r*{j.....nE
 800cd10:	26cb 2a31 addf c778 8b61 cfe9 5f0b d7f0     .&1*..x.a...._..
 800cd20:	7ad8 e1ee d6f6 5446 ea8c 3f8d 874d f29b     .z....FT...?M...
 800cd30:	40ce cdbc 4d3b 5162 be87 09a3 b46d 6de4     .@..;MbQ....m..m
 800cd40:	6de6 fb24 b6cd 3cd7 b5a6 cf62 9b20 dcbf     .m$....<..b. ...
 800cd50:	8a12 5a41 f28f 991d f127 ec91 8fef 5d23     ..AZ....'.....#]
 800cd60:	185f 38d3 9378 bb3d 4d4b 015e f6af 5a2c     _..8x.=.KM^...,Z
 800cd70:	df67 973c e37d d49b f191 0da2 c86f d13d     g.<.}.......o.=.
 800cd80:	9ece 7da1 85ab ed2c 4c6b 2263 dcaa c5dc     ...}..,.kLc"....
 800cd90:	76b9 fe56 6432 9f28 0f91 cf95 4b62 728f     .vV.2d(.....bK.r
 800cda0:	d34f f97f e580 9be6 24c6 aaf7 b367 fbb6     O........$..g...
 800cdb0:	4826 3ca8 7945 1499 23e9 b2ed 150c dff3     &H.<Ey...#......
 800cdc0:	56d4 01aa 705f 0b27 4eec da62 0e52 c7ea     .V.._p'..Nb.R...
 800cdd0:	a563 e987 cda1 3eab 7216 943b 5643 4ec0     c......>.r;.CV.N
 800cde0:	f5bc 42d3 e9bc 67a4 0ae3 ccf8 f45e 3ecc     ...B...g....^..>
 800cdf0:	8b9a 3369 f59e 760c 3dcd 6e41 cf51 7d08     ..i3...v.=AnQ..}
 800ce00:	9997 bcb4 87e0 a1e9 2b8d f44b e4fb a4c7     .........+K.....
 800ce10:	ddb6 9eac d549 d14d be0b d206 4733 367b     ....I.M.....3G{6
 800ce20:	aca4 bce7 9cc4 597d b05a cecb 1f23 b3d4     ......}YZ...#...
 800ce30:	367f 589c 0ca4 55b1 8aaf e1d0 9e79 b0c4     .6.X...U....y...
 800ce40:	d0dc c483 0ee3 8029 7c74 8448 cd4b 0dfb     ......).t|H.K...
 800ce50:	f0de 9c82 00e3 89d0 4f25 ecf6 f20d ec7d     ........%O....}.
 800ce60:	97f4 bcd0 9bc7 d893 ba67 bc75 c659 9708     ........g.u.Y...
 800ce70:	6ae0 648d 1fbb 9ea8 c805 6827 d867 9be0     .j.d......'hg...
 800ce80:	eb9b f106 17d6 8934 4b85 9d4e 4358 4c2a     ......4..KN.XC*L
 800ce90:	37c4 0faf ce80 a763 0bbf 7afa 6bce d057     .7....c....z.kW.
 800cea0:	8c6b 036a 31ae 4263 5f87 87cf e640 ce21     k.j..1cB._..@.!.
 800ceb0:	013e 01ce 7744 d48b 41e9 5df3 5e78 1af3     >...Dw...A.]x^..
 800cec0:	f9f6 1033 197f bf34 7d79 a698 79ec 16bc     ..3...4.y}...y..
 800ced0:	ca74 a4f3 7413 fde5 6e55 daf6 94dc 6541     t....t..Un....Ae
 800cee0:	0729 313d 1edf 6320 96ca c1b1 3743 4533     ).=1.. c....C73E
 800cef0:	b8a3 e9bd f7b3 4756 fcb7 5b33 669d 640c     ......VG..3[.f.d
 800cf00:	d325 f45e cb01 6cc5 eba7 3416 f68e df5a     %.^....l...4..Z.
 800cf10:	857c 3dac 76ed c266 4c5e e742 bf98 f87c     |..=.vf.^LB...|.
 800cf20:	5a9a fee6 e0f6 ce22 3d55 e16a ec69 9be6     .Z....".U=j.i...
 800cf30:	368f e2bd d552 3baf 4b9d c2c4 6e5f 1b5e     .6..R..;.K.._n^.
 800cf40:	e37a 1d9f 9beb ccc7 9e9f 5bd1 14d8 86de     z..........[....
 800cf50:	6b9e d0c2 de98 17f8 a07c f0f4 d130 6722     .k......|...0."g
 800cf60:	8d59 c663 1f4d 75d5 f4d9 6fba ec96 a8fc     Y.c.M..u...o....
 800cf70:	b1b4 7c82 2f3e ef15 6c49 a1d7 682f 0b55     ...|>/..Il../hU.
 800cf80:	dfb2 4f3d c0a1 b711 a0ce e8cc f31a fb1a     ..=O............
 800cf90:	3808 0f0d 966e 4873 cc01 49de b3ac 14c1     .8..n.sH...I....
 800cfa0:	3d47 de01 af1d acf6 7a2e 1987 36d3 ca05     G=.......z...6..
 800cfb0:	4e53 7a03 9eda ec17 0175 1db8 7a5f 32aa     SN.z....u..._z.2
 800cfc0:	7ac0 a091 e468 b7bd 55e8 196d 22be 6b5c     .z..h....Um.."\k
 800cfd0:	172c 707a 6711 c148 3fe8 3fb0 7ef1 d32f     ,.zp.gH..?.?.~/.
 800cfe0:	9e85 e8eb 3fb3 99ec 955c 02cc 5b5a 4c46     .....?..\...Z[FL
 800cff0:	a90f 7e51 f29a 17da 91d4 2d99 cfd9 0084     ..Q~.......-....
 800d000:	ffae e78c 1a0c 7860 b72c 5c8c e8c0 9641     ......`x,..\..A.
 800d010:	0025 d9c3 d0ff 60d8 bf4d 3c0c 6cf2 582a     %......`M..<.l*X
 800d020:	b2f2 7a6f dbeb fa86 2d66 62e2 718c 4bb5     ..oz....f-.b.q.K
 800d030:	4436 985a 9fe3 3117 23ba bde3 7117 e73a     6DZ....1.#...q:.
 800d040:	678c a137 ce7d fd7b 386c e7e6 6685 d670     .g7.}.{.l8...fp.
 800d050:	c9ea 0196 7fdc 5380 2fe5 2c3f ab3d bb54     .......S./?,=.T.
 800d060:	c864 2ad2 d844 8661 4ec3 5364 84f0 f417     d..*D.a..NdS....
 800d070:	4f23 466b 2094 433b 534d c86f 0c8e 8978     #OkF. ;CMSo...x.
 800d080:	f5de 37a0 e5ce 8e63 23fc faab de51 37fb     ...7..c..#..Q..7
 800d090:	c6f4 b3a7 b0ee ecba 3245 f8e7 0c8e d9f0     ........E2......
 800d0a0:	d219 9ac3 ae18 8d54 0083 b3d2 4c8e 6b94     ......T......L.k
 800d0b0:	a73e 5303 ad52 d1d4 b465 1f6b cf21 bbd8     >..SR...e.k.!...
 800d0c0:	5d76 78ac d1b2 078c f463 c917 2616 0051     v].x....c....&Q.
 800d0d0:	b239 58b5 60a0 f06e b26f 07b0 d21b b2c3     9..X.`n.o.......
 800d0e0:	d567 e9ea 6801 358a ed2b cce1 8f69 80f5     g....h.5+...i...
 800d0f0:	cb59 c99e 41d5 6b85 9e8b cf41 ee39 fb98     Y....A.k..A.9...
 800d100:	d405 9c3b 640f 7fbd 93c7 4cf8 9d83 91b9     ..;..d.....L....
 800d110:	fe00 dbe5 702c b6e6 eb23 6bfb d749 41df     ....,p..#..kI..A
 800d120:	de53 3d20 de6b c19e b09c fe17 f3cd 4038     S. =k.........8@
 800d130:	76aa 7797 30db 021d e0f1 7e6e 81bc 2d6f     .v.w.0....n~..o-
 800d140:	fd55 a5e5 2696 d9d2 7f54 15b1 c65c 737d     U....&..T...\.}s
 800d150:	984f f4b2 9bec e433 6fcc 7f28 3bfd e920     O.....3..o(..; .
 800d160:	8b03 279f e67b 5f09 bce3 51cf 7746 3dbe     ...'{.._...QFw.=
 800d170:	ecf6 7263 45c0 c017 f6aa d0bc 0f9a a168     ..cr.E........h.
 800d180:	7b43 68b6 2880 380f 87a2 d184 757a d7e1     C{.h.(.8....zu..
 800d190:	b312 efeb 3180 9232 6e6d fd0e bc5c d1d6     .....12.mn..\...
 800d1a0:	bc51 5869 c57c d70a 7b06 f706 4f7f 6c6c     Q.iX|....{...Oll
 800d1b0:	f622 30cd 1ad7 fba2 dae1 0b68 8a5d 37c0     "..0......h.]..7
 800d1c0:	48bc 3d81 687b 4071 fab5 524d 2cd6 567b     .H.={hq@..MR.,{V
 800d1d0:	9787 91ba c8c8 799e 3feb 9f0b 33db 3765     .......y.?...3e7
 800d1e0:	badf 8b3d 8327 9bac 9a09 498a fb5b f796     ..=.'......I[...
 800d1f0:	7a6f 2d8d de52 7abb 01f6 0d81 d9ec 89da     oz.-R..z........
 800d200:	b0f8 acf4 9e82 b030 6f67 3d91 be6b 592f     ......0.go.=k./Y
 800d210:	9cf6 0b3f e59f 0635 bc51 aad9 7b3d 1891     ..?...5.Q...={..
 800d220:	e871 bb3b b672 88d5 6daa 86b7 f8e8 8d34     q.;.r....m....4.
 800d230:	5e73 9a2d cf65 9672 6b3d 6bb9 57f2 1393     s^-.e.r.=k.k.W..
 800d240:	e6b1 6d9f 1e0a 1af2 eb80 29ee 880e f2d6     ...m.......)....
 800d250:	661a dca8 3dba 98fb 98b4 dc6d bae1 519b     .f...=....m....Q
 800d260:	6c8e a109 9e36 a1dc 56bd f727 fccf 8533     .l..6....V'...3.
 800d270:	8d70 f998 089b 67b2 ffd2 fb58 86e6 7887     p......g..X....x
 800d280:	7bd3 ed3f d9ec 89be cde2 e316 7780 a989     .{?..........w..
 800d290:	9826 64ba 9053 3ca6 874e 16d6 bf64 b9be     &..dS..<N...d...
 800d2a0:	9eb2 6537 d8df 6a13 767a e0f2 4de2 197f     ..7e...jzv...M..
 800d2b0:	fa32 2423 81ee 5e35 1ef6 d66f c2b2 a866     2.#$..5^..o...f.
 800d2c0:	ff45 ee0c 6cd9 fb33 3998 42a1 bb2d cd15     E....l3..9.B-...
 800d2d0:	f126 a960 79c9 33ea 4c91 1841 a079 0d79     &.`..y.3.LA.y.y.
 800d2e0:	e0e3 f919 fe2a c48c 2f39 5cc8 1e9b 4eeb     ....*...9/.\...N
 800d2f0:	f367 e64e 9960 496b e2cf 8e49 350e 51d5     g.N.`.kI..I..5.Q
 800d300:	6fbd 5f42 2b67 00b1 77a0 0719 5fcd d02b     .oB_g+...w..._+.
 800d310:	15b3 f41e 69ec 01fa 33da bcf9 e4ee 2fa1     .....i...3...../
 800d320:	fbc8 e6fc bf59 e406 bc35 19eb a454 9af7     ....Y...5...T...
 800d330:	ba9c 54ad 95bb 2dcf 52e5 3e7a 4d7c cb79     ...T...-.Rz>|My.
 800d340:	4a36 32e6 ac07 813f e9cc 43c1 378b 254f     6J.2..?....C.7O%
 800d350:	a3a8 44b3 53d8 86bf 3ee7 ce47 48aa dd9b     ...D.S...>G..H..
 800d360:	c42d bd01 97f1 e9e8 be68 7533 5f4b d9e6     -.......h.3uK_..
 800d370:	1096 e2f7 fec9 c462 5d43 60a0 96ce 8ea0     ......b.C].`....
 800d380:	26fe f5db 90e0 bbb7 7e2d 2fba e7c8 8370     .&......-~./..p.
 800d390:	75e3 5a55 3ba9 3cd5 a877 7807 2db5 d10a     .uUZ.;.<w..x.-..
 800d3a0:	8c59 c279 f0aa df97 ef52 885a 8605 3313     Y.y.....R.Z....3
 800d3b0:	39ee 2e16 6309 5904 3525 989c face 9c1f     .9...c.Y%5......
 800d3c0:	0d9e 142a 4f1d 6b02 f340 8e7d cf15 2873     ..*..O.k@.}...s(
 800d3d0:	38b5 fa00 bc35 9bee a12c 8331 b78a 2fb8     .8..5...,.1..../
 800d3e0:	0da6 5a94 68b1 e24f 53df 1e2b 27ea e7d0     ...Z.hO..S+..'..
 800d3f0:	9b58 7614 6bc9 1bf4 90c9 947a 0407 8d4c     X..v.k....z...L.
 800d400:	5e69 bccf 69e7 56a3 36df 6bf4 1e68 a57c     i^...i.V.6.kh.|.
 800d410:	0f9e ce2c bbe5 5eca 2f11 f324 60f4 a5a4     ..,....^./$..`..
 800d420:	c6ec 64fb 05d4 f1fe 2175 e074 84fe dc0c     ...d....u!t.....
 800d430:	83e0 dbeb 579e 5807 d532 3f1b a0f6 2d67     .....W.X2..?..g-
 800d440:	b8e1 df58 e836 bea9 7709 a4ea 3609 3a8d     ..X.6....w...6.:
 800d450:	ad67 8c69 ec37 daab 4e1a 7970 9cb7 179f     g.i.7....Npy....
 800d460:	d692 6635 f138 ee27 342b 6789 1bf8 a108     ..5f8.'.+4.g....
 800d470:	3947 d525 61f3 6997 1fcc 5d7c cfbc 8dd5     G9%..a.i..|]....
 800d480:	d79d 3c03 9dd4 c55e 5903 685c db0d 60a9     ...<..^..Y\h...`
 800d490:	937c 2900 abd5 f59e dfc6 0f22 6e4d 5bf2     |..)......".Mn.[
 800d4a0:	a6ff e51d d49f 5f58 dc1f e6fc 29be 8008     ......X_.....)..
 800d4b0:	454a 42e5 b34a c273 cf15 e6f1 fcf9 a0e6     JE.BJ.s.........
 800d4c0:	7cd2 e03d 7c55 1484 e55a 337e da23 cf67     .|=.U|..Z.~3#.g.
 800d4d0:	a4f8 14b0 b962 ccd9 f5b6 7f9d 70f9 d048     ....b........pH.
 800d4e0:	b80d 7ec7 a947 e8a0 e60b a6cd 82b3 6a87     ...~G..........j
 800d4f0:	578a ecff ff0c eccc 372e 6fbf 4582 9d68     .W.......7.o.Eh.
 800d500:	1535 f8ec 47e1 7aef 4f16 398e 8462 94dc     5....G.z.O.9b...
 800d510:	e18a 18b7 3a59 4348 707a da69 a02a d5da     ....Y:HCzpi.*...
 800d520:	d67a 9ae7 8246 3d96 67fb f867 1e1a 01eb     z...F..=.gg.....
 800d530:	d893 1b00 5bd3 d88b c7a0 c972 b233 780b     .....[....r.3..x
 800d540:	a368 664d 191c 8563 b2b7 e4b4 9bc3 04de     h.Mf..c.........
 800d550:	5219 7317 d893 54d7 b17f 7ed9 e817 6ae7     .R.s...T...~...j
 800d560:	df65 98ac 4f21 b3f9 8917 da25 da68 ba3b     e...!O....%.h.;.
 800d570:	842e f3ee af84 5b50 f1bd 85e7 7ae6 d3b8     ......P[.....z..
 800d580:	68fa 2149 7b20 30f6 2cf5 71a2 8ff9 f7c9     .hI! {.0.,.q....
 800d590:	ce49 3501 4ec0 f6bc d46b 80e2 c78a 473e     I..5.N..k.....>G
 800d5a0:	f240 b68f 73bc c3fe 9688 e1bc d6e0 ecf4     @....s..........
 800d5b0:	3e73 54d4 8efe 9fd0 e317 3ae8 7453 41e4     s>.T.......:St.A
 800d5c0:	d9ea 0e82 cb59 7157 ff2a 4d9f 99eb fe67     ....Y.Wq*..M..g.
 800d5d0:	b380 ad3c 3897 f6a0 c109 ada6 75ef ae81     ..<..8.......u..
 800d5e0:	19c3 c7aa 9eb3 522d 5227 7b33 a137 d0ef     ......-R'R3{7...
 800d5f0:	09c3 f716 0fb1 3713 d194 cbc1 f402 c1b0     .......7........
 800d600:	3966 5a61 df98 75ac 8487 ce3c f4a1 b1c6     f9aZ...u..<.....
 800d610:	975c 6adc 3d4e eea2 5e32 373b 3e7a 648c     \..jN=..2^;7z>.d
 800d620:	a685 e7d8 c86a 87a5 d444 6305 efe7 b228     ....j...D..c..(.
 800d630:	09c5 1303 1b90 7342 4e35 73d9 635e ab8c     ......Bs5N.s^c..
 800d640:	4761 7a0e 73ee 5c3c e31b af9a 5ec8 4a96     aG.z.s<\.....^.J
 800d650:	a635 e51d ebbd 8059 9bc4 bbd8 a60b c120     5.....Y....... .
 800d660:	e8f4 e908 1f97 072a 84e7 e586 ac6a cd7d     ......*.....j.}.
 800d670:	0fe6 e73d cecf cde2 e790 b3fe 4c49 6edb     ..=.........IL.n
 800d680:	3a6d 02bc 55d5 7bda 1a27 0970 8fbb 57d0     m:...U.{'.p....W
 800d690:	8835 6002 eb32 7a61 2067 6d31 f997 8c98     5..`2.azg 1m....
 800d6a0:	3f27 cdd3 0e7a f02d c054 9d5c bde9 a35f     '?..z.-.T.\..._.
 800d6b0:	c3e7 ae52 cb35 0fb0 4208 fd9e d033 b9b3     ..R.5....B..3...
 800d6c0:	3226 31b5 16b5 ed6d 13d0 f54d cae2 a126     &2.1..m...M...&.
 800d6d0:	2efd d76c 1e84 c12e ca34 d514 271c 0b4c     ..l.....4....'L.
 800d6e0:	f475 78b3 4173 651f e6bd 1416 cc62 2f43     u..xsA.e....b.C/
 800d6f0:	85d3 196c 4e51 8cf1 d7bc 7a03 04d6 c577     ..l.QN.....z..w.
 800d700:	32b8 316d 06bd 9b9b 34ff 74b7 a441 7f79     .2m1.....4.tA.y.
 800d710:	a239 682c f372 f927 0953 bc8a e024 e984     9.,hr.'.S...$...
 800d720:	7cc8 9a93 deea 6936 ebc1 66fc 3fcd 0c93     .|....6i...f.?..
 800d730:	ff9c 784a 96cb 624e 8cbb 3eb7 907d 398a     ..Jx..Nb...>}..9
 800d740:	78ae ac47 3d05 897b ccf4 3dad 8c95 b113     .xG..={....=....
 800d750:	048f ed6e 62e6 e807 a7ab 0af2 86f1 e8a4     ..n..b..........
 800d760:	d2e5 41e9 5d4c 7fd5 e65d 8aeb af39 3452     ...AL]..]...9.R4
 800d770:	c270 940c 9b56 39da cf3d 9f09 8259 f54a     p...V..9=...Y.J.
 800d780:	00f4 bda3 6879 9ac0 da7a 8500 eec0 2b7f     ....yh..z......+
 800d790:	3768 8ffa b216 5667 901c 5dc5 33db 1f42     h7....gV...].3B.
 800d7a0:	7d2b 014f 6dbf 3373 fb79 9cc6 cd35 1bd0     +}O..ms3y...5...
 800d7b0:	278f 6215 8b24 82e5 21ac a84d 7e84 9f85     .'.b$....!M..~..
 800d7c0:	97f1 c811 7e21 10b4 9b2d 58eb 9af1 1b3f     ....!~..-..X..?.
 800d7d0:	71fb 6287 40fa 93e9 0ec7 a79d 70e9 d569     .q.b.@.......pi.
 800d7e0:	1761 aa92 797e 4548 fabe 6d75 8130 f3e7     a...~yHE..um0...
 800d7f0:	27ad 8c2e 3d0b 637b 26cb 5375 d5c6 79cf     .'...={c.&uS...y
 800d800:	d1c8 4d6a c2e6 46d3 f17f 28e2 3381 b41b     ..jM...F...(.3..
 800d810:	876d 15f6 c537 3521 b46d cd8e b77c 3692     m...7.!5m...|..6
 800d820:	0100 37ae c81e c336 20c7 7b9b cdad 55d5     ...7..6.. .{...U
 800d830:	b2c1 f37c 4b14 8ac0 6e43 e1dd edbe d19b     ..|..K..Cn......
 800d840:	9692 85c7 2688 c099 5c5b 9a41 3157 7319     .....&..[\A.W1.s
 800d850:	c342 45f9 f8cf b5a4 04f5 3d30 765c 4927     B..E......0=\v'I
 800d860:	b4d6 abcf d3f8 18f4 4cd7 144d f6f6 3a9d     .........LM....:
 800d870:	3111 79f8 6da0 52e1 fc73 b7cf 962a ddbf     .1.y.m.Rs...*...
 800d880:	f648 e451 5987 6a6c ef38 4fde 3d95 d3e3     H.Q..Ylj8..O.=..
 800d890:	e65e 080f 9d59 5ee3 35ee 37cc 3977 e95c     ^...Y..^.5.7w9\.
 800d8a0:	737d 44b4 dea6 c790 38db 482f 7511 8b5e     }s.D.....8/H.u^.
 800d8b0:	5da8 0de5 79e1 0df1 2ad9 02da 8a64 0f4f     .]...y...*..d.O.
 800d8c0:	45dc c04d 70d1 8048 0a66 754d 0267 5f2e     .EM..pH.f.Mug.._
 800d8d0:	b480 823b f157 f411 f779 d16e d3d0 0c0b     ..;.W...y.n.....
 800d8e0:	e3de 90ea ae3a 34c6 a8c6 ee38 b0e8 4e73     ....:..4..8...sN
 800d8f0:	f162 6ee4 507e bb71 cbf3 719e 2ef6 eef3     b..n~Pq....q....
 800d900:	eaac fe51 c7bb 7d6e a560 7fb2 0a2e 9846     ..Q...n}`.....F.
 800d910:	c49d a09e e6dd 7a69 f729 e8bc 6a2b 960c     ......iz)...+j..
 800d920:	0c03 56dc d050 f5ce cb4c 5c47 d476 9446     ...VP...L.G\v.F.
 800d930:	ede3 c98f c4e1 de6e 9769 29bf b730 d5f2     ......n.i..)0...
 800d940:	caf6 413c 6e9a d4b4 dc55 48aa 4446 97f3     ..<A.n..U..HFD..
 800d950:	a44f 7e0d e4ac 1e2b 1f6f 0333 946c 14db     O..~..+.o.3.l...
 800d960:	a54e e571 361f 2ffa 6199 ba0e 0209 fba4     N.q..6./.a......
 800d970:	6959 79ef ab8d 9bfc 07a7 6423 3b0b ada7     Yi.y......#d.;..
 800d980:	bd67 8c6f 35b2 f5bb fe24 3122 c189 4e1a     g.o..5..$."1...N
 800d990:	aeb4 3563 f33d dd15 9ab1 d5c8 febf 0dfd     ..c5=...........
 800d9a0:	9c39 9ef8 e59a 639a 4ad0 c71b f6db f776     9......c.J....v.
 800d9b0:	6589 ef51 df67 9094 0a5d 8229 c034 e62e     .eQ.g...].).4...
 800d9c0:	d70e a53e fb20 fe0a 3c67 e249 915f e907     ..>. ...g<I._...
 800d9d0:	082b 7822 37c6 962d 7664 14c9 39da dc49     +."x.7-.dv...9I.
 800d9e0:	fd7d f64d 071c e55c 9e13 7757 1ff3 ee3d     }.M...\...Ww..=.
 800d9f0:	019c cbb2 2ab6 fd2b b3d0 aff6 6c49 96d4     .....*+.....Il..
 800da00:	e36b 30aa 0afa 15ff 9ac5 5433 bcb3 694e     k..0......3T..Ni
 800da10:	a9dd d62e bc03 9eb6 eb50 135a 5cc9 bad0     ........P.Z..\..
 800da20:	73cb 3adc 91dd 82f9 624f fcf5 8fc7 ffc9     .s.:....Ob......
 800da30:	b8f9 6f43 13f0 cdea 7d7d 8755 66d8 db12     ..Co....}}U..f..
 800da40:	bba1 ee5d 959c 7056 2fdd 3f7d e063 d782     ..]...Vp./}?c...
 800da50:	031c 8a9b 76f2 d1bb ea6d 17d9 d67c 7225     .....v..m...|.%r
 800da60:	90f4 6daa 81ff 4bbd 2f3c b3d8 d54f b497     ...m...K</..O...
 800da70:	31ce 0e3d f0c7 7e27 0f94 9e79 6afa 645e     .1=...'~..y..j^d
 800da80:	a774 f416 d113 9c57 29ce fbc4 d3a4 879d     t.....W..)......
 800da90:	cc4c 8ccb f58f af97 4ac7 1305 15e7 45e2     L........J.....E
 800daa0:	23a2 22b3 ebb8 a884 9e98 37e7 d8af 4ab3     .#.".......7...J
 800dab0:	5c75 c999 6179 86aa a2cf a76c 24d4 e073     u\..ya....l..$s.
 800dac0:	f496 fa0c dd8f d156 2169 be40 1140 fba2     ......V.i!@.@...
 800dad0:	eeac a4b9 ce0d f191 37a0 a4ae be60 d090     .........7..`...
 800dae0:	9f6f 0eff 6c74 5b42 8e11 a998 4b2c 9bb8     o...tlB[....,K..
 800daf0:	ec49 7f8d ed4d b4d0 3d70 3b27 0328 2077     I...M...p=';(.w 
 800db00:	23a0 682e 346e 364d 3d37 35e6 f3ae 2d88     .#.hn4M67=.5...-
 800db10:	c7e8 b78c 5a2c fc6f 4659 f1b0 2528 7833     ....,Zo.YF..(%3x
 800db20:	7a4b 9c36 e8c0 4913 7176 a07f 07a6 c031     Kz6....Ivq....1.
 800db30:	ee52 e9b4 00a1 e906 b399 0937 64ac b9d3     R.........7..d..
 800db40:	f67e 80f4 5bd0 36e3 1270 4cd9 831b 984a     ~....[.6p..L..J.
 800db50:	65db 64de 8ee3 ec56 8ae6 b127 86dc 3570     .e.d..V...'...p5
 800db60:	6356 598c d80e a622 13a9 ddd1 d3ec d8a6     Vc.Y..".........
 800db70:	c1e1 bf83 bfc9 e8c9 0e7b bc11 b2f3 ca3c     ........{.....<.
 800db80:	3bba e427 6e35 cf47 0f80 1dcb 47b2 1957     .;'.5nG......GW.
 800db90:	dd9e c98f 52d1 b3f3 8474 b9a1 d660 0880     .....R..t...`...
 800dba0:	4303 66ba 8488 372e 15fb c48d b7dc ca76     .C.f...7......v.
 800dbb0:	8970 ffa3 cd67 561b fbc4 34e4 c1b5 b65f     p...g..V...4.._.
 800dbc0:	8069 3d07 4242 7016 25cc 7587 73ab 1775     i..=BB.p.%.u.su.
 800dbd0:	ae32 e57a b561 ca3c b1ba 6300 6f06 cf49     2.z.a.<....c.oI.
 800dbe0:	1c48 8577 284b 5199 ebee f81a 5e22 763c     H.w.K(.Q...."^<v
 800dbf0:	08c6 dd16 334d c6f7 e13f d4d3 f228 b686     ....M3..?...(...
 800dc00:	76f4 a3d5 2f20 5216 a469 8b63 8914 f37b     .v.. /.Ri.c...{.
 800dc10:	6a6a 7deb 3d72 5c27 75c1 d09a d9fa f278     jj.}r='\.u....x.
 800dc20:	e245 ed33 6457 c717 b9e2 701e cf43 c308     E.3.Wd.....pC...
 800dc30:	f457 7986 3b01 5d27 2a77 3245 276f 000e     W..y.;']w*E2o'..
 800dc40:	57de 1337 92a4 a439 0c70 2278 98de 1910     .W7...9.p.x"....
 800dc50:	a573 2b09 590f 2a76 c1bf e82f f3cd def5     s..+.Yv*../.....
 800dc60:	b410 7653 9b2b af82 2010 d761 f56f 7d8a     ..Sv+.... a.o..}
 800dc70:	724c ff79 4c25 c911 59a8 c3a8 59b5 1557     Lry.%L...Y...YW.
 800dc80:	af12 e6fb 8dec 410e dcc9 a713 b23c c495     .......A....<...
 800dc90:	e193 4cba fb75 9e56 d5b6 546b f8ef 7cb9     ...Lu.V...kT...|
 800dca0:	45c8 968e 9141 4bd5 f012 691b f38f 43f3     .E..A..K...i...C
 800dcb0:	e82a 3369 1647 cec8 1172 d2b5 9542 3240     *.i3G...r...B.@2
 800dcc0:	f417 32ee efce 1dd0 66e9 31bd d5bb 01f3     ...2.....f.1....
 800dcd0:	c8f6 0b85 6114 2964 2639 7c9e d897 c7a1     .....ad)9&.|....
 800dce0:	605d 78da 0dc5 bd9d 7b19 3199 8dd5 5237     ]`.x.....{.1..7R
 800dcf0:	0d6f 2827 deba 9aac 4b74 19fe 5a9b d576     o.'(....tK...Zv.
 800dd00:	3b49 02a1 cd4a 0e1f 7111 d923 7ab7 7ae4     I;..J....q#..z.z
 800dd10:	ba9a c016 1071 3d51 e822 139a e9da 58c1     ....q.Q="......X
 800dd20:	9a69 8852 e976 f9d8 8d71 9750 d879 7d08     i.R.v...q.P.y..}
 800dd30:	8785 c79e 1900 6175 f6d1 f33c dd3b 0ebc     ......ua..<.;...
 800dd40:	2305 11ec ca2d 32ca f1d4 247f 36f3 d9ec     .#..-..2...$.6..
 800dd50:	2030 bb2f 0dc0 0c65 1f9a acb1 32d9 b5e7     0 /...e......2..
 800dd60:	5cc3 bb36 6695 8999 5ea0 ca3f 8b36 583f     .\6..f...^?.6.?X
 800dd70:	6ea9 1119 1055 179f b3a6 89df 78db e33a     .n..U........x:.
 800dd80:	df49 a395 290a b9eb f278 e40f 475d e61a     I....)..x...]G..
 800dd90:	bd6b d3f7 f4de a1a2 12db f96a ce5e 7de1     k.........j.^..}
 800dda0:	5832 ad87 60ae 6f86 9ec1 f891 db00 cd18     2X...`.o........
 800ddb0:	a611 765c a62d 19e6 a514 b8b8 36d1 7162     ..\v-........6bq
 800ddc0:	5142 d9cd f479 91dc bc73 dd7b 4d96 00c2     BQ..y...s.{..M..
 800ddd0:	5d8e 798e 6d9b e3cd 3e77 91aa e6ec 6c25     .].y.m..w>....%l
 800dde0:	558d 996d 2b03 32f5 5ff3 260d 648a 78cf     .Um..+.2._.&.d.x
 800ddf0:	758e 29b1 424c 15f3 e9bd 6f45 621c ebce     .u.)LB....Eo.b..
 800de00:	4d16 0732 aeda 2f67 6f12 3748 23f5 5f46     .M2...g/.oH7.#F_
 800de10:	0211 13e4 cd64 3cc6 5af3 04d4 0cfa 3ea0     ....d..<.Z.....>
 800de20:	ccda 8251 ddcd 8173 5297 56a9 c790 a06f     ..Q...s..R.V..o.
 800de30:	729d 0e87 ef90 3d93 bd6d d756 f817 17d1     .r.....=m.V.....
 800de40:	a0d6 1d52 c33a dc78 43a1 53aa d172 5cfb     ..R.:.x..C.Sr..\
 800de50:	b45d 6e6e 701c 1582 5d4f 56dc 3517 bd7f     ].nn.p..O].V.5..
 800de60:	7d4a 791b 125a 15f7 4f1a 0092 caf3 0d0e     J}.yZ....O......
 800de70:	a39d 754b c73d 24e6 cda6 d371 9fd4 3378     ..Ku=..$..q...x3
 800de80:	1a57 52ed 4685 5593 f212 f789 7084 a289     W..R.F.U.....p..
 800de90:	9715 7e19 35bb 209c 8ef1 4774 4d86 e539     ...~.5. ..tG.M9.
 800dea0:	2cd8 706b 7e29 f462 6439 9ed1 0fc4 2889     .,kp)~b.9d.....(
 800deb0:	9cef dc5d bc14 69e6 5aeb d304 a65f 6f68     ..]....i.Z.._.ho
 800dec0:	c0d9 b278 06f3 7bc3 f5fb bc0c 4359 5c6a     ..x....{....YCj\
 800ded0:	6451 658c 100e 3bef d132 6b52 7fd3 5935     Qd.e...;2.Rk..5Y
 800dee0:	bfd0 bb89 3ef9 7492 6bad b3d0 ccea 5109     .....>.t.k.....Q
 800def0:	4330 51e5 2a76 280b de8b 08af 5d74 ae1d     0C.Qv*.(....t]..
 800df00:	654d 179f 38e6 185c 4760 f6b2 84bd f950     Me...8\.`G....P.
 800df10:	b95f bbc2 4f03 f823 4b16 2eb9 df07 62a2     _....O#..K.....b
 800df20:	c67a bedb 3f91 c9ab 3e96 79cb dceb 1278     z....?...>.y..x.
 800df30:	f7ff 391b c93f b768 c67f fd12 c6c5 1413     ...9?.h.........
 800df40:	6a95 8ca8 dee5 a127 daf6 69ae c94d a88c     .j....'....iM...
 800df50:	e29b 1311 bf20 c3e0 1e89 c717 07fa 59d6     .... ..........Y
 800df60:	b274 1512 f4f3 a660 cf49 eaef 4daa ac2d     t.....`.I....M-.
 800df70:	70e7 54ee 509a 7557 9f46 04d0 8661 d7b2     .p.T.PWuF...a...
 800df80:	3608 d575 668f 0d8c 8461 3a82 d068 7221     .6u..f..a..:h.!r
 800df90:	78a9 6fae 6d46 c3b0 eaa4 f89e 63d2 f717     .x.oFm.......c..
 800dfa0:	4ccb 5af4 febf 9b7e 00e3 9f98 dff8 3a2e     .L.Z..~........:
 800dfb0:	17a5 28f4 9c8a e37b c87d b4a2 3b86 4579     ...(..{.}....;yE
 800dfc0:	7dcc 1114 137e d947 1ce9 aa9b 8fd7 5d73     .}..~.G.......s]
 800dfd0:	300b 2fda d3ff 68e1 1fa1 6bcb faf7 048b     .0./...h...k....
 800dfe0:	63f4 6f1c 09ef e57e ffc2 20ac b26f a1d3     .c.o..~.... o...
 800dff0:	3186 5d89 dbc3 3b46 f1f7 d436 473a 4eb2     .1.]..F;..6.:G.N
 800e000:	c6bd 79de ec77 8dfa 8101 1bdb e2ce a4c7     ...yw...........
 800e010:	7db6 e3d5 6fde dd6b e909 b20d 8dfa 46f5     .}...ok........F
 800e020:	0432 2471 1afb 278b 988f cff6 ef9e 319b     2.q$...'.......1
 800e030:	5fcd f9c6 bca3 e6b2 8b6c c260 beb4 7c1f     ._......l.`....|
 800e040:	5b2e 2e06 5f34 ee55 bcb1 b7b1 9054 8415     .[..4_U.....T...
 800e050:	5290 a530 e5ea 297b b519 c7f8 1aee db6a     .R0...{)......j.
 800e060:	af57 6320 e20a f534 0e2a 6f77 36dc e1bf     W. c..4.*.wo.6..
 800e070:	1f9d 2edd 4b62 5e1b 2459 63a0 eaff 56b4     ....bK.^Y$.c...V
 800e080:	f37b df1a 2089 a13b ca35 54f4 88cc 63e2     {.... ;.5..T...c
 800e090:	fc49 7c55 da9a c8f4 d637 2a48 6326 2a0c     I.U|....7.H*&c.*
 800e0a0:	28b3 7036 31f6 e13e b2f5 973d a225 eb36     .(6p.1>...=.%.6.
 800e0b0:	0f0f 9427 8a35 b20e a4df 4d09 0b32 82c6     ..'.5......M2...
 800e0c0:	531e 6a43 c7fa 2df3 7b19 3b0e cf67 eb87     .SCj...-.{.;g...
 800e0d0:	567a 12ad b85a 10a4 50af 3e64 a5c7 f66d     zV..Z....Pd>..m.
 800e0e0:	af79 2cf6 b25c 33d3 1af0 4d02 f146 0be7     y..,\..3...MF...
 800e0f0:	51f8 57d2 ad9e c5f6 d001 ee21 b386 319a     .Q.W......!....1
 800e100:	1470 bc01 5982 7658 25c1 a35b a917 fba0     p....YXv.%[.....
 800e110:	27b3 3b4c 06ce 5742 b389 6d9e 6319 b725     .'L;..BW...m.c%.
 800e120:	f933 e83d 041a 2e48 e61f 65fc 2f42 fb18     3.=...H....eB/..
 800e130:	02c6 acb2 d2e1 9e4e 5fcb 5020 3b20 05c1     ......N.._ P ;..
 800e140:	b81c 6f74 19ea 48b0 a11c 6c3d b138 0948     ..to...H..=l8.H.
 800e150:	33f5 de46 33fd 7b07 511e c635 d79b d500     .3F..3.{.Q5.....
 800e160:	cbda 64de 6da1 8e7d 12ef 57d3 26aa 2276     ...d.m}....W.&v"
 800e170:	8699 8eb4 fdee ec6b ed33 c395 52a9 37dd     ......k.3....R.7
 800e180:	b418 1d08 df7e f632 7df5 7eb3 6976 0f55     ....~.2..}.~viU.
 800e190:	4e73 c87d 09c3 a15f 3211 9744 e4bc cb02     sN}..._..2D.....
 800e1a0:	fa06 dff9 b566 32fc a43f 196c b305 6560     ....f..2?.l...`e
 800e1b0:	8244 462c 042b e9b0 0af8 b2fe ec64 5b9b     D.,F+.......d..[
 800e1c0:	5f86 71de f9f0 bed0 d4c9 a7cb 09ef 247d     ._.q..........}$
 800e1d0:	c6ec 76da 69bd 8a8f 7e77 0774 db3d 37d2     ...v.i..w~t.=..7
 800e1e0:	6f45 17b8 e2af 42ff 5e0d 8f8a d5db 8db7     Eo.....B.^......
 800e1f0:	54bc 1712 f0dc c42b 60d4 0bf1 22fe c811     .T....+..`..."..
 800e200:	4378 979e 1dd1 a08c 383b ea56 9f67 9e17     xC......;8V.g...
 800e210:	b517 feed 2ce2 8827 ed31 461f 6abd cc33     .....,'.1..F.j3.
 800e220:	3a24 e75d 3ae3 f577 a4aa 35d1 ee72 823d     $:]..:w....5r.=.
 800e230:	e4d9 d9b7 05e7 0a38 d2c6 21b1 e715 6635     ......8....!..5f
 800e240:	fa91 9674 e965 7f8d ed4f 67e6 cb4b b07c     ..t.e...O..gK.|.
 800e250:	e544 0715 e7af f635 8ebc 57e6 cf90 ca39     D.....5....W..9.
 800e260:	e442 2cf4 9753 b2e5 3985 fb61 c3b9 754a     B..,S....9a...Ju
 800e270:	3cb0 f39d 73b6 9d42 a2f3 8373 4b69 105f     .<...sB...s.iK_.
 800e280:	80cc c1cd bbd9 33d8 2ce7 e3a4 f82f 2940     .......3.,../.@)
 800e290:	d0d2 bb93 8429 2a7e b985 6623 aac6 c362     ....).~*..#f..b.
 800e2a0:	d66c f624 a931 5310 51d4 8c7e 113b 6fe7     l.$.1..S.Q~.;..o
 800e2b0:	754c f4c4 0763 c0a4 49f7 b15f d611 5490     Lu..c....I_....T
 800e2c0:	4415 f90c f5e1 5fde 5bcb 50cc ce51 2f2f     .D....._.[.PQ.//
 800e2d0:	eb20 992a 08e8 960f 2d79 201f ceaf f626      .*.....y-. ..&.
 800e2e0:	7ba0 95fa 8850 b84f 7df3 1e43 5d63 68f4     .{..P.O..}C.c].h
 800e2f0:	7aa9 512a e879 fb48 9817 bebe cc71 719e     .z*Qy.H.....q..q
 800e300:	1c0f d131 6a23 c7a7 345e b514 2fe4 2f2c     ..1.#j..^4.../,/
 800e310:	cff2 8e5a 8603 2f13 28c9 86e7 a3c3 b160     ..Z..../.(....`.
 800e320:	4352 19b7 7396 c9e3 bb5d 66d2 8948 ebf2     RC...s..]..fH...
 800e330:	3639 9c35 7eb8 7b45 b0e3 cca7 fd50 4145     965..~E{....P.EA
 800e340:	d79c 672e 162a cd74 2261 53ea feaa bd5d     ...g*.t.a".S..].
 800e350:	802c 34d9 0750 09b3 a3ce 4323 2bd1 60fc     ,..4P.....#C.+.`
 800e360:	c179 4efa ecc6 2f2e 1473 ddfd a726 d3d2     y..N.../s...&...
 800e370:	5af0 7cf6 9678 63b5 605d 5a0c ea84 c7da     .Z.|x..c]`.Z....
 800e380:	7424 5cb7 7abd ccad 3ba3 aa66 430d 780a     $t.\.z...;f..C.x
 800e390:	2b62 3c81 45cc 5ad5 396a 31af 2189 c65b     b+.<.E.Zj9.1.![.
 800e3a0:	e9bb 007d e13d 7818 fb9e c69a 84c5 6cab     ..}.=..x.......l
 800e3b0:	c748 738c e7f5 b215 232e 70d9 9be9 3e74     H..s.....#.p..t>
 800e3c0:	25df 839b 2c65 7f67 dc9d cacd a648 0620     .%..e,g.....H. .
 800e3d0:	552e 7a75 1d2c 211b 457d ec5a 2e56 84ce     .Uuz,..!}EZ.V...
 800e3e0:	5631 3784 ebe4 6616 7bac 54e3 543e abb6     1V.7...f.{.T>T..
 800e3f0:	d664 cee2 f8de d121 9c59 9abf 320f d6bd     d.....!.Y....2..
 800e400:	c69d ea6c 3501 f981 75a7 988f 0a51 ff81     ..l..5...u..Q...
 800e410:	1b60 5a61 6bcc 81fc 654d 7e71 c5c1 280e     `.aZ.k..Meq~...(
 800e420:	e755 20d5 687b a55d a6d1 8e71 4319 d610     U.. {h]...q..C..
 800e430:	6e73 4a6a 902f 9b5d 70a6 a43e df80 4055     snjJ/.]..p>...U@
 800e440:	7fd7 b284 7c9b ec06 13c8 9957 8895 bc7a     .....|....W...z.
 800e450:	3efd ae79 5f63 e590 960c 2104 48a2 e657     .>y.c_.....!.HW.
 800e460:	a17c 6947 63c6 4d3f c56d 0393 8725 dc7d     |.Gi.c?Mm...%.}.
 800e470:	571c 198f 7498 de45 95ed c959 3b4a 1cfb     .W...tE...Y.J;..
 800e480:	c8af 1eaa bf64 8a7a e205 a3c9 3b1f d327     ....d.z......;'.
 800e490:	7d42 37b3 12ce 699f 705a 9d57 0984 40d4     B}.7...iZpW....@
 800e4a0:	b416 28e0 ac8f 9bbe 5cb7 ef7a 889e dce5     ...(.....\z.....
 800e4b0:	d847 d893 b121 a793 9885 aab6 e5fb da30     G...!.........0.
 800e4c0:	9ec9 e265 9bc9 edbb 38ab 8cc7 eabb df16     ..e......8......
 800e4d0:	5737 b004 9324 4758 8766 968e 904e 94c5     7W..$.XGf...N...
 800e4e0:	a0eb c464 af74 f5bd 2bb5 16fa 5ef9 f74e     ..d.t....+...^N.
 800e4f0:	325d febb 3d0e 5069 de45 b4bc 5427 e73c     ]2...=iPE...'T<.
 800e500:	a369 f9b6 f3b3 3c6f 183d bca1 cd9c 140b     i.....o<=.......
 800e510:	9e1b 3588 dd9f 5f7b f810 80fe e634 662e     ...5..{_....4..f
 800e520:	37dc c44e 0a11 673a a917 526f 2873 fb9f     .7N...:g..oRs(..
 800e530:	9766 21ac b80f 89a7 7ba3 7682 40d0 bfb6     f..!.....{.v.@..
 800e540:	25d8 b4c7 ad09 8cab 410b 9776 cbe9 89fe     .%.......Av.....
 800e550:	f65f 27e7 a0b1 69cb 6022 a5fb a9e8 c72c     _..'...i"`....,.
 800e560:	8f20 b15f f3df cdf7 e913 43ad d2f5 c579      ._........C..y.
 800e570:	8d93 c467 6f60 0b06 150d 413e 473c 9414     ..g.`o....>A<G..
 800e580:	dbbd 52b3 a423 4209 b66f f48f b17c f3a9     ...R#..Bo...|...
 800e590:	50ea 84c1 e7ae 8f66 386f 91d1 ff06 5e77     .P....f.o8....w^
 800e5a0:	8773 23c5 8699 7b58 030a 32e4 2cdf 64bb     s..#..X{...2.,.d
 800e5b0:	0b4c 88a2 19be ab2d 982d c13a b372 ce56     L.....-.-.:.r.V.
 800e5c0:	d194 8cb7 0541 5b69 3769 9d3f 4885 7602     ....A.i[i7?..H.v
 800e5d0:	4040 7790 268b 3694 a44e 614d ab5e 8887     @@.w.&.6N.Ma^...
 800e5e0:	5971 2d08 d1e8 59a2 f65c e342 01e3 4244     qY.-...Y\.B...DB
 800e5f0:	74e8 ae81 0bb4 2dd4 3c43 2866 877a f2a6     .t.....-C<f(z...
 800e600:	fd14 0f39 ed3f 3fa0 5839 6ff0 f7e8 f0cf     ..9.?..?9X.o....
 800e610:	d66f ecbf 77e4 bfac 7951 5198 346e c07b     o....w..Qy.Qn4{.
 800e620:	38e8 9f8a 1a29 093e 47de 3ed5 f6a9 e80d     .8..).>..G.>....
 800e630:	9717 bf47 37c3 bd9e b286 bf3e 37f6 3b9c     ..G..7....>..7.;
 800e640:	90f7 1506 715f fa86 729e 2597 e881 23bc     ...._q...r.%...#
 800e650:	44b3 4b87 0a83 9363 bd1b 162e 7396 7a1e     .D.K..c......s.z
 800e660:	c06b 6b33 a3b6 1f71 659d 23c0 0d86 8f64     k.3k..q..e.#..d.
 800e670:	d70f 9976 1e0d 01a6 cdf6 b982 cc65 7b6b     ..v.........e.k{
 800e680:	7f62 a391 b3a7 47d0 0cd1 1137 bfbc abf1     b......G..7.....
 800e690:	e324 5a54 90f7 ea73 3f8d 474d 3739 453c     $.TZ..s..?MG97<E
 800e6a0:	e432 9120 04cf 91cf 70af 38ce 6fb3 eaae     2. ......p.8.o..
 800e6b0:	be84 168a 2da1 8468 80be 7116 0bf6 277e     .....-h....q..~'
 800e6c0:	9fac b556 cfda aaf0 bfda b634 15e7 1ff3     ..V.......4.....
 800e6d0:	7a06 7a35 eae7 a7d9 fbc0 ce17 2dbe e3f6     .z5z.........-..
 800e6e0:	cfd3 7696 67f1 df4c cfd2 7f63 bfa8 4a9d     ...v.gL...c....J
 800e6f0:	ecfd f522 4332 efe2 fb6c 6a69 a299 4900     ..".2C..l.ij...I
 800e700:	63d1 a0dc 1842 e372 520b 2abb d226 2b64     .c..B.r..R.*&.d+
 800e710:	c8c3 9d12 78ec 6c93 16ed bcb2 ab47 be7d     .....x.l....G.}.
 800e720:	27de 52df e2be ff5f 9c4e b8d5 660a 88da     .'.R.._.N....f..
 800e730:	50a9 5a0f 6fe6 eea3 1845 a5b3 7d66 d025     .P.Z.o..E...f}%.
 800e740:	7e99 e436 b272 ae50 a90e 22be 8854 a215     .~6.r.P...."T...
 800e750:	18bf d26a bddb 293f 67a0 a421 09ec 0bcf     ..j...?).g!.....
 800e760:	5433 5480 3608 9e45 28e1 8a01 9b12 8852     3T.T.6E..(....R.
 800e770:	9997 2c91 9868 4e21 5ba8 75ae 890c 6ff9     ...,h.!N.[.u...o
 800e780:	28ca 91db 1579 84ff 5b03 b37b 2cfc be8c     .(..y....[{..,..
 800e790:	75cc 7690 efba 2efe 3892 8746 cbb9 536c     .u.v.....8F...lS
 800e7a0:	06fb f681 dbd2 aea8 d5ca d688 7ec9 a269     .............~i.
 800e7b0:	b7b7 fe37 e089 5398 3dc9 032e f863 47cb     ..7....S.=..c..G
 800e7c0:	8879 3bbf 0332 71a5 9ec7 9fee a04b 3866     y..;2..q....K.f8
 800e7d0:	45a1 eed4 2d32 4b46 f63e d998 b865 f3fc     .E..2-FK>...e...
 800e7e0:	af82 b808 fe70 4872 5719 f416 7366 f3ab     ....p.rH.W..fs..
 800e7f0:	b46a 5104 e5a6 c84b 62cd 40a9 c5b5 1b2b     j..Q..K..b.@..+.
 800e800:	f5cc 9c35 8850 8623 2716 00ee 1dfb deea     ..5.P.#..'......
 800e810:	ccbb c5ff 3ddd 301f f5ef 70bc d07a 155c     .....=.0...pz.\.
 800e820:	d18e 910d 7fca be4c 3c48 04cb 114b 3357     ......L.H<..K.W3
 800e830:	3feb 1497 ddd0 688d cae3 1290 2352 84ea     .?.....h....R#..
 800e840:	d506 6f6a 7dcf 8b4c 5072 8dfd d727 df73     ..jo.}L.rP..'.s.
 800e850:	e6c4 9b39 4df6 9a43 14f6 d753 4f5b 7fe2     ..9..MC...S.[O..
 800e860:	7d60 5f59 f4f1 39a0 48cc b22f fa6f 9ae5     `}Y_...9.H/.o...
 800e870:	69bd 5474 b730 2c1c 3c85 e8a0 ba32 5120     .itT0..,.<..2. Q
 800e880:	d167 18d5 a437 b7ca 1e70 82bf b4c4 6b39     g...7...p.....9k
 800e890:	290a 5c9e d1cc e74d 41ff 28d2 02b2 70c6     .).\..M..A.(...p
 800e8a0:	bd3b c499 2ffe 6f1e 730a 7200 d3ac db94     ;..../.o.s.r....
 800e8b0:	5f9c 222b dd99 cee5 4762 a9c6 6d77 f138     ._+"....bG..wm8.
 800e8c0:	cd34 2b31 4c42 d6f3 9785 0436 a311 7501     4.1+BL....6....u
 800e8d0:	9021 b309 cae3 63ed fd6f 226c 1399 da1a     !......co.l"....
 800e8e0:	2d31 9b2d 70a6 dbc1 dcdc 7eaa d8cc 4a75     1--..p.....~..uJ
 800e8f0:	8200 af87 e510 b8c6 7cdd 5347 78dd 27d0     .........|GS.x.'
 800e900:	de37 9e24 179f 7981 6885 73e9 70fe 66ed     7.$....y.h.s.p.f
 800e910:	f31c fe24 f93e 4332 51d1 500e bd00 0ab3     ..$.>.2C.Q.P....
 800e920:	75a6 5c5a e1a2 eb59 a0c8 ab28 b629 dfd3     .uZ\..Y...(.)...
 800e930:	8641 30d4 b2d2 0977 5c40 85a2 1705 1c9d     A..0..w.@\......
 800e940:	64f5 b341 63e3 f9e9 e240 6c9d 9544 060c     .dA..c..@..lD...
 800e950:	3045 25b3 c72c 9eba 0249 e864 dfdb 4139     E0.%,...I.d...9A
 800e960:	2ae4 dd1c c718 17e5 e2cf 582b 895f e8ef     .*........+X_...
 800e970:	8ea7 11cc 27b3 a84c 6369 99bf eab8 98ba     .....'L.ic......
 800e980:	da5b b0a6 039e ed3f ad70 38b3 f3f8 d8a0     [.....?.p..8....
 800e990:	badf 6648 1ca8 9144 d83d 19b2 e70a 5d57     ..Hf..D.=.....W]
 800e9a0:	1221 93d6 dd05 890e 590b ccb3 8545 6d26     !........Y..E.&m
 800e9b0:	a174 6a3d 1b2a 364f 60ae 6b23 0f96 a1dd     t.=j*.O6.`#k....
 800e9c0:	232f b757 420c 1c83 9471 b6d3 f377 0d14     /#W..B..q...w...
 800e9d0:	916b c91a 534e 3e5c 86cc 2b4b 7182 a0b0     k...NS\>..K+.q..
 800e9e0:	7bef 7d8e 7d09 844f 218e 72c8 f968 1753     .{.}.}O..!.rh.S.
 800e9f0:	8d33 83bf 0648 7e64 323b 6310 222e b65b     3...H.d~;2.c."[.
 800ea00:	d1ea 8196 9e80 c7d5 8018 cabe 9dcb 9245     ..............E.
 800ea10:	d319 84f7 1a1d e910 b49d edac 5613 a52e     .............V..
 800ea20:	5b86 2a1b f1cf e99f ea11 d90d b241 5aa9     .[.*........A..Z
 800ea30:	88de bd4d accc 82e7 2e2c e740 a787 d227     ..M.....,.@...'.
 800ea40:	1b4c 44df 868a 83a8 714c 37f4 b597 5fc0     L..D....Lq.7..._
 800ea50:	0a59 20a6 311e c950 1e82 4db3 f091 cbd0     Y.. .1P....M....
 800ea60:	2178 fa0b cd8e f9be ce24 a2a6 98d7 0ab6     x!......$.......
 800ea70:	4866 b9c1 ea45 4393 836d 35c4 abc6 ddd7     fH..E..Cm..5....
 800ea80:	209a 4d6f 10d9 6db4 1278 8d80 e7aa 0787     . oM...mx.......
 800ea90:	24f0 d50e a7ca a3e9 cd3c 23db 3bf0 96cb     .$......<..#.;..
 800eaa0:	2fee 331f 529f ebb5 8b4e 7a6e 7f4e 015d     ./.3.R..N.nzN.].
 800eab0:	5e0b deeb f121 5a1d 9b10 d061 ffa9 4779     .^..!..Z..a...yG
 800eac0:	9db6 80f4 1add 7a85 95d2 fc77 ef4d fb2a     .......z..w.M.*.
 800ead0:	6f8a fac8 5188 89c3 ba25 c639 76f6 a109     .o...Q..%.9..v..
 800eae0:	121b 9f44 08f6 bddc 3228 23e8 a583 a3ff     ..D.....(2.#....
 800eaf0:	db78 0af7 3766 47da 0258 2058 b246 bc73     x...f7.GX.X F.s.
 800eb00:	dc57 9fad fe5d c469 65b4 8a7e a782 4d95     W...].i..e~....M
 800eb10:	cc69 b44d e6f2 6d25 968c d70e 6cec 6bd3     i.M...%m.....l.k
 800eb20:	19ec 5fd9 453c 8dbe e97c 723d 4275 d9ad     ..._<E..|.=ruB..
 800eb30:	ebd4 b096 83e7 8442 e33d 795f 8a97 4351     ......B.=._y..QC
 800eb40:	68ff 9e8c 7800 c7b4 da0c bd3f b321 4319     .h...x....?.!..C
 800eb50:	80ea 17e5 b3bf 4fa2 dcbf e71c afc7 8c20     .......O...... .
 800eb60:	5211 c220 8d7c 270d 090e c41f 6d3d 4738     .R .|..'....=m8G
 800eb70:	f3e8 711e b040 7ab4 73b5 5cb3 b5f7 9d4e     ...q@..z.s.\..N.
 800eb80:	0ef3 4fef f257 c0a4 da46 74dd abe5 a935     ...OW...F..t..5.
 800eb90:	2ba0 6dd3 abf9 6aee 80b4 7ba2 78c4 dac9     .+.m...j...{.x..
 800eba0:	24d6 45a2 d34b 9859 6022 3b53 def4 e06d     .$.EK.Y."`S;..m.
 800ebb0:	df3e c89b 55d5 44fd 2ce4 9d44 ac49 0c8f     >....U.D.,D.I...
 800ebc0:	5e73 8cbd 129b 7753 201b 8258 4367 9bd1     s^....Sw. X.gC..
 800ebd0:	ec42 3eca 3151 b409 0683 612f 40a6 cdbe     B..>Q1..../a.@..
 800ebe0:	9f2d fb41 d084 8104 dda2 5ce7 b160 f1c4     -.A........\`...
 800ebf0:	c876 7e73 556f 05c3 ff2a f2c9 4790 51b2     v.s~oU..*....G.Q
 800ec00:	dc6e 3ee3 b3fc 0149 b232 54fc 3016 3ea1     n..>..I.2..T.0.>
 800ec10:	ebe1 b9b9 a0f6 9f0c ec09 8d9c d418 8ae0     ................
 800ec20:	21be 857d 8913 d6b9 bd45 d3aa 6ec2 761e     .!}.....E....n.v
 800ec30:	6012 f146 db15 b18f 28e0 f3c8 970f 36de     .`F......(.....6
 800ec40:	2ecd b509 2771 37ee a967 9640 efe7 031a     ....q'.7g.@.....
 800ec50:	0d67 5bd9 fb6d 6a44 e3b6 67ef 0913 0aed     g..[m.Dj...g....
 800ec60:	d227 39f9 9d41 44fa b74c 07b5 1f62 fe7d     '..9A..DL...b.}.
 800ec70:	babf d29a 5365 5433 14b4 92ba af11 0b54     ....eS3T......T.
 800ec80:	90c6 5632 425a 16b6 0126 109c da5b 152b     ..2VZB..&...[.+.
 800ec90:	5f73 3d3f 5da8 e699 0cb4 bbd6 94c4 6623     s_?=.]........#f
 800eca0:	234b 9829 caf3 3718 7d42 d64c ecd0 75d1     K#)....7B}L....u
 800ecb0:	ee01 5fa1 aed4 34c1 946c b25b 4be2 28b0     ..._...4l.[..K.(
 800ecc0:	3661 0b74 7a36 1f55 6868 6ad1 380b b808     a6t.6zU.hh.j.8..
 800ecd0:	0d3c 5ccc 7457 8d2d 78ee 84b8 6ef3 ff26     <..\Wt-..x...n&.
 800ece0:	23da 49e0 e2d0 ed0e 8b1e faed e6b2 5bce     .#.I...........[
 800ecf0:	beb2 07c0 130d c37e 1789 02c8 0c70 30cc     ......~.....p..0
 800ed00:	3aff 43dd 22e7 1757 4174 de38 e786 7c15     .:.C."W.tA8....|
 800ed10:	2c4e 27b7 dc2c cf8a eb59 79b1 72ef 81ef     N,.',...Y..y.r..
 800ed20:	bf29 7b20 5e22 2a8d b425 de83 ee5d df72     ). {"^.*%...].r.
 800ed30:	521c 28c2 6cbe 3ba5 5df3 2462 25db 2dcb     .R.(.l.;.]b$.%.-
 800ed40:	871d 04c5 f6c4 5091 8829 df27 8366 4325     .......P).'.f.%C
 800ed50:	ee22 2ba0 6daa 3262 743a 4ea3 4c59 5646     "..+.mb2:t.NYLFV
 800ed60:	07d6 d738 cd6e 305a c9e8 ca9c bdba b06b     ..8.n.Z0......k.
 800ed70:	cc53 73d0 a87c bdec d392 a48a 0375 1279     S..s|.......u.y.
 800ed80:	a0ad f68c 4f58 58cb d9a9 c3d9 229b e755     ....XO.X....."U.
 800ed90:	3db5 b381 068e 7362 372c 1a56 ec54 8710     .=....bs,7V.T...
 800eda0:	2a7e d331 a846 ccbc a67f a4bf d8e0 5bbf     ~*1.F..........[
 800edb0:	6b6c 6af3 b23b 5b05 bcc6 521a 15ba b97f     lk.j;..[...R....
 800edc0:	3e4b ba95 d0ca 195b b651 c934 d798 ce70     K>....[.Q.4...p.
 800edd0:	8f3d 8f76 8795 65da 6168 8ee2 ff33 b930     =.v....eha..3.0.
 800ede0:	27be b960 70d6 4946 4d14 42e1 a8b3 76f3     .'`..pFI.M.B...v
 800edf0:	3052 9507 b728 e568 5e78 2c63 d141 1738     R0..(.h.x^c,A.8.
 800ee00:	d252 d4ad 6fee 185d 4863 40dd febb 0121     R....o].cH.@..!.
 800ee10:	d8d9 498f 790c ff98 6e5b 92dd c3fd d098     ...I.y..[n......
 800ee20:	6542 005a ecce f23e e665 d919 7991 0996     BeZ...>.e....y..
 800ee30:	8b90 31d4 ccb3 e5f9 7a90 8622 40d9 8c13     ...1.....z"..@..
 800ee40:	30ed d757 7647 595a bbdc 98ca 2649 a974     .0W.GvZY....I&t.
 800ee50:	a5bc eedc f5f1 b1ad 3c42 0a2f ba62 758d     ........B</.b..u
 800ee60:	1923 2bb2 e412 fe78 c0c0 7e93 f99a 3cf7     #..+..x....~...<
 800ee70:	47ce 5d90 5f6b a05e b27d 8c65 a02b 3063     .G.]k_^.}.e.+.c0
 800ee80:	0b71 b2f3 fdd0 4df5 9e6c ee61 48ba 4c46     q......Ml.a..HFL
 800ee90:	4415 198d 2ac9 8904 58d7 7bb3 4d2c 8579     .D...*...X.{,My.
 800eea0:	e5be 5c4f eb59 d983 5297 db94 4fcd a453     ..O\Y....R...OS.
 800eeb0:	5ecb 5868 89c3 c44f 3522 f4d7 9f1c 6137     .^hX..O."5....7a
 800eec0:	538c f22b 8b76 d7c9 01f3 9caa b5d7 9e2c     .S+.v.........,.
 800eed0:	e8c4 210d 80a2 c93f 69e8 d0a3 bb26 9923     ...!..?..i..&.#.
 800eee0:	1af3 722d 9f4c 2e85 3ef3 91d9 ca59 b985     ..-rL....>..Y...
 800eef0:	646e 7ed7 de9e 0ac8 c7f2 5486 a39c 00e8     nd.~.......T....
 800ef00:	d359 e831 c29d 71f9 d5a5 46ba baa5 0ba5     Y.1....q...F....
 800ef10:	31d2 97d3 5325 f1f5 ce78 feaf 7233 3a9a     .1..%S..x...3r.:
 800ef20:	8262 962c 8853 e666 4805 57dc b89c 4afd     b.,.S.f..H.W...J
 800ef30:	4993 9b68 bf68 e4fc be32 3404 2c3e 9477     .Ih.h...2..4>,w.
 800ef40:	de87 cb8d b5d9 18d7 1f20 7971 818d 59d5     ........ .qy...Y
 800ef50:	960c 8ba0 e2c3 6d0d 3683 8c14 8a88 1cf3     .......m.6......
 800ef60:	61dd 0bed b1af 69a7 372c 3250 d5c4 a7a6     .a.....i,7P2....
 800ef70:	da3e 322d 0e7a cd08 4690 3b4b 0ef9 ba12     >.-2z....FK;....
 800ef80:	90bb 918e 343b 6954 4b99 ff53 bf80 992a     ....;4Ti.KS...*.
 800ef90:	e8fb 3357 547b 9cc5 e757 7ff8 8575 019a     ..W3{T..W...u...
 800efa0:	06f7 0710 d946 fcdd e522 bf36 24fe c81e     ....F...".6..$..
 800efb0:	dcae 3dba 2603 d984 db92 12f8 72ea 7e54     ...=.&.......rT~
 800efc0:	1f85 1752 09f4 2aed 039e 5544 0e24 42dd     ..R....*..DU$..B
 800efd0:	1893 a4fc 6f10 2d90 2cef b5e2 5aca dacb     .....o.-.,...Z..
 800efe0:	5500 71b0 8a25 ebbc 1967 adc8 d641 3171     .U.q%...g...A.q1
 800eff0:	63e7 9197 06c7 8fde 86dc d1ab 48ac ce28     .c...........H(.
 800f000:	541b de70 c457 90ce 6aa0 4c28 dccb 7a90     .Tp.W....j(L...z
 800f010:	2e75 ea05 b4b7 ccb0 f32d 6227 7544 876b     u.......-.'bDuk.
 800f020:	7465 8277 206c deeb 3d3a 7f89 7745 b468     etw.l ..:=..Ewh.
 800f030:	e514 d93b 5711 013c 9ac8 8db1 e631 155b     ..;..W<.....1.[.
 800f040:	ecd9 2992 9857 803a 3a2b 0592 b30e 3f33     ...)W.:.+:....3?
 800f050:	5cdc 4e00 4718 c20e 3527 8f4c 947c 21ab     .\.N.G..'5L.|..!
 800f060:	b4d3 262c ec83 cd1a f973 0900 de28 f1bd     ..,&....s...(...
 800f070:	2c3f 90cc 12b1 d7cd c170 bf6f bda3 1c76     ?,......p.o...v.
 800f080:	93d0 a437 c208 872c c58e c6f2 2e2c a40f     ..7...,.....,...
 800f090:	b063 5e57 edad 03ec 2172 21c7 aaef d323     c.W^....r!.!..#.
 800f0a0:	c191 e3a8 e46d b85d 39ea 571b 8bfb ed80     ....m.]..9.W....
 800f0b0:	56eb 6acb 53eb 8e0a 5fc2 45a6 0f2d 191d     .V.j.S..._.E-...
 800f0c0:	8e3d 8396 09ca d077 5405 12a9 1bba 08f4     =.....w..T......
 800f0d0:	b8c8 be7c 85c2 552e b427 d651 d27e 42e6     ..|....U'.Q.~..B
 800f0e0:	df3f fe25 e09b 1bf2 7b7c ad72 2316 729a     ?.%.....|{r..#.r
 800f0f0:	7522 df16 3590 fbfc 0b61 1e83 4db4 fc10     "u...5..a....M..
 800f100:	fcf2 c72d e0e9 7793 822b 7384 4cc7 fb20     ..-....w+..s.L .
 800f110:	d227 f076 d9c5 8054 1884 5c68 c9bd d2a6     '.v...T...h\....
 800f120:	f4ad 3b17 77c8 1216 93cf f838 7d6e 32ae     ...;.w....8.n}.2
 800f130:	133f 80da 5185 9cd5 d596 02e6 c638 6290     ?....Q......8..b
 800f140:	486a 7399 69ec a404 ef4e c255 44e6 8eae     jH.s.i..N.U..D..
 800f150:	302b ee1f f5ac 5aca d167 b838 c9e8 37db     +0.....Zg.8....7
 800f160:	d5c7 ce31 a22d 95b5 cca9 4b86 2d43 8731     ..1.-......KC-1.
 800f170:	165e 62c6 8478 151c 6360 4bbe 48bc c6bc     ^..bx...`c.K.H..
 800f180:	14c8 16b2 e034 77d1 83c9 cc0a b784 bbe7     ....4..w........
 800f190:	8040 797d 8b5e fe28 9ef2 6418 5ca9 a647     @.}y^.(....d.\G.
 800f1a0:	f716 8e81 042b 4745 4379 571a f9eb 31fc     ....+.EGyC.W...1
 800f1b0:	93ad febd 431c 67f5 738e adde f416 52d9     .....C.g.s.....R
 800f1c0:	e8f3 e731 c69a 00a6 413f 3ab2 4632 3ed9     ..1.....?A.:2F.>
 800f1d0:	de1b 607b ed9a b3be 59e9 5019 693d 8afb     ..{`.....Y.P=i..
 800f1e0:	fbf9 08e4 2d15 2e45 be4d c849 08db 1db3     .....-E.M.I.....
 800f1f0:	e6e9 02a6 b3a1 a42f da14 f778 7557 42bf     ....../...x.Wu.B
 800f200:	410b 2976 d907 a82a 4cee e062 a219 8548     .Av)..*..Lb...H.
 800f210:	160e a169 1cbb 2651 79b4 f015 bdc3 3e7c     ..i...Q&.y....|>
 800f220:	2803 e813 11fd 1005 820f 472c fdf7 2cc8     .(........,G...,
 800f230:	7f40 7fcf 5813 c82e 02d2 eda0 dfd4 2d07     @....X.........-
 800f240:	b344 083a 932b 0cd8 5dd5 f7b6 195a 537d     D.:.+....]..Z.}S
 800f250:	c91c cf7a 5b97 509c a716 4421 82eb e5a0     ..z..[.P..!D....
 800f260:	566f 61ab 9676 ffe6 8771 0a7d 4184 230b     oV.av...q.}..A.#
 800f270:	5536 160b a1df 8437 99cb d93c 288c 1e03     6U....7...<..(..
 800f280:	359e 54e8 ca3e ef7b ab4f fb2f 4fc8 0e34     .5.T>.{.O./..O4.
 800f290:	f856 0960 0845 4e56 37a1 22fe c7f1 be99     V.`.E.VN.7."....
 800f2a0:	534d ed14 e763 13f8 a429 8d22 16d3 05b4     MS..c...).".....
 800f2b0:	901d d2e5 a306 c16f 06ef a263 c065 694f     ......o...c.e.Oi
 800f2c0:	08b4 557d e98b f431 84fb 511a 110d 3ae7     ..}U..1....Q...:
 800f2d0:	3b8b 34f4 3815 8a9b 9f00 95f0 ede5 e7af     .;.4.8..........
 800f2e0:	8b3a d5e0 9d5b b6f4 6467 55df b87d 34e6     :...[...gd.U}..4
 800f2f0:	3c17 70a8 56f9 9972 a716 6521 b588 ca4e     .<.p.Vr...!e..N.
 800f300:	b47d 9f77 f357 5e2f 09f1 160f 731b b6a3     }.w.W./^.....s..
 800f310:	6257 b45a e68e 6f40 8f8e 97f5 62af cc79     WbZ...@o.....by.
 800f320:	deab 3a2d 38cc 9774 b6e5 7b1e 5905 a464     ..-:.8t....{.Yd.
 800f330:	5a6d 7957 1f8e 8f60 d3f2 d3d4 d434 6b45     mZWy..`.....4.Ek
 800f340:	f067 093e 8073 7201 3726 c393 3b72 8e79     g.>.s..r&7..r;y.
 800f350:	15f1 ec82 6958 a78e 0df9 169e 84f6 113d     ....Xi........=.
 800f360:	d1e7 e612 b1f8 9852 b6d5 988f 7a1d 873d     ......R......z=.
 800f370:	ed21 211a 323b 2d5f 82ed 3459 4f2b 9e9c     !..!;2_-..Y4+O..
 800f380:	b4a6 00fc 7e0b 2d76 e2a7 9f7c aa22 e71d     .....~v-..|."...
 800f390:	892c 968f eaec 4c26 3cd3 f5d3 a1bf 52ff     ,.....&L.<.....R
 800f3a0:	8c5e 0dd1 57c9 fb7c a7a3 1271 a45b 0f4e     ^....W|...q.[.N.
 800f3b0:	3aee 8903 6822 db45 72fe ae65 9e39 ce9c     .:.."hE..re.9...
 800f3c0:	b986 7688 58f5 a62c cf0a 5b58 1f3d a7be     ...v.X,...X[=...
 800f3d0:	d9fa b6f9 92f5 3d5e 7d87 ea03 df7f 31c4     ......^=.}.....1
 800f3e0:	39ee 42b2 2e58 7e40 6025 fde2 8efc 10d5     .9.BX.@~%`......
 800f3f0:	6bce 3ee8 7ba0 cad6 648e cfe1 a43e 1653     .k.>.{...d..>.S.
 800f400:	100a d1fe 42c2 39ef 5e3b 6ec0 9efe 640a     .....B.9;^.n...d
 800f410:	7317 e99f 05e7 0340 1c02 c939 5d94 05e4     .s....@...9..]..
 800f420:	7365 6cbc 2787 f909 bb04 da9e e953 47b3     es.l.'......S..G
 800f430:	f78e 6bcb e2d8 9592 7c7f 3fea 0761 3915     ...k.....|.?a..9
 800f440:	23a6 2803 30c4 7007 5d77 1740 7102 e7d1     .#.(.0.pw]@..q..
 800f450:	5e1f 201a 5171 5f10 f35e 003b 1075 88f3     .^. qQ._^.;.u...
 800f460:	7fca c9fe 332f 2dcb e372 3a36 8b13 4407     ..../3.-r.6:...D
 800f470:	2c1b 58af 9848 e99f 6a45 ea9a 9523 9635     .,.XH...Ej..#.5.
 800f480:	0c80 681f abd1 e5f8 adb9 e4da fc16 680b     ...h...........h
 800f490:	85a2 4533 aec0 96fb a45a 73d6 7ec8 5695     ..3E....Z..s.~.V
 800f4a0:	eef8 82f2 d69e 0cb7 c817 3fd3 1c6c b18a     ...........?l...
 800f4b0:	b7d4 fab9 e1d7 2a6b 736a b615 708c 6b43     ......k*js...pCk
 800f4c0:	4706 c2fa b906 62f8 c27d b3af 1710 908c     .G.....b}.......
 800f4d0:	cb3a b961 f48e 3a67 4f74 0008 bd80 653e     :.a...g:tO....>e
 800f4e0:	9ef9 12ef d34f 6c9d f957 c446 7c86 1421     ....O..lW.F..|!.
 800f4f0:	7a9b b0c6 2dad e3e0 dff4 ee01 b219 166f     .z...-........o.
 800f500:	5eb2 ad4c a055 e471 1dc3 ad23 72c3 d4d3     .^L.U.q...#..r..
 800f510:	3514 8d42 fb64 37c8 c168 01ef 0472 b5d9     .5B.d..7h...r...
 800f520:	a429 588f a28e f28f 62c1 df94 fd13 e58a     )..X.....b......
 800f530:	01d3 9ef2 62e1 c466 37dc f416 febf 457d     .....bf..7....}E
 800f540:	2ae8 f79f ce32 eb6b 1975 80b6 c3b3 eb10     .*..2.k.u.......
 800f550:	df45 6a95 d74c fb18 1927 98f2 e91d c8b7     E..jL...'.......
 800f560:	22be 31af 38ab 4c62 4bbe f450 0de0 53e6     .".1.8bL.KP....S
 800f570:	f342 e1cb 2092 dfde 2ca4 7aa0 6476 bd6a     B.... ...,.zvdj.
 800f580:	13f9 cdda 5d28 3602 acf7 e477 8bf7 3967     ....(].6..w...g9
 800f590:	6a5c babd 8cdc f740 85b4 a8e0 b4c5 1571     \j....@.......q.
 800f5a0:	a4f0 e822 90d7 843a 4962 69f8 fd1c a434     .."...:.bI.i..4.
 800f5b0:	8f40 b8cd 431a 740b 19ab bcac 655a 62c0     @....C.t....Ze.b
 800f5c0:	ce6f 6475 982e ff51 87a6 7ad9 89b6 7e45     o.ud..Q....z..E~
 800f5d0:	bfea ddd5 f735 d3cd 4583 345b 1eff a364     ....5....E[4..d.
 800f5e0:	e896 27ff 23a0 4745 97ec 4b67 9423 ff3d     ...'.#EG..gK#.=.
 800f5f0:	4423 1b9d cdc2 90b3 55cc 90c0 c7bd 5d8a     #D.......U.....]
 800f600:	f544 5cb1 501e ea45 b7f9 e684 c06b e3e2     D..\.PE.....k...
 800f610:	a2d6 234d b41f e395 1b4c 6511 fd42 a639     ..M#....L..eB.9.
 800f620:	2454 610b 0713 1e4c 190b 181d fcd3 88e7     T$.a..L.........
 800f630:	46a8 f948 0d7c fb07 9c49 ad4c ece7 ab78     .FH.|...I.L...x.
 800f640:	0319 7c10 aeed 3c5c 9bb9 92ef ebcf 1278     ...|..\<......x.
 800f650:	23ba b8b4 50e8 2435 7353 b00d efef 2a47     .#...P5$Ss....G*
 800f660:	f455 9754 a3eb c9bd 50d5 c979 6191 e7a0     U.T......Py..a..
 800f670:	d3cc 1f06 a9c8 025a 00d1 b7cd 4992 290b     ......Z......I.)
 800f680:	dbc7 8bcf 1082 ef51 2713 62a1 5a12 1544     ......Q..'.b.ZD.
 800f690:	cea4 48e2 2596 722e c0a1 7220 175e 9828     ...H.%.r.. r^.(.
 800f6a0:	f202 bfea 5558 27b2 0796 4878 cc68 aef9     ....XU.'..xHh...
 800f6b0:	4155 3076 5ea2 82f6 b3d1 cb6c 3ba4 c09c     UAv0.^....l..;..
 800f6c0:	e168 671a 96c4 3b41 acb0 e236 b8f2 b147     h..g..A;..6...G.
 800f6d0:	1dcf 381a d2f7 3781 fa16 28cf 5c3a e39a     ...8...7...(:\..
 800f6e0:	fca2 8b28 48e5 7edc b587 e050 cf3d eddf     ..(..H.~..P.=...
 800f6f0:	381b f90f 4052 dac7 42e0 d6ea a03d c841     .8..R@...B..=.A.
 800f700:	be35 d2ae 0e7a 91b0 7aaf 8049 73b7 2131     5...z....zI..s1!
 800f710:	3051 0f4e 5806 ee8a 5e43 dbe0 c69c 032c     Q0N..X..C^....,.
 800f720:	490f 1ecd 5d59 bb28 95f9 a84b 8429 8f66     .I..Y](...K.).f.
 800f730:	1f44 8e4f 3771 ab9f ed55 96c8 f93b 625d     D.O.q7..U...;.]b
 800f740:	01b4 eb47 27cf ee84 d82b 00c7 122f d97d     ..G..'..+.../.}.
 800f750:	52d1 d437 4d90 fcc9 ee9b 6b2f f6db 29bd     .R7..M..../k...)
 800f760:	44c0 7869 050e eed0 845e 517b 8feb e8c0     .Dix....^.{Q....
 800f770:	1651 903a 76ee 9d82 69d0 9a7e 5faa 06a7     Q.:..v...i~.._..
 800f780:	ea6e 83d3 dd0b 9d07 92ec 4b21 0827 eae3     n.........!K'...
 800f790:	c639 4c78 26ff f972 e467 fc27 f3df e521     9.xL.&r.g.'...!.
 800f7a0:	6fbc d093 6c76 a670 3a60 4576 79b8 2824     .o..vlp.`:vE.y$(
 800f7b0:	653e 18ed 8720 fd13 dbc5 c6ef af68 6bcc     >e.. .......h..k
 800f7c0:	9df6 561d 839d e98b aa17 3153 6981 93f5     ...V......S1.i..
 800f7d0:	5e8d bc42 57b5 9ae7 11b9 a4c9 9785 3097     .^B..W.........0
 800f7e0:	81c1 71d9 e729 0563 0dc9 7bd2 64bb 58df     ...q).c....{.d.X
 800f7f0:	9411 bb35 eea7 8d6b f807 4092 5a9f 3d01     ..5...k....@.Z.=
 800f800:	6081 adc3 d539 7f72 2a71 cb5b 1fd0 6112     .`..9.r.q*[....a
 800f810:	3cf6 2072 ca74 1666 37b3 dffe 2084 3cde     .<r t.f..7... .<
 800f820:	8292 f389 fb76 70cc f602 3b8d 1cb8 946d     ....v..p...;..m.
 800f830:	3a98 3b63 1a8d fa4f d78a 8059 d324 db2f     .:c;..O...Y.$./.
 800f840:	5c73 f893 4786 9b3d 8357 ebc5 1935 b540     s\...G=.W...5.@.
 800f850:	a45a 457c 8f9a 51dc a856 3d52 b03d 40af     Z.|E...QV.R==..@
 800f860:	624e e518 91bf a851 6009 cd43 d4f1 7425     Nb....Q..`C...%t
 800f870:	e1c5 74c4 dcf6 11fe 67fa 8e5b 3642 51b5     ...t.....g[.B6.Q
 800f880:	d987 3248 b6a2 c07c 3d96 a9b3 febd 32ac     ..H2..|..=.....2
 800f890:	2da1 e4da c1b6 db33 6e13 4fc6 ba0b 7f3d     .-....3..n.O..=.
 800f8a0:	c7c2 5d24 e227 2c6e a6fb 4c20 d5d5 8b5e     ..$]'.n,.. L..^.
 800f8b0:	88af 9ebc bc99 993d 3ad0 3d6d c076 d9dd     ......=..:m=v...
 800f8c0:	33ac 2d2d f399 a6ea 6da8 af5f 936a afb8     .3--.....m_.j...
 800f8d0:	b110 20f8 7d08 b687 a18b c9e2 687a 8c9e     ... .}......zh..
 800f8e0:	5031 63b2 79b1 858d 397f 2cff 4ea6 e4db     1P.c.y...9.,.N..
 800f8f0:	a1b6 71c2 c752 22db e7f4 bb05 113b ae4f     ...qR.."....;.O.
 800f900:	6434 a9cd 7f27 83d3 b90e b015 77ab ab83     4d..'........w..
 800f910:	1a0a 4dff e7b2 8f15 9f27 ae17 95d5 7450     ...M....'.....Pt
 800f920:	882a f661 f66d 0dfd 4eec 92a8 586c 527c     *.a.m....N..lX|R
 800f930:	8c4e 5654 79bc 1f2d 5722 2a43 5b65 faa5     N.TV.y-."WC*e[..
 800f940:	91c3 fbdb 14e7 6fb4 d8da e1b3 54c4 b4f6     .......o.....T..
 800f950:	9e8e 6aad 58f6 f1d0 65e4 1a64 a3c8 d486     ...j.X...ed.....
 800f960:	b2c1 7cbf 9d2a 181e f968 11cb 4175 6ebf     ...|*...h...uA.n
 800f970:	d011 5c5e abb6 834c 1915 68a1 eee1 c36a     ..^\..L....h..j.
 800f980:	9511 d9ca c4e9 f40b 5dec 7489 144c 0839     .........].tL.9.
 800f990:	3933 af12 ad6f 8980 5431 3886 fec0 c19a     39..o...1T.8....
 800f9a0:	38ab eba6 c752 8a0b 9558 db31 b35d c3e7     .8..R...X.1.]...
 800f9b0:	7c17 cef9 7ff1 955a d509 df6e 857c abe2     .|....Z...n.|...
 800f9c0:	3a93 536c fa0b 632e a31f d4af c778 c64c     .:lS...c....x.L.
 800f9d0:	8098 273c cc7f e74c 5902 66a8 ae1f ccbd     ..<'..L..Y.f....
 800f9e0:	654c 7a29 f4b6 844d d2ec 27c5 4612 fd90     Le)z..M....'.F..
 800f9f0:	66ba 1777 b126 fcdd 4c1d fcee 5590 b81d     .fw.&....L...U..
 800fa00:	ed6b 868e e7c4 daf8 0e1e 50fc 6521 0785     k..........P!e..
 800fa10:	547c 57bb bcc3 bc03 d19e 3967 3cfb 7c2d     |T.W......g9.<-|
 800fa20:	4eea 9bfe a438 abce 9b16 1ca1 0364 38b6     .N..8.......d..8
 800fa30:	1028 6ef7 f27a ee4e e653 75b5 4b5b a6c2     (..nz.N.S..u[K..
 800fa40:	1bf0 d58c d192 4f25 7653 b439 9278 4f46     ......%OSv9.x.FO
 800fa50:	da5a 6888 fc1b 7e6e 3c84 e224 d7c9 2bd8     Z..h..n~.<$....+
 800fa60:	5e6b e7af ad43 9b1b 3d4d d723 8073 7f1f     k^..C...M=#.s...
 800fa70:	47de 5218 6c97 08f7 7988 4771 eb26 8b76     .G.R.l...yqG&.v.
 800fa80:	f864 6fcb 76b3 e4d7 b635 9f43 3148 a23d     d..o.v..5.C.H1=.
 800fa90:	489e ec03 8522 ebd1 d3b4 22ec 11d4 a44e     .H.."......"..N.
 800faa0:	dd2d db2f cf3d b3b5 2f04 a294 c635 e457     -./.=..../..5.W.
 800fab0:	23f2 fc67 7685 7047 ef94 ff2e 515a f400     .#g..vGp....ZQ..
 800fac0:	d9a8 ee21 1f82 9470 5ff7 f48b 1486 c15f     ..!...p.._...._.
 800fad0:	3fce 1e85 31f6 a42e f06e ff80 bf5c b8ab     .?...1..n...\...
 800fae0:	5576 b0ff e866 b8e6 1579 1926 78e7 8f7b     vU..f...y.&..x{.
 800faf0:	3868 8e81 26c1 bbc6 592d 35d0 a3e6 3f4d     h8...&..-Y.5..M?
 800fb00:	f422 50de 01f9 33f6 b01d 1926 3594 7f2a     "..P...3..&..5*.
 800fb10:	38c4 4ef1 7892 34b0 c6a1 6d54 11bb f622     .8.N.x.4..Tm..".
 800fb20:	4624 c8a6 3c86 e827 971a 3d7e af5c 1d05     $F...<'...~=\...
 800fb30:	fbb8 ceec bffc 7cd7 41c5 3a05 80b3 71c5     .......|.A.:...q
 800fb40:	0cdf b359 f63a 87b6 2d4c 76e6 a9ac 1eda     ..Y.:...L-.v....
 800fb50:	2b87 5b55 5a80 1c0b 13dd 7daa 0f06 e27a     .+U[.Z.....}..z.
 800fb60:	eee7 0bb4 0419 913a 6cfb 246b 122f 709f     ......:..lk$/..p
 800fb70:	f536 ecfe 510c 5064 728c e2ff f758 4e86     6....QdP.r..X..N
 800fb80:	98ea 2d1a 3875 5dd4 2edc 44e0 a415 cd5f     ...-u8.]...D.._.
 800fb90:	019a cbca 438a ed25 fc49 1a69 b158 f105     .....C%.I.i.X...
 800fba0:	dc44 8013 e5e9 e3a9 00fc 79f4 9601 9b81     D..........y....
 800fbb0:	062b 449d 655d 97c0 640c b4ed 5df2 9d62     +..D]e...d...]b.
 800fbc0:	5a36 cdaa 937b d571 278e e6e2 6211 d9b9     6Z..{.q..'...b..
 800fbd0:	00d2 32fb 7763 300e 018b f936 60f4 df37     ...2cw.0..6..`7.
 800fbe0:	033a 581d f6c7 93a1 9dde e6c8 ba90 88e4     :..X............
 800fbf0:	081b eedc 5953 372c 3542 bc9e f9ef 7f60     ....SY,7B5....`.
 800fc00:	afb5 362f e515 f416 f579 21c8 2312 e8f1     ../6....y..!.#..
 800fc10:	4d1d 5d88 b495 6fd1 e56b 2eaf 6298 2b1b     .M.]...ok....b.+
 800fc20:	1219 8b67 0ec3 a557 3323 b486 fc03 5683     ..g...W.#3.....V
 800fc30:	74f0 d66a 44ec 076c f2d2 8bdd cc73 7e7d     .tj..Dl.....s.}~
 800fc40:	af35 aa76 beb6 6b20 55d2 eb4e e227 db1b     5.v... k.UN.'...
 800fc50:	717e 5574 cba9 ca3d 2777 4590 769b 62ec     ~qtU..=.w'.E.v.b
 800fc60:	58b9 d893 a2f3 a65f f26d e7cc 8267 0ce5     .X...._.m...g...
 800fc70:	5fd1 ad6e b49f 7e37 b6b8 dfcc 73c7 0ed7     ._n...7~.....s..
 800fc80:	2091 6f17 5f1b d6dd 9afa b20a 3531 8da2     . .o._......15..
 800fc90:	66da adbd e23d a696 1a0e 4c4b 6e3b b7e0     .f..=.....KL;n..
 800fca0:	dc5f 91fd ce2c 290f 8e9d f016 2a7b 1c58     _...,..)....{*X.
 800fcb0:	0c52 b3f1 acc3 e363 d66b d779 c688 956d     R.....c.k.y...m.
 800fcc0:	e698 782b 7b3f eb2f 1c49 2a59 3091 690c     ..+x?{/.I.Y*.0.i
 800fcd0:	6b24 1397 8de8 9077 7082 7b5f c144 728c     $k....w..p_{D..r
 800fce0:	e78d 6bf2 7c0b 98a6 2276 392e 58cc c6f4     ...k.|..v".9.X..
 800fcf0:	b2a7 3082 d0ae 8cc2 5c27 c84d 72ce cbc8     ...0....'\M..r..
 800fd00:	c6f3 f0e4 c873 29be 3348 eb54 38b3 17ee     ....s..)H3T..8..
 800fd10:	1270 c4c0 9465 b7b7 3001 8ddf 310b 4175     p...e....0...1uA
 800fd20:	9bfb 18c6 5305 e76e 1b19 6330 aab0 6bce     .....Sn...0c...k
 800fd30:	2d11 11a6 303a 5f07 40ef cbf2 95f6 eb9f     .-..:0._.@......
 800fd40:	0a47 7f59 5f42 9a46 bf69 902f 2ef8 2a13     G.Y.B_F.i./....*
 800fd50:	6bcf 80b8 d079 3634 99f5 a436 9d5f 03e7     .k..y.46..6._...
 800fd60:	71dd 55ae b51f 0599 3e91 fba1 ebcb 15b6     .q.U.....>......
 800fd70:	339e 198c a38a 179f 3301 44fa 288c 9d31     .3.......3.D.(1.
 800fd80:	60d0 57ee 7cf6 b29e 98c9 1e84 0551 cc21     .`.W.|......Q.!.
 800fd90:	0c69 2f47 ebd1 8a39 cdde 1677 be71 8cbb     i.G/..9...w.q...
 800fda0:	ff3e 67d2 4613 b598 a2cb 3f5d ffd2 4595     >..g.F....]?...E
 800fdb0:	937e 5216 7bec 6b13 79f6 0783 5e9d b011     ~..R.{.k.y...^..
 800fdc0:	76a6 c84f a1d9 ed47 671e da4c e626 0290     .vO...G..gL.&...
 800fdd0:	b199 d1bb 49b4 638c b426 032d be17 ce13     .....I.c&.-.....
 800fde0:	2ff3 1130 cd6c 67a0 e221 41dd a11a 2f6d     ./0.l..g!..A..m/
 800fdf0:	e373 5897 1924 ffe8 6cb2 e351 529c 1cc1     s..X$....lQ..R..
 800fe00:	6957 98e1 68a1 430b f531 9ade 83c6 0c5c     Wi...h.C1.....\.
 800fe10:	f470 e62d 2638 0dcc c0fe 8240 1cf9 33b7     p.-.8&....@....3
 800fe20:	f1ad 31e4 7d03 f072 fa8e 867c 57b5 3061     ...1.}r...|..Wa0
 800fe30:	6613 e82c b8b4 ff9b 12ee 6ccb eb12 06cb     .f,........l....
 800fe40:	eed9 84df 1731 ad58 198f 4ef6 ed34 6659     ....1.X....N4.Yf
 800fe50:	5b96 bbd5 47cb 75b6 fad2 36ab bbdf 0f43     .[...G.u...6..C.
 800fe60:	e7ca 1d47 c251 985c b9c3 c14d 0090 9839     ..G.Q.\...M...9.
 800fe70:	a131 57ef f6b6 ebd8 aa33 7511 e045 1198     1..W....3..uE...
 800fe80:	461b 1ab7 73da 8647 cfca ce96 206a d9e8     .F...sG.....j ..
 800fe90:	946b bfc3 2f78 e0cc 4300 a8ca df43 4c09     k...x/...C..C..L
 800fea0:	8c50 3071 b40d 7465 9d2b b7c5 46d9 6658     P.q0..et+....FXf
 800feb0:	5390 a75a 1b01 d7f8 65cc 93d4 0982 7771     .SZ......e....qw
 800fec0:	b8b3 30dc eb8b 0afc 77c0 997a 9379 997d     ...0.....wz.y.}.
 800fed0:	9af9 bb82 9c36 a1d8 4d01 f68c 4d94 3a82     ....6....M...M.:
 800fee0:	d0d4 7e19 5c84 c435 0c8e 2020 b580 ca3b     ...~.\5...  ..;.
 800fef0:	b28f a563 d2d9 4f32 270b 9762 197c 9e31     ..c...2O.'b.|.1.
 800ff00:	0c31 c7d1 db02 e357 efcf 70c8 208c 0630     1.....W....p. 0.
 800ff10:	e1f0 fce2 9757 b459 cc8e 9718 2436 d3cb     ....W.Y.....6$..
 800ff20:	d7b5 77cd 1189 6cea c4e6 d05c 89bf 16c7     ...w...l..\.....
 800ff30:	6d3a d2fc fd74 e7f9 7601 740d 8faf 219d     :m..t....v.t...!
 800ff40:	fe0e 024e 20c8 1641 c618 1a7a d75c 1d73     ..N.. A...z.\.s.
 800ff50:	6403 fb15 263a e2bc 7263 3b2a 9eca 8348     .d..:&..cr*;..H.
 800ff60:	5fca b1e5 0cd2 09f5 1147 4b3e 13e8 8f9a     ._......G.>K....
 800ff70:	12f5 bd77 06c6 d8d8 04d9 e81a 2d6a a88e     ..w.........j-..
 800ff80:	bce1 ef9c a081 4777 73f9 dcf6 754a a355     ......wG.s..JuU.
 800ff90:	e779 9a09 f7ab ed18 146f c7ce d034 e9ce     y.......o...4...
 800ffa0:	f186 f411 4006 f6b5 d3bc ca2c cd3b 7f9d     .....@....,.;...
 800ffb0:	f64c 91b3 59b3 7d9d a633 071a fccb 7e6e     L....Y.}3.....n~
 800ffc0:	eada 0168 0684 a525 3dac 034d 4d56 2b27     ..h...%..=M.VM'+
 800ffd0:	4308 aaea fb7e d7b3 2f77 c8fb e3f2 34c2     .C..~...w/.....4
 800ffe0:	06d2 2f7b 5ce3 8683 2c13 99f1 ca3e 5bdb     ..{/.\...,..>..[
 800fff0:	1ec0 ffab 904a 5426 fab0 6b15 e346 bf28     ....J.&T...kF.(.
 8010000:	3f93 603d 4d8c c461 ce53 660e ceca f767     .?=`.Ma.S..f..g.
 8010010:	2d08 d5cc a5db e740 2214 02cc 1382 32d2     .-....@..".....2
 8010020:	77e4 75bf f6cd ae70 013b 8c32 c0fc c521     .w.u..p.;.2...!.
 8010030:	ffa9 bcf2 f7db 7b78 ec53 2f2e a19c 8639     ......x{S../..9.
 8010040:	3bca 5e0e 55be 14ed e22e 1946 25c5 d521     .;.^.U....F..%!.
 8010050:	f8af fecb 89f2 a028 2275 4a9d 32fe a644     ......(.u".J.2D.
 8010060:	1157 7f24 0137 d806 8b01 6f57 06d8 a1eb     W.$.7.....Wo....
 8010070:	a786 4d39 4b85 597e ed10 e57d 0c49 e2c5     ..9M.K~Y..}.I...
 8010080:	aa57 ff24 ba30 e064 59a9 fad5 4e8b 9cb1     W.$.0.d..Y...N..
 8010090:	e5bd 98f9 e65c a6cf cc88 f521 b198 a3bb     ....\.....!.....
 80100a0:	4c81 9ad4 2356 0db4 19be fdfc 4d0b 9d83     .L..V#.......M..
 80100b0:	5bb0 5981 fb3f e1e7 de0b 3c59 2291 e5ea     .[.Y?.....Y<."..
 80100c0:	d5a9 7d2d 0f85 7838 9304 11d8 a833 9f5c     ..-}..8x....3.\.
 80100d0:	0474 fa8d 8a27 a186 e163 eff6 4ff1 6622     t...'...c....O"f
 80100e0:	db44 4714 cfd9 6d74 bb16 7556 3dea 44c3     D..G..tm..Vu.=.D
 80100f0:	5321 597d 0f2d 3b18 e180 7ff4 b794 7db6     !S}Y-..;.......}
 8010100:	6c55 e70a aeb6 16f9 1305 feba 244e b1cc     Ul..........N$..
 8010110:	6aa6 7fff 33e8 7acf 64fc 70c8 76d9 8c7a     .j...3.z.d.p.vz.
 8010120:	4f64 c924 32dc 9af6 ae60 aeb9 cf69 70c8     dO$..2..`...i..p
 8010130:	e709 7296 d6f6 fea9 40bc d54c fb18 52fa     ...r.....@L....R
 8010140:	d50d 57e7 1ead 5bb5 9ec0 cbfb fccb c940     ...W...[......@.
 8010150:	d457 cf98 9534 f2a7 fe5c 7179 0d80 b473     W...4...\.yq..s.
 8010160:	5830 8066 cb3b 9aac e57e 4d8d 07b7 8bf0     0Xf.;...~..M....
 8010170:	fd76 debd 1367 00fa cf6b 06c4 0cb9 aea7     v...g...k.......
 8010180:	5a47 edac 1526 0514 d94c 4f7a 14d3 a31c     GZ..&...L.zO....
 8010190:	ecbf 6984 58d9 fad3 8d48 6639 38be f9d4     ...i.X..H.9f.8..
 80101a0:	eb47 c654 f324 349b b595 3cf7 1386 d814     G.T.$..4...<....
 80101b0:	87f9 b763 891a 3059 4df6 88c6 e369 6ee5     ..c...Y0.M..i..n
 80101c0:	5425 a88e b684 9c6f 2bcf 2082 529b d3b6     %T....o..+. .R..
 80101d0:	9833 ae1a a1d7 5528 9507 8725 1bae 0096     3.....(U..%.....
 80101e0:	31a6 3bbb 9d34 98bd 4476 b67b feed 9eb4     .1.;4...vD{.....
 80101f0:	579b b427 cb20 5aa6 a841 8881 b3e0 2b03     .W'. ..ZA......+
 8010200:	55ae 17e9 ce6f ac2e 41ea de87 d06f 4ecf     .U..o....A..o..N
 8010210:	eef6 caf9 057f 9091 c94e d837 6418 a114     ........N.7..d..
 8010220:	e9da 7419 d464 33d3 0f42 ec97 67fb 245f     ...td..3B....g_$
 8010230:	66de f377 f776 35e8 f8f2 ceba b33e a552     .fw.v..5....>.R.
 8010240:	3b45 f8ab 5902 c00c eff6 b073 6e2a f416     E;...Y....s.*n..
 8010250:	bff7 dea5 f690 9f68 0130 2a15 d75f d934     ......h.0..*_.4.
 8010260:	290c 6d14 459f 8de9 cdbf c2d2 906f bfdf     .).m.E......o...
 8010270:	1933 ec52 e2f8 8f61 2433 daf9 a5eb 486a     3.R...a.3$....jH
 8010280:	1cc1 4daa f05f fa75 c179 0f4e 3127 180d     ...M_.u.y.N.'1..
 8010290:	cfb4 80e2 c10d 162e 1e84 604a 6ae7 0d0d     ..........J`.j..
 80102a0:	ecf6 c82c aca9 fc53 aca8 8af9 5ac0 360b     ..,...S......Z.6
 80102b0:	661e 6a23 93da e7d6 97f8 2719 122c 198e     .f#j.......',...
 80102c0:	7f52 3e46 9fab 2253 b4ca df6d 9fd5 20a9     R.F>..S"..m.... 
 80102d0:	713b 7bcd a189 e51d cd70 eaee 9f43 9056     ;q.{....p...C.V.
 80102e0:	623d ecec 3c59 fc19 b181 3056 38e6 fbbb     =b..Y<....V0.8..
 80102f0:	d10f e7f0 a37c 51aa 326d 7ea6 5d5f 07cf     ....|..Qm2.~_]..
 8010300:	1060 6c80 805c 0e84 fb4f 1349 9e78 857c     `..l\...O.I.x.|.
 8010310:	410d 3710 5c45 9708 f66a 3816 9c69 1cf5     .A.7E\..j..8i...
 8010320:	2530 f71e b74e 7112 eee8 3f07 ca3a 465d     0%..N..q...?:.]F
 8010330:	5a10 3140 9f7f b203 cc39 0058 ca0e 1b27     .Z@1....9.X...'.
 8010340:	453b 2be2 763f 421b 651f aaed dfd6 1853     ;E.+?v.B.e....S.
 8010350:	201d 6bed b5da 2c6c 88a0 21be 665f cc6a     . .k..l,...!_fj.
 8010360:	b518 fd7f 3181 f48a 296b 6da7 b987 514d     .....1..k).m..MQ
 8010370:	9f10 9c17 adbc f65a 90fe 0960 c532 c2a6     ......Z...`.2...
 8010380:	9167 bec1 29b9 75bc 5738 8bc0 97f3 8eef     g....).u8W......
 8010390:	fcb9 16d7 0f42 f43a c1f7 49ac 0b98 f329     ....B.:....I..).
 80103a0:	a11a d4c7 7521 7b8e 50eb 8195 64ae 1c43     ....!u.{.P...dC.
 80103b0:	2952 aedb 3607 23f5 300a aa23 277d 57e2     R)...6.#.0#.}'.W
 80103c0:	a602 9cdd 5bfa 665f 457c 345a 45ac bb0b     .....[_f|EZ4.E..
 80103d0:	540c 3e7f cfe1 19c8 638a 5946 df9c 4e13     .T.>.....cFY...N
 80103e0:	2ea4 5c79 d05d 1424 f8f9 99e5 dd86 35b5     ..y\].$........5
 80103f0:	bfb6 c4e1 ae62 8c76 ea95 6a7f e590 b1ed     ....b.v....j....
 8010400:	c77d 1ae1 4654 f1ee fde6 c242 8218 1760     }...TF....B...`.
 8010410:	d409 8d34 2d4d 1a52 5a33 67ea 69d7 7c40     ..4.M-R.3Z.g.i@|
 8010420:	7fb2 d5ad ab3f 34c5 4c3b c066 b8b7 e3e8     ....?..4;Lf.....
 8010430:	3d3e b758 7ac7 bd4a dacd a05b f8de 321b     >=X..zJ...[....2
 8010440:	03ca 6ee7 dd0d 3198 cafc 0732 5308 bb48     ...n...1..2..SH.
 8010450:	50c4 4179 8ebf bdbc f9a0 768a f636 31fa     .PyA.......v6..1
 8010460:	4a7e fdcd 33c0 3d3b 9fb0 876d fdaa e940     ~J...3;=..m...@.
 8010470:	e771 2b74 ea13 bae7 c0a8 5717 5dfe c482     q.t+.......W.]..
 8010480:	1495 4230 e538 6018 3597 c924 3d04 6fab     ..0B8..`.5$..=.o
 8010490:	5e03 5fc5 c8a2 6ce2 3617 d105 9a7e 4ff7     .^._...l.6..~..O
 80104a0:	903c 47b5 3963 1b5c 61b8 2447 3183 8b65     <..Gc9\..aG$.1e.
 80104b0:	a0b5 489e 9ee6 d6f8 ffa1 aaff 68fe 444c     ...H.........hLD
 80104c0:	55ad 0925 0d14 ae1c 7cdd 6f5f 6bfc 33ea     .U%......|_o.k.3
 80104d0:	e51d 7722 8fc6 ebf3 610b e138 b804 c05f     .."w.....a8..._.
 80104e0:	1a4c b141 a864 176c 0ec1 6627 c700 b2cf     L.A.d.l...'f....
 80104f0:	1533 4573 b0e8 f3f5 f7c1 8bb2 7a11 14e3     3.sE.........z..
 8010500:	97ed e15d 9875 95c0 8801 fff2 57d0 6455     ..].u........WUd
 8010510:	5cd1 6ef6 b204 19f4 85fe 8664 ee14 6d5a     .\.n......d...Zm
 8010520:	a60c a75c 60a9 5fc9 bdfe 97eb 16ed f4c9     ..\..`._........
 8010530:	ad2b 0fb1 74d4 0468 10e9 42f8 44df 19bb     +....th....B.D..
 8010540:	3fdd 0bb0 7344 b4c9 f9ef 1f06 4d9f f9d9     .?..Ds.......M..
 8010550:	c378 a089 aa23 6c93 3a7d e7e0 a7fd 55da     x...#..l}:.....U
 8010560:	a986 01d5 1056 fd08 e49b 2cf6 5451 5ecc     ....V......,QT.^
 8010570:	4b74 e8d2 ce7c 78b3 1f3d 27de a403 2db6     tK..|..x=..'...-
 8010580:	0b88 fb8f d365 7692 c1c1 68d0 84b1 08af     ....e..v...h....
 8010590:	82ac 318c 8b67 f394 e931 0c2b e59d 0a49     ...1g...1.+...I.
 80105a0:	6ce6 cec9 8162 c84f eca6 a2fc 58d7 b398     .l..b.O......X..
 80105b0:	66b3 05c0 57e7 6904 8f85 a372 f1ec 4536     .f...W.i..r...6E
 80105c0:	9f83 67f7 b3aa 18c8 7d69 65ce 7b6f 7c6f     ...g....i}.eo{o|
 80105d0:	ee89 c1fa 1443 fb53 d659 f7b2 12ef 810a     ....C.S.Y.......
 80105e0:	68e5 7621 c80f bfbb 5483 43aa 66aa 39db     .h!v.....T.C.f.9
 80105f0:	66e1 624d ae58 cacb 03aa 81db 2edd e24c     .fMbX.........L.
 8010600:	dcb3 7b39 6492 718e f976 2ff6 8078 9a7c     ..9{.d.qv../x.|.
 8010610:	cfb6 84b6 3ad9 8aec 2fc8 c434 2e65 da58     .....:.../4.e.X.
 8010620:	cfcd 1d50 4f99 7f16 6d5d b56a de37 8459     ..P..O..]mj.7.Y.
 8010630:	f96a 8a04 dc06 b1d5 a69e dcc3 4585 2433     j............E3$
 8010640:	76e0 f126 eca9 f02c 3f30 0156 4b3c 10c1     .v&...,.0?V.<K..
 8010650:	25c4 0c57 f5c6 fcef 9648 d216 6796 d31e     .%W.....H....g..
 8010660:	8bfb fb76 f7e1 ded4 7779 b204 be3b dda2     ..v.....yw..;...
 8010670:	a62e eb10 08f4 a7f5 8e2d 2efa 1420 3b5f     ........-... ._;
 8010680:	0903 15c5 0518 f5da 06ee cdf7 848b 858f     ................
 8010690:	85ef 76de db6d d70d 7002 c660 f3b4 7588     ...vm....p`....u
 80106a0:	9f55 16e5 cea9 7422 5cb8 deff 6947 b64e     U....."t.\..GiN.
 80106b0:	0db4 2dde fb23 55d5 79eb 673e 8abf 4c39     ...-#..U.y>g..9L
 80106c0:	2bc7 7084 abd6 9b21 eae3 532e db1f e7ae     .+.p..!....S....
 80106d0:	8043 663c 6876 3c3b e063 dfa8 81b8 4753     C.<fvh;<c.....SG
 80106e0:	a3e8 2fa5 b936 49ae 806c edad 8cb4 7a79     .../6..Il.....yz
 80106f0:	5900 46e4 67bb 87cf aca9 9d20 ceef ea95     .Y.F.g.... .....
 8010700:	d6bc 8e55 8fa8 65bb 043b fd72 6bcd 681a     ..U....e;.r..k.h
 8010710:	9059 fc8d 6098 698a b647 5bbd 610a 9c1c     Y....`.iG..[.a..
 8010720:	3c77 489f 368b 8679 38de c396 d1f9 8052     w<.H.6y..8....R.
 8010730:	afac e735 c4f1 bbe5 18ce 4386 1c47 ff74     ..5........CG.t.
 8010740:	bf9c 319a e5fc a663 64f1 9b18 2fea f15e     ...1..c..d.../^.
 8010750:	1ff5 ac75 625d 1a12 ac2e 3ee7 c0ba 3aa4     ..u.]b.....>...:
 8010760:	2f5f 0112 c832 5f8e 2eea 1e85 2fc1 7ab6     _/..2.._...../.z
 8010770:	79b6 cb86 afbc f947 4c8e effd 8de9 dcc3     .y....G..L......
 8010780:	21b6 21d9 d7a9 80b4 fc63 4265 b2db 6098     .!.!....c.eB...`
 8010790:	f417 f413 3fea a36d 8ed7 1ccc 317f 0e07     .....?m......1..
 80107a0:	8ab9 6970 eb3a bd8c 9505 21da 77f5 edec     ..pi:......!.w..
 80107b0:	19ff ad24 7203 700e ba41 b2d1 7278 8286     ..$..r.pA...xr..
 80107c0:	bcbc e97c 1613 51f4 3adb 3c56 4d69 23fe     ..|....Q.:V<iM.#
 80107d0:	08cd f629 df98 09c3 715f 5f41 7cd0 53ac     ..)....._qA_.|.S
 80107e0:	0e5f 2f89 be52 7fc2 b870 5630 b6d2 73a7     _../R...p.0V...s
 80107f0:	f5f6 57a1 a5f1 55dc 2c6c 1d19 a6e5 bc70     ...W...Ul,....p.
 8010800:	36fd 05fb efaf 0e23 5827 a29c 0f4f 9f7e     .6....#.'X..O.~.
 8010810:	b869 4d9f 3324 00a2 8d6f bc7d bb57 f1cf     i..M$3..o.}.W...
 8010820:	cbe4 0ecc dc2d 02e0 d55d 7580 eed7 6c5d     ....-...]..u..]l
 8010830:	3d6a 2c17 b00e a1d0 a766 c017 0363 aff9     j=.,....f...c...
 8010840:	ce39 67be 1617 e5e0 2f01 b3ec 1d8c 718a     9..g...../.....q
 8010850:	4d6d c162 cde2 242a 2e63 82e8 2be8 d3ae     mMb...*$c....+..
 8010860:	d953 f20e c5ab 5a01 bfab cb3f 654c 6897     S......Z..?.Le.h
 8010870:	0b1f 1073 bb8f ede5 f009 0cd1 5d22 72c3     ..s........."].r
 8010880:	09d0 a801 977b e235 1c55 a738 5903 c68a     ....{.5.U.8..Y..
 8010890:	2185 26f5 58eb 84c1 16c9 bbfb 530e 9f6c     .!.&.X.......Sl.
 80108a0:	ac6c 4d48 1517 9962 98ab f572 75c4 d55e     l.HM..b...r..u^.
 80108b0:	d569 af3e 07be d90f 09b6 f4f5 8e60 b1f3     i.>.........`...
 80108c0:	8bc0 43bd e51f c57d fe65 20f4 2da2 ade8     ...C..}.e.. .-..
 80108d0:	aa30 8a3d 015b 8b14 b14d b8bf 0394 f23e     0.=.[...M.....>.
 80108e0:	74da 4762 59e6 d006 837e 21ac a4c2 5cb0     .tbG.Y..~..!...\
 80108f0:	7de7 ea95 43b8 5b47 f5e3 3122 3b93 a111     .}...CG[.."1.;..
 8010900:	307f 3366 d775 9adc 76c4 b0ea 5eaa e816     .0f3u....v...^..
 8010910:	5c6d 27d0 c034 9da0 fe00 e358 f9ae 1fc9     m\.'4.....X.....
 8010920:	14ba 798c a22d cbf8 30dd 289b 889d 27e8     ...y-....0.(...'
 8010930:	b065 a43c e82e e84e 314a d76d 1b01 d1b1     e.<...N.J1m.....
 8010940:	278a 4a07 1d31 6e3a aae5 6281 a752 bf0a     .'.J1.:n...bR...
 8010950:	6b2b b6b6 3fcc 5666 257f b8a9 5a40 6101     +k...?fV.%..@Z.a
 8010960:	658c e03e b580 acef 1d17 cd99 731f 9021     .e>..........s!.
 8010970:	fd1f 00da a629 d691 4c6a c6e4 e5ac fca3     ....)...jL......
 8010980:	220e 8757 7a1c 5d74 c5e9 010f 58e6 7bef     ."W..zt].....X.{
 8010990:	24e7 68b6 10cb 28fc bebf 816c b345 b2cd     .$.h...(..l.E...
 80109a0:	e93a 0cc5 9575 6929 38df 2895 bb8f 6030     :...u.)i.8.(..0`
 80109b0:	cc1f 77f1 f8cb 28fe 2977 c5b2 eaf9 ef0e     ...w...(w)......
 80109c0:	62fa b2bd a9f2 33d7 8c10 4821 3b90 5e6e     .b.....3..!H.;n^
 80109d0:	a0cb 714e 7c97 8f3f f772 9922 07a7 bc4e     ..Nq.|?.r."...N.
 80109e0:	f549 4cb4 8e21 ebb7 eb21 75a7 6c41 b3ee     I..L!...!..uAl..
 80109f0:	32c0 233e 5661 b1eb f922 0bbb 43b2 7696     .2>#aV.."....C.v
 8010a00:	f3b8 87e2 4f13 cfd3 218b 1ea5 2327 daa0     .....O...!..'#..
 8010a10:	9575 fcb5 c3a1 dc6c 05e5 e439 0a69 b4e6     u.....l...9.i...
 8010a20:	fd1e 87ff d020 aac1 bfe5 1aa7 944f 624f     .... .......O.Ob
 8010a30:	647d 317f daa4 04a3 43ef 924d b29b 13ad     }d.1.....CM.....
 8010a40:	d65d 6531 976d b601 f96c cf0e 51f5 53ee     ].1em...l....Q.S
 8010a50:	37a0 5c22 b602 7b28 00ed ac84 6a45 1b99     .7"\..({....Ej..
 8010a60:	306f 21d1 0b99 89fa cfd8 21be e0bf 7593     o0.!.......!...u
 8010a70:	8198 ad7a 60a9 f885 e34c e47c 43b7 7c50     ..z..`..L.|..CP|
 8010a80:	6714 cc91 ba98 fa27 7d8a 7924 dfd6 63da     .g....'..}$y...c
 8010a90:	4569 358f f92d fb1a 2804 ec6c 01e9 b9a1     iE.5-....(l.....
 8010aa0:	cdc9 e649 76bc 2d22 5cf3 8fbe e984 e02b     ..I..v"-.\....+.
 8010ab0:	faa2 7b03 d56f 3b25 5432 b46e 29b4 2b74     ...{o.%;2Tn..)t+
 8010ac0:	1ebf dc17 b4a3 8043 775d 984f 9ee3 b017     ......C.]wO.....
 8010ad0:	805c 0854 8712 efa9 cc8e a534 5131 10de     \.T.......4.1Q..
 8010ae0:	5a63 2833 8015 3b3a de58 6913 661e a200     cZ3(..:;X..i.f..
 8010af0:	28a5 9307 809b e05a 6197 f36e cef6 51e3     .(....Z..an....Q
 8010b00:	767e 66b1 cd79 6688 1b88 947c dd07 2288     ~v.fy..f..|...."
 8010b10:	f92d 4526 7f94 c2b8 bf73 722e 86b5 047f     -.&E....s..r....
 8010b20:	7313 5d80 9b2c f38f 8f6d 2e72 5315 feaa     .s.],...m.r..S..
 8010b30:	9813 d140 c62f 6f42 efbf fa23 e4dd 03ff     ..@./.Bo..#.....
 8010b40:	3154 11f3                                   T1..

08010b44 <SPI_MASTER_0_MOSI>:
 8010b44:	8500 4802 0000 0000                         ...H....

08010b4c <SPI_MASTER_0_MISO>:
 8010b4c:	8500 4802 0001 0000                         ...H....

08010b54 <SPI_MASTER_0_SCLKOUT>:
 8010b54:	8500 4802 0002 0000                         ...H....

08010b5c <SPI_MASTER_0_SCLKOUT_Config>:
 8010b5c:	0088 0000 0001 0000 0001 0000 0000 0000     ................
 8010b6c:	0000 0000                                   ....

08010b70 <SPI_MASTER_0_Config>:
 8010b70:	886c 1ffe 515d 0800 0b44 0801 8858 1ffe     l...]Q..D...X...
 8010b80:	0b4c 0801 8ac4 1ffe 0000 0000 0000 0000     L...............
	...
 8010b98:	0b54 0801 0b5c 0801 0000 0000 0000 0000     T...\...........
	...
 8010bf0:	0000 8000 0202 0000 0002 0000               ............

08010bfc <SDMMC_BLOCK_0_DATA_0_PIN_CONFIG>:
 8010bfc:	0080 0000 0000 0001 0001 0000 0001 0000     ................

08010c0c <SDMMC_BLOCK_0_DATA_1_PIN_CONFIG>:
 8010c0c:	0080 0000 0000 0001 0001 0000 0001 0000     ................

08010c1c <SDMMC_BLOCK_0_DATA_2_PIN_CONFIG>:
 8010c1c:	0080 0000 0000 0001 0001 0000 0001 0000     ................

08010c2c <SDMMC_BLOCK_0_DATA_3_PIN_CONFIG>:
 8010c2c:	0080 0000 0000 0001 0001 0000 0001 0000     ................

08010c3c <SDMMC_BLOCK_0_COMMAND_PIN_CONFIG>:
 8010c3c:	0080 0000 0000 0001 0001 0000 0001 0000     ................

08010c4c <SDMMC_BLOCK_0_CLK_PIN_CONFIG>:
 8010c4c:	0080 0000 0000 0001 0001 0000 0001 0000     ................

08010c5c <RTC_0_config>:
 8010c5c:	0001 0000 0000 0000                         ........

08010c64 <RTC_0_time_alarm_config>:
 8010c64:	0000 0000 0004 07b2 0100 0000 0000 07b2     ................
 8010c74:	7fff 0000                                   ....

08010c78 <group_init_handle0>:
	...

08010c8c <group_init_handle1>:
	...

08010ca0 <group_init_handle2>:
	...

08010cb4 <group_init_handle3>:
	...

08010cc8 <global_config>:
 8010cc8:	0000 0000 0004 0000 0000 0000 0000 0000     ................
	...

08010ce0 <sdmmc_block>:
 8010ce0:	8908 1ffe                                   ....

08010ce4 <IO_DIO_DIGOUT_PD_TFT>:
 8010ce4:	8000 4802 0080 0000 0000 0001 0000 0000     ...H............
 8010cf4:	000c 0000                                   ....

08010cf8 <IO_DIO_DIGOUT_CS_TFT>:
 8010cf8:	8500 4802 0080 0000 0000 0001 0000 0000     ...H............
 8010d08:	0004 0000 0230 0101 0000 0001 0000 0000     ....0...........
 8010d18:	0000 0001 0102 0101                         ........

08010d20 <global_iclass_config>:
 8010d20:	0000 0000                                   ....

08010d24 <backgnd_rs_intr_handle>:
 8010d24:	0010 0000 003f 0000 0000 0000               ....?.......

08010d30 <backgnd_config>:
 8010d30:	0005 0000 4500 0000 000c 0000 4144 4556     .....E......DAVE
 8010d40:	4120 5050 2073 6e69 7469 6169 696c 617a      APPs initializa
 8010d50:	6974 6e6f 6620 6961 656c 0064 4144 4556     tion failed.DAVE
 8010d60:	4120 5050 2073 6e69 7469 6169 696c 617a      APPs initializa
 8010d70:	6974 6e6f 7320 6375 6563 7373 7566 006c     tion successful.
 8010d80:	4654 2054 6e69 7469 6420 6e6f 2065 0031     TFT init done 1.
 8010d90:	4654 2054 6e69 7469 6620 6961 656c 2064     TFT init failed 
 8010da0:	0030 0000 7453 7261 2074 614d 6e69 4c20     0...Start Main L
 8010db0:	6f6f 2070 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     oop ------------
 8010dc0:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
 8010dd0:	2d2d 2d2d 2d2d 2d2d 002d 0000 4c44 732d     ---------...DL-s
 8010de0:	7a69 3a65 0000 0000 6553 736e 726f 003a     ize:....Sensor:.
 8010df0:	3a58 0000 3a59 0000 4654 5f54 6964 7073     X:..Y:..TFT_disp
 8010e00:	616c 5f79 7473 7461 6369 6d5f 6e65 3175     lay_static_menu1
 8010e10:	0000 0000 6553 736e 726f 0000 6d49 0070     ....Sensor..Imp.
 8010e20:	6153 0077 6953 656e 0000 0000 6f52 6c6c     Saw.Sine....Roll
 8010e30:	0000 0000 7246 6d61 0065 0000 6944 6d6d     ....Frame...Dimm
 8010e40:	7265 0000 2e25 6c32 0066 0000 5620 0000     er..%.2lf... V..
 8010e50:	696c 0000 6572 0000 4654 5f54 6964 7073     li..re..TFT_disp
 8010e60:	616c 5f79 656d 756e 0031 0000 7542 7474     lay_menu1...Butt
 8010e70:	6e6f 4420 6d69 656d 2072 6f74 6375 6568     on Dimmer touche
 8010e80:	0064 0000 6f54 6767 656c 5220 6c6f 206c     d...Toggle Roll 
 8010e90:	6f74 6375 6568 0064 7753 7469 6863 5320     touched.Switch S
 8010ea0:	6769 616e 006c 0000 6f54 6767 656c 6c20     ignal...Toggle l
 8010eb0:	2f69 6572 7420 756f 6863 6465 0000 0000     i/re touched....
 8010ec0:	4654 5f54 6f74 6375 5f68 656d 756e 0031     TFT_touch_menu1.

08010ed0 <npio2_hw>:
 8010ed0:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
 8010ee0:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
 8010ef0:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
 8010f00:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
 8010f10:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
 8010f20:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
 8010f30:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
 8010f40:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

08010f50 <two_over_pi>:
 8010f50:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
 8010f60:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
 8010f70:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
 8010f80:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
 8010f90:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
 8010fa0:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
 8010fb0:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
 8010fc0:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
 8010fd0:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
 8010fe0:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
 8010ff0:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
 8011000:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
 8011010:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
 8011020:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
 8011030:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
 8011040:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
 8011050:	e27b 0060 8c6b 00c0                         {.`.k...

08011058 <init_jk>:
 8011058:	0002 0000 0003 0000 0004 0000 0006 0000     ................

08011068 <PIo2>:
 8011068:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
 8011078:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
 8011088:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
 8011098:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5
 80110a8:	0043 0000                                   C...

080110ac <_global_impure_ptr>:
 80110ac:	8a00 1ffe 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
 80110bc:	616e 006e 0030 3130 3332 3534 3736 3938     nan.0.0123456789
 80110cc:	4241 4443 4645 3000 3231 3433 3635 3837     ABCDEF.012345678
 80110dc:	6139 6362 6564 0066 6e49 6966 696e 7974     9abcdef.Infinity
 80110ec:	4e00 4e61 0000 0000                         .NaN....

080110f4 <__sf_fake_stdin>:
	...

08011114 <__sf_fake_stdout>:
	...

08011134 <__sf_fake_stderr>:
	...
 8011154:	4f50 4953 0058 002e 0000 0000               POSIX.......

08011160 <__mprec_tens>:
 8011160:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
 8011170:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
 8011180:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
 8011190:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
 80111a0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
 80111b0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
 80111c0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
 80111d0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
 80111e0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
 80111f0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
 8011200:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
 8011210:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
 8011220:	9db4 79d9 7843 44ea                         ...yCx.D

08011228 <__mprec_bigtens>:
 8011228:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
 8011238:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
 8011248:	bf3c 7f73 4fdd 7515                         <.s..O.u

08011250 <p05.5277>:
 8011250:	0005 0000 0019 0000 007d 0000 2d23 2b30     ........}...#-0+
 8011260:	0020 6c68 004c 6665 4567 4746 3a00 7474      .hlL.efgEFG.:tt
 8011270:	0000 0000                                   ....
