INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_WB_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecutionUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainControl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDecode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_env
