// Seed: 512455715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : ""] id_13;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5
    , id_17,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output wor id_11,
    input tri0 id_12,
    input tri1 id_13,
    output tri id_14,
    output wor id_15
);
  wire id_18;
  ;
  logic id_19;
  ;
  nor primCall (
      id_15, id_13, id_19, id_9, id_2, id_7, id_12, id_5, id_0, id_6, id_1, id_17, id_4, id_10, id_3
  );
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_19,
      id_19,
      id_19,
      id_18
  );
endmodule
