#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Sat Oct 18 01:04:16 2025
# Process ID         : 79513
# Current directory  : /home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1
# Command line       : vivado -log shiftleds_muxVioIla.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shiftleds_muxVioIla.tcl
# Log file           : /home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/shiftleds_muxVioIla.vds
# Journal file       : /home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/vivado.jou
# Running On         : pop-os
# Platform           : Pop
# Operating System   : Pop!_OS 22.04 LTS
# Processor Detail   : Intel(R) Core(TM) i5-7200U CPU @ 2.50GHz
# CPU Frequency      : 2501.138 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16516 MB
# Swap memory        : 20810 MB
# Total Virtual      : 37326 MB
# Available Virtual  : 31673 MB
#-----------------------------------------------------------
source shiftleds_muxVioIla.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.srcs/utils_1/imports/synth_1/shiftleds.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.srcs/utils_1/imports/synth_1/shiftleds.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shiftleds_muxVioIla -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 79560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1900.781 ; gain = 419.797 ; free physical = 2446 ; free virtual = 29136
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shiftleds_muxVioIla' [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/src/muxVioIla/shiftleds_muxVioIla.v:20]
INFO: [Synth 8-6157] synthesizing module 'vio' [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/vio/synth/vio.v:13]
INFO: [Synth 8-6157] synthesizing module 'vio_vio_0_0' [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/.Xil/Vivado-79513-pop-os/realtime/vio_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_vio_0_0' (0#1) [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/.Xil/Vivado-79513-pop-os/realtime/vio_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio' (0#1) [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/vio/synth/vio.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/src/muxVioIla/shiftleds_muxVioIla.v:115]
INFO: [Synth 8-6157] synthesizing module 'ila' [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/ila/synth/ila.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/ila/synth/ila.v:23]
INFO: [Synth 8-6157] synthesizing module 'ila_ila_0_0' [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/.Xil/Vivado-79513-pop-os/realtime/ila_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ila_0_0' (0#1) [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/.Xil/Vivado-79513-pop-os/realtime/ila_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila' (0#1) [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/ila/synth/ila.v:13]
INFO: [Synth 8-6155] done synthesizing module 'shiftleds_muxVioIla' (0#1) [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/src/muxVioIla/shiftleds_muxVioIla.v:20]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/vio/synth/vio.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila'. This will prevent further optimization [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/src/muxVioIla/shiftleds_muxVioIla.v:115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/ila/synth/ila.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1976.719 ; gain = 495.734 ; free physical = 2369 ; free virtual = 29060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1982.656 ; gain = 501.672 ; free physical = 2369 ; free virtual = 29060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1982.656 ; gain = 501.672 ; free physical = 2369 ; free virtual = 29060
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.656 ; gain = 0.000 ; free physical = 2369 ; free virtual = 29060
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/ila/ip/ila_ila_0_0/ila_ila_0_0/ila_ila_0_0_in_context.xdc] for cell 'u_ila/ila_0'
Finished Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/ila/ip/ila_ila_0_0/ila_ila_0_0/ila_ila_0_0_in_context.xdc] for cell 'u_ila/ila_0'
Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/vio/ip/vio_vio_0_0/vio_vio_0_0/vio_vio_0_0_in_context.xdc] for cell 'u_vio/vio_0'
Finished Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.gen/sources_1/bd/vio/ip/vio_vio_0_0/vio_vio_0_0/vio_vio_0_0_in_context.xdc] for cell 'u_vio/vio_0'
Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/src/shiftReg/Arty_Master_v2.xdc]
Finished Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/src/shiftReg/Arty_Master_v2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/src/shiftReg/Arty_Master_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shiftleds_muxVioIla_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shiftleds_muxVioIla_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.465 ; gain = 0.000 ; free physical = 2383 ; free virtual = 29074
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.465 ; gain = 0.000 ; free physical = 2383 ; free virtual = 29074
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2097.465 ; gain = 616.480 ; free physical = 2425 ; free virtual = 29116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2105.469 ; gain = 624.484 ; free physical = 2425 ; free virtual = 29116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ila/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_vio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_vio/vio_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2105.469 ; gain = 624.484 ; free physical = 2425 ; free virtual = 29116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2105.469 ; gain = 624.484 ; free physical = 2423 ; free virtual = 29115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   30 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.469 ; gain = 624.484 ; free physical = 2412 ; free virtual = 29108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2153.469 ; gain = 672.484 ; free physical = 2325 ; free virtual = 29022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.516 ; gain = 701.531 ; free physical = 2310 ; free virtual = 29006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.516 ; gain = 701.531 ; free physical = 2310 ; free virtual = 29006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.328 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.328 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.328 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.328 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.328 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.328 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_vio_0_0   |         1|
|2     |ila_ila_0_0   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |ila_ila_0 |     1|
|2     |vio_vio_0 |     1|
|3     |BUFG      |     1|
|4     |CARRY4    |    12|
|5     |LUT2      |    48|
|6     |LUT3      |     3|
|7     |LUT4      |     9|
|8     |LUT6      |     4|
|9     |FDCE      |    35|
|10    |FDPE      |     1|
|11    |IBUF      |     6|
|12    |OBUF      |    12|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.328 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2324.328 ; gain = 728.535 ; free physical = 2197 ; free virtual = 28893
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.336 ; gain = 843.344 ; free physical = 2197 ; free virtual = 28893
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.336 ; gain = 0.000 ; free physical = 2197 ; free virtual = 28893
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.340 ; gain = 0.000 ; free physical = 2315 ; free virtual = 29011
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d3e393a6
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 2348.340 ; gain = 969.895 ; free physical = 2315 ; free virtual = 29011
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1627.478; main = 1532.635; forked = 268.028
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3128.527; main = 2348.344; forked = 946.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.352 ; gain = 0.000 ; free physical = 2315 ; free virtual = 29011
INFO: [Common 17-1381] The checkpoint '/home/pdietz/Repositories/advance-digital-design-course/lab1/shiftleds/shiftleds.runs/synth_1/shiftleds_muxVioIla.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file shiftleds_muxVioIla_utilization_synth.rpt -pb shiftleds_muxVioIla_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 01:05:10 2025...
