{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.04897",
   "Default View_TopLeft":"201,68",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3370 -y 590 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3370 -y 610 -defaultsOSRD
preplace port port-id_idle -pg 1 -lvl 9 -x 3370 -y 570 -defaultsOSRD
preplace port port-id_wen0 -pg 1 -lvl 9 -x 3370 -y 1150 -defaultsOSRD
preplace port port-id_wen1 -pg 1 -lvl 9 -x 3370 -y 1170 -defaultsOSRD
preplace port port-id_wen2 -pg 1 -lvl 9 -x 3370 -y 1190 -defaultsOSRD
preplace port port-id_wen3 -pg 1 -lvl 9 -x 3370 -y 1210 -defaultsOSRD
preplace inst action_ram_wrapper_0 -pg 1 -lvl 6 -x 2070 -y 1320 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 8 -x 3150 -y 710 -defaultsOSRD
preplace inst comm_ram -pg 1 -lvl 8 -x 3150 -y 970 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2070 -y 640 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -x 2610 -y 850 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 190 -y 670 -defaultsOSRD
preplace inst CU_0 -pg 1 -lvl 2 -x 590 -y 380 -defaultsOSRD
preplace inst MII_0 -pg 1 -lvl 7 -x 2610 -y 1260 -defaultsOSRD
preplace inst MOI_0 -pg 1 -lvl 7 -x 2610 -y 340 -defaultsOSRD
preplace inst PG_0 -pg 1 -lvl 3 -x 980 -y 250 -defaultsOSRD
preplace inst QA_0 -pg 1 -lvl 6 -x 2070 -y 310 -defaultsOSRD
preplace inst RD_0 -pg 1 -lvl 5 -x 1610 -y 260 -defaultsOSRD
preplace inst intellight_database_0 -pg 1 -lvl 8 -x 3150 -y 290 -defaultsOSRD
preplace inst SD_0 -pg 1 -lvl 4 -x 1330 -y 270 -defaultsOSRD
preplace netloc CU_0_A_rand 1 2 1 760 260n
preplace netloc CU_0_A_sel 1 2 1 770 240n
preplace netloc CU_0_finish 1 2 6 NJ 480 NJ 480 NJ 480 1750J 10 NJ 10 2900
preplace netloc CU_0_idle 1 2 7 800J 490 NJ 490 NJ 490 NJ 490 2450J 560 NJ 560 3340J
preplace netloc CU_0_wen 1 2 5 NJ 500 NJ 500 NJ 500 NJ 500 2290
preplace netloc MII_0_Dnew 1 5 3 1820 1470 NJ 1470 2960
preplace netloc MII_0_RD_ADDR 1 5 3 1810 1170 2270J 1460 2770
preplace netloc MII_0_WR_ADDR 1 5 3 1870 1480 NJ 1480 2800
preplace netloc MII_0_en0 1 5 4 1830 1490 NJ 1490 2930 1150 NJ
preplace netloc MII_0_en1 1 5 4 1840 1500 NJ 1500 2980 1170 NJ
preplace netloc MII_0_en2 1 5 4 1850 1510 NJ 1510 2990 1190 NJ
preplace netloc MII_0_en3 1 5 4 1860 1520 NJ 1520 3000 1210 NJ
preplace netloc MII_0_wen_bram 1 5 3 1810 1530 NJ 1530 2970
preplace netloc MOI_0_Q_00 1 7 1 2760 130n
preplace netloc MOI_0_Q_01 1 7 1 2770 150n
preplace netloc MOI_0_Q_02 1 7 1 2780 170n
preplace netloc MOI_0_Q_03 1 7 1 2790 190n
preplace netloc MOI_0_Q_10 1 7 1 2800 210n
preplace netloc MOI_0_Q_11 1 7 1 2810 230n
preplace netloc MOI_0_Q_12 1 7 1 2820 250n
preplace netloc MOI_0_Q_13 1 7 1 2830 270n
preplace netloc MOI_0_Q_20 1 7 1 2840 290n
preplace netloc MOI_0_Q_21 1 7 1 2860 310n
preplace netloc MOI_0_Q_22 1 7 1 2870 330n
preplace netloc MOI_0_Q_23 1 7 1 2880 350n
preplace netloc MOI_0_Q_30 1 7 1 2890 370n
preplace netloc MOI_0_Q_31 1 7 1 2910 390n
preplace netloc MOI_0_Q_32 1 7 1 2920 410n
preplace netloc MOI_0_Q_33 1 7 1 2930 430n
preplace netloc PG_0_A 1 3 4 1130 90 NJ 90 1740 470 2330
preplace netloc PG_0_A_road 1 3 4 1110 430 NJ 430 1870 480 2300
preplace netloc QA_0_Q_new 1 6 1 2360 310n
preplace netloc RD_0_R 1 5 1 1730 260n
preplace netloc SD_0_L0 1 4 1 N 250
preplace netloc SD_0_L1 1 4 1 N 270
preplace netloc SD_0_L2 1 4 1 N 290
preplace netloc SD_0_L3 1 4 1 N 310
preplace netloc SD_0_S 1 4 3 1450 370 1720J 150 2420J
preplace netloc action_ram_wrapper_0_Droad0 1 2 5 830 20 NJ 20 1470J 110 1770 130 2380
preplace netloc action_ram_wrapper_0_Droad1 1 2 5 840 100 NJ 100 NJ 100 1780 120 2390
preplace netloc action_ram_wrapper_0_Droad2 1 2 5 810 30 NJ 30 NJ 30 1810 100 2410
preplace netloc action_ram_wrapper_0_Droad3 1 2 5 820 40 NJ 40 NJ 40 1790 110 2350
preplace netloc axi_intc_0_irq 1 5 4 1820 530 2370J 580 NJ 580 3300
preplace netloc clk_wiz_clk_out1 1 0 8 20 350 360 170 790 110 1110 120 1470 140 1760 140 2440 630 2940
preplace netloc intellight_database_0_L_dec 1 3 6 1150 510 NJ 510 NJ 510 2430J 550 NJ 550 3300
preplace netloc intellight_database_0_L_inc 1 8 1 N 360
preplace netloc intellight_database_0_S_sim 1 3 6 1140 420 1480J 20 NJ 20 NJ 20 NJ 20 3340
preplace netloc intellight_database_0_alpha 1 5 4 1820 30 NJ 30 NJ 30 3320
preplace netloc intellight_database_0_gamma 1 5 4 1870 40 NJ 40 NJ 40 3310
preplace netloc intellight_database_0_max_episode 1 1 8 380 60 NJ 60 NJ 60 1500J 50 NJ 50 2460J 570 2930J 540 3310
preplace netloc intellight_database_0_max_step 1 1 8 390 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 2920J 50 3300
preplace netloc intellight_database_0_mode 1 1 8 410 160 780 80 1140 80 NJ 80 NJ 80 NJ 80 2910J 10 3330
preplace netloc intellight_database_0_run 1 1 8 400 750 NJ 750 NJ 750 NJ 750 NJ 750 2340J 590 NJ 590 3330
preplace netloc intellight_database_0_seed 1 1 8 410 760 NJ 760 NJ 760 NJ 760 NJ 760 2400J 600 NJ 600 3320
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 10 50 NJ 50 NJ 50 NJ 50 1490J 60 NJ 60 2270
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 7 370 180 800 90 1120 110 1460 380 1800 1160 2280 1450 2850J
preplace netloc rst_ps7_0_100M_peripheral_aresetn1 1 1 7 NJ 710 NJ 710 1130J 520 NJ 520 NJ 520 2320 1070 2950
preplace netloc processing_system7_0_DDR 1 6 3 2310J 620 NJ 620 3340J
preplace netloc processing_system7_0_FIXED_IO 1 6 3 NJ 610 NJ 610 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 2280 650n
preplace netloc ps7_0_axi_periph_M00_AXI 1 7 1 2930 680n
preplace netloc ps7_0_axi_periph_M01_AXI 1 7 1 2850 110n
preplace netloc ps7_0_axi_periph_M02_AXI 1 7 1 N 840
preplace netloc ps7_0_axi_periph_M03_AXI 1 7 1 N 860
preplace netloc ps7_0_axi_periph_M04_AXI 1 7 1 N 880
preplace netloc ps7_0_axi_periph_M05_AXI 1 7 1 N 900
levelinfo -pg 1 -10 190 590 980 1330 1610 2070 2610 3150 3370
pagesize -pg 1 -db -bbox -sgen -10 0 3490 1540
"
}
0
