<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: DAC Private Constants</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">DAC Private Constants</div>  </div>
<div class="ingroups"><a class="el" href="group/group__DAC__LL.html">DAC</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga060af962dabc6a4a7cda41965cc4179e">DAC_CR_CH1_BITOFFSET</a>&#160;&#160;&#160;0U    /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gad72b8f16312ee8650480969ada1a8a4d">DAC_CR_CH2_BITOFFSET</a>&#160;&#160;&#160;16U   /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3445c237cc87a4e002f5259e81396fed">DAC_CR_CHX_BITOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga060af962dabc6a4a7cda41965cc4179e">DAC_CR_CH1_BITOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gad72b8f16312ee8650480969ada1a8a4d">DAC_CR_CH2_BITOFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f0c7100defa6c8dfac6eee17a6b50d3">DAC_SWTR_CH1</a>&#160;&#160;&#160;(DAC_SWTRIGR_SWTRIG1) /* Channel bit into register SWTRIGR of channel 1. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaed863fab4bad03292ce84eb7081512a7">DAC_SWTR_CH2</a>&#160;&#160;&#160;(DAC_SWTRIGR_SWTRIG2) /* Channel bit into register SWTRIGR of channel 2. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga666f7d7467af9805b1ad5e13186d9153">DAC_SWTR_CHX_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f0c7100defa6c8dfac6eee17a6b50d3">DAC_SWTR_CH1</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaed863fab4bad03292ce84eb7081512a7">DAC_SWTR_CH2</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaf4ba2115649b59543b5194246f33177a">DAC_REG_DHR12R1_REGOFFSET</a>&#160;&#160;&#160;0x00000000U             /* Register DHR12Rx channel 1 taken as reference */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaded9947b692da5a18e772494abd18a44">DAC_REG_DHR12L1_REGOFFSET</a>&#160;&#160;&#160;0x00100000U             /* Register offset of DHR12Lx channel 1 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaad2104b021d695f736b9883d97d87402">DAC_REG_DHR8R1_REGOFFSET</a>&#160;&#160;&#160;0x02000000U             /* Register offset of DHR8Rx  channel 1 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gabd41dde3610a2af1f2c5fde8c588113b">DAC_REG_DHR12R2_REGOFFSET</a>&#160;&#160;&#160;0x00030000U             /* Register offset of DHR12Rx channel 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga36df4801a72a943de62af8054fae88a2">DAC_REG_DHR12L2_REGOFFSET</a>&#160;&#160;&#160;0x00400000U             /* Register offset of DHR12Lx channel 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gadb2e7acb81d99fa951af87f96c13b29b">DAC_REG_DHR8R2_REGOFFSET</a>&#160;&#160;&#160;0x05000000U             /* Register offset of DHR8Rx  channel 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga8fd03b0a1191b5a0544be8840804fb09">DAC_REG_DHR12RX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x000F0000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gacb17c03daea982fdf3bdcf6c1486fd81">DAC_REG_DHR12LX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x00F00000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga7adb6a07e501c2f8bf191cf923c1b8b1">DAC_REG_DHR8RX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x0F000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaca66e2486dd5461afc05973845cef5e8">DAC_REG_DHRX_REGOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga8fd03b0a1191b5a0544be8840804fb09">DAC_REG_DHR12RX_REGOFFSET_MASK</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gacb17c03daea982fdf3bdcf6c1486fd81">DAC_REG_DHR12LX_REGOFFSET_MASK</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga7adb6a07e501c2f8bf191cf923c1b8b1">DAC_REG_DHR8RX_REGOFFSET_MASK</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3d68613be13b394a4c159d4077a0d90d">DAC_REG_DOR1_REGOFFSET</a>&#160;&#160;&#160;0x00000000U             /* Register DORx channel 1 taken as reference */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga9c25debc1ce9c53195c53fa01ed8a7cd">DAC_REG_DOR2_REGOFFSET</a>&#160;&#160;&#160;0x10000000U             /* Register offset of DORx channel 1 versus DORx channel 2 (shifted left of 28 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga0a222465f9b9d1286a7646c5642888cf">DAC_REG_DORX_REGOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3d68613be13b394a4c159d4077a0d90d">DAC_REG_DOR1_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga9c25debc1ce9c53195c53fa01ed8a7cd">DAC_REG_DOR2_REGOFFSET</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gab96ab38ca50ae215614d6e4c6b25032d">DAC_REG_DHR_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x0000000FU  /* Mask of data hold registers offset (DHR12Rx, DHR12Lx, DHR8Rx, ...) when shifted to position 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga6c8127fb04aebb2b28b1bd70c5ecb357">DAC_REG_DORX_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x00000001U  /* Mask of DORx registers offset when shifted to position 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4db7e6f9c2f58676790e266aa41385cf">DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x00000001U  /* Mask of SHSRx registers offset when shifted to position 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gacbe8f44af3817320f0a6191b5eb35493">DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;16U   /* Position of bits register offset of DHR12Rx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gaa711a502ec9181ae4f3c7eca66fc0ee8">DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;20U   /* Position of bits register offset of DHR12Lx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga469864d620bbd71489ef718d83d7c254">DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;24U   /* Position of bits register offset of DHR8Rx  channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gac974b4e2609bb6a6cdfc93642b0dc56f">DAC_REG_DORX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;28U   /* Position of bits register offset of DORx channel 1 or 2 versus DORx channel 1 (shifted left of 28 bits) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga104aa16a251abf2fd98a87f9f2ac7d56">DAC_DHR12RD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR12RD_DACC2DHR_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga0b36973f0101b247c8d875e26dd41928">DAC_DHR12LD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR12LD_DACC2DHR_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#gae2bc35eb3d6c6d23412f5583d1c1613e">DAC_DHR8RD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR8RD_DACC2DHR_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f417d5c014b2af6c34c936482e12357">DAC_DIGITAL_SCALE_12BITS</a>&#160;&#160;&#160;4095U  /* Full-scale digital value with a resolution of 12 bits (voltage range determined by analog voltage references Vref+ and Vref-, refer to reference manual) */</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga060af962dabc6a4a7cda41965cc4179e"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_CR_CH1_BITOFFSET" ref="ga060af962dabc6a4a7cda41965cc4179e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga060af962dabc6a4a7cda41965cc4179e">DAC_CR_CH1_BITOFFSET</a>&#160;&#160;&#160;0U    /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00055">55</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad72b8f16312ee8650480969ada1a8a4d"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_CR_CH2_BITOFFSET" ref="gad72b8f16312ee8650480969ada1a8a4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gad72b8f16312ee8650480969ada1a8a4d">DAC_CR_CH2_BITOFFSET</a>&#160;&#160;&#160;16U   /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00056">56</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3445c237cc87a4e002f5259e81396fed"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_CR_CHX_BITOFFSET_MASK" ref="ga3445c237cc87a4e002f5259e81396fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3445c237cc87a4e002f5259e81396fed">DAC_CR_CHX_BITOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga060af962dabc6a4a7cda41965cc4179e">DAC_CR_CH1_BITOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gad72b8f16312ee8650480969ada1a8a4d">DAC_CR_CH2_BITOFFSET</a>)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00057">57</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00886">LL_DAC_Disable()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00787">LL_DAC_DisableDMAReq()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00944">LL_DAC_DisableTrigger()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00870">LL_DAC_Enable()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00769">LL_DAC_EnableDMAReq()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00928">LL_DAC_EnableTrigger()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00742">LL_DAC_GetOutputBuffer()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00527">LL_DAC_GetTriggerSource()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00570">LL_DAC_GetWaveAutoGeneration()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00636">LL_DAC_GetWaveNoiseLFSR()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00703">LL_DAC_GetWaveTriangleAmplitude()</a>, <a class="el" href="stm32f1xx__ll__dac_8c_source.html#l00173">LL_DAC_Init()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00804">LL_DAC_IsDMAReqEnabled()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00903">LL_DAC_IsEnabled()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00961">LL_DAC_IsTriggerEnabled()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00723">LL_DAC_SetOutputBuffer()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00497">LL_DAC_SetTriggerSource()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00549">LL_DAC_SetWaveAutoGeneration()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00606">LL_DAC_SetWaveNoiseLFSR()</a>, and <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00672">LL_DAC_SetWaveTriangleAmplitude()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b36973f0101b247c8d875e26dd41928"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_DHR12LD_DACC2DHR_BITOFFSET_POS" ref="ga0b36973f0101b247c8d875e26dd41928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga0b36973f0101b247c8d875e26dd41928">DAC_DHR12LD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR12LD_DACC2DHR_Pos</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00090">90</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01092">LL_DAC_ConvertDualData12LeftAligned()</a>.</p>

</div>
</div>
<a class="anchor" id="ga104aa16a251abf2fd98a87f9f2ac7d56"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_DHR12RD_DACC2DHR_BITOFFSET_POS" ref="ga104aa16a251abf2fd98a87f9f2ac7d56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga104aa16a251abf2fd98a87f9f2ac7d56">DAC_DHR12RD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR12RD_DACC2DHR_Pos</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00089">89</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01073">LL_DAC_ConvertDualData12RightAligned()</a>.</p>

</div>
</div>
<a class="anchor" id="gae2bc35eb3d6c6d23412f5583d1c1613e"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_DHR8RD_DACC2DHR_BITOFFSET_POS" ref="gae2bc35eb3d6c6d23412f5583d1c1613e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gae2bc35eb3d6c6d23412f5583d1c1613e">DAC_DHR8RD_DACC2DHR_BITOFFSET_POS</a>&#160;&#160;&#160;DAC_DHR8RD_DACC2DHR_Pos</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00091">91</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01114">LL_DAC_ConvertDualData8RightAligned()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f417d5c014b2af6c34c936482e12357"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_DIGITAL_SCALE_12BITS" ref="ga4f417d5c014b2af6c34c936482e12357" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f417d5c014b2af6c34c936482e12357">DAC_DIGITAL_SCALE_12BITS</a>&#160;&#160;&#160;4095U  /* Full-scale digital value with a resolution of 12 bits (voltage range determined by analog voltage references Vref+ and Vref-, refer to reference manual) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00094">94</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaded9947b692da5a18e772494abd18a44"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12L1_REGOFFSET" ref="gaded9947b692da5a18e772494abd18a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaded9947b692da5a18e772494abd18a44">DAC_REG_DHR12L1_REGOFFSET</a>&#160;&#160;&#160;0x00100000U             /* Register offset of DHR12Lx channel 1 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00064">64</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36df4801a72a943de62af8054fae88a2"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12L2_REGOFFSET" ref="ga36df4801a72a943de62af8054fae88a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga36df4801a72a943de62af8054fae88a2">DAC_REG_DHR12L2_REGOFFSET</a>&#160;&#160;&#160;0x00400000U             /* Register offset of DHR12Lx channel 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00067">67</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa711a502ec9181ae4f3c7eca66fc0ee8"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS" ref="gaa711a502ec9181ae4f3c7eca66fc0ee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaa711a502ec9181ae4f3c7eca66fc0ee8">DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;20U   /* Position of bits register offset of DHR12Lx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00084">84</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01030">LL_DAC_ConvertData12LeftAligned()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb17c03daea982fdf3bdcf6c1486fd81"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12LX_REGOFFSET_MASK" ref="gacb17c03daea982fdf3bdcf6c1486fd81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gacb17c03daea982fdf3bdcf6c1486fd81">DAC_REG_DHR12LX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x00F00000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00070">70</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4ba2115649b59543b5194246f33177a"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12R1_REGOFFSET" ref="gaf4ba2115649b59543b5194246f33177a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaf4ba2115649b59543b5194246f33177a">DAC_REG_DHR12R1_REGOFFSET</a>&#160;&#160;&#160;0x00000000U             /* Register DHR12Rx channel 1 taken as reference */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00063">63</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd41dde3610a2af1f2c5fde8c588113b"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12R2_REGOFFSET" ref="gabd41dde3610a2af1f2c5fde8c588113b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gabd41dde3610a2af1f2c5fde8c588113b">DAC_REG_DHR12R2_REGOFFSET</a>&#160;&#160;&#160;0x00030000U             /* Register offset of DHR12Rx channel 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00066">66</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbe8f44af3817320f0a6191b5eb35493"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS" ref="gacbe8f44af3817320f0a6191b5eb35493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gacbe8f44af3817320f0a6191b5eb35493">DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;16U   /* Position of bits register offset of DHR12Rx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00083">83</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01008">LL_DAC_ConvertData12RightAligned()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fd03b0a1191b5a0544be8840804fb09"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR12RX_REGOFFSET_MASK" ref="ga8fd03b0a1191b5a0544be8840804fb09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga8fd03b0a1191b5a0544be8840804fb09">DAC_REG_DHR12RX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x000F0000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00069">69</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad2104b021d695f736b9883d97d87402"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR8R1_REGOFFSET" ref="gaad2104b021d695f736b9883d97d87402" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaad2104b021d695f736b9883d97d87402">DAC_REG_DHR8R1_REGOFFSET</a>&#160;&#160;&#160;0x02000000U             /* Register offset of DHR8Rx  channel 1 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00065">65</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb2e7acb81d99fa951af87f96c13b29b"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR8R2_REGOFFSET" ref="gadb2e7acb81d99fa951af87f96c13b29b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gadb2e7acb81d99fa951af87f96c13b29b">DAC_REG_DHR8R2_REGOFFSET</a>&#160;&#160;&#160;0x05000000U             /* Register offset of DHR8Rx  channel 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00068">68</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga469864d620bbd71489ef718d83d7c254"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS" ref="ga469864d620bbd71489ef718d83d7c254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga469864d620bbd71489ef718d83d7c254">DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;24U   /* Position of bits register offset of DHR8Rx  channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00085">85</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01052">LL_DAC_ConvertData8RightAligned()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7adb6a07e501c2f8bf191cf923c1b8b1"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR8RX_REGOFFSET_MASK" ref="ga7adb6a07e501c2f8bf191cf923c1b8b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga7adb6a07e501c2f8bf191cf923c1b8b1">DAC_REG_DHR8RX_REGOFFSET_MASK</a>&#160;&#160;&#160;0x0F000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00071">71</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab96ab38ca50ae215614d6e4c6b25032d"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHR_REGOFFSET_MASK_POSBIT0" ref="gab96ab38ca50ae215614d6e4c6b25032d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gab96ab38ca50ae215614d6e4c6b25032d">DAC_REG_DHR_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x0000000FU  /* Mask of data hold registers offset (DHR12Rx, DHR12Lx, DHR8Rx, ...) when shifted to position 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00079">79</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01030">LL_DAC_ConvertData12LeftAligned()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01008">LL_DAC_ConvertData12RightAligned()</a>, <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01052">LL_DAC_ConvertData8RightAligned()</a>, and <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00842">LL_DAC_DMA_GetRegAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="gaca66e2486dd5461afc05973845cef5e8"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DHRX_REGOFFSET_MASK" ref="gaca66e2486dd5461afc05973845cef5e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaca66e2486dd5461afc05973845cef5e8">DAC_REG_DHRX_REGOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga8fd03b0a1191b5a0544be8840804fb09">DAC_REG_DHR12RX_REGOFFSET_MASK</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gacb17c03daea982fdf3bdcf6c1486fd81">DAC_REG_DHR12LX_REGOFFSET_MASK</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga7adb6a07e501c2f8bf191cf923c1b8b1">DAC_REG_DHR8RX_REGOFFSET_MASK</a>)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00072">72</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d68613be13b394a4c159d4077a0d90d"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DOR1_REGOFFSET" ref="ga3d68613be13b394a4c159d4077a0d90d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3d68613be13b394a4c159d4077a0d90d">DAC_REG_DOR1_REGOFFSET</a>&#160;&#160;&#160;0x00000000U             /* Register DORx channel 1 taken as reference */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00074">74</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c25debc1ce9c53195c53fa01ed8a7cd"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DOR2_REGOFFSET" ref="ga9c25debc1ce9c53195c53fa01ed8a7cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga9c25debc1ce9c53195c53fa01ed8a7cd">DAC_REG_DOR2_REGOFFSET</a>&#160;&#160;&#160;0x10000000U             /* Register offset of DORx channel 1 versus DORx channel 2 (shifted left of 28 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00075">75</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac974b4e2609bb6a6cdfc93642b0dc56f"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DORX_REGOFFSET_BITOFFSET_POS" ref="gac974b4e2609bb6a6cdfc93642b0dc56f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gac974b4e2609bb6a6cdfc93642b0dc56f">DAC_REG_DORX_REGOFFSET_BITOFFSET_POS</a>&#160;&#160;&#160;28U   /* Position of bits register offset of DORx channel 1 or 2 versus DORx channel 1 (shifted left of 28 bits) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00086">86</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01137">LL_DAC_RetrieveOutputData()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a222465f9b9d1286a7646c5642888cf"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DORX_REGOFFSET_MASK" ref="ga0a222465f9b9d1286a7646c5642888cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga0a222465f9b9d1286a7646c5642888cf">DAC_REG_DORX_REGOFFSET_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga3d68613be13b394a4c159d4077a0d90d">DAC_REG_DOR1_REGOFFSET</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga9c25debc1ce9c53195c53fa01ed8a7cd">DAC_REG_DOR2_REGOFFSET</a>)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00076">76</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c8127fb04aebb2b28b1bd70c5ecb357"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_DORX_REGOFFSET_MASK_POSBIT0" ref="ga6c8127fb04aebb2b28b1bd70c5ecb357" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga6c8127fb04aebb2b28b1bd70c5ecb357">DAC_REG_DORX_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x00000001U  /* Mask of DORx registers offset when shifted to position 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00080">80</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l01137">LL_DAC_RetrieveOutputData()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4db7e6f9c2f58676790e266aa41385cf"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0" ref="ga4db7e6f9c2f58676790e266aa41385cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4db7e6f9c2f58676790e266aa41385cf">DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0</a>&#160;&#160;&#160;0x00000001U  /* Mask of SHSRx registers offset when shifted to position 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00081">81</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f0c7100defa6c8dfac6eee17a6b50d3"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_SWTR_CH1" ref="ga4f0c7100defa6c8dfac6eee17a6b50d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f0c7100defa6c8dfac6eee17a6b50d3">DAC_SWTR_CH1</a>&#160;&#160;&#160;(DAC_SWTRIGR_SWTRIG1) /* Channel bit into register SWTRIGR of channel 1. */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00059">59</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed863fab4bad03292ce84eb7081512a7"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_SWTR_CH2" ref="gaed863fab4bad03292ce84eb7081512a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaed863fab4bad03292ce84eb7081512a7">DAC_SWTR_CH2</a>&#160;&#160;&#160;(DAC_SWTRIGR_SWTRIG2) /* Channel bit into register SWTRIGR of channel 2. */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00060">60</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga666f7d7467af9805b1ad5e13186d9153"></a><!-- doxytag: member="stm32f1xx_ll_dac.h::DAC_SWTR_CHX_MASK" ref="ga666f7d7467af9805b1ad5e13186d9153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__DAC__LL__Private__Constants.html#ga666f7d7467af9805b1ad5e13186d9153">DAC_SWTR_CHX_MASK</a>&#160;&#160;&#160;(<a class="el" href="group/group__DAC__LL__Private__Constants.html#ga4f0c7100defa6c8dfac6eee17a6b50d3">DAC_SWTR_CH1</a> | <a class="el" href="group/group__DAC__LL__Private__Constants.html#gaed863fab4bad03292ce84eb7081512a7">DAC_SWTR_CH2</a>)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00061">61</a> of file <a class="el" href="stm32f1xx__ll__dac_8h_source.html">stm32f1xx_ll_dac.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__dac_8h_source.html#l00989">LL_DAC_TrigSWConversion()</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:53 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
