// Seed: 1285506960
module module_0;
  wire id_1;
  wire id_2;
  assign module_2.type_15 = 0;
  wire id_3;
  wire id_4;
endmodule
macromodule module_1 (
    output tri   id_0,
    output tri0  id_1,
    inout  logic id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output tri0  id_6
);
  wire id_8;
  assign id_0 = 1;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
  always_latch id_2 <= "";
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input uwire id_4#(
        .id_9 (1),
        .id_10(id_9)
    ),
    output tri id_5,
    input wor id_6,
    input wand id_7
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
