verilog work "count_test.vf"
vhdl work "ctst.vhd"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
