# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Digital_Clock_7segmentDisplay.srcs/sources_1/new/binary_to_bcd.v" \
"../../../../Digital_Clock_7segmentDisplay.srcs/sources_1/new/digital_clock.v" \
"../../../../Digital_Clock_7segmentDisplay.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
