
#ifndef __SOPHGO_CV1800_TPU_REG_H__
#define __SOPHGO_CV1800_TPU_REG_H__

/* TDMA */
#define TDMA_CTRL			0x0
#define TDMA_DES_BASE			0x4
#define TDMA_INT_MASK			0x8
#define TDMA_SYNC_STATUS		0xc
#define TDMA_CMD_ACCP0			0x10
#define TDMA_CMD_ACCP1			0x14
#define TDMA_CMD_ACCP2			0x18
#define TDMA_CMD_ACCP3			0x1c
#define TDMA_CMD_ACCP4			0x20
#define TDMA_CMD_ACCP5			0x24
#define TDMA_CMD_ACCP6			0x28
#define TDMA_CMD_ACCP7			0x2c
#define TDMA_CMD_ACCP8			0x30
#define TDMA_CMD_ACCP9			0x34
#define TDMA_CMD_ACCP10			0x38
#define TDMA_CMD_ACCP11			0x3c
#define TDMA_CMD_ACCP12			0x40
#define TDMA_CMD_ACCP13			0x44
#define TDMA_CMD_ACCP14			0x48
#define TDMA_CMD_ACCP15			0x4c
#define TDMA_ARRAYBASE0_L		0x70
#define TDMA_ARRAYBASE1_L		0x74
#define TDMA_ARRAYBASE2_L		0x78
#define TDMA_ARRAYBASE3_L		0x7c
#define TDMA_ARRAYBASE4_L		0x80
#define TDMA_ARRAYBASE5_L		0x84
#define TDMA_ARRAYBASE6_L		0x88
#define TDMA_ARRAYBASE7_L		0x8c
#define TDMA_ARRAYBASE0_H		0x90
#define TDMA_ARRAYBASE1_H		0x94
#define TDMA_DEBUG_MODE			0xa0
#define TDMA_DCM_DISABLE		0xa4
#define TDMA_STATUS			0xec

#define TDMA_CTRL_ENABLE_BIT		0
#define TDMA_CTRL_MODESEL_BIT		1
#define TDMA_CTRL_RESET_SYNCID_BIT	2
#define TDMA_CTRL_FORCE_1ARRAY		5
#define TDMA_CTRL_FORCE_2ARRAY		6
#define TDMA_CTRL_BURSTLEN_BIT		8
#define TDMA_CTRL_64BYTE_ALIGN_EN	10
#define TDMA_CTRL_INTRA_CMD_OFF		13
#define TDMA_CTRL_DESNUM_BIT		16

/* TIU */
#define TIU_CMD				0x1000
#define TIU_CTRL			0x1100

enum TIU_LANNUM {
	TIU_LANNUM_2		= 0x1,
	TIU_LANNUM_4		= 0x2,
	TIU_LANNUM_8		= 0x3,
	TIU_LANNUM_16		= 0x4,
	TIU_LANNUM_32		= 0x5,
	TIU_LANNUM_64		= 0x6,
};

#endif /* __SOPHGO_CV1800_TPU_REG_H__ */
