// Seed: 2898336902
module module_0 (
    output logic id_0
    , id_2
);
  always @(negedge id_2) id_0 = (id_2);
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output logic id_4,
    input  tri0  id_5
);
  always_comb @(posedge 1'h0 or posedge 1'b0) begin : LABEL_0
    id_4 <= id_3;
    id_4 = -1'b0;
    $clog2(75);
    ;
  end
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
