Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Mar 28 16:02:16 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fxpnahid_timing_summary_routed.rpt -rpx fxpnahid_timing_summary_routed.rpx
| Design       : fxpnahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.293       -1.393                     10                 6301        0.038        0.000                      0                 6301        1.520        0.000                       0                  3257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.293       -1.393                     10                 6301        0.038        0.000                      0                 6301        1.520        0.000                       0                  3257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           10  Failing Endpoints,  Worst Slack       -0.293ns,  Total Violation       -1.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.275ns (24.519%)  route 3.925ns (75.481%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.812     1.812    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     2.290 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/Q
                         net (fo=13, routed)          0.550     2.840    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[8]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.301     3.141 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.989     4.131    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X28Y40         LUT4 (Prop_lut4_I2_O)        0.124     4.255 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_20__0/O
                         net (fo=4, routed)           0.618     4.873    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_20__0_n_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I5_O)        0.124     4.997 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_9__0/O
                         net (fo=2, routed)           0.645     5.642    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_9__0_n_2
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.766 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][20]_srl3_i_3__0/O
                         net (fo=1, routed)           0.579     6.344    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][20]_srl3_i_3__0_n_2
    SLICE_X28Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.468 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][20]_srl3_i_1__3/O
                         net (fo=1, routed)           0.544     7.012    Vy_channel_U/U_fifo_w64_d2_A_ram/in[10]
    SLICE_X30Y41         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.685     6.685    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X30Y41         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/CLK
                         clock pessimism              0.087     6.772    
                         clock uncertainty           -0.035     6.737    
    SLICE_X30Y41         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     6.719    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.275ns (24.890%)  route 3.848ns (75.110%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.812     1.812    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     2.290 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/Q
                         net (fo=13, routed)          0.550     2.840    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[8]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.301     3.141 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.892     4.034    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.124     4.158 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_14__0/O
                         net (fo=3, routed)           0.682     4.839    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_14__0_n_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.963 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_8__0/O
                         net (fo=2, routed)           0.792     5.755    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_8__0_n_2
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.879 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_3__0/O
                         net (fo=1, routed)           0.451     6.330    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_3__0_n_2
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.454 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_1__3/O
                         net (fo=1, routed)           0.480     6.935    Vy_channel_U/U_fifo_w64_d2_A_ram/in[2]
    SLICE_X30Y42         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.685     6.685    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X30Y42         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][12]_srl3/CLK
                         clock pessimism              0.087     6.772    
                         clock uncertainty           -0.035     6.737    
    SLICE_X30Y42         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     6.719    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][12]_srl3
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.212ns (23.856%)  route 3.868ns (76.144%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.631     1.631    p_hls_fptoui_double_U0/ap_clk
    SLICE_X40Y66         FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/Q
                         net (fo=13, routed)          0.674     2.724    p_hls_fptoui_double_U0/sh_assign_1_reg_187[11]
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.297     3.021 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          1.016     4.037    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.161 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_25/O
                         net (fo=4, routed)           0.769     4.930    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_25_n_2
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.054 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_10/O
                         net (fo=2, routed)           0.736     5.790    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_10_n_2
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.914 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_5/O
                         net (fo=1, routed)           0.484     6.398    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_5_n_2
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.522 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_2__0/O
                         net (fo=1, routed)           0.189     6.711    Vx_channel_U/U_fifo_w64_d2_A_ram/in[0]
    SLICE_X38Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.512     6.512    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X38Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/CLK
                         clock pessimism              0.096     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X38Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     6.526    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3
  -------------------------------------------------------------------
                         required time                          6.526    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.212ns (23.924%)  route 3.854ns (76.076%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.509 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.631     1.631    p_hls_fptoui_double_U0/ap_clk
    SLICE_X40Y66         FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/Q
                         net (fo=13, routed)          0.674     2.724    p_hls_fptoui_double_U0/sh_assign_1_reg_187[11]
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.297     3.021 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          1.028     4.048    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X37Y64         LUT4 (Prop_lut4_I2_O)        0.124     4.172 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_22/O
                         net (fo=4, routed)           0.775     4.947    p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_22_n_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.071 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_11/O
                         net (fo=2, routed)           0.609     5.680    p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_11_n_2
    SLICE_X44Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.804 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][21]_srl3_i_3/O
                         net (fo=1, routed)           0.280     6.084    p_hls_fptoui_double_U0/SRL_SIG_reg[2][21]_srl3_i_3_n_2
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.208 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][21]_srl3_i_1__2/O
                         net (fo=1, routed)           0.489     6.697    Vx_channel_U/U_fifo_w64_d2_A_ram/in[11]
    SLICE_X42Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.509     6.509    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X42Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3/CLK
                         clock pessimism              0.079     6.588    
                         clock uncertainty           -0.035     6.553    
    SLICE_X42Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     6.514    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.212ns (23.991%)  route 3.840ns (76.009%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.509 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.631     1.631    p_hls_fptoui_double_U0/ap_clk
    SLICE_X40Y66         FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/Q
                         net (fo=13, routed)          0.674     2.724    p_hls_fptoui_double_U0/sh_assign_1_reg_187[11]
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.297     3.021 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          1.016     4.037    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.161 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_25/O
                         net (fo=4, routed)           0.769     4.930    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_25_n_2
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.054 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_10/O
                         net (fo=2, routed)           0.790     5.844    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_10_n_2
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.124     5.968 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][18]_srl3_i_3/O
                         net (fo=1, routed)           0.402     6.370    p_hls_fptoui_double_U0/SRL_SIG_reg[2][18]_srl3_i_3_n_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.494 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][18]_srl3_i_1__2/O
                         net (fo=1, routed)           0.189     6.683    Vx_channel_U/U_fifo_w64_d2_A_ram/in[8]
    SLICE_X42Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.509     6.509    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X42Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3/CLK
                         clock pessimism              0.079     6.588    
                         clock uncertainty           -0.035     6.553    
    SLICE_X42Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     6.506    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.275ns (25.420%)  route 3.741ns (74.580%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.812     1.812    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     2.290 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/Q
                         net (fo=13, routed)          0.550     2.840    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[8]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.301     3.141 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.989     4.131    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X28Y40         LUT4 (Prop_lut4_I2_O)        0.124     4.255 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_20__0/O
                         net (fo=4, routed)           0.658     4.913    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_20__0_n_2
    SLICE_X29Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_9__0/O
                         net (fo=2, routed)           0.582     5.618    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_9__0_n_2
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.742 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][18]_srl3_i_3__0/O
                         net (fo=1, routed)           0.300     6.043    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][18]_srl3_i_3__0_n_2
    SLICE_X31Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.167 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][18]_srl3_i_1__3/O
                         net (fo=1, routed)           0.661     6.828    Vy_channel_U/U_fifo_w64_d2_A_ram/in[8]
    SLICE_X30Y41         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.685     6.685    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X30Y41         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3/CLK
                         clock pessimism              0.087     6.772    
                         clock uncertainty           -0.035     6.737    
    SLICE_X30Y41         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     6.690    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][18]_srl3
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.212ns (24.248%)  route 3.786ns (75.752%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.509 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.631     1.631    p_hls_fptoui_double_U0/ap_clk
    SLICE_X40Y66         FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/Q
                         net (fo=13, routed)          0.674     2.724    p_hls_fptoui_double_U0/sh_assign_1_reg_187[11]
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.297     3.021 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          0.967     3.988    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X40Y62         LUT4 (Prop_lut4_I2_O)        0.124     4.112 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_18/O
                         net (fo=4, routed)           0.618     4.730    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_18_n_2
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124     4.854 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][12]_srl3_i_9/O
                         net (fo=2, routed)           0.800     5.654    p_hls_fptoui_double_U0/SRL_SIG_reg[2][12]_srl3_i_9_n_2
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.778 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][20]_srl3_i_3/O
                         net (fo=1, routed)           0.404     6.182    p_hls_fptoui_double_U0/SRL_SIG_reg[2][20]_srl3_i_3_n_2
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.306 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][20]_srl3_i_1__2/O
                         net (fo=1, routed)           0.323     6.629    Vx_channel_U/U_fifo_w64_d2_A_ram/in[10]
    SLICE_X42Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.509     6.509    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X42Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/CLK
                         clock pessimism              0.079     6.588    
                         clock uncertainty           -0.035     6.553    
    SLICE_X42Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     6.535    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3
  -------------------------------------------------------------------
                         required time                          6.535    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.275ns (25.774%)  route 3.672ns (74.226%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.812     1.812    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.478     2.290 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[8]/Q
                         net (fo=13, routed)          0.550     2.840    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[8]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.301     3.141 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.778     3.919    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X28Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.043 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_17__0/O
                         net (fo=4, routed)           0.917     4.959    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_17__0_n_2
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.083 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_8__0/O
                         net (fo=1, routed)           0.661     5.745    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_8__0_n_2
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.869 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_3__0/O
                         net (fo=1, routed)           0.298     6.167    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_3__0_n_2
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124     6.291 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_1__3/O
                         net (fo=1, routed)           0.468     6.759    Vy_channel_U/U_fifo_w64_d2_A_ram/in[4]
    SLICE_X30Y42         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.685     6.685    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X30Y42         SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/CLK
                         clock pessimism              0.087     6.772    
                         clock uncertainty           -0.035     6.737    
    SLICE_X30Y42         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     6.693    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.212ns (24.535%)  route 3.728ns (75.465%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.631     1.631    p_hls_fptoui_double_U0/ap_clk
    SLICE_X40Y66         FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/Q
                         net (fo=13, routed)          0.674     2.724    p_hls_fptoui_double_U0/sh_assign_1_reg_187[11]
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.297     3.021 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          1.028     4.048    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X37Y64         LUT4 (Prop_lut4_I2_O)        0.124     4.172 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_22/O
                         net (fo=4, routed)           0.775     4.947    p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_22_n_2
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.071 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_11/O
                         net (fo=2, routed)           0.650     5.721    p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_11_n_2
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.845 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_3/O
                         net (fo=1, routed)           0.263     6.108    p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_3_n_2
    SLICE_X37Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_1__2/O
                         net (fo=1, routed)           0.339     6.571    Vx_channel_U/U_fifo_w64_d2_A_ram/in[3]
    SLICE_X38Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.512     6.512    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X38Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3/CLK
                         clock pessimism              0.096     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X38Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     6.534    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3
  -------------------------------------------------------------------
                         required time                          6.534    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.444ns (29.523%)  route 3.447ns (70.477%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.631     1.631    p_hls_fptoui_double_U0/ap_clk
    SLICE_X40Y66         FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[11]/Q
                         net (fo=13, routed)          0.674     2.724    p_hls_fptoui_double_U0/sh_assign_1_reg_187[11]
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.297     3.021 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          0.915     3.936    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.153     4.089 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][15]_srl3_i_13/O
                         net (fo=2, routed)           0.517     4.606    p_hls_fptoui_double_U0/SRL_SIG_reg[2][15]_srl3_i_13_n_2
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.327     4.933 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_4/O
                         net (fo=2, routed)           0.736     5.669    p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_4_n_2
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.793 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_2/O
                         net (fo=1, routed)           0.416     6.208    p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_2_n_2
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.332 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_1__2/O
                         net (fo=1, routed)           0.190     6.522    Vx_channel_U/U_fifo_w64_d2_A_ram/in[1]
    SLICE_X38Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.512     6.512    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X38Y65         SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3/CLK
                         clock pessimism              0.096     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X38Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     6.521    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3
  -------------------------------------------------------------------
                         required time                          6.521    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                 -0.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_channel31_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.064%)  route 0.261ns (64.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.630     0.630    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X53Y44         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/Q
                         net (fo=1, routed)           0.261     1.032    p_channel31_U/U_fifo_w64_d2_A_ram/in[26]
    SLICE_X38Y42         SRL16E                                       r  p_channel31_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.908     0.908    p_channel31_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X38Y42         SRL16E                                       r  p_channel31_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][26]_srl3/CLK
                         clock pessimism             -0.008     0.900    
    SLICE_X38Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.994    p_channel31_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][26]_srl3
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.468%)  route 0.235ns (62.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.630     0.630    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X57Y40         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.235     1.006    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[7]
    SLICE_X48Y39         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.904     0.904    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X48Y39         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.070     0.966    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.851%)  route 0.219ns (51.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.559     0.559    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X54Y64         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/Q
                         net (fo=4, routed)           0.219     0.942    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_2_[37]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.987 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[34]_i_1__1/O
                         net (fo=1, routed)           0.000     0.987    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[33]
    SLICE_X50Y65         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.828     0.828    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y65         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.121     0.944    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.894%)  route 0.241ns (63.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.630     0.630    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X57Y40         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.241     1.012    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[5]
    SLICE_X48Y39         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.904     0.904    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X48Y39         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.070     0.966    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (60.021%)  route 0.168ns (39.979%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.560     0.560    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X53Y62         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]/Q
                         net (fo=1, routed)           0.168     0.869    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/opt_has_pipe.first_q_reg[52][22]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.980 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.980    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/D[3]
    SLICE_X49Y62         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.832     0.832    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X49Y62         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.105     0.932    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.894%)  route 0.169ns (40.106%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.559     0.559    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X52Y65         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/Q
                         net (fo=1, routed)           0.169     0.869    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/opt_has_pipe.first_q_reg[52][10]
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.980 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.980    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/D[15]
    SLICE_X49Y65         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.830     0.830    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X49Y65         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.105     0.930    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Block_ZNK13ap_fixed_1_U0/tmp_s_reg_856_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.882%)  route 0.180ns (56.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.635     0.635    Block_ZNK13ap_fixed_1_U0/ap_clk
    SLICE_X39Y49         FDRE                                         r  Block_ZNK13ap_fixed_1_U0/tmp_s_reg_856_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  Block_ZNK13ap_fixed_1_U0/tmp_s_reg_856_reg[4]/Q
                         net (fo=1, routed)           0.180     0.956    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/tmp_s_reg_856_reg[11][4]
    SLICE_X37Y50         FDRE                                         r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.841     0.841    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/ap_clk
    SLICE_X37Y50         FDRE                                         r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[20]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     0.906    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.115%)  route 0.170ns (39.885%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.559     0.559    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X53Y63         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=1, routed)           0.170     0.870    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/opt_has_pipe.first_q_reg[52][20]
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.985 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.985    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/D[5]
    SLICE_X49Y63         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.831     0.831    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X49Y63         FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.105     0.931    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.383%)  route 0.247ns (63.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.630     0.630    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X57Y40         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.247     1.018    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[6]
    SLICE_X48Y39         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.904     0.904    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X48Y39         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.066     0.962    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.748%)  route 0.253ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.630     0.630    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X57Y41         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.253     1.024    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[12]
    SLICE_X48Y41         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.905     0.905    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X48Y41         FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                         clock pessimism             -0.008     0.897    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.070     0.967    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y18   Block_ZNK13ap_fixed_U0/amy1_reg_459_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X2Y23   Block_ZNK13ap_fixed_U0/fxpnahid_mul_mul_bkb_U1/fxpnahid_mul_mul_bkb_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y19   Block_ZNK13ap_fixed_U0/fxpnahid_mul_mul_bkb_U2/fxpnahid_mul_mul_bkb_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y17   Block_ZNK13ap_fixed_U0/tmp_16_i_reg_469_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y16   Block_ZNK13ap_fixed_U0/fxpnahid_mac_mul_eOg_U8/fxpnahid_mac_mul_eOg_DSP48_3_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X2Y21   Block_ZNK13ap_fixed_U0/tmp_15_i_reg_464_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X2Y20   Block_ZNK13ap_fixed_U0/fxpnahid_mac_mul_eOg_U7/fxpnahid_mac_mul_eOg_DSP48_3_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X2Y22   Block_ZNK13ap_fixed_U0/amx1_reg_454_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X59Y54  Block_ZNK13ap_fixed_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X60Y51  Block_ZNK13ap_fixed_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y66  VxFxp_V_U/U_fifo_w22_d2_A_ram/SRL_SIG_reg[2][15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y43  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y45  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y45  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y45  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y45  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y45  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][14]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y43  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y43  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y43  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X50Y43  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][4]_srl8/CLK



