Project Information                       e:\vhdldesigns\ee231\20asm\asm01.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 04/16/2002 11:02:36

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


ASM01


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

asm01     EPM7032SLC44-5   20       6        0      23      2           71 %

User Pins:                 20       6        0  



Project Information                       e:\vhdldesigns\ee231\20asm\asm01.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clock' chosen for auto global Clock


Project Information                       e:\vhdldesigns\ee231\20asm\asm01.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~2,
           state~1
        )
        WITH STATES (
                              S1 = B"00", 
                              S2 = B"10", 
                              S3 = B"01"
);



Project Information                       e:\vhdldesigns\ee231\20asm\asm01.rpt

** FILE HIERARCHY **



|lpm_add_sub:574|
|lpm_add_sub:574|addcore:adder|
|lpm_add_sub:574|addcore:adder|addcore:adder0|
|lpm_add_sub:574|altshift:result_ext_latency_ffs|
|lpm_add_sub:574|altshift:carry_ext_latency_ffs|
|lpm_add_sub:574|altshift:oflow_ext_latency_ffs|


Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

***** Logic for device 'asm01' compiled without errors.




Device: EPM7032SLC44-5

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff

                                               
                                               
              B  B  B                       d  
              _  _  _              c     d  a  
              o  o  o              l     a  t  
              u  u  u  V  G  G  G  o  G  t  a  
              t  t  t  C  N  N  N  c  N  a  1  
              1  0  4  C  D  D  D  k  D  0  4  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    #TDI |  7                                39 | s 
  B_out3 |  8                                38 | #TDO 
  B_out2 |  9                                37 | data15 
     GND | 10                                36 | reset 
   data9 | 11                                35 | VCC 
  data10 | 12         EPM7032SLC44-5         34 | LA_in 
    #TMS | 13                                33 | done 
  data11 | 14                                32 | #TCK 
     VCC | 15                                31 | data6 
  data12 | 16                                30 | GND 
   data5 | 17                                29 | data13 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              d  d  d  d  G  V  R  R  R  d  d  
              a  a  a  a  N  C  E  E  E  a  a  
              t  t  t  t  D  C  S  S  S  t  t  
              a  a  a  a        E  E  E  a  a  
              4  3  2  1        R  R  R  8  7  
                                V  V  V        
                                E  E  E        
                                D  D  D        


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)  16/16(100%)   6/16( 37%)  20/36( 55%) 
B:    LC17 - LC32    13/16( 81%)  13/16( 81%)  12/16( 75%)  32/36( 88%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            29/32     ( 90%)
Total logic cells used:                         23/32     ( 71%)
Total shareable expanders used:                  2/32     (  6%)
Total Turbo logic cells used:                   23/32     ( 71%)
Total shareable expanders not available (n/a):  16/32     ( 50%)
Average fan-in:                                  8.86
Total fan-in:                                   204

Total input pins required:                      20
Total fast input logic cells required:           0
Total output pins required:                      6
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     23
Total flipflops required:                       23
Total product terms required:                  104
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  43      -   -       INPUT  G            0      0   0    0    0    0    0  clock
  41   (17)  (B)      INPUT               0      0   0    0    0    0    1  data0
  21   (16)  (A)      INPUT               0      0   0    0    0    0    1  data1
  20   (15)  (A)      INPUT               0      0   0    0    0    0    1  data2
  19   (14)  (A)      INPUT               0      0   0    0    0    0    1  data3
  18   (13)  (A)      INPUT               0      0   0    0    0    0    1  data4
  17   (12)  (A)      INPUT               0      0   0    0    0    0    1  data5
  31   (26)  (B)      INPUT               0      0   0    0    0    0    1  data6
  28   (28)  (B)      INPUT               0      0   0    0    0    0    1  data7
  27   (29)  (B)      INPUT               0      0   0    0    0    0    1  data8
  11    (7)  (A)      INPUT               0      0   0    0    0    0    1  data9
  12    (8)  (A)      INPUT               0      0   0    0    0    0    1  data10
  14   (10)  (A)      INPUT               0      0   0    0    0    0    1  data11
  16   (11)  (A)      INPUT               0      0   0    0    0    0    1  data12
  29   (27)  (B)      INPUT               0      0   0    0    0    0    1  data13
  40   (18)  (B)      INPUT               0      0   0    0    0    0    1  data14
  37   (21)  (B)      INPUT               0      0   0    0    0    0    1  data15
  34   (23)  (B)      INPUT               0      0   0    0    0    0   16  LA_in
  36   (22)  (B)      INPUT               0      0   0    0    0    1    1  reset
  39   (19)  (B)      INPUT               0      0   0    0    0    1   17  s


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5      2    A         FF   +  t        0      0   0    0    4    5    0  B_out0 (:51)
   6      3    A         FF   +  t        0      0   0    0    5    4    0  B_out1 (:50)
   9      6    A         FF   +  t        0      0   0    0    6    3    0  B_out2 (:49)
   8      5    A         FF   +  t        0      0   0    0    7    2    0  B_out3 (:48)
   4      1    A         FF   +  t        0      0   0    0    8    1    0  B_out4 (:47)
  33     24    B         FF   +  t        0      0   0    2   18    6   17  done


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (41)    17    B       TFFE   +  t        0      0   0    2   18    6   17  state~2
  (7)     4    A       DFFE   +  t        1      0   1    3    3    1    3  A15 (:29)
 (18)    13    A       DFFE   +  t        2      1   1    3    4    1    3  A14 (:30)
 (26)    30    B       DFFE   +  t        2      1   1    3    4    1    3  A13 (:31)
 (25)    31    B       DFFE   +  t        2      1   1    3    4    1    3  A12 (:32)
 (37)    21    B       DFFE   +  t        2      1   1    3    4    1    3  A11 (:33)
 (36)    22    B       DFFE   +  t        2      1   1    3    4    1    3  A10 (:34)
 (34)    23    B       DFFE   +  t        2      1   1    3    4    1    3  A9 (:35)
 (27)    29    B       DFFE   +  t        2      1   1    3    4    1    3  A8 (:36)
 (28)    28    B       DFFE   +  t        2      1   1    3    4    1    3  A7 (:37)
 (31)    26    B       DFFE   +  t        2      1   1    3    4    1    3  A6 (:38)
 (32)    25    B       DFFE   +  t        2      1   1    3    4    1    3  A5 (:39)
 (40)    18    B       DFFE   +  t        2      1   1    3    4    1    3  A4 (:40)
 (29)    27    B       DFFE   +  t        2      1   1    3    4    1    3  A3 (:41)
 (13)     9    A       DFFE   +  t        2      1   1    3    4    1    3  A2 (:42)
 (11)     7    A       DFFE   +  t        2      1   1    3    4    1    3  A1 (:43)
 (12)     8    A       DFFE   +  t        2      1   1    3    4    6    2  A0 (:44)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC2 B_out0
        | +----------------- LC3 B_out1
        | | +--------------- LC6 B_out2
        | | | +------------- LC5 B_out3
        | | | | +----------- LC1 B_out4
        | | | | | +--------- LC4 A15
        | | | | | | +------- LC13 A14
        | | | | | | | +----- LC9 A2
        | | | | | | | | +--- LC7 A1
        | | | | | | | | | +- LC8 A0
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC2  -> * * * * * - - - - - | * - | <-- B_out0
LC3  -> - * * * * - - - - - | * - | <-- B_out1
LC6  -> - - * * * - - - - - | * - | <-- B_out2
LC5  -> - - - * * - - - - - | * - | <-- B_out3
LC1  -> - - - - * - - - - - | * - | <-- B_out4
LC4  -> - - - - - * * - - - | * * | <-- A15
LC13 -> - - - - - - * - - - | * * | <-- A14
LC9  -> - - - - - - - * * - | * * | <-- A2
LC7  -> - - - - - - - - * * | * * | <-- A1
LC8  -> * * * * * - - - - * | * * | <-- A0

Pin
43   -> - - - - - - - - - - | - - | <-- clock
41   -> - - - - - - - - - * | * - | <-- data0
21   -> - - - - - - - - * - | * - | <-- data1
20   -> - - - - - - - * - - | * - | <-- data2
40   -> - - - - - - * - - - | * - | <-- data14
37   -> - - - - - * - - - - | * - | <-- data15
34   -> - - - - - * * * * * | * * | <-- LA_in
39   -> - - - - - * * * * * | * * | <-- s
LC24 -> * * * * * * * * * * | * * | <-- done
LC17 -> * * * * * * * * * * | * * | <-- state~2
LC27 -> - - - - - - - * - - | * * | <-- A3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                   Logic cells placed in LAB 'B'
        +------------------------- LC24 done
        | +----------------------- LC17 state~2
        | | +--------------------- LC30 A13
        | | | +------------------- LC31 A12
        | | | | +----------------- LC21 A11
        | | | | | +--------------- LC22 A10
        | | | | | | +------------- LC23 A9
        | | | | | | | +----------- LC29 A8
        | | | | | | | | +--------- LC28 A7
        | | | | | | | | | +------- LC26 A6
        | | | | | | | | | | +----- LC25 A5
        | | | | | | | | | | | +--- LC18 A4
        | | | | | | | | | | | | +- LC27 A3
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC24 -> * * * * * * * * * * * * * | * * | <-- done
LC17 -> * * * * * * * * * * * * * | * * | <-- state~2
LC30 -> * * * * - - - - - - - - - | - * | <-- A13
LC31 -> * * - * * - - - - - - - - | - * | <-- A12
LC21 -> * * - - * * - - - - - - - | - * | <-- A11
LC22 -> * * - - - * * - - - - - - | - * | <-- A10
LC23 -> * * - - - - * * - - - - - | - * | <-- A9
LC29 -> * * - - - - - * * - - - - | - * | <-- A8
LC28 -> * * - - - - - - * * - - - | - * | <-- A7
LC26 -> * * - - - - - - - * * - - | - * | <-- A6
LC25 -> * * - - - - - - - - * * - | - * | <-- A5
LC18 -> * * - - - - - - - - - * * | - * | <-- A4
LC27 -> * * - - - - - - - - - - * | * * | <-- A3

Pin
43   -> - - - - - - - - - - - - - | - - | <-- clock
19   -> - - - - - - - - - - - - * | - * | <-- data3
18   -> - - - - - - - - - - - * - | - * | <-- data4
17   -> - - - - - - - - - - * - - | - * | <-- data5
31   -> - - - - - - - - - * - - - | - * | <-- data6
28   -> - - - - - - - - * - - - - | - * | <-- data7
27   -> - - - - - - - * - - - - - | - * | <-- data8
11   -> - - - - - - * - - - - - - | - * | <-- data9
12   -> - - - - - * - - - - - - - | - * | <-- data10
14   -> - - - - * - - - - - - - - | - * | <-- data11
16   -> - - - * - - - - - - - - - | - * | <-- data12
29   -> - - * - - - - - - - - - - | - * | <-- data13
34   -> - - * * * * * * * * * * * | * * | <-- LA_in
36   -> * * - - - - - - - - - - - | - * | <-- reset
39   -> * * * * * * * * * * * * * | * * | <-- s
LC4  -> * * - - - - - - - - - - - | * * | <-- A15
LC13 -> * * * - - - - - - - - - - | * * | <-- A14
LC9  -> * * - - - - - - - - - - - | * * | <-- A2
LC7  -> * * - - - - - - - - - - - | * * | <-- A1
LC8  -> * * - - - - - - - - - - - | * * | <-- A0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              e:\vhdldesigns\ee231\20asm\asm01.rpt
asm01

** EQUATIONS **

clock    : INPUT;
data0    : INPUT;
data1    : INPUT;
data2    : INPUT;
data3    : INPUT;
data4    : INPUT;
data5    : INPUT;
data6    : INPUT;
data7    : INPUT;
data8    : INPUT;
data9    : INPUT;
data10   : INPUT;
data11   : INPUT;
data12   : INPUT;
data13   : INPUT;
data14   : INPUT;
data15   : INPUT;
LA_in    : INPUT;
reset    : INPUT;
s        : INPUT;

-- Node name is ':44' = 'A0' 
-- Equation name is 'A0', location is LC008, type is buried.
A0       = DFFE( _EQ001 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ001 =  data0 & !done &  LA_in & !s & !state~2
         #  data0 & !done &  LA_in &  state~2
         #  A1 & !done & !LA_in &  state~2
         #  A0 & !state~2 &  _X001
         #  A0 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':43' = 'A1' 
-- Equation name is 'A1', location is LC007, type is buried.
A1       = DFFE( _EQ002 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ002 =  data1 & !done &  LA_in & !s & !state~2
         #  data1 & !done &  LA_in &  state~2
         #  A2 & !done & !LA_in &  state~2
         #  A1 & !state~2 &  _X001
         #  A1 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':42' = 'A2' 
-- Equation name is 'A2', location is LC009, type is buried.
A2       = DFFE( _EQ003 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ003 =  data2 & !done &  LA_in & !s & !state~2
         #  data2 & !done &  LA_in &  state~2
         #  A3 & !done & !LA_in &  state~2
         #  A2 & !state~2 &  _X001
         #  A2 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':41' = 'A3' 
-- Equation name is 'A3', location is LC027, type is buried.
A3       = DFFE( _EQ004 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ004 =  data3 & !done &  LA_in & !s & !state~2
         #  data3 & !done &  LA_in &  state~2
         #  A4 & !done & !LA_in &  state~2
         #  A3 & !state~2 &  _X001
         #  A3 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':40' = 'A4' 
-- Equation name is 'A4', location is LC018, type is buried.
A4       = DFFE( _EQ005 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ005 =  data4 & !done &  LA_in & !s & !state~2
         #  data4 & !done &  LA_in &  state~2
         #  A5 & !done & !LA_in &  state~2
         #  A4 & !state~2 &  _X001
         #  A4 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':39' = 'A5' 
-- Equation name is 'A5', location is LC025, type is buried.
A5       = DFFE( _EQ006 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ006 =  data5 & !done &  LA_in & !s & !state~2
         #  data5 & !done &  LA_in &  state~2
         #  A6 & !done & !LA_in &  state~2
         #  A5 & !state~2 &  _X001
         #  A5 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':38' = 'A6' 
-- Equation name is 'A6', location is LC026, type is buried.
A6       = DFFE( _EQ007 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ007 =  data6 & !done &  LA_in & !s & !state~2
         #  data6 & !done &  LA_in &  state~2
         #  A7 & !done & !LA_in &  state~2
         #  A6 & !state~2 &  _X001
         #  A6 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':37' = 'A7' 
-- Equation name is 'A7', location is LC028, type is buried.
A7       = DFFE( _EQ008 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ008 =  data7 & !done &  LA_in & !s & !state~2
         #  data7 & !done &  LA_in &  state~2
         #  A8 & !done & !LA_in &  state~2
         #  A7 & !state~2 &  _X001
         #  A7 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':36' = 'A8' 
-- Equation name is 'A8', location is LC029, type is buried.
A8       = DFFE( _EQ009 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ009 =  data8 & !done &  LA_in & !s & !state~2
         #  data8 & !done &  LA_in &  state~2
         #  A9 & !done & !LA_in &  state~2
         #  A8 & !state~2 &  _X001
         #  A8 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':35' = 'A9' 
-- Equation name is 'A9', location is LC023, type is buried.
A9       = DFFE( _EQ010 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ010 =  data9 & !done &  LA_in & !s & !state~2
         #  data9 & !done &  LA_in &  state~2
         #  A10 & !done & !LA_in &  state~2
         #  A9 & !state~2 &  _X001
         #  A9 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':34' = 'A10' 
-- Equation name is 'A10', location is LC022, type is buried.
A10      = DFFE( _EQ011 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ011 =  data10 & !done &  LA_in & !s & !state~2
         #  data10 & !done &  LA_in &  state~2
         #  A11 & !done & !LA_in &  state~2
         #  A10 & !state~2 &  _X001
         #  A10 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':33' = 'A11' 
-- Equation name is 'A11', location is LC021, type is buried.
A11      = DFFE( _EQ012 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ012 =  data11 & !done &  LA_in & !s & !state~2
         #  data11 & !done &  LA_in &  state~2
         #  A12 & !done & !LA_in &  state~2
         #  A11 & !state~2 &  _X001
         #  A11 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':32' = 'A12' 
-- Equation name is 'A12', location is LC031, type is buried.
A12      = DFFE( _EQ013 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ013 =  data12 & !done &  LA_in & !s & !state~2
         #  data12 & !done &  LA_in &  state~2
         #  A13 & !done & !LA_in &  state~2
         #  A12 & !state~2 &  _X001
         #  A12 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':31' = 'A13' 
-- Equation name is 'A13', location is LC030, type is buried.
A13      = DFFE( _EQ014 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ014 =  data13 & !done &  LA_in & !s & !state~2
         #  data13 & !done &  LA_in &  state~2
         #  A14 & !done & !LA_in &  state~2
         #  A13 & !state~2 &  _X001
         #  A13 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':30' = 'A14' 
-- Equation name is 'A14', location is LC013, type is buried.
A14      = DFFE( _EQ015 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ015 =  data14 & !done &  LA_in & !s & !state~2
         #  data14 & !done &  LA_in &  state~2
         #  A15 & !done & !LA_in &  state~2
         #  A14 & !state~2 &  _X001
         #  A14 &  done;
  _X001  = EXP( LA_in & !s);

-- Node name is ':29' = 'A15' 
-- Equation name is 'A15', location is LC004, type is buried.
A15      = DFFE( _EQ016 $  GND, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ016 =  data15 & !done &  LA_in & !s & !state~2
         #  data15 & !done &  LA_in &  state~2
         #  A15 &  s & !state~2
         #  A15 & !LA_in & !state~2
         #  A15 &  done;

-- Node name is 'B_out0' = 'B0' 
-- Equation name is 'B_out0', location is LC002, type is output.
 B_out0  = TFFE( _EQ017, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ017 =  A0 & !B_out0 & !done &  state~2
         #  A0 &  B_out0 & !done
         #  B_out0 & !done & !state~2;

-- Node name is 'B_out1' = 'B1' 
-- Equation name is 'B_out1', location is LC003, type is output.
 B_out1  = TFFE( _EQ018, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ018 =  A0 &  B_out0 & !B_out1 & !done &  state~2
         #  A0 &  B_out0 &  B_out1 & !done
         #  B_out1 & !done & !state~2;

-- Node name is 'B_out2' = 'B2' 
-- Equation name is 'B_out2', location is LC006, type is output.
 B_out2  = TFFE( _EQ019, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ019 =  A0 &  B_out0 &  B_out1 & !B_out2 & !done &  state~2
         #  A0 &  B_out0 &  B_out1 &  B_out2 & !done
         #  B_out2 & !done & !state~2;

-- Node name is 'B_out3' = 'B3' 
-- Equation name is 'B_out3', location is LC005, type is output.
 B_out3  = TFFE( _EQ020, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ020 =  A0 &  B_out0 &  B_out1 &  B_out2 & !B_out3 & !done &  state~2
         #  A0 &  B_out0 &  B_out1 &  B_out2 &  B_out3 & !done
         #  B_out3 & !done & !state~2;

-- Node name is 'B_out4' = 'B4' 
-- Equation name is 'B_out4', location is LC001, type is output.
 B_out4  = TFFE( _EQ021, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ021 =  A0 &  B_out0 &  B_out1 &  B_out2 &  B_out3 & !B_out4 & !done & 
              state~2
         #  A0 &  B_out0 &  B_out1 &  B_out2 &  B_out3 &  B_out4 & !done
         #  B_out4 & !done & !state~2;

-- Node name is 'done' = 'state~1' 
-- Equation name is 'done', location is LC024, type is output.
 done    = DFFE( _EQ022 $  GND, GLOBAL( clock), !reset,  VCC,  VCC);
  _EQ022 = !A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 & !A8 & !A9 & !A10 & 
             !A11 & !A12 & !A13 & !A14 & !A15 & !done & !reset &  state~2
         #  done & !reset &  s & !state~2;

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC017, type is buried.
state~2  = TFFE( _EQ023, GLOBAL( clock), !reset,  VCC,  VCC);
  _EQ023 = !A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 & !A8 & !A9 & !A10 & 
             !A11 & !A12 & !A13 & !A14 & !A15 & !done &  state~2
         # !done & !reset &  s & !state~2
         # !done &  reset &  state~2;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, B




Project Information                       e:\vhdldesigns\ee231\20asm\asm01.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,746K
