#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 18 17:29:38 2020
# Process ID: 29443
# Current directory: /home/charles/Documents/2020_REU/vivado_script_dev/overlay_32x32
# Command line: vivado overlay_32x32
# Log file: /home/charles/Documents/2020_REU/vivado_script_dev/overlay_32x32/vivado.log
# Journal file: /home/charles/Documents/2020_REU/vivado_script_dev/overlay_32x32/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/charles/Documents/2020_REU/vivado_script_dev/overlay_32x32/overlay_32x32/overlay_32x32.xpr
INFO: [Project 1-313] Project file moved from '/home/charles/tmp/vivado_script_dev/overlay_32x32/overlay_32x32' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/charles/Documents/2020_REU/vivado_script_dev/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/charles/Xilinx/Vivado/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 7112.285 ; gain = 29.242 ; free physical = 3491 ; free virtual = 11416
update_compile_order -fileset sources_1
open_bd_design {/home/charles/Documents/2020_REU/vivado_script_dev/overlay_32x32/overlay_32x32/overlay_32x32.srcs/sources_1/bd/overlay_32x32/overlay_32x32.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- aha:halide_hardware:addone_32x32:1.0 - addone_32x32_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <overlay_32x32> from BD file </home/charles/Documents/2020_REU/vivado_script_dev/overlay_32x32/overlay_32x32/overlay_32x32.srcs/sources_1/bd/overlay_32x32/overlay_32x32.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7191.332 ; gain = 0.000 ; free physical = 3355 ; free virtual = 11294
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 17:41:57 2020...
