<h1 align="center">Hi ðŸ‘‹, I'm Sudeep Angadi</h1>
<h3 align="center">VLSI Enthusiast</h3>

ðŸ”­ Iâ€™m trainee at VLSI FOR ALL as RTL Design and Verification Trainee. 

ðŸ’¬ Ask me about Verilog, System Verilog, UVM, Functional Coverage.

ðŸ“« How to reach me sudeep.ece.rymec@gmail.com

âš¡ Fun fact EC student.

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://www.linkedin.com/in/sudeepangadi" target="blank"><img align="center" src="![linkedin logo](https://user-images.githubusercontent.com/104716478/210029858-29ef4fd0-2db2-4a67-852c-a755bbc5d29c.png)
" alt="sudeepangadi" height="30" width="40" /></a>
</p>

