// Seed: 2683333463
module module_0 #(
    parameter id_1 = 32'd97
);
  logic _id_1;
  ;
  tri1 [1 : id_1] id_2, id_3, id_4, id_5, id_6;
  assign id_3 = 1'd0;
  wire id_7;
  ;
  logic   id_8 = id_2;
  integer id_9;
  function void id_10(input id_11);
    id_11 <= -1;
  endfunction
  initial begin
    id_10();
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_6 = 32'd92
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5[id_2 : id_6],
    _id_6,
    id_7
);
  output wire id_7;
  inout wire _id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
