// Seed: 2141549618
module module_0 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4
    , id_12,
    output supply0 id_5,
    output tri id_6,
    output tri id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10
);
endmodule
module module_1 #(
    parameter id_4 = 32'd41
) (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input supply1 _id_4,
    input tri id_5,
    output supply1 id_6,
    output wor id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11
);
  static logic [id_4 : 1] id_13;
  parameter id_14 = 1;
  wire id_15;
  wire id_16;
  wire [-1 : 1] id_17;
  wor id_18 = -1;
  assign id_13 = id_17;
  assign id_18 = id_5;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_2,
      id_5,
      id_1,
      id_7,
      id_8,
      id_6,
      id_1,
      id_3,
      id_9
  );
  assign modCall_1.id_5 = 0;
endmodule
