

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'
================================================================
* Date:           Sun Apr 16 22:10:33 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.596 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048578|  1048578|  4.194 ms|  4.194 ms|  1048578|  1048578|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_78_1_VITIS_LOOP_79_2  |  1048576|  1048576|         2|          1|          1|  1048576|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rr = alloca i32 1"   --->   Operation 5 'alloca' 'rr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pp = alloca i32 1"   --->   Operation 6 'alloca' 'pp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %pp"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %rr"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pp_1 = load i11 %pp"   --->   Operation 12 'load' 'pp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i21 %indvar_flatten" [seq_align_multiple.cpp:78]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i11 %pp_1"   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.72ns)   --->   "%cond236 = icmp_eq  i4 %empty, i4 0"   --->   Operation 15 'icmp' 'cond236' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.90ns)   --->   "%icmp_ln78 = icmp_eq  i21 %indvar_flatten_load, i21 1048576" [seq_align_multiple.cpp:78]   --->   Operation 17 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.12ns)   --->   "%add_ln78_1 = add i21 %indvar_flatten_load, i21 1" [seq_align_multiple.cpp:78]   --->   Operation 18 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc68, void %for.body78.preheader.exitStub" [seq_align_multiple.cpp:78]   --->   Operation 19 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rr_load = load i11 %rr" [seq_align_multiple.cpp:79]   --->   Operation 20 'load' 'rr_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.96ns)   --->   "%add_ln78 = add i11 %pp_1, i11 1" [seq_align_multiple.cpp:78]   --->   Operation 21 'add' 'add_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_1_VITIS_LOOP_79_2_str"   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 23 'speclooptripcount' 'empty_19' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i11 %rr_load, i11 1024" [seq_align_multiple.cpp:79]   --->   Operation 24 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.37ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i11 0, i11 %rr_load" [seq_align_multiple.cpp:78]   --->   Operation 25 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.37ns)   --->   "%select_ln78_1 = select i1 %icmp_ln79, i11 %add_ln78, i11 %pp_1" [seq_align_multiple.cpp:78]   --->   Operation 26 'select' 'select_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast_mid2_v = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %select_ln78_1, i32 4, i32 9" [seq_align_multiple.cpp:78]   --->   Operation 27 'partselect' 'p_cast_mid2_v' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %p_cast_mid2_v, i10 0" [seq_align_multiple.cpp:81]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_20 = trunc i11 %add_ln78" [seq_align_multiple.cpp:78]   --->   Operation 29 'trunc' 'empty_20' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.72ns)   --->   "%cond236_mid1 = icmp_eq  i4 %empty_20, i4 0" [seq_align_multiple.cpp:78]   --->   Operation 30 'icmp' 'cond236_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.34ns)   --->   "%select_ln78_2 = select i1 %icmp_ln79, i1 %cond236_mid1, i1 %cond236" [seq_align_multiple.cpp:78]   --->   Operation 31 'select' 'select_ln78_2' <Predicate = (!icmp_ln78)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i11 %select_ln78" [seq_align_multiple.cpp:81]   --->   Operation 33 'zext' 'zext_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.12ns)   --->   "%add_ln81 = add i16 %tmp, i16 %zext_ln81" [seq_align_multiple.cpp:81]   --->   Operation 34 'add' 'add_ln81' <Predicate = (!icmp_ln78)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i16 %add_ln81" [seq_align_multiple.cpp:81]   --->   Operation 35 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%dp_matrix_V_addr = getelementptr i9 %dp_matrix_V, i64 0, i64 %zext_ln81_1" [seq_align_multiple.cpp:81]   --->   Operation 36 'getelementptr' 'dp_matrix_V_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 37 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %select_ln78_2, void %arrayidx6733.exit, void %arrayidx6733.case.0" [seq_align_multiple.cpp:81]   --->   Operation 38 'br' 'br_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.96ns)   --->   "%add_ln79 = add i11 %select_ln78, i11 1" [seq_align_multiple.cpp:79]   --->   Operation 39 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln79 = store i21 %add_ln78_1, i21 %indvar_flatten" [seq_align_multiple.cpp:79]   --->   Operation 40 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.46>
ST_2 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln79 = store i11 %select_ln78_1, i11 %pp" [seq_align_multiple.cpp:79]   --->   Operation 41 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.46>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln79 = store i11 %add_ln79, i11 %rr" [seq_align_multiple.cpp:79]   --->   Operation 42 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body65" [seq_align_multiple.cpp:79]   --->   Operation 43 'br' 'br_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln81 = store i9 0, i16 %dp_matrix_V_addr" [seq_align_multiple.cpp:81]   --->   Operation 44 'store' 'store_ln81' <Predicate = (select_ln78_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 65536> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx6733.exit" [seq_align_multiple.cpp:81]   --->   Operation 45 'br' 'br_ln81' <Predicate = (select_ln78_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dp_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rr                  (alloca           ) [ 0110]
pp                  (alloca           ) [ 0110]
indvar_flatten      (alloca           ) [ 0110]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
pp_1                (load             ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
empty               (trunc            ) [ 0000]
cond236             (icmp             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln78           (icmp             ) [ 0110]
add_ln78_1          (add              ) [ 0000]
br_ln78             (br               ) [ 0000]
rr_load             (load             ) [ 0000]
add_ln78            (add              ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty_19            (speclooptripcount) [ 0000]
icmp_ln79           (icmp             ) [ 0000]
select_ln78         (select           ) [ 0000]
select_ln78_1       (select           ) [ 0000]
p_cast_mid2_v       (partselect       ) [ 0000]
tmp                 (bitconcatenate   ) [ 0000]
empty_20            (trunc            ) [ 0000]
cond236_mid1        (icmp             ) [ 0000]
select_ln78_2       (select           ) [ 0101]
specpipeline_ln0    (specpipeline     ) [ 0000]
zext_ln81           (zext             ) [ 0000]
add_ln81            (add              ) [ 0000]
zext_ln81_1         (zext             ) [ 0000]
dp_matrix_V_addr    (getelementptr    ) [ 0101]
specloopname_ln183  (specloopname     ) [ 0000]
br_ln81             (br               ) [ 0000]
add_ln79            (add              ) [ 0000]
store_ln79          (store            ) [ 0000]
store_ln79          (store            ) [ 0000]
store_ln79          (store            ) [ 0000]
br_ln79             (br               ) [ 0000]
store_ln81          (store            ) [ 0000]
br_ln81             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dp_matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_78_1_VITIS_LOOP_79_2_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="rr_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="pp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pp/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dp_matrix_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="16" slack="0"/>
<pin id="66" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln81_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="1"/>
<pin id="71" dir="0" index="1" bw="9" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="21" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="11" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="11" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="pp_1_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="1"/>
<pin id="92" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pp_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="indvar_flatten_load_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="21" slack="1"/>
<pin id="95" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cond236_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond236/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln78_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="21" slack="0"/>
<pin id="108" dir="0" index="1" bw="21" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln78_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="21" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="rr_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="1"/>
<pin id="120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rr_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln78_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln79_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln78_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln78_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_cast_mid2_v_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="11" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="5" slack="0"/>
<pin id="154" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast_mid2_v/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="empty_20_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="cond236_mid1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond236_mid1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln78_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln81_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln81_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="11" slack="0"/>
<pin id="192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln81_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln79_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln79_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="21" slack="0"/>
<pin id="208" dir="0" index="1" bw="21" slack="1"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln79_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="11" slack="1"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln79_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="1"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="rr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="rr "/>
</bind>
</comp>

<comp id="228" class="1005" name="pp_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="pp "/>
</bind>
</comp>

<comp id="235" class="1005" name="indvar_flatten_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="21" slack="0"/>
<pin id="237" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="245" class="1005" name="select_ln78_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln78_2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="dp_matrix_V_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dp_matrix_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="93" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="93" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="90" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="118" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="127" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="121" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="90" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="141" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="149" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="121" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="127" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="100" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="133" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="159" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="204"><net_src comp="133" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="112" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="141" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="200" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="50" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="231"><net_src comp="54" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="238"><net_src comp="58" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="248"><net_src comp="177" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="62" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dp_matrix_V | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		cond236 : 2
		icmp_ln78 : 1
		add_ln78_1 : 1
		br_ln78 : 2
		add_ln78 : 1
		icmp_ln79 : 1
		select_ln78 : 2
		select_ln78_1 : 2
		p_cast_mid2_v : 3
		tmp : 4
		empty_20 : 2
		cond236_mid1 : 3
		select_ln78_2 : 4
		zext_ln81 : 3
		add_ln81 : 5
		zext_ln81_1 : 6
		dp_matrix_V_addr : 7
		br_ln81 : 5
		add_ln79 : 3
		store_ln79 : 2
		store_ln79 : 3
		store_ln79 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln78_1_fu_112  |    0    |    28   |
|    add   |    add_ln78_fu_121   |    0    |    18   |
|          |    add_ln81_fu_189   |    0    |    23   |
|          |    add_ln79_fu_200   |    0    |    18   |
|----------|----------------------|---------|---------|
|          |    cond236_fu_100    |    0    |    9    |
|   icmp   |   icmp_ln78_fu_106   |    0    |    15   |
|          |   icmp_ln79_fu_127   |    0    |    11   |
|          |  cond236_mid1_fu_171 |    0    |    9    |
|----------|----------------------|---------|---------|
|          |  select_ln78_fu_133  |    0    |    11   |
|  select  | select_ln78_1_fu_141 |    0    |    11   |
|          | select_ln78_2_fu_177 |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |      empty_fu_96     |    0    |    0    |
|          |    empty_20_fu_167   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect| p_cast_mid2_v_fu_149 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_159      |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln81_fu_185   |    0    |    0    |
|          |  zext_ln81_1_fu_195  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   155   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|dp_matrix_V_addr_reg_249|   16   |
| indvar_flatten_reg_235 |   21   |
|       pp_reg_228       |   11   |
|       rr_reg_221       |   11   |
|  select_ln78_2_reg_245 |    1   |
+------------------------+--------+
|          Total         |   60   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   155  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   60   |    -   |
+-----------+--------+--------+
|   Total   |   60   |   155  |
+-----------+--------+--------+
