--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/final_submission/final_submission.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -2.634(F)|    2.906(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    1.209(R)|    0.576(R)|clock_27mhz_IBUFG |   0.000|
button1      |    2.292(R)|    0.159(R)|clock_27mhz_IBUFG |   0.000|
button2      |    3.438(R)|   -0.638(R)|clock_27mhz_IBUFG |   0.000|
button3      |    4.051(R)|   -0.350(R)|clock_27mhz_IBUFG |   0.000|
button_down  |    2.340(R)|   -1.199(R)|clock_27mhz_IBUFG |   0.000|
button_enter |    3.185(R)|    0.090(R)|clock_27mhz_IBUFG |   0.000|
button_left  |    0.947(R)|    0.304(R)|clock_27mhz_IBUFG |   0.000|
button_right |    1.254(R)|    0.631(R)|clock_27mhz_IBUFG |   0.000|
button_up    |    0.787(R)|    0.613(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0> |    3.211(R)|   -2.939(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1> |    3.387(R)|   -3.115(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2> |    2.653(R)|   -2.381(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3> |    3.555(R)|   -3.283(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4> |    2.762(R)|   -2.490(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5> |    2.552(R)|   -2.280(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6> |    2.200(R)|   -1.928(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7> |    2.904(R)|   -2.632(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8> |    2.393(R)|   -2.121(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9> |    3.272(R)|   -3.000(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>|    3.423(R)|   -3.151(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>|    3.274(R)|   -3.002(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>|    2.678(R)|   -2.406(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>|    3.495(R)|   -3.223(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>|    3.084(R)|   -2.812(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>|    3.248(R)|   -2.976(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>|    1.872(R)|   -1.600(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>|    3.451(R)|   -3.179(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>|    2.892(R)|   -2.620(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>|    2.962(R)|   -2.690(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>|    2.649(R)|   -2.377(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>|    2.150(R)|   -1.878(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>|    3.074(R)|   -2.802(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>|    1.945(R)|   -1.673(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>|    2.684(R)|   -2.412(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>|    2.667(R)|   -2.395(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>|    2.964(R)|   -2.692(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>|    2.468(R)|   -2.196(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>|    2.856(R)|   -2.584(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>|    3.208(R)|   -2.936(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>|    2.215(R)|   -1.943(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>|    3.140(R)|   -2.868(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>|    2.707(R)|   -2.435(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>|    3.009(R)|   -2.737(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>|    2.721(R)|   -2.449(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>|    2.428(R)|   -2.156(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0> |    2.711(R)|   -2.439(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1> |    2.223(R)|   -1.951(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2> |    1.812(R)|   -1.540(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3> |    1.424(R)|   -1.152(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4> |    1.176(R)|   -0.904(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5> |    1.751(R)|   -1.479(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6> |    1.368(R)|   -1.096(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7> |    1.190(R)|   -0.918(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8> |    2.140(R)|   -1.868(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9> |    1.825(R)|   -1.553(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>|    2.707(R)|   -2.435(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>|    1.745(R)|   -1.473(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>|    1.773(R)|   -1.501(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>|    1.196(R)|   -0.924(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>|    1.274(R)|   -1.002(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>|    0.936(R)|   -0.664(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>|    1.099(R)|   -0.827(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>|    3.134(R)|   -2.862(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>|    1.582(R)|   -1.310(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>|    1.793(R)|   -1.521(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>|    1.450(R)|   -1.178(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>|    1.938(R)|   -1.666(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>|    1.281(R)|   -1.009(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>|    1.697(R)|   -1.425(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>|    1.626(R)|   -1.354(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>|    1.918(R)|   -1.646(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>|    1.225(R)|   -0.953(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>|    0.959(R)|   -0.687(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>|    2.003(R)|   -1.731(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>|    0.904(R)|   -0.632(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>|    1.522(R)|   -1.250(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>|    1.430(R)|   -1.158(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>|    1.457(R)|   -1.185(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>|    1.262(R)|   -0.990(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>|    2.044(R)|   -1.772(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>|    1.402(R)|   -1.130(R)|clock_27mhz_IBUFG |   0.000|
switch<0>    |    6.425(R)|   -2.763(R)|clock_27mhz_IBUFG |   0.000|
switch<2>    |    7.293(R)|   -2.958(R)|clock_27mhz_IBUFG |   0.000|
switch<3>    |    4.881(R)|   -1.906(R)|clock_27mhz_IBUFG |   0.000|
switch<4>    |    2.990(R)|   -0.610(R)|clock_27mhz_IBUFG |   0.000|
switch<6>    |    4.472(R)|   -1.463(R)|clock_27mhz_IBUFG |   0.000|
switch<7>    |    3.520(R)|   -0.768(R)|clock_27mhz_IBUFG |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   12.384(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   12.644(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   11.334(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |   10.490(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   12.769(R)|clock_27mhz_IBUFG |   0.000|
led<1>          |   11.647(R)|clock_27mhz_IBUFG |   0.000|
led<2>          |   11.683(R)|clock_27mhz_IBUFG |   0.000|
led<3>          |   11.682(R)|clock_27mhz_IBUFG |   0.000|
led<4>          |   11.288(R)|clock_27mhz_IBUFG |   0.000|
led<7>          |   13.552(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<0> |   10.262(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<1> |   12.893(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<2> |   12.381(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<3> |   13.304(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<4> |   12.194(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<5> |   12.357(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<6> |   12.439(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<7> |   12.579(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<8> |   13.160(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<9> |   13.849(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<10>|   12.350(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<11>|   10.779(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<12>|   11.766(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<13>|   17.195(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<14>|   11.638(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<15>|   11.393(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<16>|   10.701(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<17>|   14.598(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<18>|   14.031(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0>    |   11.553(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1>    |   11.212(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2>    |   11.615(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3>    |   11.340(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4>    |   12.313(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5>    |   11.390(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6>    |   10.819(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7>    |   11.517(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8>    |   11.197(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9>    |   12.144(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>   |   12.022(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>   |   10.928(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>   |   11.989(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>   |   12.720(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>   |   12.282(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>   |   10.655(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>   |   11.264(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>   |   11.355(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>   |   10.673(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>   |   11.401(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>   |   12.003(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>   |   10.895(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>   |   11.610(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>   |   11.183(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>   |   11.614(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>   |   11.908(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>   |   12.018(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>   |   11.516(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>   |   11.177(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>   |   12.165(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>   |   11.503(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>   |   12.281(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>   |   11.891(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>   |   11.878(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>   |   11.889(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>   |   11.410(R)|clock_27mhz_IBUFG |   0.000|
ram0_we_b       |   12.378(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<0> |    9.691(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<1> |   11.474(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<2> |   12.663(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<3> |   11.599(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<4> |   10.344(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<5> |   10.690(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<6> |   12.704(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<7> |   17.015(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<8> |   10.690(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<9> |   12.621(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<10>|   16.467(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<11>|   10.222(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<12>|   11.479(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<13>|   11.904(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<14>|   17.315(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<15>|   13.146(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<16>|   12.257(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<17>|   10.974(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<18>|   11.260(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0>    |   11.555(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1>    |   10.942(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2>    |   11.126(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3>    |   10.950(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4>    |   10.969(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5>    |   11.822(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6>    |   11.327(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7>    |   11.243(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8>    |   11.122(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9>    |   12.468(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>   |   11.429(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>   |    9.667(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>   |   11.240(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>   |   11.044(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>   |    9.470(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>   |    9.380(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>   |   10.990(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>   |   12.737(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>   |   11.386(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>   |   11.513(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>   |   10.689(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>   |   11.127(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>   |   11.363(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>   |   11.464(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>   |   11.121(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>   |   10.829(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>   |   10.693(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>   |   10.727(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>   |   11.414(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>   |   10.860(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>   |   11.013(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>   |   11.070(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>   |   11.344(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>   |   10.732(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>   |   11.709(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>   |   10.962(R)|clock_27mhz_IBUFG |   0.000|
ram1_we_b       |   10.133(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   12.694(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   12.952(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   12.697(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   12.642(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   11.650(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   12.641(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   12.304(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   11.577(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   11.608(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   13.971(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   14.070(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.684(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   13.607(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   13.511(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   14.529(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   14.959(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.013(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   13.082(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   13.935(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   13.454(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   15.281(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   13.900(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   14.081(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   13.500(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.951(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   15.832(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   11.767(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |   10.978|         |    8.323|    4.002|
clock_27mhz    |    3.534|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.382|    6.132|         |         |
clock_27mhz    |   20.149|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |ram0_clk           |    8.430|
clock_27mhz    |ram1_clk           |   12.746|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Sun Dec  6 21:14:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 736 MB



