{"vcs1":{"timestamp_begin":1685126009.947511648, "rt":2.22, "ut":0.30, "st":0.20}}
{"vcselab":{"timestamp_begin":1685126012.241287955, "rt":0.95, "ut":0.29, "st":0.05}}
{"link":{"timestamp_begin":1685126013.249331856, "rt":0.54, "ut":0.28, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685126009.450332349}
{"VCS_COMP_START_TIME": 1685126009.450332349}
{"VCS_COMP_END_TIME": 1685126015.413261481}
{"VCS_USER_OPTIONS": "checkboard_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349312}}
{"stitch_vcselab": {"peak_mem": 222004}}
