
Byggern_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000140  00800200  0000124c  000012e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000124c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  00800340  00800340  00001420  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001420  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000218  00000000  00000000  0000147c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001a1d  00000000  00000000  00001694  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b0f  00000000  00000000  000030b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001091  00000000  00000000  00003bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000494  00000000  00000000  00004c54  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000725  00000000  00000000  000050e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000ab4  00000000  00000000  0000580d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001f8  00000000  00000000  000062c1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	ca c1       	rjmp	.+916    	; 0x3aa <__vector_5>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ad c3       	rjmp	.+1882   	; 0x7f8 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	17 04       	cpc	r1, r7
      e6:	69 04       	cpc	r6, r9
      e8:	69 04       	cpc	r6, r9
      ea:	69 04       	cpc	r6, r9
      ec:	69 04       	cpc	r6, r9
      ee:	69 04       	cpc	r6, r9
      f0:	69 04       	cpc	r6, r9
      f2:	69 04       	cpc	r6, r9
      f4:	17 04       	cpc	r1, r7
      f6:	69 04       	cpc	r6, r9
      f8:	69 04       	cpc	r6, r9
      fa:	69 04       	cpc	r6, r9
      fc:	69 04       	cpc	r6, r9
      fe:	69 04       	cpc	r6, r9
     100:	69 04       	cpc	r6, r9
     102:	69 04       	cpc	r6, r9
     104:	19 04       	cpc	r1, r9
     106:	69 04       	cpc	r6, r9
     108:	69 04       	cpc	r6, r9
     10a:	69 04       	cpc	r6, r9
     10c:	69 04       	cpc	r6, r9
     10e:	69 04       	cpc	r6, r9
     110:	69 04       	cpc	r6, r9
     112:	69 04       	cpc	r6, r9
     114:	69 04       	cpc	r6, r9
     116:	69 04       	cpc	r6, r9
     118:	69 04       	cpc	r6, r9
     11a:	69 04       	cpc	r6, r9
     11c:	69 04       	cpc	r6, r9
     11e:	69 04       	cpc	r6, r9
     120:	69 04       	cpc	r6, r9
     122:	69 04       	cpc	r6, r9
     124:	19 04       	cpc	r1, r9
     126:	69 04       	cpc	r6, r9
     128:	69 04       	cpc	r6, r9
     12a:	69 04       	cpc	r6, r9
     12c:	69 04       	cpc	r6, r9
     12e:	69 04       	cpc	r6, r9
     130:	69 04       	cpc	r6, r9
     132:	69 04       	cpc	r6, r9
     134:	69 04       	cpc	r6, r9
     136:	69 04       	cpc	r6, r9
     138:	69 04       	cpc	r6, r9
     13a:	69 04       	cpc	r6, r9
     13c:	69 04       	cpc	r6, r9
     13e:	69 04       	cpc	r6, r9
     140:	69 04       	cpc	r6, r9
     142:	69 04       	cpc	r6, r9
     144:	65 04       	cpc	r6, r5
     146:	69 04       	cpc	r6, r9
     148:	69 04       	cpc	r6, r9
     14a:	69 04       	cpc	r6, r9
     14c:	69 04       	cpc	r6, r9
     14e:	69 04       	cpc	r6, r9
     150:	69 04       	cpc	r6, r9
     152:	69 04       	cpc	r6, r9
     154:	42 04       	cpc	r4, r2
     156:	69 04       	cpc	r6, r9
     158:	69 04       	cpc	r6, r9
     15a:	69 04       	cpc	r6, r9
     15c:	69 04       	cpc	r6, r9
     15e:	69 04       	cpc	r6, r9
     160:	69 04       	cpc	r6, r9
     162:	69 04       	cpc	r6, r9
     164:	69 04       	cpc	r6, r9
     166:	69 04       	cpc	r6, r9
     168:	69 04       	cpc	r6, r9
     16a:	69 04       	cpc	r6, r9
     16c:	69 04       	cpc	r6, r9
     16e:	69 04       	cpc	r6, r9
     170:	69 04       	cpc	r6, r9
     172:	69 04       	cpc	r6, r9
     174:	36 04       	cpc	r3, r6
     176:	69 04       	cpc	r6, r9
     178:	69 04       	cpc	r6, r9
     17a:	69 04       	cpc	r6, r9
     17c:	69 04       	cpc	r6, r9
     17e:	69 04       	cpc	r6, r9
     180:	69 04       	cpc	r6, r9
     182:	69 04       	cpc	r6, r9
     184:	54 04       	cpc	r5, r4

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e4       	ldi	r30, 0x4C	; 76
     19e:	f2 e1       	ldi	r31, 0x12	; 18
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 34       	cpi	r26, 0x40	; 64
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a0 e4       	ldi	r26, 0x40	; 64
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a4 36       	cpi	r26, 0x64	; 100
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	60 d1       	rcall	.+704    	; 0x482 <main>
     1c2:	0c 94 24 09 	jmp	0x1248	; 0x1248 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <setup_ADC>:
void start_ADC() {
	ADCSRA |= (1<<ADEN) | (1<<ADATE);
	ADCSRA |= (1<<ADSC);
}
void stop_ADC() {
	ADCSRA &= ~(1<<ADEN);
     1c8:	e4 e6       	ldi	r30, 0x64	; 100
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	8e 7f       	andi	r24, 0xFE	; 254
     1d0:	80 83       	st	Z, r24
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 66       	ori	r24, 0x60	; 96
     1da:	80 83       	st	Z, r24
     1dc:	80 81       	ld	r24, Z
     1de:	80 76       	andi	r24, 0x60	; 96
     1e0:	80 83       	st	Z, r24
     1e2:	ea e7       	ldi	r30, 0x7A	; 122
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	80 6a       	ori	r24, 0xA0	; 160
     1ea:	80 83       	st	Z, r24
     1ec:	eb e7       	ldi	r30, 0x7B	; 123
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	80 81       	ld	r24, Z
     1f2:	88 7f       	andi	r24, 0xF8	; 248
     1f4:	80 83       	st	Z, r24
     1f6:	08 95       	ret

000001f8 <start_ADC>:
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 6a       	ori	r24, 0xA0	; 160
     200:	80 83       	st	Z, r24
     202:	80 81       	ld	r24, Z
     204:	80 64       	ori	r24, 0x40	; 64
     206:	80 83       	st	Z, r24
     208:	08 95       	ret

0000020a <get_ADC_value>:
}

uint8_t get_ADC_value()
{
	return ADCH;
     20a:	80 91 79 00 	lds	r24, 0x0079
     20e:	08 95       	ret

00000210 <can_init>:
}

// Check if there is a pending message in the receive buffer
uint8_t can_data_received(){
	return message_received;
}
     210:	46 d2       	rcall	.+1164   	; 0x69e <mcp_2515_init>
     212:	40 e6       	ldi	r20, 0x60	; 96
     214:	64 e6       	ldi	r22, 0x64	; 100
     216:	80 e6       	ldi	r24, 0x60	; 96
     218:	10 d2       	rcall	.+1056   	; 0x63a <mcp_2515_bit_modify>
     21a:	41 e0       	ldi	r20, 0x01	; 1
     21c:	6f ef       	ldi	r22, 0xFF	; 255
     21e:	8b e2       	ldi	r24, 0x2B	; 43
     220:	0c d2       	rcall	.+1048   	; 0x63a <mcp_2515_bit_modify>
     222:	ec 9a       	sbi	0x1d, 4	; 29
     224:	80 e0       	ldi	r24, 0x00	; 0
     226:	08 95       	ret

00000228 <CAN_enable_normal_mode>:
     228:	1c c2       	rjmp	.+1080   	; 0x662 <mcp_2515_enable_normal_operation>
     22a:	08 95       	ret

0000022c <can_receive_message>:
     22c:	ef 92       	push	r14
     22e:	ff 92       	push	r15
     230:	0f 93       	push	r16
     232:	1f 93       	push	r17
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	cd b7       	in	r28, 0x3d	; 61
     23a:	de b7       	in	r29, 0x3e	; 62
     23c:	2b 97       	sbiw	r28, 0x0b	; 11
     23e:	0f b6       	in	r0, 0x3f	; 63
     240:	f8 94       	cli
     242:	de bf       	out	0x3e, r29	; 62
     244:	0f be       	out	0x3f, r0	; 63
     246:	cd bf       	out	0x3d, r28	; 61
     248:	8c e2       	ldi	r24, 0x2C	; 44
     24a:	d3 d1       	rcall	.+934    	; 0x5f2 <mcp_2515_read>
     24c:	80 ff       	sbrs	r24, 0
     24e:	32 c0       	rjmp	.+100    	; 0x2b4 <can_receive_message+0x88>
     250:	81 e6       	ldi	r24, 0x61	; 97
     252:	cf d1       	rcall	.+926    	; 0x5f2 <mcp_2515_read>
     254:	18 2f       	mov	r17, r24
     256:	82 e6       	ldi	r24, 0x62	; 98
     258:	cc d1       	rcall	.+920    	; 0x5f2 <mcp_2515_read>
     25a:	21 2f       	mov	r18, r17
     25c:	30 e0       	ldi	r19, 0x00	; 0
     25e:	32 2f       	mov	r19, r18
     260:	22 27       	eor	r18, r18
     262:	28 2b       	or	r18, r24
     264:	36 95       	lsr	r19
     266:	27 95       	ror	r18
     268:	32 95       	swap	r19
     26a:	22 95       	swap	r18
     26c:	2f 70       	andi	r18, 0x0F	; 15
     26e:	23 27       	eor	r18, r19
     270:	3f 70       	andi	r19, 0x0F	; 15
     272:	23 27       	eor	r18, r19
     274:	3a 83       	std	Y+2, r19	; 0x02
     276:	29 83       	std	Y+1, r18	; 0x01
     278:	85 e6       	ldi	r24, 0x65	; 101
     27a:	bb d1       	rcall	.+886    	; 0x5f2 <mcp_2515_read>
     27c:	8b 83       	std	Y+3, r24	; 0x03
     27e:	88 23       	and	r24, r24
     280:	99 f0       	breq	.+38     	; 0x2a8 <can_receive_message+0x7c>
     282:	7e 01       	movw	r14, r28
     284:	84 e0       	ldi	r24, 0x04	; 4
     286:	e8 0e       	add	r14, r24
     288:	f1 1c       	adc	r15, r1
     28a:	00 e0       	ldi	r16, 0x00	; 0
     28c:	10 e0       	ldi	r17, 0x00	; 0
     28e:	86 e6       	ldi	r24, 0x66	; 102
     290:	80 0f       	add	r24, r16
     292:	af d1       	rcall	.+862    	; 0x5f2 <mcp_2515_read>
     294:	f7 01       	movw	r30, r14
     296:	81 93       	st	Z+, r24
     298:	7f 01       	movw	r14, r30
     29a:	0f 5f       	subi	r16, 0xFF	; 255
     29c:	1f 4f       	sbci	r17, 0xFF	; 255
     29e:	8b 81       	ldd	r24, Y+3	; 0x03
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	08 17       	cp	r16, r24
     2a4:	19 07       	cpc	r17, r25
     2a6:	9c f3       	brlt	.-26     	; 0x28e <can_receive_message+0x62>
     2a8:	40 e0       	ldi	r20, 0x00	; 0
     2aa:	61 e0       	ldi	r22, 0x01	; 1
     2ac:	8c e2       	ldi	r24, 0x2C	; 44
     2ae:	c5 d1       	rcall	.+906    	; 0x63a <mcp_2515_bit_modify>
     2b0:	10 92 40 03 	sts	0x0340, r1
     2b4:	ce 01       	movw	r24, r28
     2b6:	01 96       	adiw	r24, 0x01	; 1
     2b8:	2b 96       	adiw	r28, 0x0b	; 11
     2ba:	0f b6       	in	r0, 0x3f	; 63
     2bc:	f8 94       	cli
     2be:	de bf       	out	0x3e, r29	; 62
     2c0:	0f be       	out	0x3f, r0	; 63
     2c2:	cd bf       	out	0x3d, r28	; 61
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	1f 91       	pop	r17
     2ca:	0f 91       	pop	r16
     2cc:	ff 90       	pop	r15
     2ce:	ef 90       	pop	r14
     2d0:	08 95       	ret

000002d2 <can_error>:
// Check error flags in the transmit buffer control register TXB0CTRL
uint8_t can_error(){
	uint8_t error_flags = mcp_2515_read(MCP_TXB0CTRL);
     2d2:	80 e3       	ldi	r24, 0x30	; 48
     2d4:	8e d1       	rcall	.+796    	; 0x5f2 <mcp_2515_read>
	if(test_bit(error_flags,5))
     2d6:	85 ff       	sbrs	r24, 5
     2d8:	05 c0       	rjmp	.+10     	; 0x2e4 <can_error+0x12>
	{
		printf("Message lost arbitration\n");
     2da:	88 e0       	ldi	r24, 0x08	; 8
     2dc:	92 e0       	ldi	r25, 0x02	; 2
     2de:	d2 d4       	rcall	.+2468   	; 0xc84 <puts>
		return 1;
     2e0:	91 e0       	ldi	r25, 0x01	; 1
     2e2:	13 c0       	rjmp	.+38     	; 0x30a <can_error+0x38>
	}
	if(test_bit(error_flags,4))
     2e4:	84 ff       	sbrs	r24, 4
     2e6:	05 c0       	rjmp	.+10     	; 0x2f2 <can_error+0x20>
	{
		printf("Transmission error detected\n");
     2e8:	81 e2       	ldi	r24, 0x21	; 33
     2ea:	92 e0       	ldi	r25, 0x02	; 2
     2ec:	cb d4       	rcall	.+2454   	; 0xc84 <puts>
		return 2;
     2ee:	92 e0       	ldi	r25, 0x02	; 2
     2f0:	0c c0       	rjmp	.+24     	; 0x30a <can_error+0x38>
	}

	if(test_bit(error_flags,6))
     2f2:	98 2f       	mov	r25, r24
     2f4:	90 74       	andi	r25, 0x40	; 64
     2f6:	86 ff       	sbrs	r24, 6
     2f8:	08 c0       	rjmp	.+16     	; 0x30a <can_error+0x38>
	{
		printf("Receive buffer overflow flag set\n");
     2fa:	8d e3       	ldi	r24, 0x3D	; 61
     2fc:	92 e0       	ldi	r25, 0x02	; 2
     2fe:	c2 d4       	rcall	.+2436   	; 0xc84 <puts>
		// reset receivebuffer overflow flag
		mcp_2515_bit_modify(MCP_EFLG,0x40,0x40);
     300:	40 e4       	ldi	r20, 0x40	; 64
     302:	60 e4       	ldi	r22, 0x40	; 64
     304:	8d e2       	ldi	r24, 0x2D	; 45
     306:	99 d1       	rcall	.+818    	; 0x63a <mcp_2515_bit_modify>
		return 3;
     308:	93 e0       	ldi	r25, 0x03	; 3
	}
	return FALSE;
}
     30a:	89 2f       	mov	r24, r25
     30c:	08 95       	ret

0000030e <can_transmit_complete>:


uint8_t can_transmit_complete(){
	if (test_bit(mcp_2515_read(MCP_TXB0CTRL),3)) {
     30e:	80 e3       	ldi	r24, 0x30	; 48
     310:	70 d1       	rcall	.+736    	; 0x5f2 <mcp_2515_read>
     312:	83 ff       	sbrs	r24, 3
     314:	14 c0       	rjmp	.+40     	; 0x33e <can_transmit_complete+0x30>
		printf("Transmit not complete\n");
     316:	8e e5       	ldi	r24, 0x5E	; 94
     318:	92 e0       	ldi	r25, 0x02	; 2
     31a:	b4 d4       	rcall	.+2408   	; 0xc84 <puts>
		number_of_tries++;
     31c:	80 91 4b 03 	lds	r24, 0x034B
     320:	8f 5f       	subi	r24, 0xFF	; 255
     322:	80 93 4b 03 	sts	0x034B, r24
		if(number_of_tries == allowed_tries) {
     326:	90 91 06 02 	lds	r25, 0x0206
     32a:	89 13       	cpse	r24, r25
     32c:	0a c0       	rjmp	.+20     	; 0x342 <can_transmit_complete+0x34>
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
     32e:	40 e0       	ldi	r20, 0x00	; 0
     330:	68 e0       	ldi	r22, 0x08	; 8
     332:	80 e3       	ldi	r24, 0x30	; 48
     334:	82 d1       	rcall	.+772    	; 0x63a <mcp_2515_bit_modify>
			number_of_tries = 0;
     336:	10 92 4b 03 	sts	0x034B, r1
		}
		return FALSE;
     33a:	80 e0       	ldi	r24, 0x00	; 0
     33c:	08 95       	ret
	}
	else return TRUE;
     33e:	81 e0       	ldi	r24, 0x01	; 1
     340:	08 95       	ret
		if(number_of_tries == allowed_tries) {
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
			number_of_tries = 0;
		}
		return FALSE;
     342:	80 e0       	ldi	r24, 0x00	; 0
	}
	else return TRUE;
}
     344:	08 95       	ret

00000346 <can_send_message>:
	return mcp_2515_enable_normal_operation();
}
/************************************************************************/
/* BUILD AND SEND CAN MESSAGE                                                                     */
/************************************************************************/
uint8_t can_send_message(can_message *can_message){
     346:	1f 93       	push	r17
     348:	cf 93       	push	r28
     34a:	df 93       	push	r29
     34c:	ec 01       	movw	r28, r24
	// Check if previous message was sent
	if (can_transmit_complete()) {
     34e:	df df       	rcall	.-66     	; 0x30e <can_transmit_complete>
     350:	88 23       	and	r24, r24
     352:	01 f1       	breq	.+64     	; 0x394 <can_send_message+0x4e>
		unsigned int id= can_message->ID;
     354:	18 81       	ld	r17, Y
     356:	69 81       	ldd	r22, Y+1	; 0x01
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
     358:	81 e3       	ldi	r24, 0x31	; 49
     35a:	58 d1       	rcall	.+688    	; 0x60c <mcp_2515_write>

		
		uint8_t low_ID = id & 0xFF;
		
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
     35c:	61 2f       	mov	r22, r17
     35e:	62 95       	swap	r22
     360:	66 0f       	add	r22, r22
     362:	60 7e       	andi	r22, 0xE0	; 224
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
     364:	82 e3       	ldi	r24, 0x32	; 50
     366:	52 d1       	rcall	.+676    	; 0x60c <mcp_2515_write>
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
     368:	6a 81       	ldd	r22, Y+2	; 0x02
     36a:	85 e3       	ldi	r24, 0x35	; 53
     36c:	4f d1       	rcall	.+670    	; 0x60c <mcp_2515_write>
		
		for(uint8_t i=0; i<can_message->length;i++){
     36e:	8a 81       	ldd	r24, Y+2	; 0x02
     370:	88 23       	and	r24, r24
     372:	61 f0       	breq	.+24     	; 0x38c <can_send_message+0x46>
     374:	10 e0       	ldi	r17, 0x00	; 0
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
     376:	fe 01       	movw	r30, r28
     378:	e1 0f       	add	r30, r17
     37a:	f1 1d       	adc	r31, r1
     37c:	63 81       	ldd	r22, Z+3	; 0x03
     37e:	86 e3       	ldi	r24, 0x36	; 54
     380:	81 0f       	add	r24, r17
     382:	44 d1       	rcall	.+648    	; 0x60c <mcp_2515_write>
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
		
		for(uint8_t i=0; i<can_message->length;i++){
     384:	1f 5f       	subi	r17, 0xFF	; 255
     386:	8a 81       	ldd	r24, Y+2	; 0x02
     388:	18 17       	cp	r17, r24
     38a:	a8 f3       	brcs	.-22     	; 0x376 <can_send_message+0x30>
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
		}
		
		mcp_2515_request_to_send(MCP_RTS_TX0);
     38c:	81 e8       	ldi	r24, 0x81	; 129
     38e:	4d d1       	rcall	.+666    	; 0x62a <mcp_2515_request_to_send>
		return 1;
     390:	81 e0       	ldi	r24, 0x01	; 1
     392:	07 c0       	rjmp	.+14     	; 0x3a2 <can_send_message+0x5c>
	}
	
	else {
		if (can_error() > 0) {
     394:	9e df       	rcall	.-196    	; 0x2d2 <can_error>
     396:	91 e0       	ldi	r25, 0x01	; 1
     398:	81 11       	cpse	r24, r1
     39a:	01 c0       	rjmp	.+2      	; 0x39e <can_send_message+0x58>
     39c:	90 e0       	ldi	r25, 0x00	; 0
     39e:	89 2f       	mov	r24, r25
     3a0:	81 95       	neg	r24
			return -1;
		}
	}

	return 0;
}
     3a2:	df 91       	pop	r29
     3a4:	cf 91       	pop	r28
     3a6:	1f 91       	pop	r17
     3a8:	08 95       	ret

000003aa <__vector_5>:
	}
	else return TRUE;
}


ISR(INT4_vect) {
     3aa:	1f 92       	push	r1
     3ac:	0f 92       	push	r0
     3ae:	0f b6       	in	r0, 0x3f	; 63
     3b0:	0f 92       	push	r0
     3b2:	11 24       	eor	r1, r1
     3b4:	0b b6       	in	r0, 0x3b	; 59
     3b6:	0f 92       	push	r0
     3b8:	2f 93       	push	r18
     3ba:	3f 93       	push	r19
     3bc:	4f 93       	push	r20
     3be:	5f 93       	push	r21
     3c0:	6f 93       	push	r22
     3c2:	7f 93       	push	r23
     3c4:	8f 93       	push	r24
     3c6:	9f 93       	push	r25
     3c8:	af 93       	push	r26
     3ca:	bf 93       	push	r27
     3cc:	ef 93       	push	r30
     3ce:	ff 93       	push	r31
     3d0:	cf 93       	push	r28
     3d2:	df 93       	push	r29
     3d4:	1f 92       	push	r1
     3d6:	cd b7       	in	r28, 0x3d	; 61
     3d8:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t interrupt_code = mcp_2515_read(MCP_CANINTF);
     3da:	8c e2       	ldi	r24, 0x2C	; 44
     3dc:	0a d1       	rcall	.+532    	; 0x5f2 <mcp_2515_read>
     3de:	89 83       	std	Y+1, r24	; 0x01

	if((interrupt_code & RXB0_AND_TXB0_INTERRUPT) == RXB0_AND_TXB0_INTERRUPT) {
     3e0:	89 81       	ldd	r24, Y+1	; 0x01
     3e2:	85 70       	andi	r24, 0x05	; 5
     3e4:	85 30       	cpi	r24, 0x05	; 5
     3e6:	41 f4       	brne	.+16     	; 0x3f8 <__vector_5+0x4e>
		mcp_2515_bit_modify(MCP_CANINTF, MCP_TX0IF,0);
     3e8:	40 e0       	ldi	r20, 0x00	; 0
     3ea:	64 e0       	ldi	r22, 0x04	; 4
     3ec:	8c e2       	ldi	r24, 0x2C	; 44
     3ee:	25 d1       	rcall	.+586    	; 0x63a <mcp_2515_bit_modify>
		mcp_2515_bit_modify(MCP_CANINTF, MCP_RX0IF,0);
     3f0:	40 e0       	ldi	r20, 0x00	; 0
     3f2:	61 e0       	ldi	r22, 0x01	; 1
     3f4:	8c e2       	ldi	r24, 0x2C	; 44
     3f6:	21 d1       	rcall	.+578    	; 0x63a <mcp_2515_bit_modify>
	}
	if ((MERR_INTERRUPT & interrupt_code) == MERR_INTERRUPT) {
     3f8:	89 81       	ldd	r24, Y+1	; 0x01
     3fa:	88 23       	and	r24, r24
     3fc:	24 f4       	brge	.+8      	; 0x406 <__vector_5+0x5c>
		// Clear message error flag
		mcp_2515_bit_modify(MCP_CANINTF, MCP_MERRF,0);
     3fe:	40 e0       	ldi	r20, 0x00	; 0
     400:	60 e8       	ldi	r22, 0x80	; 128
     402:	8c e2       	ldi	r24, 0x2C	; 44
     404:	1a d1       	rcall	.+564    	; 0x63a <mcp_2515_bit_modify>
	}
	mcp_2515_bit_modify(MCP_CANINTF,MCP_RX0IF,0);
     406:	40 e0       	ldi	r20, 0x00	; 0
     408:	61 e0       	ldi	r22, 0x01	; 1
     40a:	8c e2       	ldi	r24, 0x2C	; 44
     40c:	16 d1       	rcall	.+556    	; 0x63a <mcp_2515_bit_modify>

	message_received = 1;
     40e:	81 e0       	ldi	r24, 0x01	; 1
     410:	80 93 40 03 	sts	0x0340, r24
	
}
     414:	0f 90       	pop	r0
     416:	df 91       	pop	r29
     418:	cf 91       	pop	r28
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <init>:


void init() {
	
	int baud = (int) MYUBRR;
	USART_Init(baud);
     440:	87 e6       	ldi	r24, 0x67	; 103
     442:	90 e0       	ldi	r25, 0x00	; 0
     444:	6f d2       	rcall	.+1246   	; 0x924 <USART_Init>
	printf("Init called \n");
     446:	84 e7       	ldi	r24, 0x74	; 116
     448:	92 e0       	ldi	r25, 0x02	; 2
     44a:	1c d4       	rcall	.+2104   	; 0xc84 <puts>
	can_init();
     44c:	e1 de       	rcall	.-574    	; 0x210 <can_init>
	CAN_enable_normal_mode();
     44e:	ec de       	rcall	.-552    	; 0x228 <CAN_enable_normal_mode>
	pwm_init();
     450:	4d d1       	rcall	.+666    	; 0x6ec <pwm_init>
	setup_ADC();
     452:	ba de       	rcall	.-652    	; 0x1c8 <setup_ADC>
	start_ADC();
     454:	d1 ce       	rjmp	.-606    	; 0x1f8 <start_ADC>
     456:	08 95       	ret

00000458 <score_keeper>:
}
uint8_t score_keeper()
{
	score++;
     458:	80 91 43 03 	lds	r24, 0x0343
     45c:	8f 5f       	subi	r24, 0xFF	; 255
     45e:	80 93 43 03 	sts	0x0343, r24
	message_sent = FALSE;
     462:	10 92 41 03 	sts	0x0341, r1
	printf("Score is: %d\n",score);
     466:	1f 92       	push	r1
     468:	8f 93       	push	r24
     46a:	81 e8       	ldi	r24, 0x81	; 129
     46c:	92 e0       	ldi	r25, 0x02	; 2
     46e:	9f 93       	push	r25
     470:	8f 93       	push	r24
     472:	f7 d3       	rcall	.+2030   	; 0xc62 <printf>
	return score;
     474:	0f 90       	pop	r0
     476:	0f 90       	pop	r0
     478:	0f 90       	pop	r0
     47a:	0f 90       	pop	r0
}
     47c:	80 91 43 03 	lds	r24, 0x0343
     480:	08 95       	ret

00000482 <main>:
float joystick_x_percentage;
float joystick_y_percentage;
uint8_t paused = FALSE;
uint8_t message_sent = FALSE;
int main(void)
{
     482:	cf 93       	push	r28
     484:	df 93       	push	r29
     486:	cd b7       	in	r28, 0x3d	; 61
     488:	de b7       	in	r29, 0x3e	; 62
     48a:	2b 97       	sbiw	r28, 0x0b	; 11
     48c:	0f b6       	in	r0, 0x3f	; 63
     48e:	f8 94       	cli
     490:	de bf       	out	0x3e, r29	; 62
     492:	0f be       	out	0x3f, r0	; 63
     494:	cd bf       	out	0x3d, r28	; 61
	init();
     496:	d4 df       	rcall	.-88     	; 0x440 <init>
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value=0;
	can_message* received;
	uint8_t previous_button = 0;
     498:	41 2c       	mov	r4, r1
	direction dir;
	int x_axis;
	int y_axis;
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
     49a:	e1 2c       	mov	r14, r1
     49c:	f1 2c       	mov	r15, r1
	can_message send_message;
	joyValues values;
	direction dir;
	int x_axis;
	int y_axis;
	uint8_t counter = 0;
     49e:	71 2c       	mov	r7, r1
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
				printf("accumulated_value= %d \n",accumulated_value);
     4a0:	0f 2e       	mov	r0, r31
     4a2:	ff e8       	ldi	r31, 0x8F	; 143
     4a4:	8f 2e       	mov	r8, r31
     4a6:	f2 e0       	ldi	r31, 0x02	; 2
     4a8:	9f 2e       	mov	r9, r31
     4aa:	f0 2d       	mov	r31, r0
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4ac:	21 2c       	mov	r2, r1
     4ae:	31 2c       	mov	r3, r1
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     4b0:	61 2c       	mov	r6, r1
	printf("Score is: %d\n",score);
	return score;
}

void goal_scored() {
	paused = TRUE;
     4b2:	55 24       	eor	r5, r5
     4b4:	53 94       	inc	r5
			else pwm_set_angle(0);
		}
		
		if(score < 3 && !message_sent) {
			// Send number of hits
			send_message.ID = 3;
     4b6:	0f 2e       	mov	r0, r31
     4b8:	f3 e0       	ldi	r31, 0x03	; 3
     4ba:	af 2e       	mov	r10, r31
     4bc:	b1 2c       	mov	r11, r1
     4be:	f0 2d       	mov	r31, r0
		//printf("left button: %d , right button: %d , joystick button: %d, direction: %s, x axis: %d, y axis: %d \n", values.right_button, values.right_button, values.joystick_button, stringFromDirection(dir), x_axis,y_axis);
		free(received);
		//Construct return data:
		if(score>=3 && !message_sent) {
			// Game lost, send message
			send_message.ID = 2;
     4c0:	68 94       	set
     4c2:	cc 24       	eor	r12, r12
     4c4:	c1 f8       	bld	r12, 1
     4c6:	d1 2c       	mov	r13, r1
	uint8_t previous_button = 0;

	while(1)
	{
		
		if(paused == FALSE) {
     4c8:	80 91 42 03 	lds	r24, 0x0342
     4cc:	81 11       	cpse	r24, r1
     4ce:	21 c0       	rjmp	.+66     	; 0x512 <main+0x90>
			adc_value = get_ADC_value();
     4d0:	9c de       	rcall	.-712    	; 0x20a <get_ADC_value>
			accumulated_value += adc_value;
     4d2:	e8 0e       	add	r14, r24
     4d4:	f1 1c       	adc	r15, r1
			counter++;
     4d6:	73 94       	inc	r7
			if (counter==5)
     4d8:	85 e0       	ldi	r24, 0x05	; 5
     4da:	78 12       	cpse	r7, r24
     4dc:	1a c0       	rjmp	.+52     	; 0x512 <main+0x90>
			{	counter = 0;
				printf("accumulated_value= %d \n",accumulated_value);
     4de:	ff 92       	push	r15
     4e0:	ef 92       	push	r14
     4e2:	9f 92       	push	r9
     4e4:	8f 92       	push	r8
     4e6:	bd d3       	rcall	.+1914   	; 0xc62 <printf>
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
				if (averaged_value < 80) {
     4e8:	0f 90       	pop	r0
     4ea:	0f 90       	pop	r0
     4ec:	0f 90       	pop	r0
     4ee:	0f 90       	pop	r0
     4f0:	e0 e9       	ldi	r30, 0x90	; 144
     4f2:	ee 16       	cp	r14, r30
     4f4:	e1 e0       	ldi	r30, 0x01	; 1
     4f6:	fe 06       	cpc	r15, r30
     4f8:	4c f4       	brge	.+18     	; 0x50c <main+0x8a>
					averaged_value=0;
					score = score_keeper();
     4fa:	ae df       	rcall	.-164    	; 0x458 <score_keeper>
     4fc:	80 93 43 03 	sts	0x0343, r24
	printf("Score is: %d\n",score);
	return score;
}

void goal_scored() {
	paused = TRUE;
     500:	50 92 42 03 	sts	0x0342, r5
			counter++;
			if (counter==5)
			{	counter = 0;
				printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     504:	e2 2c       	mov	r14, r2
     506:	f3 2c       	mov	r15, r3
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     508:	76 2c       	mov	r7, r6
     50a:	03 c0       	rjmp	.+6      	; 0x512 <main+0x90>
				printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     50c:	e2 2c       	mov	r14, r2
     50e:	f3 2c       	mov	r15, r3
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     510:	76 2c       	mov	r7, r6
			}
		}
		

		received = malloc(sizeof(can_message));
		received = can_receive_message();
     512:	8c de       	rcall	.-744    	; 0x22c <can_receive_message>
     514:	8c 01       	movw	r16, r24
		if(received->ID == 0) {
			// Control message, blablabla
		}
		if (received->ID == 1){
     516:	fc 01       	movw	r30, r24
     518:	80 81       	ld	r24, Z
     51a:	91 81       	ldd	r25, Z+1	; 0x01
     51c:	01 97       	sbiw	r24, 0x01	; 1
     51e:	49 f5       	brne	.+82     	; 0x572 <main+0xf0>
			// input data from controller
			values.left_button = received->data[0];
     520:	23 81       	ldd	r18, Z+3	; 0x03
     522:	30 e0       	ldi	r19, 0x00	; 0
			values.right_button = received->data[1];
			values.joystick_button = received->data[2];
			dir = (direction) received->data[3];
			x_axis = received->data[4]<<8 | received->data[5];
     524:	87 81       	ldd	r24, Z+7	; 0x07
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	98 2f       	mov	r25, r24
     52a:	88 27       	eor	r24, r24
     52c:	40 85       	ldd	r20, Z+8	; 0x08
     52e:	84 2b       	or	r24, r20
			y_axis = received->data[6]<<8 | received->data[7];
			if(values.left_button == previous_button){
     530:	44 2d       	mov	r20, r4
     532:	50 e0       	ldi	r21, 0x00	; 0
     534:	24 17       	cp	r18, r20
     536:	35 07       	cpc	r19, r21
     538:	51 f0       	breq	.+20     	; 0x54e <main+0xcc>
				values.left_button = 0;
			}
			else{
				previous_button = 0;
			}
			if (values.left_button == 1) {
     53a:	21 30       	cpi	r18, 0x01	; 1
     53c:	31 05       	cpc	r19, r1
     53e:	31 f4       	brne	.+12     	; 0x54c <main+0xca>
				previous_button = values.left_button;
				paused = FALSE;
     540:	60 92 42 03 	sts	0x0342, r6
				message_sent = FALSE;
     544:	60 92 41 03 	sts	0x0341, r6
			}
			else{
				previous_button = 0;
			}
			if (values.left_button == 1) {
				previous_button = values.left_button;
     548:	45 2c       	mov	r4, r5
     54a:	01 c0       	rjmp	.+2      	; 0x54e <main+0xcc>
			y_axis = received->data[6]<<8 | received->data[7];
			if(values.left_button == previous_button){
				values.left_button = 0;
			}
			else{
				previous_button = 0;
     54c:	46 2c       	mov	r4, r6
			if (values.left_button == 1) {
				previous_button = values.left_button;
				paused = FALSE;
				message_sent = FALSE;
			}
			if(abs(x_axis)>5) pwm_set_angle(-x_axis);
     54e:	9c 01       	movw	r18, r24
     550:	99 23       	and	r25, r25
     552:	24 f4       	brge	.+8      	; 0x55c <main+0xda>
     554:	22 27       	eor	r18, r18
     556:	33 27       	eor	r19, r19
     558:	28 1b       	sub	r18, r24
     55a:	39 0b       	sbc	r19, r25
     55c:	26 30       	cpi	r18, 0x06	; 6
     55e:	31 05       	cpc	r19, r1
     560:	2c f0       	brlt	.+10     	; 0x56c <main+0xea>
     562:	91 95       	neg	r25
     564:	81 95       	neg	r24
     566:	91 09       	sbc	r25, r1
     568:	02 d1       	rcall	.+516    	; 0x76e <pwm_set_angle>
     56a:	03 c0       	rjmp	.+6      	; 0x572 <main+0xf0>
			else pwm_set_angle(0);
     56c:	82 2d       	mov	r24, r2
     56e:	93 2d       	mov	r25, r3
     570:	fe d0       	rcall	.+508    	; 0x76e <pwm_set_angle>
		}
		
		if(score < 3 && !message_sent) {
     572:	80 91 43 03 	lds	r24, 0x0343
     576:	83 30       	cpi	r24, 0x03	; 3
     578:	c0 f4       	brcc	.+48     	; 0x5aa <main+0x128>
     57a:	90 91 41 03 	lds	r25, 0x0341
     57e:	91 11       	cpse	r25, r1
     580:	14 c0       	rjmp	.+40     	; 0x5aa <main+0x128>
			// Send number of hits
			send_message.ID = 3;
     582:	ba 82       	std	Y+2, r11	; 0x02
     584:	a9 82       	std	Y+1, r10	; 0x01
			send_message.length = 1;
     586:	5b 82       	std	Y+3, r5	; 0x03
			send_message.data[0]=score;
     588:	8c 83       	std	Y+4, r24	; 0x04
			//printf("ADC value: %d \n", get_ADC_value());
			uint8_t sent = can_send_message(&send_message);
     58a:	ce 01       	movw	r24, r28
     58c:	01 96       	adiw	r24, 0x01	; 1
     58e:	db de       	rcall	.-586    	; 0x346 <can_send_message>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     590:	e3 ec       	ldi	r30, 0xC3	; 195
     592:	f9 e0       	ldi	r31, 0x09	; 9
     594:	31 97       	sbiw	r30, 0x01	; 1
     596:	f1 f7       	brne	.-4      	; 0x594 <main+0x112>
     598:	00 c0       	rjmp	.+0      	; 0x59a <main+0x118>
     59a:	00 00       	nop
			_delay_ms(10);
			if (sent == 1) {
     59c:	81 30       	cpi	r24, 0x01	; 1
     59e:	19 f4       	brne	.+6      	; 0x5a6 <main+0x124>
				message_sent = TRUE;
     5a0:	50 92 41 03 	sts	0x0341, r5
     5a4:	02 c0       	rjmp	.+4      	; 0x5aa <main+0x128>
			}
			else{
				message_sent = FALSE;
     5a6:	60 92 41 03 	sts	0x0341, r6
		}
		
		
		//printf("Received data: id: %d len: %d\n",received->ID,received->length);
		//printf("left button: %d , right button: %d , joystick button: %d, direction: %s, x axis: %d, y axis: %d \n", values.right_button, values.right_button, values.joystick_button, stringFromDirection(dir), x_axis,y_axis);
		free(received);
     5aa:	c8 01       	movw	r24, r16
     5ac:	81 d2       	rcall	.+1282   	; 0xab0 <free>
		//Construct return data:
		if(score>=3 && !message_sent) {
     5ae:	80 91 43 03 	lds	r24, 0x0343
     5b2:	83 30       	cpi	r24, 0x03	; 3
     5b4:	08 f4       	brcc	.+2      	; 0x5b8 <main+0x136>
     5b6:	88 cf       	rjmp	.-240    	; 0x4c8 <main+0x46>
     5b8:	90 91 41 03 	lds	r25, 0x0341
     5bc:	91 11       	cpse	r25, r1
     5be:	84 cf       	rjmp	.-248    	; 0x4c8 <main+0x46>
			// Game lost, send message
			send_message.ID = 2;
     5c0:	da 82       	std	Y+2, r13	; 0x02
     5c2:	c9 82       	std	Y+1, r12	; 0x01
			send_message.length = 1;
     5c4:	5b 82       	std	Y+3, r5	; 0x03
			send_message.data[0]=score;
     5c6:	8c 83       	std	Y+4, r24	; 0x04
			//printf("ADC value: %d \n", get_ADC_value());
			//printf("HEre\n");
			uint8_t sent = can_send_message(&send_message);
     5c8:	ce 01       	movw	r24, r28
     5ca:	01 96       	adiw	r24, 0x01	; 1
     5cc:	bc de       	rcall	.-648    	; 0x346 <can_send_message>
     5ce:	e3 ec       	ldi	r30, 0xC3	; 195
     5d0:	f9 e0       	ldi	r31, 0x09	; 9
     5d2:	31 97       	sbiw	r30, 0x01	; 1
     5d4:	f1 f7       	brne	.-4      	; 0x5d2 <main+0x150>
     5d6:	00 c0       	rjmp	.+0      	; 0x5d8 <main+0x156>
     5d8:	00 00       	nop
			_delay_ms(10);
			if (sent == 1) {
     5da:	81 30       	cpi	r24, 0x01	; 1
     5dc:	19 f4       	brne	.+6      	; 0x5e4 <main+0x162>
				message_sent = TRUE;
     5de:	50 92 41 03 	sts	0x0341, r5
     5e2:	02 c0       	rjmp	.+4      	; 0x5e8 <main+0x166>
			}
			else{
				message_sent = FALSE;
     5e4:	60 92 41 03 	sts	0x0341, r6
			}
			score = 0;
     5e8:	60 92 43 03 	sts	0x0343, r6
			paused = TRUE;
     5ec:	50 92 42 03 	sts	0x0342, r5
     5f0:	6b cf       	rjmp	.-298    	; 0x4c8 <main+0x46>

000005f2 <mcp_2515_read>:
		printf("NOT in LOOPBACK mode\n");
		return 1;
	}
	printf("Loopback enabled\n");
	return 0;
}
     5f2:	cf 93       	push	r28
     5f4:	c8 2f       	mov	r28, r24
     5f6:	fa d0       	rcall	.+500    	; 0x7ec <spi_enable>
     5f8:	83 e0       	ldi	r24, 0x03	; 3
     5fa:	ed d0       	rcall	.+474    	; 0x7d6 <spi_send>
     5fc:	8c 2f       	mov	r24, r28
     5fe:	eb d0       	rcall	.+470    	; 0x7d6 <spi_send>
     600:	ef d0       	rcall	.+478    	; 0x7e0 <spi_read>
     602:	c8 2f       	mov	r28, r24
     604:	f6 d0       	rcall	.+492    	; 0x7f2 <spi_disable>
     606:	8c 2f       	mov	r24, r28
     608:	cf 91       	pop	r28
     60a:	08 95       	ret

0000060c <mcp_2515_write>:
     60c:	cf 93       	push	r28
     60e:	df 93       	push	r29
     610:	d8 2f       	mov	r29, r24
     612:	c6 2f       	mov	r28, r22
     614:	eb d0       	rcall	.+470    	; 0x7ec <spi_enable>
     616:	82 e0       	ldi	r24, 0x02	; 2
     618:	de d0       	rcall	.+444    	; 0x7d6 <spi_send>
     61a:	8d 2f       	mov	r24, r29
     61c:	dc d0       	rcall	.+440    	; 0x7d6 <spi_send>
     61e:	8c 2f       	mov	r24, r28
     620:	da d0       	rcall	.+436    	; 0x7d6 <spi_send>
     622:	e7 d0       	rcall	.+462    	; 0x7f2 <spi_disable>
     624:	df 91       	pop	r29
     626:	cf 91       	pop	r28
     628:	08 95       	ret

0000062a <mcp_2515_request_to_send>:
     62a:	cf 93       	push	r28
     62c:	c8 2f       	mov	r28, r24
     62e:	de d0       	rcall	.+444    	; 0x7ec <spi_enable>
     630:	8c 2f       	mov	r24, r28
     632:	d1 d0       	rcall	.+418    	; 0x7d6 <spi_send>
     634:	de d0       	rcall	.+444    	; 0x7f2 <spi_disable>
     636:	cf 91       	pop	r28
     638:	08 95       	ret

0000063a <mcp_2515_bit_modify>:
     63a:	1f 93       	push	r17
     63c:	cf 93       	push	r28
     63e:	df 93       	push	r29
     640:	18 2f       	mov	r17, r24
     642:	d6 2f       	mov	r29, r22
     644:	c4 2f       	mov	r28, r20
     646:	d2 d0       	rcall	.+420    	; 0x7ec <spi_enable>
     648:	85 e0       	ldi	r24, 0x05	; 5
     64a:	c5 d0       	rcall	.+394    	; 0x7d6 <spi_send>
     64c:	81 2f       	mov	r24, r17
     64e:	c3 d0       	rcall	.+390    	; 0x7d6 <spi_send>
     650:	8d 2f       	mov	r24, r29
     652:	c1 d0       	rcall	.+386    	; 0x7d6 <spi_send>
     654:	8c 2f       	mov	r24, r28
     656:	bf d0       	rcall	.+382    	; 0x7d6 <spi_send>
     658:	cc d0       	rcall	.+408    	; 0x7f2 <spi_disable>
     65a:	df 91       	pop	r29
     65c:	cf 91       	pop	r28
     65e:	1f 91       	pop	r17
     660:	08 95       	ret

00000662 <mcp_2515_enable_normal_operation>:

uint8_t mcp_2515_enable_normal_operation()
{
     662:	cf 93       	push	r28
     664:	df 93       	push	r29
     666:	1f 92       	push	r1
     668:	cd b7       	in	r28, 0x3d	; 61
     66a:	de b7       	in	r29, 0x3e	; 62
	// Enable normal operation in the CANCTRL-register
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
     66c:	40 e0       	ldi	r20, 0x00	; 0
     66e:	60 ee       	ldi	r22, 0xE0	; 224
     670:	8f e0       	ldi	r24, 0x0F	; 15
     672:	e3 df       	rcall	.-58     	; 0x63a <mcp_2515_bit_modify>
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
     674:	8e e0       	ldi	r24, 0x0E	; 14
     676:	bd df       	rcall	.-134    	; 0x5f2 <mcp_2515_read>
     678:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL)
     67a:	89 81       	ldd	r24, Y+1	; 0x01
     67c:	80 7e       	andi	r24, 0xE0	; 224
     67e:	29 f4       	brne	.+10     	; 0x68a <mcp_2515_enable_normal_operation+0x28>
	{
		return 1;
	}
	printf("MCP2515 in normal mode\n");
     680:	8d ec       	ldi	r24, 0xCD	; 205
     682:	92 e0       	ldi	r25, 0x02	; 2
     684:	ff d2       	rcall	.+1534   	; 0xc84 <puts>
	return 0;
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	01 c0       	rjmp	.+2      	; 0x68c <mcp_2515_enable_normal_operation+0x2a>
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
	if ((value & MODE_MASK) != MODE_NORMAL)
	{
		return 1;
     68a:	81 e0       	ldi	r24, 0x01	; 1
	}
	printf("MCP2515 in normal mode\n");
	return 0;
}
     68c:	0f 90       	pop	r0
     68e:	df 91       	pop	r29
     690:	cf 91       	pop	r28
     692:	08 95       	ret

00000694 <mcp_2515_reset>:
	spi_disable();
}

void mcp_2515_reset(){
	// Enable slave
	spi_enable();
     694:	ab d0       	rcall	.+342    	; 0x7ec <spi_enable>
	
	// Send reset-command
	spi_send(MCP_RESET);
     696:	80 ec       	ldi	r24, 0xC0	; 192
     698:	9e d0       	rcall	.+316    	; 0x7d6 <spi_send>
	
	// Disable slave
	spi_disable();
     69a:	ab c0       	rjmp	.+342    	; 0x7f2 <spi_disable>
     69c:	08 95       	ret

0000069e <mcp_2515_init>:

#include "MCP2515.h"
#include "spi.h"
#include "USART.h"

uint8_t mcp_2515_init(){
     69e:	cf 93       	push	r28
     6a0:	df 93       	push	r29
     6a2:	1f 92       	push	r1
     6a4:	cd b7       	in	r28, 0x3d	; 61
     6a6:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	spi_init();
     6a8:	8d d0       	rcall	.+282    	; 0x7c4 <spi_init>
	mcp_2515_reset();
     6aa:	f4 df       	rcall	.-24     	; 0x694 <mcp_2515_reset>
	
	//Self-test
	printf("Read mcp2515\n");
     6ac:	84 ee       	ldi	r24, 0xE4	; 228
     6ae:	92 e0       	ldi	r25, 0x02	; 2
     6b0:	e9 d2       	rcall	.+1490   	; 0xc84 <puts>
	value = mcp_2515_read(MCP_CANSTAT);
     6b2:	8e e0       	ldi	r24, 0x0E	; 14
     6b4:	9e df       	rcall	.-196    	; 0x5f2 <mcp_2515_read>
     6b6:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG)
     6b8:	89 81       	ldd	r24, Y+1	; 0x01
     6ba:	80 7e       	andi	r24, 0xE0	; 224
     6bc:	80 38       	cpi	r24, 0x80	; 128
     6be:	29 f0       	breq	.+10     	; 0x6ca <mcp_2515_init+0x2c>
	{
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     6c0:	81 ef       	ldi	r24, 0xF1	; 241
     6c2:	92 e0       	ldi	r25, 0x02	; 2
     6c4:	df d2       	rcall	.+1470   	; 0xc84 <puts>
		return 1;
     6c6:	81 e0       	ldi	r24, 0x01	; 1
     6c8:	0d c0       	rjmp	.+26     	; 0x6e4 <mcp_2515_init+0x46>
	}
	printf("MCP2515 mode after init: %d\n", value);
     6ca:	89 81       	ldd	r24, Y+1	; 0x01
     6cc:	1f 92       	push	r1
     6ce:	8f 93       	push	r24
     6d0:	83 e2       	ldi	r24, 0x23	; 35
     6d2:	93 e0       	ldi	r25, 0x03	; 3
     6d4:	9f 93       	push	r25
     6d6:	8f 93       	push	r24
     6d8:	c4 d2       	rcall	.+1416   	; 0xc62 <printf>
	
	
	return 0;
     6da:	0f 90       	pop	r0
     6dc:	0f 90       	pop	r0
     6de:	0f 90       	pop	r0
     6e0:	0f 90       	pop	r0
     6e2:	80 e0       	ldi	r24, 0x00	; 0
}
     6e4:	0f 90       	pop	r0
     6e6:	df 91       	pop	r29
     6e8:	cf 91       	pop	r28
     6ea:	08 95       	ret

000006ec <pwm_init>:
unsigned int input_end;
unsigned int output_start;
unsigned int output_end;
uint8_t pwm_init(){
	//Mode 14
	TCCR3A |= (1 << WGM31)|(1 << COM3A1);
     6ec:	e0 e9       	ldi	r30, 0x90	; 144
     6ee:	f0 e0       	ldi	r31, 0x00	; 0
     6f0:	80 81       	ld	r24, Z
     6f2:	82 68       	ori	r24, 0x82	; 130
     6f4:	80 83       	st	Z, r24
	TCCR3A &= ~(1 << WGM30)|(1 << COM3A0);
     6f6:	80 81       	ld	r24, Z
     6f8:	8e 7f       	andi	r24, 0xFE	; 254
     6fa:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32)|(1 << WGM33)|(1 << CS31)|(1 << CS30);
     6fc:	e1 e9       	ldi	r30, 0x91	; 145
     6fe:	f0 e0       	ldi	r31, 0x00	; 0
     700:	80 81       	ld	r24, Z
     702:	8b 61       	ori	r24, 0x1B	; 27
     704:	80 83       	st	Z, r24
	TCCR3B &= ~(1 << CS32);
     706:	80 81       	ld	r24, Z
     708:	8b 7f       	andi	r24, 0xFB	; 251
     70a:	80 83       	st	Z, r24
	
	
	
	ICR3 = 5000;
     70c:	88 e8       	ldi	r24, 0x88	; 136
     70e:	93 e1       	ldi	r25, 0x13	; 19
     710:	90 93 97 00 	sts	0x0097, r25
     714:	80 93 96 00 	sts	0x0096, r24
	set_bit(DDRE,PE3);
     718:	6b 9a       	sbi	0x0d, 3	; 13
	OCR3A = 375;
     71a:	87 e7       	ldi	r24, 0x77	; 119
     71c:	91 e0       	ldi	r25, 0x01	; 1
     71e:	90 93 99 00 	sts	0x0099, r25
     722:	80 93 98 00 	sts	0x0098, r24

	input_start = -100;
     726:	8c e9       	ldi	r24, 0x9C	; 156
     728:	9f ef       	ldi	r25, 0xFF	; 255
     72a:	90 93 4d 03 	sts	0x034D, r25
     72e:	80 93 4c 03 	sts	0x034C, r24
	input_end = 100;
     732:	84 e6       	ldi	r24, 0x64	; 100
     734:	90 e0       	ldi	r25, 0x00	; 0
     736:	90 93 4f 03 	sts	0x034F, r25
     73a:	80 93 4e 03 	sts	0x034E, r24
	output_start = 250;
     73e:	8a ef       	ldi	r24, 0xFA	; 250
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	90 93 53 03 	sts	0x0353, r25
     746:	80 93 52 03 	sts	0x0352, r24
	output_end = 500;
     74a:	24 ef       	ldi	r18, 0xF4	; 244
     74c:	31 e0       	ldi	r19, 0x01	; 1
     74e:	30 93 57 03 	sts	0x0357, r19
     752:	20 93 56 03 	sts	0x0356, r18
	input_range = input_end-input_start;
     756:	28 ec       	ldi	r18, 0xC8	; 200
     758:	30 e0       	ldi	r19, 0x00	; 0
     75a:	30 93 51 03 	sts	0x0351, r19
     75e:	20 93 50 03 	sts	0x0350, r18
	output_range = output_end-output_start;
     762:	90 93 55 03 	sts	0x0355, r25
     766:	80 93 54 03 	sts	0x0354, r24
	return 0;

}
     76a:	80 e0       	ldi	r24, 0x00	; 0
     76c:	08 95       	ret

0000076e <pwm_set_angle>:

uint8_t pwm_set_angle(int angle){
	
	if(angle>=-100 && angle<= 100){
     76e:	9c 01       	movw	r18, r24
     770:	2c 59       	subi	r18, 0x9C	; 156
     772:	3f 4f       	sbci	r19, 0xFF	; 255
     774:	29 3c       	cpi	r18, 0xC9	; 201
     776:	31 05       	cpc	r19, r1
     778:	18 f5       	brcc	.+70     	; 0x7c0 <pwm_set_angle+0x52>
		OCR3A = (angle-input_start)*output_range / input_range + output_start;
     77a:	20 91 4c 03 	lds	r18, 0x034C
     77e:	30 91 4d 03 	lds	r19, 0x034D
     782:	ac 01       	movw	r20, r24
     784:	42 1b       	sub	r20, r18
     786:	53 0b       	sbc	r21, r19
     788:	20 91 54 03 	lds	r18, 0x0354
     78c:	30 91 55 03 	lds	r19, 0x0355
     790:	42 9f       	mul	r20, r18
     792:	c0 01       	movw	r24, r0
     794:	43 9f       	mul	r20, r19
     796:	90 0d       	add	r25, r0
     798:	52 9f       	mul	r21, r18
     79a:	90 0d       	add	r25, r0
     79c:	11 24       	eor	r1, r1
     79e:	60 91 50 03 	lds	r22, 0x0350
     7a2:	70 91 51 03 	lds	r23, 0x0351
     7a6:	d2 d0       	rcall	.+420    	; 0x94c <__udivmodhi4>
     7a8:	80 91 52 03 	lds	r24, 0x0352
     7ac:	90 91 53 03 	lds	r25, 0x0353
     7b0:	68 0f       	add	r22, r24
     7b2:	79 1f       	adc	r23, r25
     7b4:	70 93 99 00 	sts	0x0099, r23
     7b8:	60 93 98 00 	sts	0x0098, r22
		return 0;
     7bc:	80 e0       	ldi	r24, 0x00	; 0
     7be:	08 95       	ret
	}
	
	return 1;
     7c0:	81 e0       	ldi	r24, 0x01	; 1
}
     7c2:	08 95       	ret

000007c4 <spi_init>:

void spi_init()
{
	/* Set MOSI and SCK output, all others input */
	// PB7 = !SS, PB2 = MOSI, PB3 = MISO, PB1 = SCK
	DDRB = (1<<PB7)|(1<<PB2)|(1<<PB1)|(1<<PB0);
     7c4:	87 e8       	ldi	r24, 0x87	; 135
     7c6:	84 b9       	out	0x04, r24	; 4
	// MISO as input
	clear_bit(DDRB,PB3);
     7c8:	23 98       	cbi	0x04, 3	; 4
	set_bit(PORTB,PB3);
     7ca:	2b 9a       	sbi	0x05, 3	; 5
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     7cc:	81 e5       	ldi	r24, 0x51	; 81
     7ce:	8c bd       	out	0x2c, r24	; 44
	// Read SPSR and SPDR to clear interrupt flag
	char c1 = SPSR;
     7d0:	8d b5       	in	r24, 0x2d	; 45
	char c2 = SPDR;
     7d2:	8e b5       	in	r24, 0x2e	; 46
     7d4:	08 95       	ret

000007d6 <spi_send>:
}
void spi_send(char cData)
{
	/* Start transmission */
	SPDR = cData;
     7d6:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     7d8:	0d b4       	in	r0, 0x2d	; 45
     7da:	07 fe       	sbrs	r0, 7
     7dc:	fd cf       	rjmp	.-6      	; 0x7d8 <spi_send+0x2>
}
     7de:	08 95       	ret

000007e0 <spi_read>:

char spi_read() 
{

	SPDR = 0x00; // send dummy data
     7e0:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF))); // Wait until data is shifted into SPDR
     7e2:	0d b4       	in	r0, 0x2d	; 45
     7e4:	07 fe       	sbrs	r0, 7
     7e6:	fd cf       	rjmp	.-6      	; 0x7e2 <spi_read+0x2>
	return SPDR;
     7e8:	8e b5       	in	r24, 0x2e	; 46
}
     7ea:	08 95       	ret

000007ec <spi_enable>:

void spi_enable()
{
	clear_bit(PORTB,PB7);
     7ec:	2f 98       	cbi	0x05, 7	; 5
	clear_bit(PORTB,PB0);
     7ee:	28 98       	cbi	0x05, 0	; 5
     7f0:	08 95       	ret

000007f2 <spi_disable>:
}

void spi_disable()
{
	set_bit(PORTB,PB7);
     7f2:	2f 9a       	sbi	0x05, 7	; 5
	set_bit(PORTB,PB0);
     7f4:	28 9a       	sbi	0x05, 0	; 5
     7f6:	08 95       	ret

000007f8 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     7f8:	1f 92       	push	r1
     7fa:	0f 92       	push	r0
     7fc:	0f b6       	in	r0, 0x3f	; 63
     7fe:	0f 92       	push	r0
     800:	11 24       	eor	r1, r1
     802:	0b b6       	in	r0, 0x3b	; 59
     804:	0f 92       	push	r0
     806:	2f 93       	push	r18
     808:	3f 93       	push	r19
     80a:	8f 93       	push	r24
     80c:	9f 93       	push	r25
     80e:	af 93       	push	r26
     810:	bf 93       	push	r27
     812:	ef 93       	push	r30
     814:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     816:	80 91 b9 00 	lds	r24, 0x00B9
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	fc 01       	movw	r30, r24
     81e:	38 97       	sbiw	r30, 0x08	; 8
     820:	e1 35       	cpi	r30, 0x51	; 81
     822:	f1 05       	cpc	r31, r1
     824:	08 f0       	brcs	.+2      	; 0x828 <__vector_39+0x30>
     826:	55 c0       	rjmp	.+170    	; 0x8d2 <__vector_39+0xda>
     828:	ee 58       	subi	r30, 0x8E	; 142
     82a:	ff 4f       	sbci	r31, 0xFF	; 255
     82c:	a3 c0       	rjmp	.+326    	; 0x974 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     82e:	10 92 44 03 	sts	0x0344, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     832:	e0 91 44 03 	lds	r30, 0x0344
     836:	80 91 46 03 	lds	r24, 0x0346
     83a:	e8 17       	cp	r30, r24
     83c:	70 f4       	brcc	.+28     	; 0x85a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     83e:	81 e0       	ldi	r24, 0x01	; 1
     840:	8e 0f       	add	r24, r30
     842:	80 93 44 03 	sts	0x0344, r24
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	e9 5b       	subi	r30, 0xB9	; 185
     84a:	fc 4f       	sbci	r31, 0xFC	; 252
     84c:	80 81       	ld	r24, Z
     84e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     852:	85 e8       	ldi	r24, 0x85	; 133
     854:	80 93 bc 00 	sts	0x00BC, r24
     858:	43 c0       	rjmp	.+134    	; 0x8e0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     85a:	80 91 45 03 	lds	r24, 0x0345
     85e:	81 60       	ori	r24, 0x01	; 1
     860:	80 93 45 03 	sts	0x0345, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     864:	84 e9       	ldi	r24, 0x94	; 148
     866:	80 93 bc 00 	sts	0x00BC, r24
     86a:	3a c0       	rjmp	.+116    	; 0x8e0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     86c:	e0 91 44 03 	lds	r30, 0x0344
     870:	81 e0       	ldi	r24, 0x01	; 1
     872:	8e 0f       	add	r24, r30
     874:	80 93 44 03 	sts	0x0344, r24
     878:	80 91 bb 00 	lds	r24, 0x00BB
     87c:	f0 e0       	ldi	r31, 0x00	; 0
     87e:	e9 5b       	subi	r30, 0xB9	; 185
     880:	fc 4f       	sbci	r31, 0xFC	; 252
     882:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     884:	20 91 44 03 	lds	r18, 0x0344
     888:	30 e0       	ldi	r19, 0x00	; 0
     88a:	80 91 46 03 	lds	r24, 0x0346
     88e:	90 e0       	ldi	r25, 0x00	; 0
     890:	01 97       	sbiw	r24, 0x01	; 1
     892:	28 17       	cp	r18, r24
     894:	39 07       	cpc	r19, r25
     896:	24 f4       	brge	.+8      	; 0x8a0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     898:	85 ec       	ldi	r24, 0xC5	; 197
     89a:	80 93 bc 00 	sts	0x00BC, r24
     89e:	20 c0       	rjmp	.+64     	; 0x8e0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8a0:	85 e8       	ldi	r24, 0x85	; 133
     8a2:	80 93 bc 00 	sts	0x00BC, r24
     8a6:	1c c0       	rjmp	.+56     	; 0x8e0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8a8:	80 91 bb 00 	lds	r24, 0x00BB
     8ac:	e0 91 44 03 	lds	r30, 0x0344
     8b0:	f0 e0       	ldi	r31, 0x00	; 0
     8b2:	e9 5b       	subi	r30, 0xB9	; 185
     8b4:	fc 4f       	sbci	r31, 0xFC	; 252
     8b6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8b8:	80 91 45 03 	lds	r24, 0x0345
     8bc:	81 60       	ori	r24, 0x01	; 1
     8be:	80 93 45 03 	sts	0x0345, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8c2:	84 e9       	ldi	r24, 0x94	; 148
     8c4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8c8:	0b c0       	rjmp	.+22     	; 0x8e0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8ca:	85 ea       	ldi	r24, 0xA5	; 165
     8cc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8d0:	07 c0       	rjmp	.+14     	; 0x8e0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8d2:	80 91 b9 00 	lds	r24, 0x00B9
     8d6:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8da:	84 e0       	ldi	r24, 0x04	; 4
     8dc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     8e0:	ff 91       	pop	r31
     8e2:	ef 91       	pop	r30
     8e4:	bf 91       	pop	r27
     8e6:	af 91       	pop	r26
     8e8:	9f 91       	pop	r25
     8ea:	8f 91       	pop	r24
     8ec:	3f 91       	pop	r19
     8ee:	2f 91       	pop	r18
     8f0:	0f 90       	pop	r0
     8f2:	0b be       	out	0x3b, r0	; 59
     8f4:	0f 90       	pop	r0
     8f6:	0f be       	out	0x3f, r0	; 63
     8f8:	0f 90       	pop	r0
     8fa:	1f 90       	pop	r1
     8fc:	18 95       	reti

000008fe <USART_Transmit>:
int USART_Transmit(char data, struct __file* dummy)
{
    //if(data == '\n') USART_Transmit('\r', dummy);
	// Sjekk om bit UDRE0 i register UCSR0A er satt
	// UDRE0 = usart data register empty
	while(!(UCSR0A & (1<<UDRE0)))
     8fe:	e0 ec       	ldi	r30, 0xC0	; 192
     900:	f0 e0       	ldi	r31, 0x00	; 0
     902:	90 81       	ld	r25, Z
     904:	95 ff       	sbrs	r25, 5
     906:	fd cf       	rjmp	.-6      	; 0x902 <USART_Transmit+0x4>
		;
	UDR0=data;
     908:	80 93 c6 00 	sts	0x00C6, r24
    return 0;
}
     90c:	80 e0       	ldi	r24, 0x00	; 0
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	08 95       	ret

00000912 <USART_Recieve>:

int USART_Recieve(struct __file* dummy)
{
	// Sjekk om bit RXC0 i register UCSR0A
	while (!(UCSR0A & (1<<RXC0)))
     912:	e0 ec       	ldi	r30, 0xC0	; 192
     914:	f0 e0       	ldi	r31, 0x00	; 0
     916:	80 81       	ld	r24, Z
     918:	88 23       	and	r24, r24
     91a:	ec f7       	brge	.-6      	; 0x916 <USART_Recieve+0x4>
		;
	return UDR0;
     91c:	80 91 c6 00 	lds	r24, 0x00C6
}
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	08 95       	ret

00000924 <USART_Init>:


void USART_Init(unsigned int ubrr)
{
    
	UBRR0H =(unsigned char) (ubrr>>8); // Flytt ubrr 8 bits til hyre, lagre i register UBRR0H
     924:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L =(unsigned char) (ubrr); // Lagre frste 8 bits i UBRR0L
     928:	80 93 c4 00 	sts	0x00C4, r24
	// Enable mottaker og sender (sett bitt RXEN0 og TXEN0 =1)
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     92c:	88 e1       	ldi	r24, 0x18	; 24
     92e:	80 93 c1 00 	sts	0x00C1, r24
    // 8 data bits, 2 stop bits
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     932:	8e e0       	ldi	r24, 0x0E	; 14
     934:	80 93 c2 00 	sts	0x00C2, r24
    
	//Breakpoint
    uart = fdevopen(&USART_Transmit,&USART_Recieve);
     938:	69 e8       	ldi	r22, 0x89	; 137
     93a:	74 e0       	ldi	r23, 0x04	; 4
     93c:	8f e7       	ldi	r24, 0x7F	; 127
     93e:	94 e0       	ldi	r25, 0x04	; 4
     940:	46 d1       	rcall	.+652    	; 0xbce <fdevopen>
     942:	90 93 59 03 	sts	0x0359, r25
     946:	80 93 58 03 	sts	0x0358, r24
     94a:	08 95       	ret

0000094c <__udivmodhi4>:
     94c:	aa 1b       	sub	r26, r26
     94e:	bb 1b       	sub	r27, r27
     950:	51 e1       	ldi	r21, 0x11	; 17
     952:	07 c0       	rjmp	.+14     	; 0x962 <__udivmodhi4_ep>

00000954 <__udivmodhi4_loop>:
     954:	aa 1f       	adc	r26, r26
     956:	bb 1f       	adc	r27, r27
     958:	a6 17       	cp	r26, r22
     95a:	b7 07       	cpc	r27, r23
     95c:	10 f0       	brcs	.+4      	; 0x962 <__udivmodhi4_ep>
     95e:	a6 1b       	sub	r26, r22
     960:	b7 0b       	sbc	r27, r23

00000962 <__udivmodhi4_ep>:
     962:	88 1f       	adc	r24, r24
     964:	99 1f       	adc	r25, r25
     966:	5a 95       	dec	r21
     968:	a9 f7       	brne	.-22     	; 0x954 <__udivmodhi4_loop>
     96a:	80 95       	com	r24
     96c:	90 95       	com	r25
     96e:	bc 01       	movw	r22, r24
     970:	cd 01       	movw	r24, r26
     972:	08 95       	ret

00000974 <__tablejump2__>:
     974:	ee 0f       	add	r30, r30
     976:	ff 1f       	adc	r31, r31

00000978 <__tablejump__>:
     978:	05 90       	lpm	r0, Z+
     97a:	f4 91       	lpm	r31, Z
     97c:	e0 2d       	mov	r30, r0
     97e:	19 94       	eijmp

00000980 <malloc>:
     980:	cf 93       	push	r28
     982:	df 93       	push	r29
     984:	82 30       	cpi	r24, 0x02	; 2
     986:	91 05       	cpc	r25, r1
     988:	10 f4       	brcc	.+4      	; 0x98e <malloc+0xe>
     98a:	82 e0       	ldi	r24, 0x02	; 2
     98c:	90 e0       	ldi	r25, 0x00	; 0
     98e:	e0 91 5c 03 	lds	r30, 0x035C
     992:	f0 91 5d 03 	lds	r31, 0x035D
     996:	20 e0       	ldi	r18, 0x00	; 0
     998:	30 e0       	ldi	r19, 0x00	; 0
     99a:	a0 e0       	ldi	r26, 0x00	; 0
     99c:	b0 e0       	ldi	r27, 0x00	; 0
     99e:	30 97       	sbiw	r30, 0x00	; 0
     9a0:	39 f1       	breq	.+78     	; 0x9f0 <malloc+0x70>
     9a2:	40 81       	ld	r20, Z
     9a4:	51 81       	ldd	r21, Z+1	; 0x01
     9a6:	48 17       	cp	r20, r24
     9a8:	59 07       	cpc	r21, r25
     9aa:	b8 f0       	brcs	.+46     	; 0x9da <malloc+0x5a>
     9ac:	48 17       	cp	r20, r24
     9ae:	59 07       	cpc	r21, r25
     9b0:	71 f4       	brne	.+28     	; 0x9ce <malloc+0x4e>
     9b2:	82 81       	ldd	r24, Z+2	; 0x02
     9b4:	93 81       	ldd	r25, Z+3	; 0x03
     9b6:	10 97       	sbiw	r26, 0x00	; 0
     9b8:	29 f0       	breq	.+10     	; 0x9c4 <malloc+0x44>
     9ba:	13 96       	adiw	r26, 0x03	; 3
     9bc:	9c 93       	st	X, r25
     9be:	8e 93       	st	-X, r24
     9c0:	12 97       	sbiw	r26, 0x02	; 2
     9c2:	2c c0       	rjmp	.+88     	; 0xa1c <malloc+0x9c>
     9c4:	90 93 5d 03 	sts	0x035D, r25
     9c8:	80 93 5c 03 	sts	0x035C, r24
     9cc:	27 c0       	rjmp	.+78     	; 0xa1c <malloc+0x9c>
     9ce:	21 15       	cp	r18, r1
     9d0:	31 05       	cpc	r19, r1
     9d2:	31 f0       	breq	.+12     	; 0x9e0 <malloc+0x60>
     9d4:	42 17       	cp	r20, r18
     9d6:	53 07       	cpc	r21, r19
     9d8:	18 f0       	brcs	.+6      	; 0x9e0 <malloc+0x60>
     9da:	a9 01       	movw	r20, r18
     9dc:	db 01       	movw	r26, r22
     9de:	01 c0       	rjmp	.+2      	; 0x9e2 <malloc+0x62>
     9e0:	ef 01       	movw	r28, r30
     9e2:	9a 01       	movw	r18, r20
     9e4:	bd 01       	movw	r22, r26
     9e6:	df 01       	movw	r26, r30
     9e8:	02 80       	ldd	r0, Z+2	; 0x02
     9ea:	f3 81       	ldd	r31, Z+3	; 0x03
     9ec:	e0 2d       	mov	r30, r0
     9ee:	d7 cf       	rjmp	.-82     	; 0x99e <malloc+0x1e>
     9f0:	21 15       	cp	r18, r1
     9f2:	31 05       	cpc	r19, r1
     9f4:	f9 f0       	breq	.+62     	; 0xa34 <malloc+0xb4>
     9f6:	28 1b       	sub	r18, r24
     9f8:	39 0b       	sbc	r19, r25
     9fa:	24 30       	cpi	r18, 0x04	; 4
     9fc:	31 05       	cpc	r19, r1
     9fe:	80 f4       	brcc	.+32     	; 0xa20 <malloc+0xa0>
     a00:	8a 81       	ldd	r24, Y+2	; 0x02
     a02:	9b 81       	ldd	r25, Y+3	; 0x03
     a04:	61 15       	cp	r22, r1
     a06:	71 05       	cpc	r23, r1
     a08:	21 f0       	breq	.+8      	; 0xa12 <malloc+0x92>
     a0a:	fb 01       	movw	r30, r22
     a0c:	93 83       	std	Z+3, r25	; 0x03
     a0e:	82 83       	std	Z+2, r24	; 0x02
     a10:	04 c0       	rjmp	.+8      	; 0xa1a <malloc+0x9a>
     a12:	90 93 5d 03 	sts	0x035D, r25
     a16:	80 93 5c 03 	sts	0x035C, r24
     a1a:	fe 01       	movw	r30, r28
     a1c:	32 96       	adiw	r30, 0x02	; 2
     a1e:	44 c0       	rjmp	.+136    	; 0xaa8 <malloc+0x128>
     a20:	fe 01       	movw	r30, r28
     a22:	e2 0f       	add	r30, r18
     a24:	f3 1f       	adc	r31, r19
     a26:	81 93       	st	Z+, r24
     a28:	91 93       	st	Z+, r25
     a2a:	22 50       	subi	r18, 0x02	; 2
     a2c:	31 09       	sbc	r19, r1
     a2e:	39 83       	std	Y+1, r19	; 0x01
     a30:	28 83       	st	Y, r18
     a32:	3a c0       	rjmp	.+116    	; 0xaa8 <malloc+0x128>
     a34:	20 91 5a 03 	lds	r18, 0x035A
     a38:	30 91 5b 03 	lds	r19, 0x035B
     a3c:	23 2b       	or	r18, r19
     a3e:	41 f4       	brne	.+16     	; 0xa50 <malloc+0xd0>
     a40:	20 91 02 02 	lds	r18, 0x0202
     a44:	30 91 03 02 	lds	r19, 0x0203
     a48:	30 93 5b 03 	sts	0x035B, r19
     a4c:	20 93 5a 03 	sts	0x035A, r18
     a50:	20 91 00 02 	lds	r18, 0x0200
     a54:	30 91 01 02 	lds	r19, 0x0201
     a58:	21 15       	cp	r18, r1
     a5a:	31 05       	cpc	r19, r1
     a5c:	41 f4       	brne	.+16     	; 0xa6e <malloc+0xee>
     a5e:	2d b7       	in	r18, 0x3d	; 61
     a60:	3e b7       	in	r19, 0x3e	; 62
     a62:	40 91 04 02 	lds	r20, 0x0204
     a66:	50 91 05 02 	lds	r21, 0x0205
     a6a:	24 1b       	sub	r18, r20
     a6c:	35 0b       	sbc	r19, r21
     a6e:	e0 91 5a 03 	lds	r30, 0x035A
     a72:	f0 91 5b 03 	lds	r31, 0x035B
     a76:	e2 17       	cp	r30, r18
     a78:	f3 07       	cpc	r31, r19
     a7a:	a0 f4       	brcc	.+40     	; 0xaa4 <malloc+0x124>
     a7c:	2e 1b       	sub	r18, r30
     a7e:	3f 0b       	sbc	r19, r31
     a80:	28 17       	cp	r18, r24
     a82:	39 07       	cpc	r19, r25
     a84:	78 f0       	brcs	.+30     	; 0xaa4 <malloc+0x124>
     a86:	ac 01       	movw	r20, r24
     a88:	4e 5f       	subi	r20, 0xFE	; 254
     a8a:	5f 4f       	sbci	r21, 0xFF	; 255
     a8c:	24 17       	cp	r18, r20
     a8e:	35 07       	cpc	r19, r21
     a90:	48 f0       	brcs	.+18     	; 0xaa4 <malloc+0x124>
     a92:	4e 0f       	add	r20, r30
     a94:	5f 1f       	adc	r21, r31
     a96:	50 93 5b 03 	sts	0x035B, r21
     a9a:	40 93 5a 03 	sts	0x035A, r20
     a9e:	81 93       	st	Z+, r24
     aa0:	91 93       	st	Z+, r25
     aa2:	02 c0       	rjmp	.+4      	; 0xaa8 <malloc+0x128>
     aa4:	e0 e0       	ldi	r30, 0x00	; 0
     aa6:	f0 e0       	ldi	r31, 0x00	; 0
     aa8:	cf 01       	movw	r24, r30
     aaa:	df 91       	pop	r29
     aac:	cf 91       	pop	r28
     aae:	08 95       	ret

00000ab0 <free>:
     ab0:	cf 93       	push	r28
     ab2:	df 93       	push	r29
     ab4:	00 97       	sbiw	r24, 0x00	; 0
     ab6:	09 f4       	brne	.+2      	; 0xaba <free+0xa>
     ab8:	87 c0       	rjmp	.+270    	; 0xbc8 <free+0x118>
     aba:	fc 01       	movw	r30, r24
     abc:	32 97       	sbiw	r30, 0x02	; 2
     abe:	13 82       	std	Z+3, r1	; 0x03
     ac0:	12 82       	std	Z+2, r1	; 0x02
     ac2:	c0 91 5c 03 	lds	r28, 0x035C
     ac6:	d0 91 5d 03 	lds	r29, 0x035D
     aca:	20 97       	sbiw	r28, 0x00	; 0
     acc:	81 f4       	brne	.+32     	; 0xaee <free+0x3e>
     ace:	20 81       	ld	r18, Z
     ad0:	31 81       	ldd	r19, Z+1	; 0x01
     ad2:	28 0f       	add	r18, r24
     ad4:	39 1f       	adc	r19, r25
     ad6:	80 91 5a 03 	lds	r24, 0x035A
     ada:	90 91 5b 03 	lds	r25, 0x035B
     ade:	82 17       	cp	r24, r18
     ae0:	93 07       	cpc	r25, r19
     ae2:	79 f5       	brne	.+94     	; 0xb42 <free+0x92>
     ae4:	f0 93 5b 03 	sts	0x035B, r31
     ae8:	e0 93 5a 03 	sts	0x035A, r30
     aec:	6d c0       	rjmp	.+218    	; 0xbc8 <free+0x118>
     aee:	de 01       	movw	r26, r28
     af0:	20 e0       	ldi	r18, 0x00	; 0
     af2:	30 e0       	ldi	r19, 0x00	; 0
     af4:	ae 17       	cp	r26, r30
     af6:	bf 07       	cpc	r27, r31
     af8:	50 f4       	brcc	.+20     	; 0xb0e <free+0x5e>
     afa:	12 96       	adiw	r26, 0x02	; 2
     afc:	4d 91       	ld	r20, X+
     afe:	5c 91       	ld	r21, X
     b00:	13 97       	sbiw	r26, 0x03	; 3
     b02:	9d 01       	movw	r18, r26
     b04:	41 15       	cp	r20, r1
     b06:	51 05       	cpc	r21, r1
     b08:	09 f1       	breq	.+66     	; 0xb4c <free+0x9c>
     b0a:	da 01       	movw	r26, r20
     b0c:	f3 cf       	rjmp	.-26     	; 0xaf4 <free+0x44>
     b0e:	b3 83       	std	Z+3, r27	; 0x03
     b10:	a2 83       	std	Z+2, r26	; 0x02
     b12:	40 81       	ld	r20, Z
     b14:	51 81       	ldd	r21, Z+1	; 0x01
     b16:	84 0f       	add	r24, r20
     b18:	95 1f       	adc	r25, r21
     b1a:	8a 17       	cp	r24, r26
     b1c:	9b 07       	cpc	r25, r27
     b1e:	71 f4       	brne	.+28     	; 0xb3c <free+0x8c>
     b20:	8d 91       	ld	r24, X+
     b22:	9c 91       	ld	r25, X
     b24:	11 97       	sbiw	r26, 0x01	; 1
     b26:	84 0f       	add	r24, r20
     b28:	95 1f       	adc	r25, r21
     b2a:	02 96       	adiw	r24, 0x02	; 2
     b2c:	91 83       	std	Z+1, r25	; 0x01
     b2e:	80 83       	st	Z, r24
     b30:	12 96       	adiw	r26, 0x02	; 2
     b32:	8d 91       	ld	r24, X+
     b34:	9c 91       	ld	r25, X
     b36:	13 97       	sbiw	r26, 0x03	; 3
     b38:	93 83       	std	Z+3, r25	; 0x03
     b3a:	82 83       	std	Z+2, r24	; 0x02
     b3c:	21 15       	cp	r18, r1
     b3e:	31 05       	cpc	r19, r1
     b40:	29 f4       	brne	.+10     	; 0xb4c <free+0x9c>
     b42:	f0 93 5d 03 	sts	0x035D, r31
     b46:	e0 93 5c 03 	sts	0x035C, r30
     b4a:	3e c0       	rjmp	.+124    	; 0xbc8 <free+0x118>
     b4c:	d9 01       	movw	r26, r18
     b4e:	13 96       	adiw	r26, 0x03	; 3
     b50:	fc 93       	st	X, r31
     b52:	ee 93       	st	-X, r30
     b54:	12 97       	sbiw	r26, 0x02	; 2
     b56:	4d 91       	ld	r20, X+
     b58:	5d 91       	ld	r21, X+
     b5a:	a4 0f       	add	r26, r20
     b5c:	b5 1f       	adc	r27, r21
     b5e:	ea 17       	cp	r30, r26
     b60:	fb 07       	cpc	r31, r27
     b62:	79 f4       	brne	.+30     	; 0xb82 <free+0xd2>
     b64:	80 81       	ld	r24, Z
     b66:	91 81       	ldd	r25, Z+1	; 0x01
     b68:	84 0f       	add	r24, r20
     b6a:	95 1f       	adc	r25, r21
     b6c:	02 96       	adiw	r24, 0x02	; 2
     b6e:	d9 01       	movw	r26, r18
     b70:	11 96       	adiw	r26, 0x01	; 1
     b72:	9c 93       	st	X, r25
     b74:	8e 93       	st	-X, r24
     b76:	82 81       	ldd	r24, Z+2	; 0x02
     b78:	93 81       	ldd	r25, Z+3	; 0x03
     b7a:	13 96       	adiw	r26, 0x03	; 3
     b7c:	9c 93       	st	X, r25
     b7e:	8e 93       	st	-X, r24
     b80:	12 97       	sbiw	r26, 0x02	; 2
     b82:	e0 e0       	ldi	r30, 0x00	; 0
     b84:	f0 e0       	ldi	r31, 0x00	; 0
     b86:	8a 81       	ldd	r24, Y+2	; 0x02
     b88:	9b 81       	ldd	r25, Y+3	; 0x03
     b8a:	00 97       	sbiw	r24, 0x00	; 0
     b8c:	19 f0       	breq	.+6      	; 0xb94 <free+0xe4>
     b8e:	fe 01       	movw	r30, r28
     b90:	ec 01       	movw	r28, r24
     b92:	f9 cf       	rjmp	.-14     	; 0xb86 <free+0xd6>
     b94:	ce 01       	movw	r24, r28
     b96:	02 96       	adiw	r24, 0x02	; 2
     b98:	28 81       	ld	r18, Y
     b9a:	39 81       	ldd	r19, Y+1	; 0x01
     b9c:	82 0f       	add	r24, r18
     b9e:	93 1f       	adc	r25, r19
     ba0:	20 91 5a 03 	lds	r18, 0x035A
     ba4:	30 91 5b 03 	lds	r19, 0x035B
     ba8:	28 17       	cp	r18, r24
     baa:	39 07       	cpc	r19, r25
     bac:	69 f4       	brne	.+26     	; 0xbc8 <free+0x118>
     bae:	30 97       	sbiw	r30, 0x00	; 0
     bb0:	29 f4       	brne	.+10     	; 0xbbc <free+0x10c>
     bb2:	10 92 5d 03 	sts	0x035D, r1
     bb6:	10 92 5c 03 	sts	0x035C, r1
     bba:	02 c0       	rjmp	.+4      	; 0xbc0 <free+0x110>
     bbc:	13 82       	std	Z+3, r1	; 0x03
     bbe:	12 82       	std	Z+2, r1	; 0x02
     bc0:	d0 93 5b 03 	sts	0x035B, r29
     bc4:	c0 93 5a 03 	sts	0x035A, r28
     bc8:	df 91       	pop	r29
     bca:	cf 91       	pop	r28
     bcc:	08 95       	ret

00000bce <fdevopen>:
     bce:	0f 93       	push	r16
     bd0:	1f 93       	push	r17
     bd2:	cf 93       	push	r28
     bd4:	df 93       	push	r29
     bd6:	ec 01       	movw	r28, r24
     bd8:	8b 01       	movw	r16, r22
     bda:	00 97       	sbiw	r24, 0x00	; 0
     bdc:	31 f4       	brne	.+12     	; 0xbea <fdevopen+0x1c>
     bde:	61 15       	cp	r22, r1
     be0:	71 05       	cpc	r23, r1
     be2:	19 f4       	brne	.+6      	; 0xbea <fdevopen+0x1c>
     be4:	80 e0       	ldi	r24, 0x00	; 0
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	37 c0       	rjmp	.+110    	; 0xc58 <fdevopen+0x8a>
     bea:	6e e0       	ldi	r22, 0x0E	; 14
     bec:	70 e0       	ldi	r23, 0x00	; 0
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	63 d2       	rcall	.+1222   	; 0x10ba <calloc>
     bf4:	fc 01       	movw	r30, r24
     bf6:	00 97       	sbiw	r24, 0x00	; 0
     bf8:	a9 f3       	breq	.-22     	; 0xbe4 <fdevopen+0x16>
     bfa:	80 e8       	ldi	r24, 0x80	; 128
     bfc:	83 83       	std	Z+3, r24	; 0x03
     bfe:	01 15       	cp	r16, r1
     c00:	11 05       	cpc	r17, r1
     c02:	71 f0       	breq	.+28     	; 0xc20 <fdevopen+0x52>
     c04:	13 87       	std	Z+11, r17	; 0x0b
     c06:	02 87       	std	Z+10, r16	; 0x0a
     c08:	81 e8       	ldi	r24, 0x81	; 129
     c0a:	83 83       	std	Z+3, r24	; 0x03
     c0c:	80 91 5e 03 	lds	r24, 0x035E
     c10:	90 91 5f 03 	lds	r25, 0x035F
     c14:	89 2b       	or	r24, r25
     c16:	21 f4       	brne	.+8      	; 0xc20 <fdevopen+0x52>
     c18:	f0 93 5f 03 	sts	0x035F, r31
     c1c:	e0 93 5e 03 	sts	0x035E, r30
     c20:	20 97       	sbiw	r28, 0x00	; 0
     c22:	c9 f0       	breq	.+50     	; 0xc56 <fdevopen+0x88>
     c24:	d1 87       	std	Z+9, r29	; 0x09
     c26:	c0 87       	std	Z+8, r28	; 0x08
     c28:	83 81       	ldd	r24, Z+3	; 0x03
     c2a:	82 60       	ori	r24, 0x02	; 2
     c2c:	83 83       	std	Z+3, r24	; 0x03
     c2e:	80 91 60 03 	lds	r24, 0x0360
     c32:	90 91 61 03 	lds	r25, 0x0361
     c36:	89 2b       	or	r24, r25
     c38:	71 f4       	brne	.+28     	; 0xc56 <fdevopen+0x88>
     c3a:	f0 93 61 03 	sts	0x0361, r31
     c3e:	e0 93 60 03 	sts	0x0360, r30
     c42:	80 91 62 03 	lds	r24, 0x0362
     c46:	90 91 63 03 	lds	r25, 0x0363
     c4a:	89 2b       	or	r24, r25
     c4c:	21 f4       	brne	.+8      	; 0xc56 <fdevopen+0x88>
     c4e:	f0 93 63 03 	sts	0x0363, r31
     c52:	e0 93 62 03 	sts	0x0362, r30
     c56:	cf 01       	movw	r24, r30
     c58:	df 91       	pop	r29
     c5a:	cf 91       	pop	r28
     c5c:	1f 91       	pop	r17
     c5e:	0f 91       	pop	r16
     c60:	08 95       	ret

00000c62 <printf>:
     c62:	cf 93       	push	r28
     c64:	df 93       	push	r29
     c66:	cd b7       	in	r28, 0x3d	; 61
     c68:	de b7       	in	r29, 0x3e	; 62
     c6a:	fe 01       	movw	r30, r28
     c6c:	36 96       	adiw	r30, 0x06	; 6
     c6e:	61 91       	ld	r22, Z+
     c70:	71 91       	ld	r23, Z+
     c72:	af 01       	movw	r20, r30
     c74:	80 91 60 03 	lds	r24, 0x0360
     c78:	90 91 61 03 	lds	r25, 0x0361
     c7c:	30 d0       	rcall	.+96     	; 0xcde <vfprintf>
     c7e:	df 91       	pop	r29
     c80:	cf 91       	pop	r28
     c82:	08 95       	ret

00000c84 <puts>:
     c84:	0f 93       	push	r16
     c86:	1f 93       	push	r17
     c88:	cf 93       	push	r28
     c8a:	df 93       	push	r29
     c8c:	e0 91 60 03 	lds	r30, 0x0360
     c90:	f0 91 61 03 	lds	r31, 0x0361
     c94:	23 81       	ldd	r18, Z+3	; 0x03
     c96:	21 ff       	sbrs	r18, 1
     c98:	1b c0       	rjmp	.+54     	; 0xcd0 <puts+0x4c>
     c9a:	ec 01       	movw	r28, r24
     c9c:	00 e0       	ldi	r16, 0x00	; 0
     c9e:	10 e0       	ldi	r17, 0x00	; 0
     ca0:	89 91       	ld	r24, Y+
     ca2:	60 91 60 03 	lds	r22, 0x0360
     ca6:	70 91 61 03 	lds	r23, 0x0361
     caa:	db 01       	movw	r26, r22
     cac:	18 96       	adiw	r26, 0x08	; 8
     cae:	ed 91       	ld	r30, X+
     cb0:	fc 91       	ld	r31, X
     cb2:	19 97       	sbiw	r26, 0x09	; 9
     cb4:	88 23       	and	r24, r24
     cb6:	31 f0       	breq	.+12     	; 0xcc4 <puts+0x40>
     cb8:	19 95       	eicall
     cba:	89 2b       	or	r24, r25
     cbc:	89 f3       	breq	.-30     	; 0xca0 <puts+0x1c>
     cbe:	0f ef       	ldi	r16, 0xFF	; 255
     cc0:	1f ef       	ldi	r17, 0xFF	; 255
     cc2:	ee cf       	rjmp	.-36     	; 0xca0 <puts+0x1c>
     cc4:	8a e0       	ldi	r24, 0x0A	; 10
     cc6:	19 95       	eicall
     cc8:	89 2b       	or	r24, r25
     cca:	11 f4       	brne	.+4      	; 0xcd0 <puts+0x4c>
     ccc:	c8 01       	movw	r24, r16
     cce:	02 c0       	rjmp	.+4      	; 0xcd4 <puts+0x50>
     cd0:	8f ef       	ldi	r24, 0xFF	; 255
     cd2:	9f ef       	ldi	r25, 0xFF	; 255
     cd4:	df 91       	pop	r29
     cd6:	cf 91       	pop	r28
     cd8:	1f 91       	pop	r17
     cda:	0f 91       	pop	r16
     cdc:	08 95       	ret

00000cde <vfprintf>:
     cde:	2f 92       	push	r2
     ce0:	3f 92       	push	r3
     ce2:	4f 92       	push	r4
     ce4:	5f 92       	push	r5
     ce6:	6f 92       	push	r6
     ce8:	7f 92       	push	r7
     cea:	8f 92       	push	r8
     cec:	9f 92       	push	r9
     cee:	af 92       	push	r10
     cf0:	bf 92       	push	r11
     cf2:	cf 92       	push	r12
     cf4:	df 92       	push	r13
     cf6:	ef 92       	push	r14
     cf8:	ff 92       	push	r15
     cfa:	0f 93       	push	r16
     cfc:	1f 93       	push	r17
     cfe:	cf 93       	push	r28
     d00:	df 93       	push	r29
     d02:	cd b7       	in	r28, 0x3d	; 61
     d04:	de b7       	in	r29, 0x3e	; 62
     d06:	2c 97       	sbiw	r28, 0x0c	; 12
     d08:	0f b6       	in	r0, 0x3f	; 63
     d0a:	f8 94       	cli
     d0c:	de bf       	out	0x3e, r29	; 62
     d0e:	0f be       	out	0x3f, r0	; 63
     d10:	cd bf       	out	0x3d, r28	; 61
     d12:	7c 01       	movw	r14, r24
     d14:	6b 01       	movw	r12, r22
     d16:	8a 01       	movw	r16, r20
     d18:	fc 01       	movw	r30, r24
     d1a:	17 82       	std	Z+7, r1	; 0x07
     d1c:	16 82       	std	Z+6, r1	; 0x06
     d1e:	83 81       	ldd	r24, Z+3	; 0x03
     d20:	81 ff       	sbrs	r24, 1
     d22:	b0 c1       	rjmp	.+864    	; 0x1084 <vfprintf+0x3a6>
     d24:	ce 01       	movw	r24, r28
     d26:	01 96       	adiw	r24, 0x01	; 1
     d28:	4c 01       	movw	r8, r24
     d2a:	f7 01       	movw	r30, r14
     d2c:	93 81       	ldd	r25, Z+3	; 0x03
     d2e:	f6 01       	movw	r30, r12
     d30:	93 fd       	sbrc	r25, 3
     d32:	85 91       	lpm	r24, Z+
     d34:	93 ff       	sbrs	r25, 3
     d36:	81 91       	ld	r24, Z+
     d38:	6f 01       	movw	r12, r30
     d3a:	88 23       	and	r24, r24
     d3c:	09 f4       	brne	.+2      	; 0xd40 <vfprintf+0x62>
     d3e:	9e c1       	rjmp	.+828    	; 0x107c <vfprintf+0x39e>
     d40:	85 32       	cpi	r24, 0x25	; 37
     d42:	39 f4       	brne	.+14     	; 0xd52 <vfprintf+0x74>
     d44:	93 fd       	sbrc	r25, 3
     d46:	85 91       	lpm	r24, Z+
     d48:	93 ff       	sbrs	r25, 3
     d4a:	81 91       	ld	r24, Z+
     d4c:	6f 01       	movw	r12, r30
     d4e:	85 32       	cpi	r24, 0x25	; 37
     d50:	21 f4       	brne	.+8      	; 0xd5a <vfprintf+0x7c>
     d52:	b7 01       	movw	r22, r14
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	e8 d1       	rcall	.+976    	; 0x1128 <fputc>
     d58:	e8 cf       	rjmp	.-48     	; 0xd2a <vfprintf+0x4c>
     d5a:	51 2c       	mov	r5, r1
     d5c:	31 2c       	mov	r3, r1
     d5e:	20 e0       	ldi	r18, 0x00	; 0
     d60:	20 32       	cpi	r18, 0x20	; 32
     d62:	a0 f4       	brcc	.+40     	; 0xd8c <vfprintf+0xae>
     d64:	8b 32       	cpi	r24, 0x2B	; 43
     d66:	69 f0       	breq	.+26     	; 0xd82 <vfprintf+0xa4>
     d68:	30 f4       	brcc	.+12     	; 0xd76 <vfprintf+0x98>
     d6a:	80 32       	cpi	r24, 0x20	; 32
     d6c:	59 f0       	breq	.+22     	; 0xd84 <vfprintf+0xa6>
     d6e:	83 32       	cpi	r24, 0x23	; 35
     d70:	69 f4       	brne	.+26     	; 0xd8c <vfprintf+0xae>
     d72:	20 61       	ori	r18, 0x10	; 16
     d74:	2c c0       	rjmp	.+88     	; 0xdce <vfprintf+0xf0>
     d76:	8d 32       	cpi	r24, 0x2D	; 45
     d78:	39 f0       	breq	.+14     	; 0xd88 <vfprintf+0xaa>
     d7a:	80 33       	cpi	r24, 0x30	; 48
     d7c:	39 f4       	brne	.+14     	; 0xd8c <vfprintf+0xae>
     d7e:	21 60       	ori	r18, 0x01	; 1
     d80:	26 c0       	rjmp	.+76     	; 0xdce <vfprintf+0xf0>
     d82:	22 60       	ori	r18, 0x02	; 2
     d84:	24 60       	ori	r18, 0x04	; 4
     d86:	23 c0       	rjmp	.+70     	; 0xdce <vfprintf+0xf0>
     d88:	28 60       	ori	r18, 0x08	; 8
     d8a:	21 c0       	rjmp	.+66     	; 0xdce <vfprintf+0xf0>
     d8c:	27 fd       	sbrc	r18, 7
     d8e:	27 c0       	rjmp	.+78     	; 0xdde <vfprintf+0x100>
     d90:	30 ed       	ldi	r19, 0xD0	; 208
     d92:	38 0f       	add	r19, r24
     d94:	3a 30       	cpi	r19, 0x0A	; 10
     d96:	78 f4       	brcc	.+30     	; 0xdb6 <vfprintf+0xd8>
     d98:	26 ff       	sbrs	r18, 6
     d9a:	06 c0       	rjmp	.+12     	; 0xda8 <vfprintf+0xca>
     d9c:	fa e0       	ldi	r31, 0x0A	; 10
     d9e:	5f 9e       	mul	r5, r31
     da0:	30 0d       	add	r19, r0
     da2:	11 24       	eor	r1, r1
     da4:	53 2e       	mov	r5, r19
     da6:	13 c0       	rjmp	.+38     	; 0xdce <vfprintf+0xf0>
     da8:	8a e0       	ldi	r24, 0x0A	; 10
     daa:	38 9e       	mul	r3, r24
     dac:	30 0d       	add	r19, r0
     dae:	11 24       	eor	r1, r1
     db0:	33 2e       	mov	r3, r19
     db2:	20 62       	ori	r18, 0x20	; 32
     db4:	0c c0       	rjmp	.+24     	; 0xdce <vfprintf+0xf0>
     db6:	8e 32       	cpi	r24, 0x2E	; 46
     db8:	21 f4       	brne	.+8      	; 0xdc2 <vfprintf+0xe4>
     dba:	26 fd       	sbrc	r18, 6
     dbc:	5f c1       	rjmp	.+702    	; 0x107c <vfprintf+0x39e>
     dbe:	20 64       	ori	r18, 0x40	; 64
     dc0:	06 c0       	rjmp	.+12     	; 0xdce <vfprintf+0xf0>
     dc2:	8c 36       	cpi	r24, 0x6C	; 108
     dc4:	11 f4       	brne	.+4      	; 0xdca <vfprintf+0xec>
     dc6:	20 68       	ori	r18, 0x80	; 128
     dc8:	02 c0       	rjmp	.+4      	; 0xdce <vfprintf+0xf0>
     dca:	88 36       	cpi	r24, 0x68	; 104
     dcc:	41 f4       	brne	.+16     	; 0xdde <vfprintf+0x100>
     dce:	f6 01       	movw	r30, r12
     dd0:	93 fd       	sbrc	r25, 3
     dd2:	85 91       	lpm	r24, Z+
     dd4:	93 ff       	sbrs	r25, 3
     dd6:	81 91       	ld	r24, Z+
     dd8:	6f 01       	movw	r12, r30
     dda:	81 11       	cpse	r24, r1
     ddc:	c1 cf       	rjmp	.-126    	; 0xd60 <vfprintf+0x82>
     dde:	98 2f       	mov	r25, r24
     de0:	9f 7d       	andi	r25, 0xDF	; 223
     de2:	95 54       	subi	r25, 0x45	; 69
     de4:	93 30       	cpi	r25, 0x03	; 3
     de6:	28 f4       	brcc	.+10     	; 0xdf2 <vfprintf+0x114>
     de8:	0c 5f       	subi	r16, 0xFC	; 252
     dea:	1f 4f       	sbci	r17, 0xFF	; 255
     dec:	ff e3       	ldi	r31, 0x3F	; 63
     dee:	f9 83       	std	Y+1, r31	; 0x01
     df0:	0d c0       	rjmp	.+26     	; 0xe0c <vfprintf+0x12e>
     df2:	83 36       	cpi	r24, 0x63	; 99
     df4:	31 f0       	breq	.+12     	; 0xe02 <vfprintf+0x124>
     df6:	83 37       	cpi	r24, 0x73	; 115
     df8:	71 f0       	breq	.+28     	; 0xe16 <vfprintf+0x138>
     dfa:	83 35       	cpi	r24, 0x53	; 83
     dfc:	09 f0       	breq	.+2      	; 0xe00 <vfprintf+0x122>
     dfe:	57 c0       	rjmp	.+174    	; 0xeae <vfprintf+0x1d0>
     e00:	21 c0       	rjmp	.+66     	; 0xe44 <vfprintf+0x166>
     e02:	f8 01       	movw	r30, r16
     e04:	80 81       	ld	r24, Z
     e06:	89 83       	std	Y+1, r24	; 0x01
     e08:	0e 5f       	subi	r16, 0xFE	; 254
     e0a:	1f 4f       	sbci	r17, 0xFF	; 255
     e0c:	44 24       	eor	r4, r4
     e0e:	43 94       	inc	r4
     e10:	51 2c       	mov	r5, r1
     e12:	54 01       	movw	r10, r8
     e14:	14 c0       	rjmp	.+40     	; 0xe3e <vfprintf+0x160>
     e16:	38 01       	movw	r6, r16
     e18:	f2 e0       	ldi	r31, 0x02	; 2
     e1a:	6f 0e       	add	r6, r31
     e1c:	71 1c       	adc	r7, r1
     e1e:	f8 01       	movw	r30, r16
     e20:	a0 80       	ld	r10, Z
     e22:	b1 80       	ldd	r11, Z+1	; 0x01
     e24:	26 ff       	sbrs	r18, 6
     e26:	03 c0       	rjmp	.+6      	; 0xe2e <vfprintf+0x150>
     e28:	65 2d       	mov	r22, r5
     e2a:	70 e0       	ldi	r23, 0x00	; 0
     e2c:	02 c0       	rjmp	.+4      	; 0xe32 <vfprintf+0x154>
     e2e:	6f ef       	ldi	r22, 0xFF	; 255
     e30:	7f ef       	ldi	r23, 0xFF	; 255
     e32:	c5 01       	movw	r24, r10
     e34:	2c 87       	std	Y+12, r18	; 0x0c
     e36:	6d d1       	rcall	.+730    	; 0x1112 <strnlen>
     e38:	2c 01       	movw	r4, r24
     e3a:	83 01       	movw	r16, r6
     e3c:	2c 85       	ldd	r18, Y+12	; 0x0c
     e3e:	2f 77       	andi	r18, 0x7F	; 127
     e40:	22 2e       	mov	r2, r18
     e42:	16 c0       	rjmp	.+44     	; 0xe70 <vfprintf+0x192>
     e44:	38 01       	movw	r6, r16
     e46:	f2 e0       	ldi	r31, 0x02	; 2
     e48:	6f 0e       	add	r6, r31
     e4a:	71 1c       	adc	r7, r1
     e4c:	f8 01       	movw	r30, r16
     e4e:	a0 80       	ld	r10, Z
     e50:	b1 80       	ldd	r11, Z+1	; 0x01
     e52:	26 ff       	sbrs	r18, 6
     e54:	03 c0       	rjmp	.+6      	; 0xe5c <vfprintf+0x17e>
     e56:	65 2d       	mov	r22, r5
     e58:	70 e0       	ldi	r23, 0x00	; 0
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <vfprintf+0x182>
     e5c:	6f ef       	ldi	r22, 0xFF	; 255
     e5e:	7f ef       	ldi	r23, 0xFF	; 255
     e60:	c5 01       	movw	r24, r10
     e62:	2c 87       	std	Y+12, r18	; 0x0c
     e64:	44 d1       	rcall	.+648    	; 0x10ee <strnlen_P>
     e66:	2c 01       	movw	r4, r24
     e68:	2c 85       	ldd	r18, Y+12	; 0x0c
     e6a:	20 68       	ori	r18, 0x80	; 128
     e6c:	22 2e       	mov	r2, r18
     e6e:	83 01       	movw	r16, r6
     e70:	23 fc       	sbrc	r2, 3
     e72:	19 c0       	rjmp	.+50     	; 0xea6 <vfprintf+0x1c8>
     e74:	83 2d       	mov	r24, r3
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	48 16       	cp	r4, r24
     e7a:	59 06       	cpc	r5, r25
     e7c:	a0 f4       	brcc	.+40     	; 0xea6 <vfprintf+0x1c8>
     e7e:	b7 01       	movw	r22, r14
     e80:	80 e2       	ldi	r24, 0x20	; 32
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	51 d1       	rcall	.+674    	; 0x1128 <fputc>
     e86:	3a 94       	dec	r3
     e88:	f5 cf       	rjmp	.-22     	; 0xe74 <vfprintf+0x196>
     e8a:	f5 01       	movw	r30, r10
     e8c:	27 fc       	sbrc	r2, 7
     e8e:	85 91       	lpm	r24, Z+
     e90:	27 fe       	sbrs	r2, 7
     e92:	81 91       	ld	r24, Z+
     e94:	5f 01       	movw	r10, r30
     e96:	b7 01       	movw	r22, r14
     e98:	90 e0       	ldi	r25, 0x00	; 0
     e9a:	46 d1       	rcall	.+652    	; 0x1128 <fputc>
     e9c:	31 10       	cpse	r3, r1
     e9e:	3a 94       	dec	r3
     ea0:	f1 e0       	ldi	r31, 0x01	; 1
     ea2:	4f 1a       	sub	r4, r31
     ea4:	51 08       	sbc	r5, r1
     ea6:	41 14       	cp	r4, r1
     ea8:	51 04       	cpc	r5, r1
     eaa:	79 f7       	brne	.-34     	; 0xe8a <vfprintf+0x1ac>
     eac:	de c0       	rjmp	.+444    	; 0x106a <vfprintf+0x38c>
     eae:	84 36       	cpi	r24, 0x64	; 100
     eb0:	11 f0       	breq	.+4      	; 0xeb6 <vfprintf+0x1d8>
     eb2:	89 36       	cpi	r24, 0x69	; 105
     eb4:	31 f5       	brne	.+76     	; 0xf02 <vfprintf+0x224>
     eb6:	f8 01       	movw	r30, r16
     eb8:	27 ff       	sbrs	r18, 7
     eba:	07 c0       	rjmp	.+14     	; 0xeca <vfprintf+0x1ec>
     ebc:	60 81       	ld	r22, Z
     ebe:	71 81       	ldd	r23, Z+1	; 0x01
     ec0:	82 81       	ldd	r24, Z+2	; 0x02
     ec2:	93 81       	ldd	r25, Z+3	; 0x03
     ec4:	0c 5f       	subi	r16, 0xFC	; 252
     ec6:	1f 4f       	sbci	r17, 0xFF	; 255
     ec8:	08 c0       	rjmp	.+16     	; 0xeda <vfprintf+0x1fc>
     eca:	60 81       	ld	r22, Z
     ecc:	71 81       	ldd	r23, Z+1	; 0x01
     ece:	88 27       	eor	r24, r24
     ed0:	77 fd       	sbrc	r23, 7
     ed2:	80 95       	com	r24
     ed4:	98 2f       	mov	r25, r24
     ed6:	0e 5f       	subi	r16, 0xFE	; 254
     ed8:	1f 4f       	sbci	r17, 0xFF	; 255
     eda:	2f 76       	andi	r18, 0x6F	; 111
     edc:	b2 2e       	mov	r11, r18
     ede:	97 ff       	sbrs	r25, 7
     ee0:	09 c0       	rjmp	.+18     	; 0xef4 <vfprintf+0x216>
     ee2:	90 95       	com	r25
     ee4:	80 95       	com	r24
     ee6:	70 95       	com	r23
     ee8:	61 95       	neg	r22
     eea:	7f 4f       	sbci	r23, 0xFF	; 255
     eec:	8f 4f       	sbci	r24, 0xFF	; 255
     eee:	9f 4f       	sbci	r25, 0xFF	; 255
     ef0:	20 68       	ori	r18, 0x80	; 128
     ef2:	b2 2e       	mov	r11, r18
     ef4:	2a e0       	ldi	r18, 0x0A	; 10
     ef6:	30 e0       	ldi	r19, 0x00	; 0
     ef8:	a4 01       	movw	r20, r8
     efa:	48 d1       	rcall	.+656    	; 0x118c <__ultoa_invert>
     efc:	a8 2e       	mov	r10, r24
     efe:	a8 18       	sub	r10, r8
     f00:	43 c0       	rjmp	.+134    	; 0xf88 <vfprintf+0x2aa>
     f02:	85 37       	cpi	r24, 0x75	; 117
     f04:	29 f4       	brne	.+10     	; 0xf10 <vfprintf+0x232>
     f06:	2f 7e       	andi	r18, 0xEF	; 239
     f08:	b2 2e       	mov	r11, r18
     f0a:	2a e0       	ldi	r18, 0x0A	; 10
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	25 c0       	rjmp	.+74     	; 0xf5a <vfprintf+0x27c>
     f10:	f2 2f       	mov	r31, r18
     f12:	f9 7f       	andi	r31, 0xF9	; 249
     f14:	bf 2e       	mov	r11, r31
     f16:	8f 36       	cpi	r24, 0x6F	; 111
     f18:	c1 f0       	breq	.+48     	; 0xf4a <vfprintf+0x26c>
     f1a:	18 f4       	brcc	.+6      	; 0xf22 <vfprintf+0x244>
     f1c:	88 35       	cpi	r24, 0x58	; 88
     f1e:	79 f0       	breq	.+30     	; 0xf3e <vfprintf+0x260>
     f20:	ad c0       	rjmp	.+346    	; 0x107c <vfprintf+0x39e>
     f22:	80 37       	cpi	r24, 0x70	; 112
     f24:	19 f0       	breq	.+6      	; 0xf2c <vfprintf+0x24e>
     f26:	88 37       	cpi	r24, 0x78	; 120
     f28:	21 f0       	breq	.+8      	; 0xf32 <vfprintf+0x254>
     f2a:	a8 c0       	rjmp	.+336    	; 0x107c <vfprintf+0x39e>
     f2c:	2f 2f       	mov	r18, r31
     f2e:	20 61       	ori	r18, 0x10	; 16
     f30:	b2 2e       	mov	r11, r18
     f32:	b4 fe       	sbrs	r11, 4
     f34:	0d c0       	rjmp	.+26     	; 0xf50 <vfprintf+0x272>
     f36:	8b 2d       	mov	r24, r11
     f38:	84 60       	ori	r24, 0x04	; 4
     f3a:	b8 2e       	mov	r11, r24
     f3c:	09 c0       	rjmp	.+18     	; 0xf50 <vfprintf+0x272>
     f3e:	24 ff       	sbrs	r18, 4
     f40:	0a c0       	rjmp	.+20     	; 0xf56 <vfprintf+0x278>
     f42:	9f 2f       	mov	r25, r31
     f44:	96 60       	ori	r25, 0x06	; 6
     f46:	b9 2e       	mov	r11, r25
     f48:	06 c0       	rjmp	.+12     	; 0xf56 <vfprintf+0x278>
     f4a:	28 e0       	ldi	r18, 0x08	; 8
     f4c:	30 e0       	ldi	r19, 0x00	; 0
     f4e:	05 c0       	rjmp	.+10     	; 0xf5a <vfprintf+0x27c>
     f50:	20 e1       	ldi	r18, 0x10	; 16
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	02 c0       	rjmp	.+4      	; 0xf5a <vfprintf+0x27c>
     f56:	20 e1       	ldi	r18, 0x10	; 16
     f58:	32 e0       	ldi	r19, 0x02	; 2
     f5a:	f8 01       	movw	r30, r16
     f5c:	b7 fe       	sbrs	r11, 7
     f5e:	07 c0       	rjmp	.+14     	; 0xf6e <vfprintf+0x290>
     f60:	60 81       	ld	r22, Z
     f62:	71 81       	ldd	r23, Z+1	; 0x01
     f64:	82 81       	ldd	r24, Z+2	; 0x02
     f66:	93 81       	ldd	r25, Z+3	; 0x03
     f68:	0c 5f       	subi	r16, 0xFC	; 252
     f6a:	1f 4f       	sbci	r17, 0xFF	; 255
     f6c:	06 c0       	rjmp	.+12     	; 0xf7a <vfprintf+0x29c>
     f6e:	60 81       	ld	r22, Z
     f70:	71 81       	ldd	r23, Z+1	; 0x01
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	90 e0       	ldi	r25, 0x00	; 0
     f76:	0e 5f       	subi	r16, 0xFE	; 254
     f78:	1f 4f       	sbci	r17, 0xFF	; 255
     f7a:	a4 01       	movw	r20, r8
     f7c:	07 d1       	rcall	.+526    	; 0x118c <__ultoa_invert>
     f7e:	a8 2e       	mov	r10, r24
     f80:	a8 18       	sub	r10, r8
     f82:	fb 2d       	mov	r31, r11
     f84:	ff 77       	andi	r31, 0x7F	; 127
     f86:	bf 2e       	mov	r11, r31
     f88:	b6 fe       	sbrs	r11, 6
     f8a:	0b c0       	rjmp	.+22     	; 0xfa2 <vfprintf+0x2c4>
     f8c:	2b 2d       	mov	r18, r11
     f8e:	2e 7f       	andi	r18, 0xFE	; 254
     f90:	a5 14       	cp	r10, r5
     f92:	50 f4       	brcc	.+20     	; 0xfa8 <vfprintf+0x2ca>
     f94:	b4 fe       	sbrs	r11, 4
     f96:	0a c0       	rjmp	.+20     	; 0xfac <vfprintf+0x2ce>
     f98:	b2 fc       	sbrc	r11, 2
     f9a:	08 c0       	rjmp	.+16     	; 0xfac <vfprintf+0x2ce>
     f9c:	2b 2d       	mov	r18, r11
     f9e:	2e 7e       	andi	r18, 0xEE	; 238
     fa0:	05 c0       	rjmp	.+10     	; 0xfac <vfprintf+0x2ce>
     fa2:	7a 2c       	mov	r7, r10
     fa4:	2b 2d       	mov	r18, r11
     fa6:	03 c0       	rjmp	.+6      	; 0xfae <vfprintf+0x2d0>
     fa8:	7a 2c       	mov	r7, r10
     faa:	01 c0       	rjmp	.+2      	; 0xfae <vfprintf+0x2d0>
     fac:	75 2c       	mov	r7, r5
     fae:	24 ff       	sbrs	r18, 4
     fb0:	0d c0       	rjmp	.+26     	; 0xfcc <vfprintf+0x2ee>
     fb2:	fe 01       	movw	r30, r28
     fb4:	ea 0d       	add	r30, r10
     fb6:	f1 1d       	adc	r31, r1
     fb8:	80 81       	ld	r24, Z
     fba:	80 33       	cpi	r24, 0x30	; 48
     fbc:	11 f4       	brne	.+4      	; 0xfc2 <vfprintf+0x2e4>
     fbe:	29 7e       	andi	r18, 0xE9	; 233
     fc0:	09 c0       	rjmp	.+18     	; 0xfd4 <vfprintf+0x2f6>
     fc2:	22 ff       	sbrs	r18, 2
     fc4:	06 c0       	rjmp	.+12     	; 0xfd2 <vfprintf+0x2f4>
     fc6:	73 94       	inc	r7
     fc8:	73 94       	inc	r7
     fca:	04 c0       	rjmp	.+8      	; 0xfd4 <vfprintf+0x2f6>
     fcc:	82 2f       	mov	r24, r18
     fce:	86 78       	andi	r24, 0x86	; 134
     fd0:	09 f0       	breq	.+2      	; 0xfd4 <vfprintf+0x2f6>
     fd2:	73 94       	inc	r7
     fd4:	23 fd       	sbrc	r18, 3
     fd6:	12 c0       	rjmp	.+36     	; 0xffc <vfprintf+0x31e>
     fd8:	20 ff       	sbrs	r18, 0
     fda:	06 c0       	rjmp	.+12     	; 0xfe8 <vfprintf+0x30a>
     fdc:	5a 2c       	mov	r5, r10
     fde:	73 14       	cp	r7, r3
     fe0:	18 f4       	brcc	.+6      	; 0xfe8 <vfprintf+0x30a>
     fe2:	53 0c       	add	r5, r3
     fe4:	57 18       	sub	r5, r7
     fe6:	73 2c       	mov	r7, r3
     fe8:	73 14       	cp	r7, r3
     fea:	60 f4       	brcc	.+24     	; 0x1004 <vfprintf+0x326>
     fec:	b7 01       	movw	r22, r14
     fee:	80 e2       	ldi	r24, 0x20	; 32
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	2c 87       	std	Y+12, r18	; 0x0c
     ff4:	99 d0       	rcall	.+306    	; 0x1128 <fputc>
     ff6:	73 94       	inc	r7
     ff8:	2c 85       	ldd	r18, Y+12	; 0x0c
     ffa:	f6 cf       	rjmp	.-20     	; 0xfe8 <vfprintf+0x30a>
     ffc:	73 14       	cp	r7, r3
     ffe:	10 f4       	brcc	.+4      	; 0x1004 <vfprintf+0x326>
    1000:	37 18       	sub	r3, r7
    1002:	01 c0       	rjmp	.+2      	; 0x1006 <vfprintf+0x328>
    1004:	31 2c       	mov	r3, r1
    1006:	24 ff       	sbrs	r18, 4
    1008:	11 c0       	rjmp	.+34     	; 0x102c <vfprintf+0x34e>
    100a:	b7 01       	movw	r22, r14
    100c:	80 e3       	ldi	r24, 0x30	; 48
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	2c 87       	std	Y+12, r18	; 0x0c
    1012:	8a d0       	rcall	.+276    	; 0x1128 <fputc>
    1014:	2c 85       	ldd	r18, Y+12	; 0x0c
    1016:	22 ff       	sbrs	r18, 2
    1018:	16 c0       	rjmp	.+44     	; 0x1046 <vfprintf+0x368>
    101a:	21 ff       	sbrs	r18, 1
    101c:	03 c0       	rjmp	.+6      	; 0x1024 <vfprintf+0x346>
    101e:	88 e5       	ldi	r24, 0x58	; 88
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	02 c0       	rjmp	.+4      	; 0x1028 <vfprintf+0x34a>
    1024:	88 e7       	ldi	r24, 0x78	; 120
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	b7 01       	movw	r22, r14
    102a:	0c c0       	rjmp	.+24     	; 0x1044 <vfprintf+0x366>
    102c:	82 2f       	mov	r24, r18
    102e:	86 78       	andi	r24, 0x86	; 134
    1030:	51 f0       	breq	.+20     	; 0x1046 <vfprintf+0x368>
    1032:	21 fd       	sbrc	r18, 1
    1034:	02 c0       	rjmp	.+4      	; 0x103a <vfprintf+0x35c>
    1036:	80 e2       	ldi	r24, 0x20	; 32
    1038:	01 c0       	rjmp	.+2      	; 0x103c <vfprintf+0x35e>
    103a:	8b e2       	ldi	r24, 0x2B	; 43
    103c:	27 fd       	sbrc	r18, 7
    103e:	8d e2       	ldi	r24, 0x2D	; 45
    1040:	b7 01       	movw	r22, r14
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	71 d0       	rcall	.+226    	; 0x1128 <fputc>
    1046:	a5 14       	cp	r10, r5
    1048:	30 f4       	brcc	.+12     	; 0x1056 <vfprintf+0x378>
    104a:	b7 01       	movw	r22, r14
    104c:	80 e3       	ldi	r24, 0x30	; 48
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	6b d0       	rcall	.+214    	; 0x1128 <fputc>
    1052:	5a 94       	dec	r5
    1054:	f8 cf       	rjmp	.-16     	; 0x1046 <vfprintf+0x368>
    1056:	aa 94       	dec	r10
    1058:	f4 01       	movw	r30, r8
    105a:	ea 0d       	add	r30, r10
    105c:	f1 1d       	adc	r31, r1
    105e:	80 81       	ld	r24, Z
    1060:	b7 01       	movw	r22, r14
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	61 d0       	rcall	.+194    	; 0x1128 <fputc>
    1066:	a1 10       	cpse	r10, r1
    1068:	f6 cf       	rjmp	.-20     	; 0x1056 <vfprintf+0x378>
    106a:	33 20       	and	r3, r3
    106c:	09 f4       	brne	.+2      	; 0x1070 <vfprintf+0x392>
    106e:	5d ce       	rjmp	.-838    	; 0xd2a <vfprintf+0x4c>
    1070:	b7 01       	movw	r22, r14
    1072:	80 e2       	ldi	r24, 0x20	; 32
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	58 d0       	rcall	.+176    	; 0x1128 <fputc>
    1078:	3a 94       	dec	r3
    107a:	f7 cf       	rjmp	.-18     	; 0x106a <vfprintf+0x38c>
    107c:	f7 01       	movw	r30, r14
    107e:	86 81       	ldd	r24, Z+6	; 0x06
    1080:	97 81       	ldd	r25, Z+7	; 0x07
    1082:	02 c0       	rjmp	.+4      	; 0x1088 <vfprintf+0x3aa>
    1084:	8f ef       	ldi	r24, 0xFF	; 255
    1086:	9f ef       	ldi	r25, 0xFF	; 255
    1088:	2c 96       	adiw	r28, 0x0c	; 12
    108a:	0f b6       	in	r0, 0x3f	; 63
    108c:	f8 94       	cli
    108e:	de bf       	out	0x3e, r29	; 62
    1090:	0f be       	out	0x3f, r0	; 63
    1092:	cd bf       	out	0x3d, r28	; 61
    1094:	df 91       	pop	r29
    1096:	cf 91       	pop	r28
    1098:	1f 91       	pop	r17
    109a:	0f 91       	pop	r16
    109c:	ff 90       	pop	r15
    109e:	ef 90       	pop	r14
    10a0:	df 90       	pop	r13
    10a2:	cf 90       	pop	r12
    10a4:	bf 90       	pop	r11
    10a6:	af 90       	pop	r10
    10a8:	9f 90       	pop	r9
    10aa:	8f 90       	pop	r8
    10ac:	7f 90       	pop	r7
    10ae:	6f 90       	pop	r6
    10b0:	5f 90       	pop	r5
    10b2:	4f 90       	pop	r4
    10b4:	3f 90       	pop	r3
    10b6:	2f 90       	pop	r2
    10b8:	08 95       	ret

000010ba <calloc>:
    10ba:	0f 93       	push	r16
    10bc:	1f 93       	push	r17
    10be:	cf 93       	push	r28
    10c0:	df 93       	push	r29
    10c2:	86 9f       	mul	r24, r22
    10c4:	80 01       	movw	r16, r0
    10c6:	87 9f       	mul	r24, r23
    10c8:	10 0d       	add	r17, r0
    10ca:	96 9f       	mul	r25, r22
    10cc:	10 0d       	add	r17, r0
    10ce:	11 24       	eor	r1, r1
    10d0:	c8 01       	movw	r24, r16
    10d2:	56 dc       	rcall	.-1876   	; 0x980 <malloc>
    10d4:	ec 01       	movw	r28, r24
    10d6:	00 97       	sbiw	r24, 0x00	; 0
    10d8:	21 f0       	breq	.+8      	; 0x10e2 <calloc+0x28>
    10da:	a8 01       	movw	r20, r16
    10dc:	60 e0       	ldi	r22, 0x00	; 0
    10de:	70 e0       	ldi	r23, 0x00	; 0
    10e0:	11 d0       	rcall	.+34     	; 0x1104 <memset>
    10e2:	ce 01       	movw	r24, r28
    10e4:	df 91       	pop	r29
    10e6:	cf 91       	pop	r28
    10e8:	1f 91       	pop	r17
    10ea:	0f 91       	pop	r16
    10ec:	08 95       	ret

000010ee <strnlen_P>:
    10ee:	fc 01       	movw	r30, r24
    10f0:	05 90       	lpm	r0, Z+
    10f2:	61 50       	subi	r22, 0x01	; 1
    10f4:	70 40       	sbci	r23, 0x00	; 0
    10f6:	01 10       	cpse	r0, r1
    10f8:	d8 f7       	brcc	.-10     	; 0x10f0 <strnlen_P+0x2>
    10fa:	80 95       	com	r24
    10fc:	90 95       	com	r25
    10fe:	8e 0f       	add	r24, r30
    1100:	9f 1f       	adc	r25, r31
    1102:	08 95       	ret

00001104 <memset>:
    1104:	dc 01       	movw	r26, r24
    1106:	01 c0       	rjmp	.+2      	; 0x110a <memset+0x6>
    1108:	6d 93       	st	X+, r22
    110a:	41 50       	subi	r20, 0x01	; 1
    110c:	50 40       	sbci	r21, 0x00	; 0
    110e:	e0 f7       	brcc	.-8      	; 0x1108 <memset+0x4>
    1110:	08 95       	ret

00001112 <strnlen>:
    1112:	fc 01       	movw	r30, r24
    1114:	61 50       	subi	r22, 0x01	; 1
    1116:	70 40       	sbci	r23, 0x00	; 0
    1118:	01 90       	ld	r0, Z+
    111a:	01 10       	cpse	r0, r1
    111c:	d8 f7       	brcc	.-10     	; 0x1114 <strnlen+0x2>
    111e:	80 95       	com	r24
    1120:	90 95       	com	r25
    1122:	8e 0f       	add	r24, r30
    1124:	9f 1f       	adc	r25, r31
    1126:	08 95       	ret

00001128 <fputc>:
    1128:	0f 93       	push	r16
    112a:	1f 93       	push	r17
    112c:	cf 93       	push	r28
    112e:	df 93       	push	r29
    1130:	18 2f       	mov	r17, r24
    1132:	09 2f       	mov	r16, r25
    1134:	eb 01       	movw	r28, r22
    1136:	8b 81       	ldd	r24, Y+3	; 0x03
    1138:	81 fd       	sbrc	r24, 1
    113a:	03 c0       	rjmp	.+6      	; 0x1142 <fputc+0x1a>
    113c:	8f ef       	ldi	r24, 0xFF	; 255
    113e:	9f ef       	ldi	r25, 0xFF	; 255
    1140:	20 c0       	rjmp	.+64     	; 0x1182 <fputc+0x5a>
    1142:	82 ff       	sbrs	r24, 2
    1144:	10 c0       	rjmp	.+32     	; 0x1166 <fputc+0x3e>
    1146:	4e 81       	ldd	r20, Y+6	; 0x06
    1148:	5f 81       	ldd	r21, Y+7	; 0x07
    114a:	2c 81       	ldd	r18, Y+4	; 0x04
    114c:	3d 81       	ldd	r19, Y+5	; 0x05
    114e:	42 17       	cp	r20, r18
    1150:	53 07       	cpc	r21, r19
    1152:	7c f4       	brge	.+30     	; 0x1172 <fputc+0x4a>
    1154:	e8 81       	ld	r30, Y
    1156:	f9 81       	ldd	r31, Y+1	; 0x01
    1158:	9f 01       	movw	r18, r30
    115a:	2f 5f       	subi	r18, 0xFF	; 255
    115c:	3f 4f       	sbci	r19, 0xFF	; 255
    115e:	39 83       	std	Y+1, r19	; 0x01
    1160:	28 83       	st	Y, r18
    1162:	10 83       	st	Z, r17
    1164:	06 c0       	rjmp	.+12     	; 0x1172 <fputc+0x4a>
    1166:	e8 85       	ldd	r30, Y+8	; 0x08
    1168:	f9 85       	ldd	r31, Y+9	; 0x09
    116a:	81 2f       	mov	r24, r17
    116c:	19 95       	eicall
    116e:	89 2b       	or	r24, r25
    1170:	29 f7       	brne	.-54     	; 0x113c <fputc+0x14>
    1172:	2e 81       	ldd	r18, Y+6	; 0x06
    1174:	3f 81       	ldd	r19, Y+7	; 0x07
    1176:	2f 5f       	subi	r18, 0xFF	; 255
    1178:	3f 4f       	sbci	r19, 0xFF	; 255
    117a:	3f 83       	std	Y+7, r19	; 0x07
    117c:	2e 83       	std	Y+6, r18	; 0x06
    117e:	81 2f       	mov	r24, r17
    1180:	90 2f       	mov	r25, r16
    1182:	df 91       	pop	r29
    1184:	cf 91       	pop	r28
    1186:	1f 91       	pop	r17
    1188:	0f 91       	pop	r16
    118a:	08 95       	ret

0000118c <__ultoa_invert>:
    118c:	fa 01       	movw	r30, r20
    118e:	aa 27       	eor	r26, r26
    1190:	28 30       	cpi	r18, 0x08	; 8
    1192:	51 f1       	breq	.+84     	; 0x11e8 <__ultoa_invert+0x5c>
    1194:	20 31       	cpi	r18, 0x10	; 16
    1196:	81 f1       	breq	.+96     	; 0x11f8 <__ultoa_invert+0x6c>
    1198:	e8 94       	clt
    119a:	6f 93       	push	r22
    119c:	6e 7f       	andi	r22, 0xFE	; 254
    119e:	6e 5f       	subi	r22, 0xFE	; 254
    11a0:	7f 4f       	sbci	r23, 0xFF	; 255
    11a2:	8f 4f       	sbci	r24, 0xFF	; 255
    11a4:	9f 4f       	sbci	r25, 0xFF	; 255
    11a6:	af 4f       	sbci	r26, 0xFF	; 255
    11a8:	b1 e0       	ldi	r27, 0x01	; 1
    11aa:	3e d0       	rcall	.+124    	; 0x1228 <__ultoa_invert+0x9c>
    11ac:	b4 e0       	ldi	r27, 0x04	; 4
    11ae:	3c d0       	rcall	.+120    	; 0x1228 <__ultoa_invert+0x9c>
    11b0:	67 0f       	add	r22, r23
    11b2:	78 1f       	adc	r23, r24
    11b4:	89 1f       	adc	r24, r25
    11b6:	9a 1f       	adc	r25, r26
    11b8:	a1 1d       	adc	r26, r1
    11ba:	68 0f       	add	r22, r24
    11bc:	79 1f       	adc	r23, r25
    11be:	8a 1f       	adc	r24, r26
    11c0:	91 1d       	adc	r25, r1
    11c2:	a1 1d       	adc	r26, r1
    11c4:	6a 0f       	add	r22, r26
    11c6:	71 1d       	adc	r23, r1
    11c8:	81 1d       	adc	r24, r1
    11ca:	91 1d       	adc	r25, r1
    11cc:	a1 1d       	adc	r26, r1
    11ce:	20 d0       	rcall	.+64     	; 0x1210 <__ultoa_invert+0x84>
    11d0:	09 f4       	brne	.+2      	; 0x11d4 <__ultoa_invert+0x48>
    11d2:	68 94       	set
    11d4:	3f 91       	pop	r19
    11d6:	2a e0       	ldi	r18, 0x0A	; 10
    11d8:	26 9f       	mul	r18, r22
    11da:	11 24       	eor	r1, r1
    11dc:	30 19       	sub	r19, r0
    11de:	30 5d       	subi	r19, 0xD0	; 208
    11e0:	31 93       	st	Z+, r19
    11e2:	de f6       	brtc	.-74     	; 0x119a <__ultoa_invert+0xe>
    11e4:	cf 01       	movw	r24, r30
    11e6:	08 95       	ret
    11e8:	46 2f       	mov	r20, r22
    11ea:	47 70       	andi	r20, 0x07	; 7
    11ec:	40 5d       	subi	r20, 0xD0	; 208
    11ee:	41 93       	st	Z+, r20
    11f0:	b3 e0       	ldi	r27, 0x03	; 3
    11f2:	0f d0       	rcall	.+30     	; 0x1212 <__ultoa_invert+0x86>
    11f4:	c9 f7       	brne	.-14     	; 0x11e8 <__ultoa_invert+0x5c>
    11f6:	f6 cf       	rjmp	.-20     	; 0x11e4 <__ultoa_invert+0x58>
    11f8:	46 2f       	mov	r20, r22
    11fa:	4f 70       	andi	r20, 0x0F	; 15
    11fc:	40 5d       	subi	r20, 0xD0	; 208
    11fe:	4a 33       	cpi	r20, 0x3A	; 58
    1200:	18 f0       	brcs	.+6      	; 0x1208 <__ultoa_invert+0x7c>
    1202:	49 5d       	subi	r20, 0xD9	; 217
    1204:	31 fd       	sbrc	r19, 1
    1206:	40 52       	subi	r20, 0x20	; 32
    1208:	41 93       	st	Z+, r20
    120a:	02 d0       	rcall	.+4      	; 0x1210 <__ultoa_invert+0x84>
    120c:	a9 f7       	brne	.-22     	; 0x11f8 <__ultoa_invert+0x6c>
    120e:	ea cf       	rjmp	.-44     	; 0x11e4 <__ultoa_invert+0x58>
    1210:	b4 e0       	ldi	r27, 0x04	; 4
    1212:	a6 95       	lsr	r26
    1214:	97 95       	ror	r25
    1216:	87 95       	ror	r24
    1218:	77 95       	ror	r23
    121a:	67 95       	ror	r22
    121c:	ba 95       	dec	r27
    121e:	c9 f7       	brne	.-14     	; 0x1212 <__ultoa_invert+0x86>
    1220:	00 97       	sbiw	r24, 0x00	; 0
    1222:	61 05       	cpc	r22, r1
    1224:	71 05       	cpc	r23, r1
    1226:	08 95       	ret
    1228:	9b 01       	movw	r18, r22
    122a:	ac 01       	movw	r20, r24
    122c:	0a 2e       	mov	r0, r26
    122e:	06 94       	lsr	r0
    1230:	57 95       	ror	r21
    1232:	47 95       	ror	r20
    1234:	37 95       	ror	r19
    1236:	27 95       	ror	r18
    1238:	ba 95       	dec	r27
    123a:	c9 f7       	brne	.-14     	; 0x122e <__ultoa_invert+0xa2>
    123c:	62 0f       	add	r22, r18
    123e:	73 1f       	adc	r23, r19
    1240:	84 1f       	adc	r24, r20
    1242:	95 1f       	adc	r25, r21
    1244:	a0 1d       	adc	r26, r0
    1246:	08 95       	ret

00001248 <_exit>:
    1248:	f8 94       	cli

0000124a <__stop_program>:
    124a:	ff cf       	rjmp	.-2      	; 0x124a <__stop_program>
