$date
	Fri Sep 20 08:15:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Encoder_tb $end
$var wire 7 ! abcdefg [6:0] $end
$var reg 4 " BCD [3:0] $end
$scope module uut $end
$var wire 4 # BCD [3:0] $end
$var reg 7 $ abcdefg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#20
b1111110 !
b1111110 $
b1 "
b1 #
#40
b110000 !
b110000 $
b10 "
b10 #
#60
b1101101 !
b1101101 $
b11 "
b11 #
#80
b1111001 !
b1111001 $
b100 "
b100 #
#100
b110011 !
b110011 $
b101 "
b101 #
#120
b1011011 !
b1011011 $
b110 "
b110 #
#140
b1011111 !
b1011111 $
b111 "
b111 #
#160
b1110000 !
b1110000 $
b1000 "
b1000 #
#180
b1111111 !
b1111111 $
b1001 "
b1001 #
#200
b1110011 !
b1110011 $
b1010 "
b1010 #
#220
b1110111 !
b1110111 $
b1011 "
b1011 #
#240
b11111 !
b11111 $
b1100 "
b1100 #
#260
b1001110 !
b1001110 $
b1101 "
b1101 #
#280
b111101 !
b111101 $
b1110 "
b1110 #
#300
b1001111 !
b1001111 $
b1111 "
b1111 #
#320
