("ClockGenMultiFreq:/\tClockGenMultiFreq MultiChannel_EMG_Model functional" (("open" (nil hierarchy "/{MultiChannel_EMG_Model ClockGenMultiFreq functional }:a"))) nil)("ClockGen:/\tClockGen MultiChannel_EMG_Model functional" (("open" (nil hierarchy "/{MultiChannel_EMG_Model ClockGen functional }:a"))) nil)("ClockGen_TB:/\tClockGen_TB MultiChannel_EMG_TestBench config" (("cfgopen" (nil hierarchy "/{MultiChannel_EMG_TestBench ClockGen_TB config}:a"))) nil)("MultiChannelAFE_TB_2:/\tMultiChannelAFE_TB_2 MultiChannel_EMG_TestBench config" (("cfgopen" (nil hierarchy "/{MultiChannel_EMG_TestBench MultiChannelAFE_TB_2 config}:a"))) nil)("MultiChannelAFE_TB_2:/\tMultiChannelAFE_TB_2 MultiChannel_EMG_TestBench adexl" (("open" (nil hierarchy "/{MultiChannel_EMG_TestBench MultiChannelAFE_TB_2 adexl }:a"))) nil)("MultiChannelAFE_TB_2:/\tMultiChannelAFE_TB_2 MultiChannel_EMG_TestBench schematic" (("open" (nil hierarchy "/{MultiChannel_EMG_TestBench MultiChannelAFE_TB_2 schematic }:a"))) (((-5.65 -11.275) (6.45 -4.7875)) "a" "Schematics" 154))("TCA_DSL_imp_v1:/\tTCA_DSL_imp_v1 MultiChannel_EMG_IMP symbol" (("open" (nil hierarchy "/{MultiChannel_EMG_IMP TCA_DSL_imp_v1 symbol }:a"))) (((-2.3625 -6.5375) (8.6375 2.0625)) "a" "Symbol" 127))("ChoppingTCA_DSL_imp:/\tChoppingTCA_DSL_imp MultiChannel_EMG_IMP schematic" (("open" (nil hierarchy "/{MultiChannel_EMG_IMP ChoppingTCA_DSL_imp schematic }:a"))) (((-16.5 -6.925) (9.625 7.05)) "a" "Schematics" 126))("TCA_DSL_Chopping_TB:/\tTCA_DSL_Chopping_TB MultiChannel_EMG_TestBench schematic" (("open" (nil hierarchy "/{MultiChannel_EMG_TestBench TCA_DSL_Chopping_TB schematic }:a"))) (((-4.0625 -8.49375) (20.4375 4.68125)) "a" "Schematics" 155))("ChoppingTCA_DSL:/\tChoppingTCA_DSL MultiChannel_EMG_IMP schematic" (("open" (nil hierarchy "/{MultiChannel_EMG_IMP ChoppingTCA_DSL schematic }:a"))) (((-1.342177e+07 -6444534.0) (1.342177e+07 7914017.0)) "a" "Schematics" 121))