# Full Adder

This VHDL code add 3 bit at a time and gives sum and carry as output.

INPUT and OUTPUT terminal of code

a,b,cin is INPUT terminal of STD_LOGIC type

sout,cout is OUTPUT terminal of STD_LOGIC type

Entity name in code is full_adder and architecture name is full_adder_arch
