// Seed: 1575808789
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  reg id_5 = 1;
  always @(id_1 !== id_2 + {1, id_2} or posedge 1)
    if (id_2) begin
      for (id_5 = 1'd0; id_2; id_5 = 1) id_1 = 1'd0;
    end
  always @(1) begin
    id_5 <= 1'b0;
  end
  always @(negedge 1'b0) begin
    id_4 <= 1;
  end
  logic id_6 = 1;
  always @(1 or id_4 or negedge id_3 or negedge id_4 or posedge 1 or id_3) begin
    id_5 = id_2;
  end
  generate
    assign id_1 = 1;
  endgenerate
endmodule
