;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11.10.2018. 10:38:00
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x0C9D0000  	3229
0x0008	0x0C810000  	3201
0x000C	0x0C810000  	3201
0x0010	0x0C810000  	3201
0x0014	0x0C810000  	3201
0x0018	0x0C810000  	3201
0x001C	0x0C810000  	3201
0x0020	0x0C810000  	3201
0x0024	0x0C810000  	3201
0x0028	0x0C810000  	3201
0x002C	0x0C810000  	3201
0x0030	0x0C810000  	3201
0x0034	0x0C810000  	3201
0x0038	0x0C810000  	3201
0x003C	0x0C810000  	3201
0x0040	0x0C810000  	3201
0x0044	0x0C810000  	3201
0x0048	0x0C810000  	3201
0x004C	0x0C810000  	3201
0x0050	0x0C810000  	3201
0x0054	0x0C810000  	3201
0x0058	0x0C810000  	3201
0x005C	0x0C810000  	3201
0x0060	0x0C810000  	3201
0x0064	0x0C810000  	3201
0x0068	0x0C810000  	3201
0x006C	0x0C810000  	3201
0x0070	0x0C810000  	3201
0x0074	0x0C810000  	3201
0x0078	0x0C810000  	3201
0x007C	0x0C810000  	3201
0x0080	0x0C810000  	3201
0x0084	0x0C810000  	3201
0x0088	0x0C810000  	3201
0x008C	0x0C810000  	3201
0x0090	0x0C810000  	3201
0x0094	0x0C810000  	3201
0x0098	0x0C810000  	3201
0x009C	0x0C810000  	3201
0x00A0	0x0C810000  	3201
0x00A4	0x0C810000  	3201
0x00A8	0x0C810000  	3201
0x00AC	0x0C810000  	3201
0x00B0	0x0C810000  	3201
0x00B4	0x0C810000  	3201
0x00B8	0x0C810000  	3201
0x00BC	0x0C810000  	3201
0x00C0	0x0C810000  	3201
0x00C4	0x0C810000  	3201
0x00C8	0x0C810000  	3201
0x00CC	0x0C810000  	3201
0x00D0	0x0C810000  	3201
0x00D4	0x0C810000  	3201
0x00D8	0x0C810000  	3201
0x00DC	0x0C810000  	3201
0x00E0	0x0C810000  	3201
0x00E4	0x0C810000  	3201
0x00E8	0x0C810000  	3201
0x00EC	0x0C810000  	3201
0x00F0	0x0C810000  	3201
0x00F4	0x0C810000  	3201
0x00F8	0x0C810000  	3201
0x00FC	0x0C810000  	3201
0x0100	0x0C810000  	3201
0x0104	0x0C810000  	3201
0x0108	0x0C810000  	3201
0x010C	0x0C810000  	3201
0x0110	0x0C810000  	3201
0x0114	0x0C810000  	3201
0x0118	0x0C810000  	3201
0x011C	0x0C810000  	3201
0x0120	0x0C810000  	3201
0x0124	0x0C810000  	3201
0x0128	0x0C810000  	3201
0x012C	0x0C810000  	3201
0x0130	0x0C810000  	3201
0x0134	0x0C810000  	3201
0x0138	0x0C810000  	3201
0x013C	0x0C810000  	3201
0x0140	0x0C810000  	3201
0x0144	0x0C810000  	3201
0x0148	0x0C810000  	3201
0x014C	0x0C810000  	3201
; end of ____SysVT
_main:
;Click_MUX2_STM.c, 67 :: 		void main()
0x0C9C	0xF000F80C  BL	3256
0x0CA0	0xF000F8DC  BL	3676
0x0CA4	0xF7FFFFF0  BL	3208
;Click_MUX2_STM.c, 69 :: 		systemInit();
0x0CA8	0xF7FFFF96  BL	_systemInit+0
;Click_MUX2_STM.c, 70 :: 		applicationInit();
0x0CAC	0xF7FFFFBA  BL	_applicationInit+0
;Click_MUX2_STM.c, 72 :: 		while (1)
L_main18:
;Click_MUX2_STM.c, 74 :: 		applicationTask();
0x0CB0	0xF7FFFF0E  BL	_applicationTask+0
;Click_MUX2_STM.c, 75 :: 		}
0x0CB4	0xE7FC    B	L_main18
;Click_MUX2_STM.c, 76 :: 		}
L_end_main:
L__main_end_loop:
0x0CB6	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x0C44	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x0C46	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x0C4A	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x0C4E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x0C52	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x0C54	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x0C58	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x0C5A	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x0C5C	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x0C5E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x0C62	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x0C66	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x0C68	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x0C6C	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x0C6E	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x0C70	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x0C74	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x0C78	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x0C7A	0xB001    ADD	SP, SP, #4
0x0C7C	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_MUX2_STM.c, 30 :: 		void systemInit()
0x0BD8	0xB081    SUB	SP, SP, #4
0x0BDA	0xF8CDE000  STR	LR, [SP, #0]
;Click_MUX2_STM.c, 32 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_OUTPUT );
0x0BDE	0x2200    MOVS	R2, #0
0x0BE0	0x2106    MOVS	R1, #6
0x0BE2	0x2000    MOVS	R0, #0
0x0BE4	0xF7FFFE72  BL	_mikrobus_gpioInit+0
;Click_MUX2_STM.c, 33 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x0BE8	0x2200    MOVS	R2, #0
0x0BEA	0x2101    MOVS	R1, #1
0x0BEC	0x2000    MOVS	R0, #0
0x0BEE	0xF7FFFE6D  BL	_mikrobus_gpioInit+0
;Click_MUX2_STM.c, 34 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x0BF2	0x2200    MOVS	R2, #0
0x0BF4	0x2102    MOVS	R1, #2
0x0BF6	0x2000    MOVS	R0, #0
0x0BF8	0xF7FFFE68  BL	_mikrobus_gpioInit+0
;Click_MUX2_STM.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_OUTPUT );
0x0BFC	0x2200    MOVS	R2, #0
0x0BFE	0x2107    MOVS	R1, #7
0x0C00	0x2000    MOVS	R0, #0
0x0C02	0xF7FFFE63  BL	_mikrobus_gpioInit+0
;Click_MUX2_STM.c, 36 :: 		Delay_ms( 100 );
0x0C06	0xF644777F  MOVW	R7, #20351
0x0C0A	0xF2C00712  MOVT	R7, #18
0x0C0E	0xBF00    NOP
0x0C10	0xBF00    NOP
L_systemInit0:
0x0C12	0x1E7F    SUBS	R7, R7, #1
0x0C14	0xD1FD    BNE	L_systemInit0
0x0C16	0xBF00    NOP
0x0C18	0xBF00    NOP
0x0C1A	0xBF00    NOP
;Click_MUX2_STM.c, 37 :: 		}
L_end_systemInit:
0x0C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C20	0xB001    ADD	SP, SP, #4
0x0C22	0x4770    BX	LR
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x08CC	0xB081    SUB	SP, SP, #4
0x08CE	0xF8CDE000  STR	LR, [SP, #0]
0x08D2	0xFA5FF981  UXTB	R9, R1
0x08D6	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x08DA	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x08DC	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x08E0	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x08E4	0xF7FFFE1C  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x08E8	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x08EA	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x08EE	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x08F2	0xF7FFFEF1  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x08F6	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x08F8	0x2001    MOVS	R0, #1
0x08FA	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x08FC	0x2800    CMP	R0, #0
0x08FE	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x0900	0x2801    CMP	R0, #1
0x0902	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x0904	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x0906	0xF8DDE000  LDR	LR, [SP, #0]
0x090A	0xB001    ADD	SP, SP, #4
0x090C	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0520	0xB081    SUB	SP, SP, #4
0x0522	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x0526	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x0528	0x2901    CMP	R1, #1
0x052A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x052C	0xF2400110  MOVW	R1, #16
0x0530	0x4865    LDR	R0, [PC, #404]
0x0532	0xF7FFFF4D  BL	_GPIO_Digital_Input+0
0x0536	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x0538	0xF2400110  MOVW	R1, #16
0x053C	0x4862    LDR	R0, [PC, #392]
0x053E	0xF7FFFF53  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x0542	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x0544	0x2901    CMP	R1, #1
0x0546	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x0548	0xF2400104  MOVW	R1, #4
0x054C	0x485F    LDR	R0, [PC, #380]
0x054E	0xF7FFFF3F  BL	_GPIO_Digital_Input+0
0x0552	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x0554	0xF2400104  MOVW	R1, #4
0x0558	0x485C    LDR	R0, [PC, #368]
0x055A	0xF7FFFF45  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x055E	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x0560	0x2901    CMP	R1, #1
0x0562	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x0564	0xF2420100  MOVW	R1, #8192
0x0568	0x4859    LDR	R0, [PC, #356]
0x056A	0xF7FFFF31  BL	_GPIO_Digital_Input+0
0x056E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x0570	0xF2420100  MOVW	R1, #8192
0x0574	0x4856    LDR	R0, [PC, #344]
0x0576	0xF7FFFF37  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x057A	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x057C	0x2901    CMP	R1, #1
0x057E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x0580	0xF2404100  MOVW	R1, #1024
0x0584	0x4851    LDR	R0, [PC, #324]
0x0586	0xF7FFFF23  BL	_GPIO_Digital_Input+0
0x058A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x058C	0xF2404100  MOVW	R1, #1024
0x0590	0x484E    LDR	R0, [PC, #312]
0x0592	0xF7FFFF29  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x0596	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x0598	0x2901    CMP	R1, #1
0x059A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x059C	0xF6400100  MOVW	R1, #2048
0x05A0	0x484A    LDR	R0, [PC, #296]
0x05A2	0xF7FFFF15  BL	_GPIO_Digital_Input+0
0x05A6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x05A8	0xF6400100  MOVW	R1, #2048
0x05AC	0x4847    LDR	R0, [PC, #284]
0x05AE	0xF7FFFF1B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x05B2	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x05B4	0x2901    CMP	R1, #1
0x05B6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x05B8	0xF2410100  MOVW	R1, #4096
0x05BC	0x4843    LDR	R0, [PC, #268]
0x05BE	0xF7FFFF07  BL	_GPIO_Digital_Input+0
0x05C2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x05C4	0xF2410100  MOVW	R1, #4096
0x05C8	0x4840    LDR	R0, [PC, #256]
0x05CA	0xF7FFFF0D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x05CE	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x05D0	0x2901    CMP	R1, #1
0x05D2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x05D4	0xF2400101  MOVW	R1, #1
0x05D8	0x483B    LDR	R0, [PC, #236]
0x05DA	0xF7FFFEF9  BL	_GPIO_Digital_Input+0
0x05DE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x05E0	0xF2400101  MOVW	R1, #1
0x05E4	0x4838    LDR	R0, [PC, #224]
0x05E6	0xF7FFFEFF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x05EA	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x05EC	0x2901    CMP	R1, #1
0x05EE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x05F0	0xF2404100  MOVW	R1, #1024
0x05F4	0x4836    LDR	R0, [PC, #216]
0x05F6	0xF7FFFEEB  BL	_GPIO_Digital_Input+0
0x05FA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x05FC	0xF2404100  MOVW	R1, #1024
0x0600	0x4833    LDR	R0, [PC, #204]
0x0602	0xF7FFFEF1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x0606	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x0608	0x2901    CMP	R1, #1
0x060A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x060C	0xF2402100  MOVW	R1, #512
0x0610	0x482F    LDR	R0, [PC, #188]
0x0612	0xF7FFFEDD  BL	_GPIO_Digital_Input+0
0x0616	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x0618	0xF2402100  MOVW	R1, #512
0x061C	0x482C    LDR	R0, [PC, #176]
0x061E	0xF7FFFEE3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x0622	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x0624	0x2901    CMP	R1, #1
0x0626	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x0628	0xF2401100  MOVW	R1, #256
0x062C	0x4828    LDR	R0, [PC, #160]
0x062E	0xF7FFFECF  BL	_GPIO_Digital_Input+0
0x0632	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x0634	0xF2401100  MOVW	R1, #256
0x0638	0x4825    LDR	R0, [PC, #148]
0x063A	0xF7FFFED5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x063E	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x0640	0x2901    CMP	R1, #1
0x0642	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x0644	0xF2400140  MOVW	R1, #64
0x0648	0x4822    LDR	R0, [PC, #136]
0x064A	0xF7FFFEC1  BL	_GPIO_Digital_Input+0
0x064E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x0650	0xF2400140  MOVW	R1, #64
0x0654	0x481F    LDR	R0, [PC, #124]
0x0656	0xF7FFFEC7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x065A	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x065C	0x2901    CMP	R1, #1
0x065E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x0660	0xF2400180  MOVW	R1, #128
0x0664	0x481B    LDR	R0, [PC, #108]
0x0666	0xF7FFFEB3  BL	_GPIO_Digital_Input+0
0x066A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x066C	0xF2400180  MOVW	R1, #128
0x0670	0x4818    LDR	R0, [PC, #96]
0x0672	0xF7FFFEB9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x0676	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x0678	0x2001    MOVS	R0, #1
0x067A	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x067C	0x2800    CMP	R0, #0
0x067E	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x0682	0x2801    CMP	R0, #1
0x0684	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x0688	0x2802    CMP	R0, #2
0x068A	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x068E	0x2803    CMP	R0, #3
0x0690	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x0694	0x2804    CMP	R0, #4
0x0696	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x069A	0x2805    CMP	R0, #5
0x069C	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x06A0	0x2806    CMP	R0, #6
0x06A2	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x06A6	0x2807    CMP	R0, #7
0x06A8	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x06AA	0x2808    CMP	R0, #8
0x06AC	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x06AE	0x2809    CMP	R0, #9
0x06B0	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x06B2	0x280A    CMP	R0, #10
0x06B4	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x06B6	0x280B    CMP	R0, #11
0x06B8	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x06BA	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x06BC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x06BE	0xF8DDE000  LDR	LR, [SP, #0]
0x06C2	0xB001    ADD	SP, SP, #4
0x06C4	0x4770    BX	LR
0x06C6	0xBF00    NOP
0x06C8	0x08004001  	GPIOA_BASE+0
0x06CC	0x10004001  	GPIOC_BASE+0
0x06D0	0x14004001  	GPIOD_BASE+0
0x06D4	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x03D0	0xB081    SUB	SP, SP, #4
0x03D2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x03D6	0xF04F0242  MOV	R2, #66
0x03DA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x03DC	0xF7FFFEFE  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x03E0	0xF8DDE000  LDR	LR, [SP, #0]
0x03E4	0xB001    ADD	SP, SP, #4
0x03E6	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
0x01E2	0xB28C    UXTH	R4, R1
0x01E4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E6	0x4B77    LDR	R3, [PC, #476]
0x01E8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01EC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EE	0x4618    MOV	R0, R3
0x01F0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F4	0xF1B40FFF  CMP	R4, #255
0x01F8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01FA	0x4B73    LDR	R3, [PC, #460]
0x01FC	0x429D    CMP	R5, R3
0x01FE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0200	0xF04F3333  MOV	R3, #858993459
0x0204	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0206	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0208	0x2D42    CMP	R5, #66
0x020A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x020C	0xF04F3344  MOV	R3, #1145324612
0x0210	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0212	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0214	0xF64F73FF  MOVW	R3, #65535
0x0218	0x429C    CMP	R4, R3
0x021A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x021C	0x4B6A    LDR	R3, [PC, #424]
0x021E	0x429D    CMP	R5, R3
0x0220	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0222	0xF04F3333  MOV	R3, #858993459
0x0226	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0228	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022A	0xF04F3333  MOV	R3, #858993459
0x022E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0230	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0232	0x2D42    CMP	R5, #66
0x0234	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0236	0xF04F3344  MOV	R3, #1145324612
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3344  MOV	R3, #1145324612
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0244	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0246	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0248	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x024A	0xF0050301  AND	R3, R5, #1
0x024E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0250	0x2100    MOVS	R1, #0
0x0252	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0254	0xF0050302  AND	R3, R5, #2
0x0258	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x025A	0xF40573C0  AND	R3, R5, #384
0x025E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0262	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0266	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0268	0xF0050304  AND	R3, R5, #4
0x026C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026E	0xF0050320  AND	R3, R5, #32
0x0272	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x027C	0xF0050308  AND	R3, R5, #8
0x0280	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x4B4E    LDR	R3, [PC, #312]
0x0292	0xEA050303  AND	R3, R5, R3, LSL #0
0x0296	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0298	0x2003    MOVS	R0, #3
0x029A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x029C	0xF4057300  AND	R3, R5, #512
0x02A0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02A2	0x2002    MOVS	R0, #2
0x02A4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A6	0xF4056380  AND	R3, R5, #1024
0x02AA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02AC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02B0	0xF005030C  AND	R3, R5, #12
0x02B4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02BA	0xF00403FF  AND	R3, R4, #255
0x02BE	0xB29B    UXTH	R3, R3
0x02C0	0x2B00    CMP	R3, #0
0x02C2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C8	0xFA1FF884  UXTH	R8, R4
0x02CC	0x4632    MOV	R2, R6
0x02CE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02D0	0x2808    CMP	R0, #8
0x02D2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D4	0xF04F0301  MOV	R3, #1
0x02D8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02DC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02E0	0x42A3    CMP	R3, R4
0x02E2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E6	0xF04F030F  MOV	R3, #15
0x02EA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02EC	0x43DB    MVN	R3, R3
0x02EE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02F2	0xFA01F305  LSL	R3, R1, R5
0x02F6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02FA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02FC	0xF4067381  AND	R3, R6, #258
0x0300	0xF5B37F81  CMP	R3, #258
0x0304	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0306	0xF2020414  ADDW	R4, R2, #20
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0x4083    LSLS	R3, R0
0x0310	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0312	0xF0060382  AND	R3, R6, #130
0x0316	0x2B82    CMP	R3, #130
0x0318	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x031A	0xF2020410  ADDW	R4, R2, #16
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0326	0x462F    MOV	R7, R5
0x0328	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x032A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x032C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0330	0xFA1FF088  UXTH	R0, R8
0x0334	0x460F    MOV	R7, R1
0x0336	0x4631    MOV	R1, R6
0x0338	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x033A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x033C	0x460F    MOV	R7, R1
0x033E	0x4629    MOV	R1, R5
0x0340	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0342	0xF1B00FFF  CMP	R0, #255
0x0346	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0348	0x1D33    ADDS	R3, R6, #4
0x034A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0350	0x2A08    CMP	R2, #8
0x0352	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0354	0xF2020408  ADDW	R4, R2, #8
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0360	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0368	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0376	0xFA07F305  LSL	R3, R7, R5
0x037A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037E	0xF4017381  AND	R3, R1, #258
0x0382	0xF5B37F81  CMP	R3, #258
0x0386	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0388	0xF2060514  ADDW	R5, R6, #20
0x038C	0xF2020408  ADDW	R4, R2, #8
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0x40A3    LSLS	R3, R4
0x0396	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0398	0xF0010382  AND	R3, R1, #130
0x039C	0x2B82    CMP	R3, #130
0x039E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03A0	0xF2060510  ADDW	R5, R6, #16
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03B0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03B2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03BC	0xF8DDE000  LDR	LR, [SP, #0]
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xFC00FFFF  	#-1024
0x03C8	0x00140008  	#524308
0x03CC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x03E8	0xB081    SUB	SP, SP, #4
0x03EA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x03EE	0x4A04    LDR	R2, [PC, #16]
0x03F0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x03F2	0xF7FFFEF3  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x03F6	0xF8DDE000  LDR	LR, [SP, #0]
0x03FA	0xB001    ADD	SP, SP, #4
0x03FC	0x4770    BX	LR
0x03FE	0xBF00    NOP
0x0400	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x06D8	0xB081    SUB	SP, SP, #4
0x06DA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x06DE	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x06E0	0x2901    CMP	R1, #1
0x06E2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x06E4	0xF2400120  MOVW	R1, #32
0x06E8	0x4865    LDR	R0, [PC, #404]
0x06EA	0xF7FFFE71  BL	_GPIO_Digital_Input+0
0x06EE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x06F0	0xF2400120  MOVW	R1, #32
0x06F4	0x4862    LDR	R0, [PC, #392]
0x06F6	0xF7FFFE77  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x06FA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x06FC	0x2901    CMP	R1, #1
0x06FE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x0700	0xF2400108  MOVW	R1, #8
0x0704	0x485F    LDR	R0, [PC, #380]
0x0706	0xF7FFFE63  BL	_GPIO_Digital_Input+0
0x070A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x070C	0xF2400108  MOVW	R1, #8
0x0710	0x485C    LDR	R0, [PC, #368]
0x0712	0xF7FFFE69  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x0716	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x0718	0x2901    CMP	R1, #1
0x071A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x071C	0xF2440100  MOVW	R1, #16384
0x0720	0x4859    LDR	R0, [PC, #356]
0x0722	0xF7FFFE55  BL	_GPIO_Digital_Input+0
0x0726	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x0728	0xF2440100  MOVW	R1, #16384
0x072C	0x4856    LDR	R0, [PC, #344]
0x072E	0xF7FFFE5B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x0732	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x0734	0x2901    CMP	R1, #1
0x0736	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x0738	0xF2404100  MOVW	R1, #1024
0x073C	0x4851    LDR	R0, [PC, #324]
0x073E	0xF7FFFE47  BL	_GPIO_Digital_Input+0
0x0742	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x0744	0xF2404100  MOVW	R1, #1024
0x0748	0x484E    LDR	R0, [PC, #312]
0x074A	0xF7FFFE4D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x074E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x0750	0x2901    CMP	R1, #1
0x0752	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x0754	0xF6400100  MOVW	R1, #2048
0x0758	0x484A    LDR	R0, [PC, #296]
0x075A	0xF7FFFE39  BL	_GPIO_Digital_Input+0
0x075E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x0760	0xF6400100  MOVW	R1, #2048
0x0764	0x4847    LDR	R0, [PC, #284]
0x0766	0xF7FFFE3F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x076A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x076C	0x2901    CMP	R1, #1
0x076E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x0770	0xF2410100  MOVW	R1, #4096
0x0774	0x4843    LDR	R0, [PC, #268]
0x0776	0xF7FFFE2B  BL	_GPIO_Digital_Input+0
0x077A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x077C	0xF2410100  MOVW	R1, #4096
0x0780	0x4840    LDR	R0, [PC, #256]
0x0782	0xF7FFFE31  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x0786	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x0788	0x2901    CMP	R1, #1
0x078A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x078C	0xF2410100  MOVW	R1, #4096
0x0790	0x483D    LDR	R0, [PC, #244]
0x0792	0xF7FFFE1D  BL	_GPIO_Digital_Input+0
0x0796	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x0798	0xF2410100  MOVW	R1, #4096
0x079C	0x483A    LDR	R0, [PC, #232]
0x079E	0xF7FFFE23  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x07A2	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x07A4	0x2901    CMP	R1, #1
0x07A6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x07A8	0xF6400100  MOVW	R1, #2048
0x07AC	0x4836    LDR	R0, [PC, #216]
0x07AE	0xF7FFFE0F  BL	_GPIO_Digital_Input+0
0x07B2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x07B4	0xF6400100  MOVW	R1, #2048
0x07B8	0x4833    LDR	R0, [PC, #204]
0x07BA	0xF7FFFE15  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x07BE	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x07C0	0x2901    CMP	R1, #1
0x07C2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x07C4	0xF2400140  MOVW	R1, #64
0x07C8	0x482F    LDR	R0, [PC, #188]
0x07CA	0xF7FFFE01  BL	_GPIO_Digital_Input+0
0x07CE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x07D0	0xF2400140  MOVW	R1, #64
0x07D4	0x482C    LDR	R0, [PC, #176]
0x07D6	0xF7FFFE07  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x07DA	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x07DC	0x2901    CMP	R1, #1
0x07DE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x07E0	0xF2400120  MOVW	R1, #32
0x07E4	0x4828    LDR	R0, [PC, #160]
0x07E6	0xF7FFFDF3  BL	_GPIO_Digital_Input+0
0x07EA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x07EC	0xF2400120  MOVW	R1, #32
0x07F0	0x4825    LDR	R0, [PC, #148]
0x07F2	0xF7FFFDF9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x07F6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x07F8	0x2901    CMP	R1, #1
0x07FA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x07FC	0xF2400140  MOVW	R1, #64
0x0800	0x4822    LDR	R0, [PC, #136]
0x0802	0xF7FFFDE5  BL	_GPIO_Digital_Input+0
0x0806	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x0808	0xF2400140  MOVW	R1, #64
0x080C	0x481F    LDR	R0, [PC, #124]
0x080E	0xF7FFFDEB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x0812	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x0814	0x2901    CMP	R1, #1
0x0816	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x0818	0xF2400180  MOVW	R1, #128
0x081C	0x481B    LDR	R0, [PC, #108]
0x081E	0xF7FFFDD7  BL	_GPIO_Digital_Input+0
0x0822	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x0824	0xF2400180  MOVW	R1, #128
0x0828	0x4818    LDR	R0, [PC, #96]
0x082A	0xF7FFFDDD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x082E	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x0830	0x2001    MOVS	R0, #1
0x0832	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0834	0x2800    CMP	R0, #0
0x0836	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x083A	0x2801    CMP	R0, #1
0x083C	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x0840	0x2802    CMP	R0, #2
0x0842	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x0846	0x2803    CMP	R0, #3
0x0848	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x084C	0x2804    CMP	R0, #4
0x084E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x0852	0x2805    CMP	R0, #5
0x0854	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x0858	0x2806    CMP	R0, #6
0x085A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x085E	0x2807    CMP	R0, #7
0x0860	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x0862	0x2808    CMP	R0, #8
0x0864	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x0866	0x2809    CMP	R0, #9
0x0868	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x086A	0x280A    CMP	R0, #10
0x086C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x086E	0x280B    CMP	R0, #11
0x0870	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x0872	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x0874	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x0876	0xF8DDE000  LDR	LR, [SP, #0]
0x087A	0xB001    ADD	SP, SP, #4
0x087C	0x4770    BX	LR
0x087E	0xBF00    NOP
0x0880	0x08004001  	GPIOA_BASE+0
0x0884	0x10004001  	GPIOC_BASE+0
0x0888	0x14004001  	GPIOD_BASE+0
0x088C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_applicationInit:
;Click_MUX2_STM.c, 39 :: 		void applicationInit()
0x0C24	0xB081    SUB	SP, SP, #4
0x0C26	0xF8CDE000  STR	LR, [SP, #0]
;Click_MUX2_STM.c, 41 :: 		mux2_gpioDriverInit( (T_MUX2_P)&_MIKROBUS1_GPIO );
0x0C2A	0x4805    LDR	R0, [PC, #20]
0x0C2C	0xF7FFFF00  BL	_mux2_gpioDriverInit+0
;Click_MUX2_STM.c, 42 :: 		mux2_deviceEnable();
0x0C30	0xF7FFFF08  BL	_mux2_deviceEnable+0
;Click_MUX2_STM.c, 43 :: 		Delay_100ms();
0x0C34	0xF7FFFEF0  BL	_Delay_100ms+0
;Click_MUX2_STM.c, 44 :: 		}
L_end_applicationInit:
0x0C38	0xF8DDE000  LDR	LR, [SP, #0]
0x0C3C	0xB001    ADD	SP, SP, #4
0x0C3E	0x4770    BX	LR
0x0C40	0x0DFC0000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_mux2_gpioDriverInit:
;__mux2_driver.c, 75 :: 		void mux2_gpioDriverInit(T_MUX2_P gpioObj)
; gpioObj start address is: 0 (R0)
0x0A30	0xB081    SUB	SP, SP, #4
0x0A32	0xF8CDE000  STR	LR, [SP, #0]
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__mux2_driver.c, 77 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
; gpioObj end address is: 0 (R0)
0x0A36	0xF7FFFD57  BL	__mux2_driver_hal_gpioMap+0
;__mux2_driver.c, 78 :: 		}
L_end_mux2_gpioDriverInit:
0x0A3A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A3E	0xB001    ADD	SP, SP, #4
0x0A40	0x4770    BX	LR
; end of _mux2_gpioDriverInit
__mux2_driver_hal_gpioMap:
;__mux2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__mux2_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x04E8	0xF2000108  ADDW	R1, R0, #8
0x04EC	0x680A    LDR	R2, [R1, #0]
0x04EE	0x4908    LDR	R1, [PC, #32]
0x04F0	0x600A    STR	R2, [R1, #0]
;__mux2_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x04F2	0x1D01    ADDS	R1, R0, #4
0x04F4	0x680A    LDR	R2, [R1, #0]
0x04F6	0x4907    LDR	R1, [PC, #28]
0x04F8	0x600A    STR	R2, [R1, #0]
;__mux2_hal.c, 380 :: 		hal_gpio_pwmSet = tmp->gpioSet[ __PWM_PIN_OUTPUT__ ];
0x04FA	0xF2000118  ADDW	R1, R0, #24
0x04FE	0x680A    LDR	R2, [R1, #0]
0x0500	0x4905    LDR	R1, [PC, #20]
0x0502	0x600A    STR	R2, [R1, #0]
;__mux2_hal.c, 383 :: 		hal_gpio_intSet = tmp->gpioSet[ __INT_PIN_OUTPUT__ ];
0x0504	0xF200011C  ADDW	R1, R0, #28
; gpioObj end address is: 0 (R0)
0x0508	0x680A    LDR	R2, [R1, #0]
0x050A	0x4904    LDR	R1, [PC, #16]
0x050C	0x600A    STR	R2, [R1, #0]
;__mux2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x050E	0x4770    BX	LR
0x0510	0x00042000  	__mux2_driver_hal_gpio_csSet+0
0x0514	0x00082000  	__mux2_driver_hal_gpio_rstSet+0
0x0518	0x000C2000  	__mux2_driver_hal_gpio_pwmSet+0
0x051C	0x00102000  	__mux2_driver_hal_gpio_intSet+0
; end of __mux2_driver_hal_gpioMap
_mux2_deviceEnable:
;__mux2_driver.c, 82 :: 		void mux2_deviceEnable()
0x0A44	0xB081    SUB	SP, SP, #4
0x0A46	0xF8CDE000  STR	LR, [SP, #0]
;__mux2_driver.c, 84 :: 		hal_gpio_csSet(1);
0x0A4A	0x2001    MOVS	R0, #1
0x0A4C	0x4C03    LDR	R4, [PC, #12]
0x0A4E	0x6824    LDR	R4, [R4, #0]
0x0A50	0x47A0    BLX	R4
;__mux2_driver.c, 85 :: 		}
L_end_mux2_deviceEnable:
0x0A52	0xF8DDE000  LDR	LR, [SP, #0]
0x0A56	0xB001    ADD	SP, SP, #4
0x0A58	0x4770    BX	LR
0x0A5A	0xBF00    NOP
0x0A5C	0x00042000  	__mux2_driver_hal_gpio_csSet+0
; end of _mux2_deviceEnable
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04D0	0x4901    LDR	R1, [PC, #4]
0x04D2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x04D4	0x4770    BX	LR
0x04D6	0xBF00    NOP
0x04D8	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04DC	0x4901    LDR	R1, [PC, #4]
0x04DE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x04E0	0x4770    BX	LR
0x04E2	0xBF00    NOP
0x04E4	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08C0	0x4901    LDR	R1, [PC, #4]
0x08C2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x08C4	0x4770    BX	LR
0x08C6	0xBF00    NOP
0x08C8	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08B4	0x4901    LDR	R1, [PC, #4]
0x08B6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x08B8	0x4770    BX	LR
0x08BA	0xBF00    NOP
0x08BC	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0890	0x4901    LDR	R1, [PC, #4]
0x0892	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0894	0x4770    BX	LR
0x0896	0xBF00    NOP
0x0898	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x089C	0x4901    LDR	R1, [PC, #4]
0x089E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x08A0	0x4770    BX	LR
0x08A2	0xBF00    NOP
0x08A4	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08A8	0x4901    LDR	R1, [PC, #4]
0x08AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x08AC	0x4770    BX	LR
0x08AE	0xBF00    NOP
0x08B0	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0410	0x4901    LDR	R1, [PC, #4]
0x0412	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0414	0x4770    BX	LR
0x0416	0xBF00    NOP
0x0418	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x044C	0x4901    LDR	R1, [PC, #4]
0x044E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0450	0x4770    BX	LR
0x0452	0xBF00    NOP
0x0454	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0458	0x4901    LDR	R1, [PC, #4]
0x045A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x045C	0x4770    BX	LR
0x045E	0xBF00    NOP
0x0460	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0434	0x4901    LDR	R1, [PC, #4]
0x0436	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0440	0x4901    LDR	R1, [PC, #4]
0x0442	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x0444	0x4770    BX	LR
0x0446	0xBF00    NOP
0x0448	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0404	0x4901    LDR	R1, [PC, #4]
0x0406	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x0408	0x4770    BX	LR
0x040A	0xBF00    NOP
0x040C	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0428	0x4901    LDR	R1, [PC, #4]
0x042A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x041C	0x4901    LDR	R1, [PC, #4]
0x041E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x0420	0x4770    BX	LR
0x0422	0xBF00    NOP
0x0424	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0464	0x4901    LDR	R1, [PC, #4]
0x0466	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x0468	0x4770    BX	LR
0x046A	0xBF00    NOP
0x046C	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04AC	0x4901    LDR	R1, [PC, #4]
0x04AE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x04B0	0x4770    BX	LR
0x04B2	0xBF00    NOP
0x04B4	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04A0	0x4901    LDR	R1, [PC, #4]
0x04A2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x04A4	0x4770    BX	LR
0x04A6	0xBF00    NOP
0x04A8	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04C4	0x4901    LDR	R1, [PC, #4]
0x04C6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x04C8	0x4770    BX	LR
0x04CA	0xBF00    NOP
0x04CC	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04B8	0x4901    LDR	R1, [PC, #4]
0x04BA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x04BC	0x4770    BX	LR
0x04BE	0xBF00    NOP
0x04C0	0x81AC4222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x047C	0x4901    LDR	R1, [PC, #4]
0x047E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0480	0x4770    BX	LR
0x0482	0xBF00    NOP
0x0484	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0470	0x4901    LDR	R1, [PC, #4]
0x0472	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0474	0x4770    BX	LR
0x0476	0xBF00    NOP
0x0478	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0494	0x4901    LDR	R1, [PC, #4]
0x0496	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0498	0x4770    BX	LR
0x049A	0xBF00    NOP
0x049C	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0488	0x4901    LDR	R1, [PC, #4]
0x048A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0A18	0xF644777F  MOVW	R7, #20351
0x0A1C	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x0A20	0x1E7F    SUBS	R7, R7, #1
0x0A22	0xD1FD    BNE	L_Delay_100ms20
0x0A24	0xBF00    NOP
0x0A26	0xBF00    NOP
0x0A28	0xBF00    NOP
0x0A2A	0xBF00    NOP
0x0A2C	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0A2E	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_MUX2_STM.c, 46 :: 		void applicationTask()
0x0AD0	0xB081    SUB	SP, SP, #4
0x0AD2	0xF8CDE000  STR	LR, [SP, #0]
;Click_MUX2_STM.c, 48 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S1);
0x0AD6	0x2000    MOVS	R0, __MUX2_CHANNEL_S1
0x0AD8	0xF7FFFF1A  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 49 :: 		Delay_ms( 5000 );
0x0ADC	0xF24867FF  MOVW	R7, #34559
0x0AE0	0xF2C03793  MOVT	R7, #915
0x0AE4	0xBF00    NOP
0x0AE6	0xBF00    NOP
L_applicationTask2:
0x0AE8	0x1E7F    SUBS	R7, R7, #1
0x0AEA	0xD1FD    BNE	L_applicationTask2
0x0AEC	0xBF00    NOP
0x0AEE	0xBF00    NOP
0x0AF0	0xBF00    NOP
;Click_MUX2_STM.c, 50 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S2);
0x0AF2	0x2001    MOVS	R0, __MUX2_CHANNEL_S2
0x0AF4	0xF7FFFF0C  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 51 :: 		Delay_ms( 5000 );
0x0AF8	0xF24867FF  MOVW	R7, #34559
0x0AFC	0xF2C03793  MOVT	R7, #915
L_applicationTask4:
0x0B00	0x1E7F    SUBS	R7, R7, #1
0x0B02	0xD1FD    BNE	L_applicationTask4
0x0B04	0xBF00    NOP
0x0B06	0xBF00    NOP
0x0B08	0xBF00    NOP
0x0B0A	0xBF00    NOP
0x0B0C	0xBF00    NOP
;Click_MUX2_STM.c, 52 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S3);
0x0B0E	0x2002    MOVS	R0, __MUX2_CHANNEL_S3
0x0B10	0xF7FFFEFE  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 53 :: 		Delay_ms( 5000 );
0x0B14	0xF24867FF  MOVW	R7, #34559
0x0B18	0xF2C03793  MOVT	R7, #915
0x0B1C	0xBF00    NOP
0x0B1E	0xBF00    NOP
L_applicationTask6:
0x0B20	0x1E7F    SUBS	R7, R7, #1
0x0B22	0xD1FD    BNE	L_applicationTask6
0x0B24	0xBF00    NOP
0x0B26	0xBF00    NOP
0x0B28	0xBF00    NOP
;Click_MUX2_STM.c, 54 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S4);
0x0B2A	0x2003    MOVS	R0, __MUX2_CHANNEL_S4
0x0B2C	0xF7FFFEF0  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 55 :: 		Delay_ms( 5000 );
0x0B30	0xF24867FF  MOVW	R7, #34559
0x0B34	0xF2C03793  MOVT	R7, #915
L_applicationTask8:
0x0B38	0x1E7F    SUBS	R7, R7, #1
0x0B3A	0xD1FD    BNE	L_applicationTask8
0x0B3C	0xBF00    NOP
0x0B3E	0xBF00    NOP
0x0B40	0xBF00    NOP
0x0B42	0xBF00    NOP
0x0B44	0xBF00    NOP
;Click_MUX2_STM.c, 56 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S5);
0x0B46	0x2004    MOVS	R0, __MUX2_CHANNEL_S5
0x0B48	0xF7FFFEE2  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 57 :: 		Delay_ms( 5000 );
0x0B4C	0xF24867FF  MOVW	R7, #34559
0x0B50	0xF2C03793  MOVT	R7, #915
0x0B54	0xBF00    NOP
0x0B56	0xBF00    NOP
L_applicationTask10:
0x0B58	0x1E7F    SUBS	R7, R7, #1
0x0B5A	0xD1FD    BNE	L_applicationTask10
0x0B5C	0xBF00    NOP
0x0B5E	0xBF00    NOP
0x0B60	0xBF00    NOP
;Click_MUX2_STM.c, 58 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S6);
0x0B62	0x2005    MOVS	R0, __MUX2_CHANNEL_S6
0x0B64	0xF7FFFED4  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 59 :: 		Delay_ms( 5000 );
0x0B68	0xF24867FF  MOVW	R7, #34559
0x0B6C	0xF2C03793  MOVT	R7, #915
L_applicationTask12:
0x0B70	0x1E7F    SUBS	R7, R7, #1
0x0B72	0xD1FD    BNE	L_applicationTask12
0x0B74	0xBF00    NOP
0x0B76	0xBF00    NOP
0x0B78	0xBF00    NOP
0x0B7A	0xBF00    NOP
0x0B7C	0xBF00    NOP
;Click_MUX2_STM.c, 60 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S7);
0x0B7E	0x2006    MOVS	R0, __MUX2_CHANNEL_S7
0x0B80	0xF7FFFEC6  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 61 :: 		Delay_ms( 5000 );
0x0B84	0xF24867FF  MOVW	R7, #34559
0x0B88	0xF2C03793  MOVT	R7, #915
0x0B8C	0xBF00    NOP
0x0B8E	0xBF00    NOP
L_applicationTask14:
0x0B90	0x1E7F    SUBS	R7, R7, #1
0x0B92	0xD1FD    BNE	L_applicationTask14
0x0B94	0xBF00    NOP
0x0B96	0xBF00    NOP
0x0B98	0xBF00    NOP
;Click_MUX2_STM.c, 62 :: 		mux2_activeMuxChannel(_MUX2_CHANNEL_S8);
0x0B9A	0x2007    MOVS	R0, __MUX2_CHANNEL_S8
0x0B9C	0xF7FFFEB8  BL	_mux2_activeMuxChannel+0
;Click_MUX2_STM.c, 63 :: 		Delay_ms( 5000 );
0x0BA0	0xF24867FF  MOVW	R7, #34559
0x0BA4	0xF2C03793  MOVT	R7, #915
L_applicationTask16:
0x0BA8	0x1E7F    SUBS	R7, R7, #1
0x0BAA	0xD1FD    BNE	L_applicationTask16
0x0BAC	0xBF00    NOP
0x0BAE	0xBF00    NOP
0x0BB0	0xBF00    NOP
0x0BB2	0xBF00    NOP
0x0BB4	0xBF00    NOP
;Click_MUX2_STM.c, 65 :: 		}
L_end_applicationTask:
0x0BB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BBA	0xB001    ADD	SP, SP, #4
0x0BBC	0x4770    BX	LR
; end of _applicationTask
_mux2_activeMuxChannel:
;__mux2_driver.c, 92 :: 		void mux2_activeMuxChannel(uint8_t ch)
; ch start address is: 0 (R0)
0x0910	0xB081    SUB	SP, SP, #4
0x0912	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__mux2_driver.c, 94 :: 		if(ch == _MUX2_CHANNEL_S1)
0x0916	0xB960    CBNZ	R0, L_mux2_activeMuxChannel0
; ch end address is: 0 (R0)
;__mux2_driver.c, 96 :: 		hal_gpio_intSet(0);
0x0918	0x2000    MOVS	R0, #0
0x091A	0x4C3C    LDR	R4, [PC, #240]
0x091C	0x6824    LDR	R4, [R4, #0]
0x091E	0x47A0    BLX	R4
;__mux2_driver.c, 97 :: 		hal_gpio_pwmSet(0);
0x0920	0x2000    MOVS	R0, #0
0x0922	0x4C3B    LDR	R4, [PC, #236]
0x0924	0x6824    LDR	R4, [R4, #0]
0x0926	0x47A0    BLX	R4
;__mux2_driver.c, 98 :: 		hal_gpio_rstSet(0);
0x0928	0x2000    MOVS	R0, #0
0x092A	0x4C3A    LDR	R4, [PC, #232]
0x092C	0x6824    LDR	R4, [R4, #0]
0x092E	0x47A0    BLX	R4
;__mux2_driver.c, 99 :: 		}
0x0930	0xE067    B	L_mux2_activeMuxChannel1
L_mux2_activeMuxChannel0:
;__mux2_driver.c, 100 :: 		else if(ch == _MUX2_CHANNEL_S2)
; ch start address is: 0 (R0)
0x0932	0x2801    CMP	R0, #1
0x0934	0xD10C    BNE	L_mux2_activeMuxChannel2
; ch end address is: 0 (R0)
;__mux2_driver.c, 102 :: 		hal_gpio_intSet(0);
0x0936	0x2000    MOVS	R0, #0
0x0938	0x4C34    LDR	R4, [PC, #208]
0x093A	0x6824    LDR	R4, [R4, #0]
0x093C	0x47A0    BLX	R4
;__mux2_driver.c, 103 :: 		hal_gpio_pwmSet(0);
0x093E	0x2000    MOVS	R0, #0
0x0940	0x4C33    LDR	R4, [PC, #204]
0x0942	0x6824    LDR	R4, [R4, #0]
0x0944	0x47A0    BLX	R4
;__mux2_driver.c, 104 :: 		hal_gpio_rstSet(1);
0x0946	0x2001    MOVS	R0, #1
0x0948	0x4C32    LDR	R4, [PC, #200]
0x094A	0x6824    LDR	R4, [R4, #0]
0x094C	0x47A0    BLX	R4
;__mux2_driver.c, 105 :: 		}
0x094E	0xE058    B	L_mux2_activeMuxChannel3
L_mux2_activeMuxChannel2:
;__mux2_driver.c, 106 :: 		else if(ch == _MUX2_CHANNEL_S3)
; ch start address is: 0 (R0)
0x0950	0x2802    CMP	R0, #2
0x0952	0xD10C    BNE	L_mux2_activeMuxChannel4
; ch end address is: 0 (R0)
;__mux2_driver.c, 108 :: 		hal_gpio_intSet(0);
0x0954	0x2000    MOVS	R0, #0
0x0956	0x4C2D    LDR	R4, [PC, #180]
0x0958	0x6824    LDR	R4, [R4, #0]
0x095A	0x47A0    BLX	R4
;__mux2_driver.c, 109 :: 		hal_gpio_pwmSet(1);
0x095C	0x2001    MOVS	R0, #1
0x095E	0x4C2C    LDR	R4, [PC, #176]
0x0960	0x6824    LDR	R4, [R4, #0]
0x0962	0x47A0    BLX	R4
;__mux2_driver.c, 110 :: 		hal_gpio_rstSet(0);
0x0964	0x2000    MOVS	R0, #0
0x0966	0x4C2B    LDR	R4, [PC, #172]
0x0968	0x6824    LDR	R4, [R4, #0]
0x096A	0x47A0    BLX	R4
;__mux2_driver.c, 111 :: 		}
0x096C	0xE049    B	L_mux2_activeMuxChannel5
L_mux2_activeMuxChannel4:
;__mux2_driver.c, 112 :: 		else if(ch == _MUX2_CHANNEL_S4)
; ch start address is: 0 (R0)
0x096E	0x2803    CMP	R0, #3
0x0970	0xD10C    BNE	L_mux2_activeMuxChannel6
; ch end address is: 0 (R0)
;__mux2_driver.c, 114 :: 		hal_gpio_intSet(0);
0x0972	0x2000    MOVS	R0, #0
0x0974	0x4C25    LDR	R4, [PC, #148]
0x0976	0x6824    LDR	R4, [R4, #0]
0x0978	0x47A0    BLX	R4
;__mux2_driver.c, 115 :: 		hal_gpio_pwmSet(1);
0x097A	0x2001    MOVS	R0, #1
0x097C	0x4C24    LDR	R4, [PC, #144]
0x097E	0x6824    LDR	R4, [R4, #0]
0x0980	0x47A0    BLX	R4
;__mux2_driver.c, 116 :: 		hal_gpio_rstSet(1);
0x0982	0x2001    MOVS	R0, #1
0x0984	0x4C23    LDR	R4, [PC, #140]
0x0986	0x6824    LDR	R4, [R4, #0]
0x0988	0x47A0    BLX	R4
;__mux2_driver.c, 117 :: 		}
0x098A	0xE03A    B	L_mux2_activeMuxChannel7
L_mux2_activeMuxChannel6:
;__mux2_driver.c, 118 :: 		else if(ch == _MUX2_CHANNEL_S5)
; ch start address is: 0 (R0)
0x098C	0x2804    CMP	R0, #4
0x098E	0xD10C    BNE	L_mux2_activeMuxChannel8
; ch end address is: 0 (R0)
;__mux2_driver.c, 120 :: 		hal_gpio_intSet(1);
0x0990	0x2001    MOVS	R0, #1
0x0992	0x4C1E    LDR	R4, [PC, #120]
0x0994	0x6824    LDR	R4, [R4, #0]
0x0996	0x47A0    BLX	R4
;__mux2_driver.c, 121 :: 		hal_gpio_pwmSet(0);
0x0998	0x2000    MOVS	R0, #0
0x099A	0x4C1D    LDR	R4, [PC, #116]
0x099C	0x6824    LDR	R4, [R4, #0]
0x099E	0x47A0    BLX	R4
;__mux2_driver.c, 122 :: 		hal_gpio_rstSet(0);
0x09A0	0x2000    MOVS	R0, #0
0x09A2	0x4C1C    LDR	R4, [PC, #112]
0x09A4	0x6824    LDR	R4, [R4, #0]
0x09A6	0x47A0    BLX	R4
;__mux2_driver.c, 123 :: 		}
0x09A8	0xE02B    B	L_mux2_activeMuxChannel9
L_mux2_activeMuxChannel8:
;__mux2_driver.c, 124 :: 		else if(ch == _MUX2_CHANNEL_S6)
; ch start address is: 0 (R0)
0x09AA	0x2805    CMP	R0, #5
0x09AC	0xD10C    BNE	L_mux2_activeMuxChannel10
; ch end address is: 0 (R0)
;__mux2_driver.c, 126 :: 		hal_gpio_intSet(1);
0x09AE	0x2001    MOVS	R0, #1
0x09B0	0x4C16    LDR	R4, [PC, #88]
0x09B2	0x6824    LDR	R4, [R4, #0]
0x09B4	0x47A0    BLX	R4
;__mux2_driver.c, 127 :: 		hal_gpio_pwmSet(0);
0x09B6	0x2000    MOVS	R0, #0
0x09B8	0x4C15    LDR	R4, [PC, #84]
0x09BA	0x6824    LDR	R4, [R4, #0]
0x09BC	0x47A0    BLX	R4
;__mux2_driver.c, 128 :: 		hal_gpio_rstSet(1);
0x09BE	0x2001    MOVS	R0, #1
0x09C0	0x4C14    LDR	R4, [PC, #80]
0x09C2	0x6824    LDR	R4, [R4, #0]
0x09C4	0x47A0    BLX	R4
;__mux2_driver.c, 129 :: 		}
0x09C6	0xE01C    B	L_mux2_activeMuxChannel11
L_mux2_activeMuxChannel10:
;__mux2_driver.c, 130 :: 		else if(ch == _MUX2_CHANNEL_S7)
; ch start address is: 0 (R0)
0x09C8	0x2806    CMP	R0, #6
0x09CA	0xD10C    BNE	L_mux2_activeMuxChannel12
; ch end address is: 0 (R0)
;__mux2_driver.c, 132 :: 		hal_gpio_intSet(1);
0x09CC	0x2001    MOVS	R0, #1
0x09CE	0x4C0F    LDR	R4, [PC, #60]
0x09D0	0x6824    LDR	R4, [R4, #0]
0x09D2	0x47A0    BLX	R4
;__mux2_driver.c, 133 :: 		hal_gpio_pwmSet(1);
0x09D4	0x2001    MOVS	R0, #1
0x09D6	0x4C0E    LDR	R4, [PC, #56]
0x09D8	0x6824    LDR	R4, [R4, #0]
0x09DA	0x47A0    BLX	R4
;__mux2_driver.c, 134 :: 		hal_gpio_rstSet(0);
0x09DC	0x2000    MOVS	R0, #0
0x09DE	0x4C0D    LDR	R4, [PC, #52]
0x09E0	0x6824    LDR	R4, [R4, #0]
0x09E2	0x47A0    BLX	R4
;__mux2_driver.c, 135 :: 		}
0x09E4	0xE00D    B	L_mux2_activeMuxChannel13
L_mux2_activeMuxChannel12:
;__mux2_driver.c, 136 :: 		else if(ch == _MUX2_CHANNEL_S8)
; ch start address is: 0 (R0)
0x09E6	0x2807    CMP	R0, #7
0x09E8	0xD10B    BNE	L_mux2_activeMuxChannel14
; ch end address is: 0 (R0)
;__mux2_driver.c, 138 :: 		hal_gpio_intSet(1);
0x09EA	0x2001    MOVS	R0, #1
0x09EC	0x4C07    LDR	R4, [PC, #28]
0x09EE	0x6824    LDR	R4, [R4, #0]
0x09F0	0x47A0    BLX	R4
;__mux2_driver.c, 139 :: 		hal_gpio_pwmSet(1);
0x09F2	0x2001    MOVS	R0, #1
0x09F4	0x4C06    LDR	R4, [PC, #24]
0x09F6	0x6824    LDR	R4, [R4, #0]
0x09F8	0x47A0    BLX	R4
;__mux2_driver.c, 140 :: 		hal_gpio_rstSet(1);
0x09FA	0x2001    MOVS	R0, #1
0x09FC	0x4C05    LDR	R4, [PC, #20]
0x09FE	0x6824    LDR	R4, [R4, #0]
0x0A00	0x47A0    BLX	R4
;__mux2_driver.c, 141 :: 		}
L_mux2_activeMuxChannel14:
L_mux2_activeMuxChannel13:
L_mux2_activeMuxChannel11:
L_mux2_activeMuxChannel9:
L_mux2_activeMuxChannel7:
L_mux2_activeMuxChannel5:
L_mux2_activeMuxChannel3:
L_mux2_activeMuxChannel1:
;__mux2_driver.c, 142 :: 		}
L_end_mux2_activeMuxChannel:
0x0A02	0xF8DDE000  LDR	LR, [SP, #0]
0x0A06	0xB001    ADD	SP, SP, #4
0x0A08	0x4770    BX	LR
0x0A0A	0xBF00    NOP
0x0A0C	0x00102000  	__mux2_driver_hal_gpio_intSet+0
0x0A10	0x000C2000  	__mux2_driver_hal_gpio_pwmSet+0
0x0A14	0x00082000  	__mux2_driver_hal_gpio_rstSet+0
; end of _mux2_activeMuxChannel
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x0BC0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x0BC2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x0BC6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0BCA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x0BCE	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0BD0	0xB001    ADD	SP, SP, #4
0x0BD2	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x0CB8	0xB081    SUB	SP, SP, #4
0x0CBA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0CBE	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0CC0	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x0CC2	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CC4	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x0CC6	0xF64B3080  MOVW	R0, #48000
0x0CCA	0x4281    CMP	R1, R0
0x0CCC	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x0CCE	0x4846    LDR	R0, [PC, #280]
0x0CD0	0x6800    LDR	R0, [R0, #0]
0x0CD2	0xF0400102  ORR	R1, R0, #2
0x0CD6	0x4844    LDR	R0, [PC, #272]
0x0CD8	0x6001    STR	R1, [R0, #0]
0x0CDA	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CDC	0xF64550C0  MOVW	R0, #24000
0x0CE0	0x4281    CMP	R1, R0
0x0CE2	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x0CE4	0x4840    LDR	R0, [PC, #256]
0x0CE6	0x6800    LDR	R0, [R0, #0]
0x0CE8	0xF0400101  ORR	R1, R0, #1
0x0CEC	0x483E    LDR	R0, [PC, #248]
0x0CEE	0x6001    STR	R1, [R0, #0]
0x0CF0	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x0CF2	0x483D    LDR	R0, [PC, #244]
0x0CF4	0x6801    LDR	R1, [R0, #0]
0x0CF6	0xF06F0007  MVN	R0, #7
0x0CFA	0x4001    ANDS	R1, R0
0x0CFC	0x483A    LDR	R0, [PC, #232]
0x0CFE	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x0D00	0xF7FFFEAE  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x0D04	0x4839    LDR	R0, [PC, #228]
0x0D06	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x0D08	0x4839    LDR	R0, [PC, #228]
0x0D0A	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x0D0C	0x4839    LDR	R0, [PC, #228]
0x0D0E	0xEA020100  AND	R1, R2, R0, LSL #0
0x0D12	0x4839    LDR	R0, [PC, #228]
0x0D14	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x0D16	0xF0020001  AND	R0, R2, #1
0x0D1A	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0D1C	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0D1E	0x4836    LDR	R0, [PC, #216]
0x0D20	0x6800    LDR	R0, [R0, #0]
0x0D22	0xF0000002  AND	R0, R0, #2
0x0D26	0x2800    CMP	R0, #0
0x0D28	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x0D2A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0D2C	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x0D2E	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0D30	0xF4023080  AND	R0, R2, #65536
0x0D34	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x0D36	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0D38	0x482F    LDR	R0, [PC, #188]
0x0D3A	0x6800    LDR	R0, [R0, #0]
0x0D3C	0xF4003000  AND	R0, R0, #131072
0x0D40	0x2800    CMP	R0, #0
0x0D42	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x0D44	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0D46	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x0D48	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0D4A	0xF0025080  AND	R0, R2, #268435456
0x0D4E	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x0D50	0x4829    LDR	R0, [PC, #164]
0x0D52	0x6800    LDR	R0, [R0, #0]
0x0D54	0xF0405180  ORR	R1, R0, #268435456
0x0D58	0x4827    LDR	R0, [PC, #156]
0x0D5A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0D5C	0x4826    LDR	R0, [PC, #152]
0x0D5E	0x6800    LDR	R0, [R0, #0]
0x0D60	0xF0005000  AND	R0, R0, #536870912
0x0D64	0x2800    CMP	R0, #0
0x0D66	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x0D68	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0D6A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0D6C	0xF0026080  AND	R0, R2, #67108864
0x0D70	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x0D72	0x4821    LDR	R0, [PC, #132]
0x0D74	0x6800    LDR	R0, [R0, #0]
0x0D76	0xF0406180  ORR	R1, R0, #67108864
0x0D7A	0x481F    LDR	R0, [PC, #124]
0x0D7C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0D7E	0x4611    MOV	R1, R2
0x0D80	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0D82	0x481D    LDR	R0, [PC, #116]
0x0D84	0x6800    LDR	R0, [R0, #0]
0x0D86	0xF0006000  AND	R0, R0, #134217728
0x0D8A	0x2800    CMP	R0, #0
0x0D8C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x0D8E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0D90	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x0D92	0x4611    MOV	R1, R2
0x0D94	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0D96	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0D9A	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x0D9C	0x4816    LDR	R0, [PC, #88]
0x0D9E	0x6800    LDR	R0, [R0, #0]
0x0DA0	0xF0407180  ORR	R1, R0, #16777216
0x0DA4	0x4814    LDR	R0, [PC, #80]
0x0DA6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0DA8	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x0DAA	0x4813    LDR	R0, [PC, #76]
0x0DAC	0x6800    LDR	R0, [R0, #0]
0x0DAE	0xF0007000  AND	R0, R0, #33554432
0x0DB2	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x0DB4	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x0DB6	0x460A    MOV	R2, R1
0x0DB8	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x0DBA	0x480C    LDR	R0, [PC, #48]
0x0DBC	0x6800    LDR	R0, [R0, #0]
0x0DBE	0xF000010C  AND	R1, R0, #12
0x0DC2	0x0090    LSLS	R0, R2, #2
0x0DC4	0xF000000C  AND	R0, R0, #12
0x0DC8	0x4281    CMP	R1, R0
0x0DCA	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0DCC	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x0DCE	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD2	0xB001    ADD	SP, SP, #4
0x0DD4	0x4770    BX	LR
0x0DD6	0xBF00    NOP
0x0DD8	0x00810501  	#83951745
0x0DDC	0x8402001D  	#1934338
0x0DE0	0x06440001  	#67140
0x0DE4	0x19400001  	#72000
0x0DE8	0x20004002  	FLASH_ACR+0
0x0DEC	0x10044002  	RCC_CFGR+0
0x0DF0	0x102C4002  	RCC_CFGR2+0
0x0DF4	0xFFFF000F  	#1048575
0x0DF8	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x0A60	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x0A62	0x4815    LDR	R0, [PC, #84]
0x0A64	0x6800    LDR	R0, [R0, #0]
0x0A66	0xF0400101  ORR	R1, R0, #1
0x0A6A	0x4813    LDR	R0, [PC, #76]
0x0A6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x0A6E	0x4913    LDR	R1, [PC, #76]
0x0A70	0x4813    LDR	R0, [PC, #76]
0x0A72	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x0A74	0x4810    LDR	R0, [PC, #64]
0x0A76	0x6801    LDR	R1, [R0, #0]
0x0A78	0x4812    LDR	R0, [PC, #72]
0x0A7A	0x4001    ANDS	R1, R0
0x0A7C	0x480E    LDR	R0, [PC, #56]
0x0A7E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x0A80	0x480D    LDR	R0, [PC, #52]
0x0A82	0x6801    LDR	R1, [R0, #0]
0x0A84	0xF46F2080  MVN	R0, #262144
0x0A88	0x4001    ANDS	R1, R0
0x0A8A	0x480B    LDR	R0, [PC, #44]
0x0A8C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x0A8E	0x480C    LDR	R0, [PC, #48]
0x0A90	0x6801    LDR	R1, [R0, #0]
0x0A92	0xF46F00FE  MVN	R0, #8323072
0x0A96	0x4001    ANDS	R1, R0
0x0A98	0x4809    LDR	R0, [PC, #36]
0x0A9A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x0A9C	0x4806    LDR	R0, [PC, #24]
0x0A9E	0x6801    LDR	R1, [R0, #0]
0x0AA0	0xF06F50A0  MVN	R0, #335544320
0x0AA4	0x4001    ANDS	R1, R0
0x0AA6	0x4804    LDR	R0, [PC, #16]
0x0AA8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x0AAA	0xF04F0100  MOV	R1, #0
0x0AAE	0x4806    LDR	R0, [PC, #24]
0x0AB0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x0AB2	0xB001    ADD	SP, SP, #4
0x0AB4	0x4770    BX	LR
0x0AB6	0xBF00    NOP
0x0AB8	0x10004002  	RCC_CR+0
0x0ABC	0x0000F0FF  	#-251723776
0x0AC0	0x10044002  	RCC_CFGR+0
0x0AC4	0xFFFFFEF6  	#-17367041
0x0AC8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x0C88	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x0C8A	0x4902    LDR	R1, [PC, #8]
0x0C8C	0x4802    LDR	R0, [PC, #8]
0x0C8E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x0C90	0xB001    ADD	SP, SP, #4
0x0C92	0x4770    BX	LR
0x0C94	0x19400001  	#72000
0x0C98	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x0C80	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x0C82	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x0C84	0xB001    ADD	SP, SP, #4
0x0C86	0x4770    BX	LR
; end of ___GenExcept
0x0E5C	0xB500    PUSH	(R14)
0x0E5E	0xF8DFB010  LDR	R11, [PC, #16]
0x0E62	0xF8DFA010  LDR	R10, [PC, #16]
0x0E66	0xF7FFFEED  BL	3140
0x0E6A	0xBD00    POP	(R15)
0x0E6C	0x4770    BX	LR
0x0E6E	0xBF00    NOP
0x0E70	0x00002000  	#536870912
0x0E74	0x00142000  	#536870932
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x0DFC	0x000004D1 ;__MIKROBUS1_GPIO+0
0x0E00	0x000004DD ;__MIKROBUS1_GPIO+4
0x0E04	0x000008C1 ;__MIKROBUS1_GPIO+8
0x0E08	0x000008B5 ;__MIKROBUS1_GPIO+12
0x0E0C	0x00000891 ;__MIKROBUS1_GPIO+16
0x0E10	0x0000089D ;__MIKROBUS1_GPIO+20
0x0E14	0x000008A9 ;__MIKROBUS1_GPIO+24
0x0E18	0x00000411 ;__MIKROBUS1_GPIO+28
0x0E1C	0x0000044D ;__MIKROBUS1_GPIO+32
0x0E20	0x00000459 ;__MIKROBUS1_GPIO+36
0x0E24	0x00000435 ;__MIKROBUS1_GPIO+40
0x0E28	0x00000441 ;__MIKROBUS1_GPIO+44
0x0E2C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x0E30	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x0E34	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x0E38	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x0E3C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x0E40	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x0E44	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x0E48	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x0E4C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x0E50	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x0E54	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x0E58	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC     [500]    _GPIO_Config
0x03D0      [24]    _GPIO_Digital_Input
0x03E8      [28]    _GPIO_Digital_Output
0x0404      [12]    easymx_v7_STM32F107VC__setAN_2
0x0410      [12]    easymx_v7_STM32F107VC__setINT_1
0x041C      [12]    easymx_v7_STM32F107VC__setCS_2
0x0428      [12]    easymx_v7_STM32F107VC__setRST_2
0x0434      [12]    easymx_v7_STM32F107VC__setSCL_1
0x0440      [12]    easymx_v7_STM32F107VC__setSDA_1
0x044C      [12]    easymx_v7_STM32F107VC__setRX_1
0x0458      [12]    easymx_v7_STM32F107VC__setTX_1
0x0464      [12]    easymx_v7_STM32F107VC__setSCK_2
0x0470      [12]    easymx_v7_STM32F107VC__setTX_2
0x047C      [12]    easymx_v7_STM32F107VC__setRX_2
0x0488      [12]    easymx_v7_STM32F107VC__setSDA_2
0x0494      [12]    easymx_v7_STM32F107VC__setSCL_2
0x04A0      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x04AC      [12]    easymx_v7_STM32F107VC__setMISO_2
0x04B8      [12]    easymx_v7_STM32F107VC__setINT_2
0x04C4      [12]    easymx_v7_STM32F107VC__setPWM_2
0x04D0      [12]    easymx_v7_STM32F107VC__setAN_1
0x04DC      [12]    easymx_v7_STM32F107VC__setRST_1
0x04E8      [56]    __mux2_driver_hal_gpioMap
0x0520     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x06D8     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x0890      [12]    easymx_v7_STM32F107VC__setMISO_1
0x089C      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x08A8      [12]    easymx_v7_STM32F107VC__setPWM_1
0x08B4      [12]    easymx_v7_STM32F107VC__setSCK_1
0x08C0      [12]    easymx_v7_STM32F107VC__setCS_1
0x08CC      [66]    _mikrobus_gpioInit
0x0910     [264]    _mux2_activeMuxChannel
0x0A18      [24]    _Delay_100ms
0x0A30      [18]    _mux2_gpioDriverInit
0x0A44      [28]    _mux2_deviceEnable
0x0A60     [108]    __Lib_System_105_107_SystemClockSetDefault
0x0AD0     [238]    _applicationTask
0x0BC0      [20]    ___CC2DW
0x0BD8      [76]    _systemInit
0x0C24      [32]    _applicationInit
0x0C44      [58]    ___FillZeros
0x0C80       [8]    ___GenExcept
0x0C88      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0C9C      [28]    _main
0x0CB8     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __mux2_driver_hal_gpio_csSet
0x20000008       [4]    __mux2_driver_hal_gpio_rstSet
0x2000000C       [4]    __mux2_driver_hal_gpio_pwmSet
0x20000010       [4]    __mux2_driver_hal_gpio_intSet
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0DFC      [96]    __MIKROBUS1_GPIO
