# Vortex DOT8 æŒ‡ä»¤ ASIC ç»¼åˆæŒ‡å—

æœ¬æŒ‡å—ä»‹ç»å¦‚ä½•å¯¹æ·»åŠ äº† DOT8 æŒ‡ä»¤çš„ Vortex RTL ä»£ç è¿›è¡Œ ASIC ç»¼åˆã€‚

## å‰ææ¡ä»¶

ç¡®è®¤ä½ å·²ç»å®Œæˆäº†ä»¥ä¸‹ä¿®æ”¹ï¼š
- âœ… ä¿®æ”¹äº† `hw/rtl/VX_gpu_pkg.vh` (æ·»åŠ  `INST_ALU_DOT8`)
- âœ… ä¿®æ”¹äº† `hw/rtl/VX_config.vh` (å®šä¹‰ `LATENCY_DOT8`)
- âœ… ä¿®æ”¹äº† `hw/rtl/VX_trace_pkg.vh` (æ·»åŠ  DOT8 trace)
- âœ… ä¿®æ”¹äº† `hw/rtl/core/VX_decode.sv` (è§£ç  DOT8 æŒ‡ä»¤)
- âœ… åˆ›å»ºäº† `hw/rtl/core/VX_alu_dot8.sv` (DOT8 æ‰§è¡Œå•å…ƒ)
- âœ… ä¿®æ”¹äº† `hw/rtl/core/VX_alu_unit.sv` (é›†æˆ DOT8 å•å…ƒ)

## æ–¹æ³• 1: ä½¿ç”¨ Yosysï¼ˆå¼€æºæ–¹æ¡ˆï¼ŒæŽ¨èæ–°æ‰‹ï¼‰

Yosys æ˜¯ä¸€ä¸ªå¼€æºçš„ç»¼åˆå·¥å…·ï¼Œé€‚åˆå¿«é€ŸéªŒè¯å’Œå­¦ä¹ ã€‚

### æ­¥éª¤ 1: å‡†å¤‡çŽ¯å¢ƒ

```bash
cd /home/kejunwu/vortex
source build/ci/toolchain_env.sh
```

### æ­¥éª¤ 2: é…ç½®ç»¼åˆå‚æ•°

```bash
cd hw/syn/yosys
```

ä½ å¯ä»¥é…ç½®ä»¥ä¸‹å‚æ•°ï¼š
- `NUM_CORES`: æ ¸å¿ƒæ•°é‡ï¼ˆ1, 2, 4, 8, 16, 32ï¼‰
- `TOP_LEVEL_ENTITY`: é¡¶å±‚æ¨¡å—åï¼ˆé»˜è®¤æ˜¯ Vortexï¼‰
- `PREFIX`: æž„å»ºè¾“å‡ºç›®å½•å‰ç¼€

### æ­¥éª¤ 3: ç”Ÿæˆæºæ–‡ä»¶åˆ—è¡¨

é¦–å…ˆç”ŸæˆåŒ…å«ä½ çš„ DOT8 æ¨¡å—çš„æºæ–‡ä»¶åˆ—è¡¨ï¼š

```bash
# å•æ ¸é…ç½®
PREFIX=build_dot8_1c NUM_CORES=1 make gen-sources

# æŸ¥çœ‹ç”Ÿæˆçš„æºæ–‡ä»¶åˆ—è¡¨
ls -la build_dot8_1c/
cat build_dot8_1c/sources.txt | grep -i dot8
```

ç¡®è®¤ `VX_alu_dot8.sv` åœ¨æºæ–‡ä»¶åˆ—è¡¨ä¸­ã€‚

### æ­¥éª¤ 4: SystemVerilog è½¬æ¢ä¸º Verilog

Yosys éœ€è¦å°† SystemVerilog è½¬æ¢ä¸ºæ ‡å‡† Verilogï¼š

```bash
# è½¬æ¢ SV åˆ° V
PREFIX=build_dot8_1c NUM_CORES=1 make sv2v

# æ£€æŸ¥è½¬æ¢åŽçš„æ–‡ä»¶
ls -la build_dot8_1c/project.v
```

### æ­¥éª¤ 5: è¿è¡Œç»¼åˆ

```bash
# å®Œæ•´ç»¼åˆæµç¨‹ï¼ˆæŽ¨èï¼‰
PREFIX=build_dot8_1c NUM_CORES=1 make build

# æˆ–è€…åˆ†æ­¥æ‰§è¡Œï¼š
# ä»…åš elaborationï¼ˆå¿«é€Ÿæ£€æŸ¥ï¼‰
PREFIX=build_dot8_1c NUM_CORES=1 make elaborate

# å®Œæ•´ç»¼åˆ
PREFIX=build_dot8_1c NUM_CORES=1 make synthesis
```

### æ­¥éª¤ 6: æŸ¥çœ‹ç»¼åˆç»“æžœ

```bash
cd build_dot8_1c

# æŸ¥çœ‹ç»¼åˆæ—¥å¿—
less synth.log

# æŸ¥çœ‹é¢ç§¯æŠ¥å‘Š
grep -i "area" synth.log

# æŸ¥çœ‹èµ„æºä½¿ç”¨
grep -i "Number of" synth.log

# æŸ¥çœ‹ç”Ÿæˆçš„ç½‘è¡¨
ls -lh *.v
```

### æ­¥éª¤ 7: ä¸åŒé…ç½®çš„ç»¼åˆ

æµ‹è¯•ä¸åŒæ ¸å¿ƒé…ç½®ä¸‹çš„ DOT8 æ€§èƒ½ï¼š

```bash
cd /home/kejunwu/vortex/hw/syn/yosys

# 1 æ ¸å¿ƒ
PREFIX=build_dot8_1c NUM_CORES=1 make build > synthesis_1c.log 2>&1 &

# 2 æ ¸å¿ƒ
PREFIX=build_dot8_2c NUM_CORES=2 make build > synthesis_2c.log 2>&1 &

# 4 æ ¸å¿ƒ
PREFIX=build_dot8_4c NUM_CORES=4 make build > synthesis_4c.log 2>&1 &

# æ£€æŸ¥è¿›ç¨‹
jobs
```

---

## æ–¹æ³• 2: ä½¿ç”¨ Synopsys Design Compilerï¼ˆå•†ä¸šå·¥å…·ï¼Œæ›´ç²¾ç¡®ï¼‰

å¦‚æžœä½ æœ‰ Synopsys DC çš„è®¿é—®æƒé™ï¼Œè¿™æ˜¯å·¥ä¸šçº§çš„ ASIC ç»¼åˆæ–¹æ¡ˆã€‚

### æ­¥éª¤ 1: å‡†å¤‡çŽ¯å¢ƒ

```bash
cd /home/kejunwu/vortex/hw/syn/synopsys

# ç¡®è®¤ DC çŽ¯å¢ƒ
which dc_shell
dc_shell -version
```

### æ­¥éª¤ 2: æ£€æŸ¥å·¥è‰ºåº“

ç¼–è¾‘ `esyn.tcl` æˆ– `syn.tcl`ï¼Œç¡®è®¤å·¥è‰ºåº“è·¯å¾„æ­£ç¡®ï¼š

```tcl
# æŸ¥çœ‹å½“å‰é…ç½®çš„å·¥è‰ºåº“
cat esyn.tcl | grep target_library
```

é»˜è®¤ä½¿ç”¨ NanGate 15nm å¼€æº PDKï¼š
```tcl
set target_library [concat ./NanGate_15nm_OCL.db]
```

### æ­¥éª¤ 3: å‡†å¤‡æºæ–‡ä»¶åˆ—è¡¨

ä½ éœ€è¦ç¡®ä¿æ‰€æœ‰æºæ–‡ä»¶ï¼ˆåŒ…æ‹¬ `VX_alu_dot8.sv`ï¼‰è¢«åŒ…å«åœ¨ Verilog æ–‡ä»¶åˆ—è¡¨ä¸­ã€‚

ä½¿ç”¨è„šæœ¬ç”Ÿæˆæºæ–‡ä»¶åˆ—è¡¨ï¼š

```bash
cd /home/kejunwu/vortex/hw/scripts
./gen_sources.sh -P "-DNUM_CORES=1 -I../rtl -I../rtl/libs -I../rtl/interfaces -I../rtl/core" -Csources_dir -Osources.txt
```

æˆ–è€…æ‰‹åŠ¨ä¿®æ”¹ `esyn.tcl` ä¸­çš„ `$verilog_files` åˆ—è¡¨ã€‚

### æ­¥éª¤ 4: è¿è¡Œç»¼åˆ

```bash
cd /home/kejunwu/vortex/hw/syn/synopsys

# æ¸…ç†ä¹‹å‰çš„æž„å»º
make clean

# è¿è¡Œ DC ç»¼åˆ
make dc
```

è¿™å°†æ‰§è¡Œï¼š
- åˆ†æž (analyze)
- ç²¾åŒ– (elaborate)
- é“¾æŽ¥ (link)
- çº¦æŸè®¾ç½®
- ç¼–è¯‘ä¼˜åŒ– (compile_ultra)
- ç”ŸæˆæŠ¥å‘Š

### æ­¥éª¤ 5: æŸ¥çœ‹ç»¼åˆæŠ¥å‘Š

ç»¼åˆå®ŒæˆåŽï¼ŒæŸ¥çœ‹æŠ¥å‘Šï¼š

```bash
# æŸ¥çœ‹ç»¼åˆæ—¥å¿—
less vortex_syn.log

# æŸ¥çœ‹ç”Ÿæˆçš„æŠ¥å‘Š
ls -la rpt/

# é¢ç§¯æŠ¥å‘Š
cat rpt/*area*.rpt

# æ—¶åºæŠ¥å‘Š
cat rpt/*timing*.rpt

# åŠŸè€—æŠ¥å‘Š
cat rpt/*power*.rpt

# QoR (Quality of Results) æŠ¥å‘Š
grep -A 20 "Design :" vortex_syn.log
```

### æ­¥éª¤ 6: æ£€æŸ¥ DOT8 å•å…ƒ

åœ¨æŠ¥å‘Šä¸­æœç´¢ä½ çš„ DOT8 æ¨¡å—ï¼š

```bash
# åœ¨å±‚æ¬¡ç»“æž„æŠ¥å‘Šä¸­æŸ¥æ‰¾
grep -i "dot8" vortex_syn.log
grep -i "dot8" rpt/*.rpt

# æŸ¥çœ‹å®žä¾‹åŒ–
grep -i "VX_alu_dot8" vortex_syn.log
```

### æ­¥éª¤ 7: æŸ¥çœ‹ç”Ÿæˆçš„ç½‘è¡¨

```bash
# æŸ¥çœ‹é—¨çº§ç½‘è¡¨
ls -lh Vortex.netlist.v

# æ£€æŸ¥ DOT8 é€»è¾‘
grep -A 10 "dot8" Vortex.netlist.v
```

### æ­¥éª¤ 8: æ—¶åºçº¦æŸè°ƒæ•´

å¦‚æžœæ—¶åºä¸æ»¡è¶³ï¼Œç¼–è¾‘ `esyn.tcl` è°ƒæ•´æ—¶é’Ÿé¢‘çŽ‡ï¼š

```tcl
# é™ä½Žé¢‘çŽ‡ä»¥æ»¡è¶³æ—¶åº
set clk_freq 0.2  # åŽŸæ¥æ˜¯ 0.4 (400MHz -> 200MHz)
```

---

## æ–¹æ³• 3: å¿«é€Ÿé¢ç§¯ä¼°ç®—ï¼ˆä½¿ç”¨ Yosys statï¼‰

å¦‚æžœåªæƒ³å¿«é€Ÿè¯„ä¼° DOT8 å•å…ƒçš„é¢ç§¯å¼€é”€ï¼š

```bash
cd /home/kejunwu/vortex/hw/syn/yosys

# åªå¯¹ DOT8 æ¨¡å—è¿›è¡Œç»¼åˆ
cat > synth_dot8_only.sh << 'EOF'
#!/bin/bash
yosys -p "
    read_verilog -sv ../../rtl/core/VX_alu_dot8.sv
    read_verilog -sv ../../rtl/VX_define.vh
    read_verilog -sv ../../rtl/VX_gpu_pkg.vh
    hierarchy -check -top VX_alu_dot8
    proc
    opt
    stat
"
EOF

chmod +x synth_dot8_only.sh
./synth_dot8_only.sh
```

---

## ç»¼åˆç»“æžœå¯¹æ¯”åˆ†æž

### 1. å¯¹æ¯”åŸºçº¿å’Œ DOT8 ç‰ˆæœ¬

ä¸ºäº†è¯„ä¼° DOT8 çš„ç¡¬ä»¶å¼€é”€ï¼Œå¯¹æ¯”ä¸¤ä¸ªç‰ˆæœ¬ï¼š

```bash
# ç»¼åˆæ²¡æœ‰ DOT8 çš„åŸºçº¿ç‰ˆæœ¬ï¼ˆæ³¨é‡ŠæŽ‰ DOT8 ä»£ç ï¼‰
PREFIX=build_baseline NUM_CORES=1 make build > baseline.log 2>&1

# ç»¼åˆæœ‰ DOT8 çš„ç‰ˆæœ¬
PREFIX=build_dot8 NUM_CORES=1 make build > dot8.log 2>&1

# å¯¹æ¯”é¢ç§¯
grep "Chip area" baseline.log
grep "Chip area" dot8.log
```

### 2. æå–å…³é”®æŒ‡æ ‡

åˆ›å»ºä¸€ä¸ªè„šæœ¬æ¥æå–å…³é”®æŒ‡æ ‡ï¼š

```bash
cat > extract_metrics.sh << 'EOF'
#!/bin/bash
LOG_FILE=$1
echo "=== Synthesis Metrics for $LOG_FILE ==="
echo ""
echo "Area:"
grep -i "chip area\|total area" $LOG_FILE | head -5
echo ""
echo "Cell Count:"
grep -i "number of cells" $LOG_FILE
echo ""
echo "Critical Path:"
grep -i "critical path\|slack\|wns" $LOG_FILE | head -3
echo ""
echo "Power:"
grep -i "total power\|dynamic power\|leakage power" $LOG_FILE | head -3
EOF

chmod +x extract_metrics.sh
./extract_metrics.sh build_dot8_1c/synth.log
```

### 3. å¤šæ ¸é…ç½®å¯¹æ¯”

```bash
# ç”Ÿæˆå¯¹æ¯”è¡¨æ ¼
cat > compare_results.sh << 'EOF'
#!/bin/bash
echo "Cores | Area (umÂ²) | Cells | Critical Path (ns)"
echo "------|------------|-------|-------------------"
for cores in 1 2 4; do
    LOG="build_dot8_${cores}c/synth.log"
    if [ -f "$LOG" ]; then
        AREA=$(grep -i "chip area" $LOG | awk '{print $4}')
        CELLS=$(grep -i "number of cells" $LOG | awk '{print $5}')
        CP=$(grep -i "critical path" $LOG | awk '{print $4}')
        echo "$cores | $AREA | $CELLS | $CP"
    fi
done
EOF

chmod +x compare_results.sh
./compare_results.sh
```

---

## å¸¸è§é—®é¢˜æŽ’æŸ¥

### é—®é¢˜ 1: æ‰¾ä¸åˆ° VX_alu_dot8.sv

**ç—‡çŠ¶**: ç»¼åˆæŠ¥é”™ "Cannot find module VX_alu_dot8"

**è§£å†³æ–¹æ¡ˆ**:
```bash
# æ£€æŸ¥æ–‡ä»¶æ˜¯å¦å­˜åœ¨
ls -la /home/kejunwu/vortex/hw/rtl/core/VX_alu_dot8.sv

# æ£€æŸ¥æ˜¯å¦åœ¨æºæ–‡ä»¶åˆ—è¡¨ä¸­
cd hw/syn/yosys
make gen-sources PREFIX=build_test NUM_CORES=1
cat build_test/sources.txt | grep dot8
```

### é—®é¢˜ 2: ç»¼åˆæ—¶åºä¸æ»¡è¶³

**ç—‡çŠ¶**: "Timing violation" æˆ– "Setup time violation"

**è§£å†³æ–¹æ¡ˆ**:
```bash
# æ–¹æ¡ˆ 1: é™ä½Žæ—¶é’Ÿé¢‘çŽ‡
# ç¼–è¾‘ hw/syn/synopsys/esyn.tcl
# set clk_freq 0.2  # é™åˆ° 200MHz

# æ–¹æ¡ˆ 2: å¢žåŠ  DOT8 å»¶è¿Ÿ
# ç¼–è¾‘ hw/rtl/VX_config.vh
# `define LATENCY_DOT8 3  // ä»Ž 2 å¢žåŠ åˆ° 3
```

### é—®é¢˜ 3: é¢ç§¯è¿‡å¤§

**ç—‡çŠ¶**: Area æˆ– Cell count æ˜¾è‘—å¢žåŠ 

**è§£å†³æ–¹æ¡ˆ**:
- ä¼˜åŒ– DOT8 å®žçŽ°ï¼Œä½¿ç”¨æ›´é«˜æ•ˆçš„ä¹˜æ³•å™¨
- è€ƒè™‘èµ„æºå…±äº«
- å‡å°‘æµæ°´çº¿å¯„å­˜å™¨

### é—®é¢˜ 4: è¯­æ³•é”™è¯¯

**ç—‡çŠ¶**: "Syntax error" æˆ– "Parse error"

**è§£å†³æ–¹æ¡ˆ**:
```bash
# ä½¿ç”¨ Verilator è¿›è¡Œè¯­æ³•æ£€æŸ¥
cd /home/kejunwu/vortex
make -C hw/rtl lint

# æˆ–è€…é’ˆå¯¹å•ä¸ªæ–‡ä»¶
verilator --lint-only -Wall \
    -I hw/rtl -I hw/rtl/libs -I hw/rtl/interfaces -I hw/rtl/core \
    hw/rtl/core/VX_alu_dot8.sv
```

---

## æ€§èƒ½è¯„ä¼°

ç»¼åˆå®ŒæˆåŽï¼Œè¯„ä¼° DOT8 æŒ‡ä»¤çš„ç¡¬ä»¶æ•ˆçŽ‡ï¼š

### 1. ç¡¬ä»¶å¼€é”€è¯„ä¼°

```python
# è®¡ç®—ç›¸å¯¹å¼€é”€
baseline_area = X  # ä»Ž baseline.log èŽ·å–
dot8_area = Y      # ä»Ž dot8.log èŽ·å–
overhead = (dot8_area - baseline_area) / baseline_area * 100
print(f"DOT8 é¢ç§¯å¼€é”€: {overhead:.2f}%")
```

### 2. æ€§èƒ½åŠŸè€—æ¯”

```bash
# ä»Žç»¼åˆæŠ¥å‘Šä¸­æå–
# Performance (cycles) æ¥è‡ªä»¿çœŸ
# Power æ¥è‡ªç»¼åˆæŠ¥å‘Š
# è®¡ç®— Performance/Watt
```

### 3. å¯¹æ¯”æŠ¥å‘Šç”Ÿæˆ

åˆ›å»ºä¸€ä¸ª Markdown æŠ¥å‘Šï¼š

```bash
cat > DOT8_Synthesis_Report.md << 'EOF'
# DOT8 ASIC ç»¼åˆæŠ¥å‘Š

## é…ç½®
- å·¥è‰º: NanGate 15nm
- æ ¸å¿ƒæ•°: 1
- æ—¶é’Ÿé¢‘çŽ‡: 400 MHz
- DOT8 å»¶è¿Ÿ: 2 cycles

## ç»¼åˆç»“æžœ

### é¢ç§¯
| ç‰ˆæœ¬ | æ€»é¢ç§¯ (umÂ²) | å•å…ƒæ•° | DOT8 å¼€é”€ |
|------|-------------|--------|-----------|
| Baseline | XXX | XXX | - |
| With DOT8 | XXX | XXX | X.X% |

### æ—¶åº
- å…³é”®è·¯å¾„å»¶è¿Ÿ: X.XX ns
- æ—¶åºè£•é‡: X.XX ns
- æ»¡è¶³æ—¶åºçº¦æŸ: âœ…/âŒ

### åŠŸè€—
- åŠ¨æ€åŠŸè€—: X.XX mW
- é™æ€åŠŸè€—: X.XX mW
- æ€»åŠŸè€—: X.XX mW

## ç»“è®º
DOT8 æŒ‡ä»¤ç¡¬ä»¶å®žçŽ°çš„é¢ç§¯å¼€é”€ä¸º X.X%ï¼Œæ—¶åºæ»¡è¶³ 400MHz æ—¶é’Ÿçº¦æŸ...
EOF
```

---

## ä¸‹ä¸€æ­¥

1. **åŠŸèƒ½éªŒè¯**: ä½¿ç”¨ RTL ä»¿çœŸéªŒè¯ DOT8 ç»¼åˆåŽçš„æ­£ç¡®æ€§
2. **ç‰©ç†è®¾è®¡**: è¿›è¡Œå¸ƒå±€å¸ƒçº¿ (Place & Route)
3. **åŽä»¿çœŸ**: æå–å»¶è¿Ÿè¿›è¡ŒåŽä»¿çœŸ
4. **FPGA åŽŸåž‹**: åœ¨ FPGA ä¸ŠéªŒè¯å®žé™…æ€§èƒ½

---

## æ€»ç»“

æŽ¨èæµç¨‹ï¼š

**åˆå­¦è€…/å¿«é€ŸéªŒè¯**:
```bash
cd hw/syn/yosys
PREFIX=build_dot8_1c NUM_CORES=1 make build
```

**å·¥ä¸šçº§/ç²¾ç¡®ç»“æžœ**:
```bash
cd hw/syn/synopsys
make dc
```

**å®Œæ•´è¯„ä¼°**:
1. ä½¿ç”¨ Yosys å¿«é€Ÿè¿­ä»£ä¼˜åŒ–
2. ä½¿ç”¨ DC èŽ·å¾—ç²¾ç¡®çš„ PPA (Performance, Power, Area) æŒ‡æ ‡
3. å¯¹æ¯”å¤šç§é…ç½®
4. ç”Ÿæˆç»¼åˆæŠ¥å‘Š

ç¥ä½ ç»¼åˆé¡ºåˆ©ï¼ðŸš€
