-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;

entity multi is

	port(
		b0, b1, b2, b3, b4, b5, b6, b7 : in std_logic;
      cin  : in std_logic;
      cout : out std_logic;
      s0, s1, s2, s3, s4, s5, s6, s7 : out std_logic
	);

end multi;