\hypertarget{struct_c_e_c___type_def}{}\section{C\+E\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_e_c___type_def}\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}


Consumer Electronics Control.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{T\+X\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{R\+X\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Consumer Electronics Control. 

Definition at line 301 of file stm32f446xx.\+h.



\subsection{Field Documentation}
\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+GR}{CFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+GR}\hypertarget{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{}\label{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}
C\+EC configuration register, Address offset\+:0x04 

Definition at line 304 of file stm32f446xx.\+h.

\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
C\+EC control register, Address offset\+:0x00 

Definition at line 303 of file stm32f446xx.\+h.

\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}\hypertarget{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{}\label{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}
C\+EC interrupt enable register, Address offset\+:0x14 

Definition at line 308 of file stm32f446xx.\+h.

\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}\hypertarget{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{}\label{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}
C\+EC Interrupt and Status Register, Address offset\+:0x10 

Definition at line 307 of file stm32f446xx.\+h.

\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!R\+X\+DR@{R\+X\+DR}}
\index{R\+X\+DR@{R\+X\+DR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+X\+DR}{RXDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+X\+DR}\hypertarget{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{}\label{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}
C\+EC Rx Data Register, Address offset\+:0x0C 

Definition at line 306 of file stm32f446xx.\+h.

\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!T\+X\+DR@{T\+X\+DR}}
\index{T\+X\+DR@{T\+X\+DR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+X\+DR}{TXDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+X\+DR}\hypertarget{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{}\label{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}
C\+EC Tx data register , Address offset\+:0x08 

Definition at line 305 of file stm32f446xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
