# One-sCounterDesign
Logisim + Verilog(RTL) design 
