#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Tue May  6 19:43:26 2025
# Process ID: 108818
# Current directory: /home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1
# Command line: vivado -log design_1_axi_smc_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_1_0.tcl
# Log file: /home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1/design_1_axi_smc_1_0.vds
# Journal file: /home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1/vivado.jou
# Running On: archlinux, OS: Linux, CPU Frequency: 4400.000 MHz, CPU Physical cores: 12, Host memory: 16160 MB
#-----------------------------------------------------------
source design_1_axi_smc_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/panos/dev/vlsi/vivado/ip_repo/axi_stream_interface_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/panos/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_1_0
Command: synth_design -top design_1_axi_smc_1_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 108885
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/panos/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'K_MAX_EP_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:87]
WARNING: [Synth 8-11067] parameter 'K_MAX_SC_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:88]
WARNING: [Synth 8-11067] parameter 'K_MAX_CMD_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:89]
WARNING: [Synth 8-11067] parameter 'K_MAX_LUTRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:90]
WARNING: [Synth 8-11067] parameter 'K_MAX_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:91]
WARNING: [Synth 8-11067] parameter 'K_MIN_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:92]
WARNING: [Synth 8-11067] parameter 'K_MAX_SYNC_RATIO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:93]
WARNING: [Synth 8-11067] parameter 'K_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:94]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:95]
WARNING: [Synth 8-11067] parameter 'K_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:96]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:97]
WARNING: [Synth 8-11067] parameter 'K_AXIS_ARB_TDATA_NUM_BYTES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:98]
WARNING: [Synth 8-11067] parameter 'K_MAX_USER_BITS_PER_BYTE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'K_MAX_INFO_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'K_MAX_OUTSTANDING_REQ' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:101]
WARNING: [Synth 8-11067] parameter 'K_AXI_SIZE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_AXI_BURST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'K_AXI_RESP_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:104]
WARNING: [Synth 8-11067] parameter 'K_AXI_LAST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'K_AXI_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'K_AXI_EXCL_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:107]
WARNING: [Synth 8-11067] parameter 'K_AXI_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:110]
WARNING: [Synth 8-11067] parameter 'K_AXI_PROT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'K_AXI_QOS_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'K_AXI_CACHE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:113]
WARNING: [Synth 8-11067] parameter 'K_MAX_ACCEPTANCE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'K_MAX_FANOUT' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:115]
WARNING: [Synth 8-11067] parameter 'K_MAX_READ_WATERMARK' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'K_MAX_BURST_LENGTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:117]
WARNING: [Synth 8-11067] parameter 'CH_R' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'CH_W' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'CH_AR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:166]
WARNING: [Synth 8-11067] parameter 'CH_AW' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'CH_B' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:168]
WARNING: [Synth 8-11067] parameter 'CLK_DOWN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC_ALIAS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'CLK_ASYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:172]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:173]
WARNING: [Synth 8-11067] parameter 'CLK_UP' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CLKEN_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:176]
WARNING: [Synth 8-11067] parameter 'CLKEN_S' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'CLKEN_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:178]
WARNING: [Synth 8-11067] parameter 'CLKEN_S_AND_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'ARB_BYPASS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:180]
WARNING: [Synth 8-11067] parameter 'ARB_ROUNDROBIN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'ARB_SLAVE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'FIFO_LUTRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'FIFO_BRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'FIFO_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:185]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_MEMORY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_FG' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_FIFO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'K_T_STRUCT_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_ADDR_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_RDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:240]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_WDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:244]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_BRSP_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'K_T_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'K_T_ADDR_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:256]
WARNING: [Synth 8-11067] parameter 'K_T_DATA_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'K_T_BRSP_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:261]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:263]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:265]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:267]
WARNING: [Synth 8-11067] parameter 'K_T_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:270]
WARNING: [Synth 8-11067] parameter 'K_T_SEG_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:304]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:305]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:308]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:310]
WARNING: [Synth 8-11067] parameter 'K_T_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:313]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:341]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:348]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:352]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:357]
WARNING: [Synth 8-11067] parameter 'K_T_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:361]
WARNING: [Synth 8-11067] parameter 'K_MAX_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:362]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:547]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:557]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:561]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:566]
WARNING: [Synth 8-11067] parameter 'K_STATIC_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:574]
WARNING: [Synth 8-11067] parameter 'K_STATIC_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:584]
WARNING: [Synth 8-11067] parameter 'K_STATIC_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:588]
WARNING: [Synth 8-11067] parameter 'K_STATIC_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:593]
WARNING: [Synth 8-11067] parameter 'K_T_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:596]
WARNING: [Synth 8-11067] parameter 'K_MAX_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:597]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_MNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:674]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_SNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:675]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_SCHED_LEN' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:676]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_TKN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:677]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_RTR_ADDR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:678]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_EJECT' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:679]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:680]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:681]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:682]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:683]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:684]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:685]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11014] non-net output port 'upsizer_valid' cannot be initialized at declaration in SystemVerilog mode [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv:2589]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1974.602 ; gain = 369.801 ; free physical = 437 ; free virtual = 6660
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.594; parent = 1152.782; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2956.305; parent = 1990.449; children = 965.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/synth/design_1_axi_smc_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_a878' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_G6MO4E' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:451]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_one_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_a878_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_one_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_a878_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_a878_psr_aclk_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/panos/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/panos/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_a878_psr_aclk_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_a878_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:486]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_a878_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:486]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_a878_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:486]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_a878_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:486]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_a878_psr_aclk_0' has 10 connections declared, but only 6 given [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:486]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_G6MO4E' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:451]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1I3LT8L' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_m00e_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_a878_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_m00e_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_a878_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1I3LT8L' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_m00s2a_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_a878_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_m00s2a_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_a878_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00a2s_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_a878_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00a2s_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_a878_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_I9HTTY' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:706]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00mmu_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_a878_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00mmu_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_a878_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00sic_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_a878_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00sic_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_a878_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00tr_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_a878_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00tr_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_a878_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_a878_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1004]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_a878_s00tr_0' has 46 connections declared, but only 45 given [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1004]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_I9HTTY' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:706]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_NF95JW' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1052]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_sawn_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_a878_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_sawn_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_a878_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_sbn_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_a878_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_sbn_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_a878_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_swn_0' [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_a878_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_swn_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_a878_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_NF95JW' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1052]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_0' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/synth/design_1_axi_smc_1_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_G6MO4E does not have driver. [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:467]
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[87] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[86] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[85] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[84] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[83] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[82] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[81] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[80] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[79] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[78] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[77] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[76] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[75] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[74] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[73] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[72] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[71] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[70] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[69] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[68] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[67] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[66] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[65] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[64] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[63] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[62] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[61] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[60] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[59] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[58] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[57] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[56] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[55] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[54] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[53] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[52] in module sc_node_v1_0_14_ingress__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.383 ; gain = 531.582 ; free physical = 387 ; free virtual = 6590
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.594; parent = 1152.782; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.242; parent = 2136.387; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.195 ; gain = 549.395 ; free physical = 388 ; free virtual = 6590
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.594; parent = 1152.782; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3120.055; parent = 2154.199; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.195 ; gain = 549.395 ; free physical = 388 ; free virtual = 6590
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.594; parent = 1152.782; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3120.055; parent = 2154.199; children = 965.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2160.133 ; gain = 0.000 ; free physical = 200 ; free virtual = 6454
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/panos/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.820 ; gain = 0.000 ; free physical = 352 ; free virtual = 6263
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2394.727 ; gain = 9.906 ; free physical = 339 ; free virtual = 6250
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/panos/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 564 ; free virtual = 6481
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 564 ; free virtual = 6481
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 564 ; free virtual = 6481
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 585 ; free virtual = 6523
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 19    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 11    
	   2 Input    1 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 2     
	              190 Bit    Registers := 1     
	              106 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 23    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 127   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 3     
	   2 Input  512 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 22    
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 9     
	  11 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 27    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 94    
	   6 Input    1 Bit        Muxes := 44    
	  12 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_a878.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_a878.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 600 ; free virtual = 6569
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M x 32  | 
|inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M x 4   | 
|inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 420 ; free virtual = 6389
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 417 ; free virtual = 6387
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M x 32  | 
|inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M x 4   | 
|inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 421 ; free virtual = 6390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 173.812
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 675 ; free virtual = 6647
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 187.642
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 675 ; free virtual = 6647
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 187.642
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 683 ; free virtual = 6658
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 187.642
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 683 ; free virtual = 6658
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 187.642
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 683 ; free virtual = 6658
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 187.642
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 683 ; free virtual = 6658
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 187.642
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__119   | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    52|
|3     |LUT2   |    61|
|4     |LUT3   |   114|
|5     |LUT4   |    79|
|6     |LUT5   |    84|
|7     |LUT6   |   204|
|8     |RAM32M |    28|
|9     |SRL16  |     1|
|10    |SRL16E |    13|
|11    |FDCE   |    30|
|12    |FDR    |     4|
|13    |FDRE   |   488|
|14    |FDSE   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 683 ; free virtual = 6658
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.965; parent = 1427.165; children = 187.642
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.570; parent = 2362.715; children = 965.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12701 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2394.727 ; gain = 549.395 ; free physical = 716 ; free virtual = 6691
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.727 ; gain = 789.926 ; free physical = 713 ; free virtual = 6688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2394.727 ; gain = 0.000 ; free physical = 818 ; free virtual = 6795
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.727 ; gain = 0.000 ; free physical = 747 ; free virtual = 6727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 1d1a5a0b
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2394.727 ; gain = 1104.262 ; free physical = 957 ; free virtual = 6938
INFO: [Common 17-1381] The checkpoint '/home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1/design_1_axi_smc_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_smc_1_0, cache-ID = 4173d2167f62bf31
INFO: [Coretcl 2-1174] Renamed 91 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/panos/dev/vlsi/vivado/exer7/exer7.runs/design_1_axi_smc_1_0_synth_1/design_1_axi_smc_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_smc_1_0_utilization_synth.rpt -pb design_1_axi_smc_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 19:44:07 2025...
