#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Apr 19 18:44:44 2025
# Process ID: 19368
# Current directory: D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20848 D:\Habib Uni\Sem 4\CA\CA Project Task 1 by Hassan Shehzad\Single Cycle Processor.xpr
# Log file: D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/vivado.log
# Journal file: D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ms09070/Documents/Single Cycle Processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_DLD/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.086 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MainProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MainProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/adder64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/alu64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataExtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MainProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_DLD/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.dataExtractor
Compiling module xil_defaultlib.adder64
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.alu64bit
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.main_processor
Compiling module xil_defaultlib.tb_MainProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MainProcessor_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Habib -notrace
couldn't read file "D:/Habib": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 19 18:50:21 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MainProcessor_behav -key {Behavioral:sim_1:Functional:tb_MainProcessor} -tclbatch {tb_MainProcessor.tcl} -view {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}
source tb_MainProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MainProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MainProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MainProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/adder64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/alu64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataExtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MainProcessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_DLD/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.dataExtractor
Compiling module xil_defaultlib.adder64
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.alu64bit
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.main_processor
Compiling module xil_defaultlib.tb_MainProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MainProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MainProcessor_behav -key {Behavioral:sim_1:Functional:tb_MainProcessor} -tclbatch {tb_MainProcessor.tcl} -view {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}
source tb_MainProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MainProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MainProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MainProcessor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_DLD/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MainProcessor_behav -key {Behavioral:sim_1:Functional:tb_MainProcessor} -tclbatch {tb_MainProcessor.tcl} -view {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}
source tb_MainProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MainProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.086 ; gain = 0.000
close [ open {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v} w ]
add_files {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v}}
update_compile_order -fileset sources_1
close [ open {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v} w ]
add_files {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v}}
update_compile_order -fileset sources_1
close [ open {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v} w ]
add_files {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v}}
update_compile_order -fileset sources_1
close [ open {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/MEM_WB.v} w ]
add_files {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/MEM_WB.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MainProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MainProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/adder64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/alu64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataExtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_processor
INFO: [VRFC 10-2458] undeclared symbol writeData, assumed default net type wire [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:41]
INFO: [VRFC 10-2458] undeclared symbol regWrite_WB, assumed default net type wire [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:41]
WARNING: [VRFC 10-2938] 'regWrite_WB' is already implicitly declared on line 41 [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:137]
WARNING: [VRFC 10-2938] 'writeData' is already implicitly declared on line 41 [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:156]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MainProcessor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_DLD/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.adder64
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.dataExtractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.alu64bit
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.main_processor
Compiling module xil_defaultlib.tb_MainProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MainProcessor_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Habib -notrace
couldn't read file "D:/Habib": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 20 23:32:52 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MainProcessor_behav -key {Behavioral:sim_1:Functional:tb_MainProcessor} -tclbatch {tb_MainProcessor.tcl} -view {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}
source tb_MainProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MainProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MainProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MainProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/adder64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/alu64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataExtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_processor
INFO: [VRFC 10-2458] undeclared symbol writeData, assumed default net type wire [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:41]
INFO: [VRFC 10-2458] undeclared symbol regWrite_WB, assumed default net type wire [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:41]
WARNING: [VRFC 10-2938] 'regWrite_WB' is already implicitly declared on line 41 [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:137]
WARNING: [VRFC 10-2938] 'writeData' is already implicitly declared on line 41 [D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/main_processor.v:156]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MainProcessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_DLD/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 08f1fc4cc3bc4a108f7662e8d5bc6a34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MainProcessor_behav xil_defaultlib.tb_MainProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.adder64
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.dataExtractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.alu64bit
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.main_processor
Compiling module xil_defaultlib.tb_MainProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MainProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/Single Cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MainProcessor_behav -key {Behavioral:sim_1:Functional:tb_MainProcessor} -tclbatch {tb_MainProcessor.tcl} -view {{D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}
source tb_MainProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MainProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.086 ; gain = 0.000
save_wave_config {D:/Habib Uni/Sem 4/CA/CA Project Task 1 by Hassan Shehzad/tb_MainProcessor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 20 23:41:16 2025...
