// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/04/2025 22:35:48"

// 
// Device: Altera 10CL025YU256I7G Package UFBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk_i,
	rst_i,
	io_we_o);
input 	reg clk_i ;
input 	reg rst_i ;
output 	reg io_we_o ;

// Design Ports Information
// io_we_o	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_i	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_i	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \io_we_o~output_o ;
wire \clk_i~input_o ;
wire \clk_i~inputclkctrl_outclk ;
wire \rst_i~input_o ;
wire \u1|instruction_2nd_byte[0]~0_combout ;
wire \u1|PC[9]~1_combout ;
wire \u1|Equal0~3_combout ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ;
wire \u1|Selector71~0_combout ;
wire \u1|RF[0][3]~1_combout ;
wire \u1|io_addr_o[7]~feeder_combout ;
wire \u1|io_addr_o~3_combout ;
wire \u1|io_addr_o[0]~4_combout ;
wire \u1|io_addr_o[3]~feeder_combout ;
wire \u1|io_addr_o[5]~feeder_combout ;
wire \Selector7~0_combout ;
wire \u1|io_addr_o[2]~feeder_combout ;
wire \u1|io_addr_o[0]~feeder_combout ;
wire \Selector6~4_combout ;
wire \u2|counter[0]~16_combout ;
wire \rst_i~inputclkctrl_outclk ;
wire \u2|counter[0]~17 ;
wire \u2|counter[1]~18_combout ;
wire \u2|counter[1]~19 ;
wire \u2|counter[2]~20_combout ;
wire \u2|counter[2]~21 ;
wire \u2|counter[3]~22_combout ;
wire \u2|counter[3]~23 ;
wire \u2|counter[4]~24_combout ;
wire \u2|counter[4]~25 ;
wire \u2|counter[5]~26_combout ;
wire \u2|counter[5]~27 ;
wire \u2|counter[6]~28_combout ;
wire \u2|counter[6]~29 ;
wire \u2|counter[7]~30_combout ;
wire \u2|counter[7]~31 ;
wire \u2|counter[8]~32_combout ;
wire \u2|counter[8]~33 ;
wire \u2|counter[9]~34_combout ;
wire \u2|counter[9]~35 ;
wire \u2|counter[10]~36_combout ;
wire \u2|counter[10]~37 ;
wire \u2|counter[11]~38_combout ;
wire \u2|counter[11]~39 ;
wire \u2|counter[12]~40_combout ;
wire \u2|counter[12]~41 ;
wire \u2|counter[13]~42_combout ;
wire \u2|LessThan0~3_combout ;
wire \u2|counter[13]~43 ;
wire \u2|counter[14]~44_combout ;
wire \u2|counter[14]~45 ;
wire \u2|counter[15]~46_combout ;
wire \u2|LessThan0~0_combout ;
wire \u2|LessThan0~1_combout ;
wire \u2|LessThan0~2_combout ;
wire \u2|LessThan0~4_combout ;
wire \u2|milliseconds[0]~93_combout ;
wire \u2|milliseconds[1]~31_combout ;
wire \u2|milliseconds[1]~32 ;
wire \u2|milliseconds[2]~33_combout ;
wire \u2|milliseconds[2]~34 ;
wire \u2|milliseconds[3]~35_combout ;
wire \u2|milliseconds[3]~36 ;
wire \u2|milliseconds[4]~37_combout ;
wire \u2|milliseconds[4]~38 ;
wire \u2|milliseconds[5]~39_combout ;
wire \u2|milliseconds[5]~40 ;
wire \u2|milliseconds[6]~41_combout ;
wire \u2|milliseconds[6]~42 ;
wire \u2|milliseconds[7]~43_combout ;
wire \u2|milliseconds[7]~44 ;
wire \u2|milliseconds[8]~45_combout ;
wire \u2|milliseconds[8]~46 ;
wire \u2|milliseconds[9]~47_combout ;
wire \u2|milliseconds[9]~48 ;
wire \u2|milliseconds[10]~49_combout ;
wire \u2|milliseconds[10]~50 ;
wire \u2|milliseconds[11]~51_combout ;
wire \u2|milliseconds[11]~52 ;
wire \u2|milliseconds[12]~53_combout ;
wire \u2|milliseconds[12]~54 ;
wire \u2|milliseconds[13]~55_combout ;
wire \u2|milliseconds[13]~56 ;
wire \u2|milliseconds[14]~57_combout ;
wire \u2|milliseconds[14]~58 ;
wire \u2|milliseconds[15]~59_combout ;
wire \u2|milliseconds[15]~60 ;
wire \u2|milliseconds[16]~61_combout ;
wire \u2|milliseconds[16]~62 ;
wire \u2|milliseconds[17]~63_combout ;
wire \u2|milliseconds[17]~64 ;
wire \u2|milliseconds[18]~65_combout ;
wire \u2|milliseconds[18]~66 ;
wire \u2|milliseconds[19]~67_combout ;
wire \u2|milliseconds[19]~68 ;
wire \u2|milliseconds[20]~69_combout ;
wire \u2|milliseconds[20]~70 ;
wire \u2|milliseconds[21]~71_combout ;
wire \u2|milliseconds[21]~72 ;
wire \u2|milliseconds[22]~73_combout ;
wire \u2|milliseconds[22]~74 ;
wire \u2|milliseconds[23]~75_combout ;
wire \u2|milliseconds[23]~76 ;
wire \u2|milliseconds[24]~77_combout ;
wire \u2|milliseconds[24]~78 ;
wire \u2|milliseconds[25]~79_combout ;
wire \Selector6~3_combout ;
wire \Selector6~5_combout ;
wire \Selector6~6_combout ;
wire \Selector6~2_combout ;
wire \Selector6~7_combout ;
wire \Selector6~8_combout ;
wire \u1|Add1~6_combout ;
wire \u1|RF[2][7]~15_combout ;
wire \u1|RF[2][7]~16_combout ;
wire \u1|RF[2][7]~13_combout ;
wire \u1|alu_result[0]~8_combout ;
wire \u1|RF[2][7]~14_combout ;
wire \u1|RF[2][7]~10_combout ;
wire \u1|RF[2][7]~11_combout ;
wire \u1|RF[2][7]~12_combout ;
wire \u1|RF[2][7]~17_combout ;
wire \u1|RF[2][1]~q ;
wire \u1|RF[0][3]~19_combout ;
wire \u1|Selector65~4_combout ;
wire \u1|RF[0][3]~20_combout ;
wire \u1|Selector32~0_combout ;
wire \u1|RF[0][3]~18_combout ;
wire \u1|RF[0][3]~21_combout ;
wire \u1|RF[0][3]~22_combout ;
wire \u1|RF[0][3]~23_combout ;
wire \u1|RF[0][3]~24_combout ;
wire \u1|RF[0][1]~q ;
wire \u1|RF[1][7]~7_combout ;
wire \u1|Selector65~5_combout ;
wire \u1|RF[1][7]~4_combout ;
wire \u1|RF[1][7]~5_combout ;
wire \u1|RF[1][7]~6_combout ;
wire \u1|RF[1][7]~8_combout ;
wire \u1|RF[1][7]~9_combout ;
wire \u1|RF[1][1]~q ;
wire \u1|Mux22~0_combout ;
wire \u1|Mux22~1_combout ;
wire \u1|RF[2][0]~q ;
wire \u1|RF[1][0]~q ;
wire \u1|RF[0][0]~q ;
wire \u1|Mux15~0_combout ;
wire \u1|Mux15~1_combout ;
wire \u1|Add1~7_combout ;
wire \u1|Add1~9_cout ;
wire \u1|Add1~10_combout ;
wire \u1|alu_result_ext[8]~2_combout ;
wire \u1|alu_result_ext[0]~6_combout ;
wire \u1|alu_result~16_combout ;
wire \u1|Mux57~0_combout ;
wire \u1|Mux57~1_combout ;
wire \u1|alu_result[0]~9_combout ;
wire \u1|Mux57~2_combout ;
wire \u1|Mux57~3_combout ;
wire \u1|alu_result[0]~0_combout ;
wire \u1|io_addr_o[0]~2_combout ;
wire \u1|alu_result[0]~11_combout ;
wire \u1|RF[0][3]~0_combout ;
wire \u1|RF~47_combout ;
wire \u2|irq_o~feeder_combout ;
wire \u2|irq_o~q ;
wire \u1|RF~43_combout ;
wire \u1|RF~44_combout ;
wire \Selector7~1_combout ;
wire \u1|RF~45_combout ;
wire \u1|RF~46_combout ;
wire \u1|RF~48_combout ;
wire \u1|RF[3][4]~26_combout ;
wire \u1|RF[3][4]~27_combout ;
wire \u1|RF[3][4]~25_combout ;
wire \u1|RF[3][4]~28_combout ;
wire \u1|RF[3][0]~q ;
wire \u1|Mux23~0_combout ;
wire \u1|Mux23~1_combout ;
wire \u1|Add1~11 ;
wire \u1|Add1~12_combout ;
wire \u1|alu_result~17_combout ;
wire \u1|Mux56~0_combout ;
wire \u1|Mux56~1_combout ;
wire \u1|Mux56~2_combout ;
wire \u1|Mux56~3_combout ;
wire \u1|alu_result[1]~1_combout ;
wire \u1|RF~41_combout ;
wire \u1|RF~42_combout ;
wire \u1|RF[3][1]~q ;
wire \u1|Mux14~0_combout ;
wire \u1|Mux14~1_combout ;
wire \u1|data_o[1]~feeder_combout ;
wire \u1|data_o[0]~0_combout ;
wire \u1|data_o[0]~1_combout ;
wire \u1|instruction_3rd_byte[0]~0_combout ;
wire \u1|Add0~0_combout ;
wire \u1|PC[2]~23_combout ;
wire \u1|PC~24_combout ;
wire \u1|int_save_pc[0]~feeder_combout ;
wire \u1|PC~25_combout ;
wire \u1|state.DECODE_S~q ;
wire \u1|PC[9]~5_combout ;
wire \u1|Selector65~8_combout ;
wire \u1|RF[1][7]~q ;
wire \u1|RF[0][7]~q ;
wire \u1|Mux16~0_combout ;
wire \u1|RF[3][7]~q ;
wire \u1|Mux16~1_combout ;
wire \u1|RF[1][6]~q ;
wire \u1|RF[0][6]~q ;
wire \u1|RF[2][6]~q ;
wire \u1|Mux17~0_combout ;
wire \u1|Mux17~1_combout ;
wire \u1|alu_result~18_combout ;
wire \u1|Mux51~0_combout ;
wire \u1|Mux51~1_combout ;
wire \u1|Mux51~2_combout ;
wire \u1|Mux51~3_combout ;
wire \u1|alu_result[6]~6_combout ;
wire \u1|RF~2_combout ;
wire \u2|milliseconds[25]~80 ;
wire \u2|milliseconds[26]~81_combout ;
wire \u2|milliseconds[26]~82 ;
wire \u2|milliseconds[27]~83_combout ;
wire \u2|milliseconds[27]~84 ;
wire \u2|milliseconds[28]~85_combout ;
wire \u2|milliseconds[28]~86 ;
wire \u2|milliseconds[29]~87_combout ;
wire \u2|milliseconds[29]~88 ;
wire \u2|milliseconds[30]~89_combout ;
wire \Selector1~2_combout ;
wire \Selector1~3_combout ;
wire \Selector1~4_combout ;
wire \Selector1~5_combout ;
wire \Selector2~2_combout ;
wire \Selector2~3_combout ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \u1|RF[1][5]~q ;
wire \u1|RF[0][5]~q ;
wire \u1|Mux10~0_combout ;
wire \u1|RF[2][5]~q ;
wire \u1|Mux10~1_combout ;
wire \u1|alu_result~15_combout ;
wire \u1|Mux52~0_combout ;
wire \u1|Mux52~1_combout ;
wire \u1|Mux52~2_combout ;
wire \u1|Mux52~3_combout ;
wire \u1|alu_result[5]~5_combout ;
wire \u1|Add1~2_combout ;
wire \u1|RF[0][4]~q ;
wire \u1|RF[2][4]~q ;
wire \u1|Mux11~0_combout ;
wire \u1|RF[1][4]~q ;
wire \u1|Mux11~1_combout ;
wire \u1|alu_result~14_combout ;
wire \u1|Mux53~0_combout ;
wire \u1|Mux53~1_combout ;
wire \u1|Mux53~2_combout ;
wire \u1|Mux53~3_combout ;
wire \u1|alu_result[4]~4_combout ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ;
wire \u1|Add0~1 ;
wire \u1|Add0~2_combout ;
wire \u1|PC~27_combout ;
wire \u1|int_save_pc[1]~feeder_combout ;
wire \u1|PC~28_combout ;
wire \u1|Selector83~0_combout ;
wire \u1|Add0~3 ;
wire \u1|Add0~4_combout ;
wire \u1|PC~29_combout ;
wire \u1|int_save_pc[2]~feeder_combout ;
wire \u1|PC~30_combout ;
wire \u1|Selector82~1_combout ;
wire \u1|int_save_pc[3]~feeder_combout ;
wire \u1|Add0~5 ;
wire \u1|Add0~6_combout ;
wire \u1|PC~31_combout ;
wire \u1|PC~32_combout ;
wire \u1|Selector81~0_combout ;
wire \u1|Add0~7 ;
wire \u1|Add0~8_combout ;
wire \u1|PC~33_combout ;
wire \u1|int_save_pc[4]~feeder_combout ;
wire \u1|PC~34_combout ;
wire \u1|Selector80~0_combout ;
wire \u1|int_save_pc[5]~feeder_combout ;
wire \u1|Add0~9 ;
wire \u1|Add0~10_combout ;
wire \u1|PC~35_combout ;
wire \u1|PC~36_combout ;
wire \u1|Selector79~0_combout ;
wire \u1|int_save_pc[6]~feeder_combout ;
wire \u1|Add0~11 ;
wire \u1|Add0~12_combout ;
wire \u1|PC~37_combout ;
wire \u1|PC~38_combout ;
wire \u1|Selector78~0_combout ;
wire \u1|Add0~13 ;
wire \u1|Add0~14_combout ;
wire \u1|PC~39_combout ;
wire \u1|PC~40_combout ;
wire \u1|Selector77~0_combout ;
wire \u1|Add0~15 ;
wire \u1|Add0~16_combout ;
wire \u1|PC~41_combout ;
wire \u1|PC~42_combout ;
wire \u1|PC~43_combout ;
wire \u1|PC[9]~6_combout ;
wire \u1|PC[9]~16_combout ;
wire \u1|Selector76~0_combout ;
wire \u1|Add0~17 ;
wire \u1|Add0~18_combout ;
wire \u1|PC~44_combout ;
wire \u1|PC~45_combout ;
wire \u1|PC~46_combout ;
wire \u1|Selector75~0_combout ;
wire \u1|Add0~19 ;
wire \u1|Add0~20_combout ;
wire \u1|PC~47_combout ;
wire \u1|PC~48_combout ;
wire \u1|PC~49_combout ;
wire \u1|Selector74~0_combout ;
wire \u1|Add0~21 ;
wire \u1|Add0~22_combout ;
wire \u1|PC~51_combout ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ;
wire \Selector4~2_combout ;
wire \Selector4~3_combout ;
wire \Selector4~4_combout ;
wire \Selector4~5_combout ;
wire \u1|RF[3][3]~q ;
wire \u1|RF[0][3]~q ;
wire \u1|Mux20~0_combout ;
wire \u1|RF[2][3]~q ;
wire \u1|Mux20~1_combout ;
wire \u1|alu_result~13_combout ;
wire \u1|Mux54~0_combout ;
wire \u1|Mux54~1_combout ;
wire \u1|Mux54~2_combout ;
wire \u1|Mux54~3_combout ;
wire \u1|alu_result[3]~3_combout ;
wire \u1|Add1~4_combout ;
wire \Selector5~2_combout ;
wire \Selector5~3_combout ;
wire \Selector5~4_combout ;
wire \Selector5~5_combout ;
wire \u1|Selector72~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28_combout ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27_combout ;
wire \u1|RF~36_combout ;
wire \u1|alu_result~12_combout ;
wire \u1|RF[2][2]~q ;
wire \u1|Mux55~0_combout ;
wire \u1|RF[3][2]~q ;
wire \u1|RF[1][2]~q ;
wire \u1|Mux55~1_combout ;
wire \u1|Mux55~2_combout ;
wire \u1|Mux55~3_combout ;
wire \u1|alu_result[2]~2_combout ;
wire \u1|RF~37_combout ;
wire \u1|Add1~5_combout ;
wire \u1|Add1~13 ;
wire \u1|Add1~14_combout ;
wire \u1|RF~38_combout ;
wire \u1|RF[0][2]~q ;
wire \u1|Mux21~0_combout ;
wire \u1|Mux21~1_combout ;
wire \u1|Add1~15 ;
wire \u1|Add1~16_combout ;
wire \u1|RF~39_combout ;
wire \u1|RF~40_combout ;
wire \u1|RF[1][3]~q ;
wire \u1|Mux12~0_combout ;
wire \u1|Mux12~1_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33_combout ;
wire \u1|PC~50_combout ;
wire \u1|PC~52_combout ;
wire \u1|PC~53_combout ;
wire \u1|Selector73~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15_combout ;
wire \u1|RF~31_combout ;
wire \u1|RF~32_combout ;
wire \u1|Add1~3_combout ;
wire \u1|Add1~17 ;
wire \u1|Add1~18_combout ;
wire \Selector3~2_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \u1|RF~33_combout ;
wire \u1|RF[3][4]~feeder_combout ;
wire \u1|RF[3][4]~q ;
wire \u1|Mux19~0_combout ;
wire \u1|Mux19~1_combout ;
wire \u1|Add1~19 ;
wire \u1|Add1~20_combout ;
wire \u1|RF~34_combout ;
wire \u1|RF~35_combout ;
wire \u1|RF[3][5]~q ;
wire \u1|Mux18~0_combout ;
wire \u1|Mux18~1_combout ;
wire \u1|Add1~21 ;
wire \u1|Add1~22_combout ;
wire \u1|RF~3_combout ;
wire \u1|RF[3][6]~q ;
wire \u1|Mux9~0_combout ;
wire \u1|Mux9~1_combout ;
wire \u1|Add1~1_combout ;
wire \u1|Add1~23 ;
wire \u1|Add1~24_combout ;
wire \u1|Mux50~0_combout ;
wire \u1|Mux50~1_combout ;
wire \u1|Mux50~2_combout ;
wire \u1|Mux50~3_combout ;
wire \u1|alu_result~10_combout ;
wire \u1|alu_result[7]~7_combout ;
wire \u1|RF~29_combout ;
wire \u2|milliseconds[30]~90 ;
wire \u2|milliseconds[31]~91_combout ;
wire \Selector0~2_combout ;
wire \Selector0~3_combout ;
wire \Selector0~4_combout ;
wire \Selector0~5_combout ;
wire \u1|RF~30_combout ;
wire \u1|RF[2][7]~q ;
wire \u1|Mux8~0_combout ;
wire \u1|Mux8~1_combout ;
wire \u1|Add1~0_combout ;
wire \u1|Add1~25 ;
wire \u1|Add1~26_combout ;
wire \u1|alu_result_ext[8]~4_combout ;
wire \u1|alu_result_ext[8]~3_combout ;
wire \u1|alu_result_ext[8]~5_combout ;
wire \u1|Selector65~9_combout ;
wire \u1|Selector67~4_combout ;
wire \u1|WideNor1~1_combout ;
wire \u1|Selector65~6_combout ;
wire \u1|Selector65~7_combout ;
wire \u1|Selector65~10_combout ;
wire \u1|Mux91~8_combout ;
wire \u1|Equal6~0_combout ;
wire \u1|Equal6~1_combout ;
wire \u1|Mux91~2_combout ;
wire \u1|Mux91~3_combout ;
wire \u1|Mux91~4_combout ;
wire \u1|Mux91~5_combout ;
wire \u1|Mux91~6_combout ;
wire \u1|Mux91~7_combout ;
wire \u1|Selector66~0_combout ;
wire \u1|Selector66~1_combout ;
wire \u1|PC[9]~7_combout ;
wire \u1|PC[9]~8_combout ;
wire \u1|PC[9]~9_combout ;
wire \u1|PC[2]~10_combout ;
wire \u1|PC[2]~11_combout ;
wire \u1|PC[2]~0_combout ;
wire \u1|PC[9]~13_combout ;
wire \u1|WideOr2~0_combout ;
wire \u1|PC[9]~12_combout ;
wire \u1|PC[9]~14_combout ;
wire \u1|PC[9]~15_combout ;
wire \u1|PC[2]~26_combout ;
wire \u1|Selector84~2_combout ;
wire \u1|Selector84~1_combout ;
wire \u1|Selector84~3_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ;
wire \u1|Mux13~0_combout ;
wire \u1|Mux13~1_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|state~36_combout ;
wire \u1|state~37_combout ;
wire \u1|state.MEM_S~q ;
wire \u1|Selector84~0_combout ;
wire \u1|Selector70~0_combout ;
wire \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout ;
wire \u1|instruction_2nd_byte[4]~feeder_combout ;
wire \u1|PC~54_combout ;
wire \u1|Add0~23 ;
wire \u1|Add0~24_combout ;
wire \u1|PC~55_combout ;
wire \u1|PC~56_combout ;
wire \u1|Add0~25 ;
wire \u1|Add0~26_combout ;
wire \u1|PC~2_combout ;
wire \u1|PC~3_combout ;
wire \u1|PC~4_combout ;
wire \u1|Add0~27 ;
wire \u1|Add0~28_combout ;
wire \u1|PC~20_combout ;
wire \u1|PC~21_combout ;
wire \u1|PC~22_combout ;
wire \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ;
wire \u1|Equal0~4_combout ;
wire \u1|Selector41~0_combout ;
wire \u1|state.WB_S~q ;
wire \u1|irq_i_past~0_combout ;
wire \u1|irq_i_past~q ;
wire \u1|int_pending~0_combout ;
wire \u1|int_pending~q ;
wire \u1|state~41_combout ;
wire \u1|state.INT_SAVE1_S~q ;
wire \u1|state~42_combout ;
wire \u1|state.INT_SAVE2_S~feeder_combout ;
wire \u1|state.INT_SAVE2_S~q ;
wire \u1|state~43_combout ;
wire \u1|state.INT_SAVE3_S~q ;
wire \u1|WideOr25~combout ;
wire \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ;
wire \u1|Mux40~0_combout ;
wire \u1|Selector65~11_combout ;
wire \u1|Mux40~1_combout ;
wire \u1|state~44_combout ;
wire \u1|always3~0_combout ;
wire \u1|halt~0_combout ;
wire \u1|halt~q ;
wire \u1|state~45_combout ;
wire \u1|state.IDLE_S~q ;
wire \u1|state~38_combout ;
wire \u1|state.FETCH_S~q ;
wire \u1|instruction[4]~0_combout ;
wire \u1|WideNor1~0_combout ;
wire \u1|Selector82~0_combout ;
wire \u1|PC~17_combout ;
wire \u1|Add0~29 ;
wire \u1|Add0~30_combout ;
wire \u1|PC~18_combout ;
wire \u1|PC~19_combout ;
wire \u1|Selector69~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ;
wire \u1|Selector69~1_combout ;
wire \u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ;
wire \u1|WideOr0~0_combout ;
wire \u1|state~47_combout ;
wire \u1|state.V_S~q ;
wire \u1|state~40_combout ;
wire \u1|state.FETCH2_S~q ;
wire \u1|state~46_combout ;
wire \u1|state.V2_S~q ;
wire \u1|state~39_combout ;
wire \u1|state.FETCH3_S~q ;
wire \u1|Selector39~0_combout ;
wire \u1|state.EXEC_S~q ;
wire \u1|Selector68~0_combout ;
wire \u1|Selector68~1_combout ;
wire \u1|Selector68~2_combout ;
wire \u1|we_i~q ;
wire \u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18_combout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \u0|mem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20_combout ;
wire \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ;
wire \u1|Selector32~1_combout ;
wire \u1|Selector67~5_combout ;
wire \u1|Selector67~7_combout ;
wire \u1|Selector67~6_combout ;
wire \u1|io_we_o~q ;
wire [2:0] \u0|mem_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \u1|PC ;
wire [31:0] \u2|milliseconds ;
wire [7:0] \u1|flags ;
wire [7:0] \u1|alu_result ;
wire [15:0] \u2|counter ;
wire [7:0] \u1|instruction ;
wire [7:0] \u1|instruction_2nd_byte ;
wire [3:0] \u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w ;
wire [7:0] \u1|data_o ;
wire [7:0] \u1|instruction_3rd_byte ;
wire [3:0] \u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w ;
wire [3:0] \u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w ;
wire [3:0] \u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w ;
wire [15:0] \u1|int_save_pc ;
wire [7:0] \u1|int_save_flags ;
wire [8:0] \u1|alu_result_ext ;
wire [7:0] \u1|io_addr_o ;

wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u0|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;

assign \u0|mem_rtl_0|auto_generated|ram_block1a30~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a14~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a22~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a62~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a46~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a54~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a38~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a31~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a15~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a23~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a63~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a47~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a55~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a39~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a28~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a12~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a20~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a60~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a44~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a52~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a36~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a29~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a13~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a21~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a61~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a45~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a53~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a37~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a26~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a10~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a18~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a58~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a42~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a50~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a34~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a27~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a11~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a19~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a59~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a43~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a51~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a35~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a24~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a8~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a16~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a56~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a40~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a48~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a32~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a25~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a9~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a17~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a57~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a41~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a49~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u0|mem_rtl_0|auto_generated|ram_block1a33~portadataout  = \u0|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y34_N23
cyclone10lp_io_obuf \io_we_o~output (
	.i(\u1|io_we_o~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_we_o~output_o ),
	.obar());
// synopsys translate_off
defparam \io_we_o~output .bus_hold = "false";
defparam \io_we_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cyclone10lp_io_ibuf \clk_i~input (
	.i(clk_i),
	.ibar(gnd),
	.o(\clk_i~input_o ));
// synopsys translate_off
defparam \clk_i~input .bus_hold = "false";
defparam \clk_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk_i~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_i~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_i~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_i~inputclkctrl .clock_type = "global clock";
defparam \clk_i~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cyclone10lp_io_ibuf \rst_i~input (
	.i(rst_i),
	.ibar(gnd),
	.o(\rst_i~input_o ));
// synopsys translate_off
defparam \rst_i~input .bus_hold = "false";
defparam \rst_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cyclone10lp_lcell_comb \u1|instruction_2nd_byte[0]~0 (
// Equation(s):
// \u1|instruction_2nd_byte[0]~0_combout  = (!\rst_i~input_o  & \u1|state.FETCH2_S~q )

	.dataa(gnd),
	.datab(\rst_i~input_o ),
	.datac(\u1|state.FETCH2_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|instruction_2nd_byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|instruction_2nd_byte[0]~0 .lut_mask = 16'h3030;
defparam \u1|instruction_2nd_byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \u1|instruction_2nd_byte[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[5] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \u1|instruction_2nd_byte[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[6] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cyclone10lp_lcell_comb \u1|PC[9]~1 (
// Equation(s):
// \u1|PC[9]~1_combout  = (\u1|state.EXEC_S~q  & (\u1|instruction [5])) # (!\u1|state.EXEC_S~q  & ((\u1|state.INT_SAVE3_S~q )))

	.dataa(gnd),
	.datab(\u1|instruction [5]),
	.datac(\u1|state.EXEC_S~q ),
	.datad(\u1|state.INT_SAVE3_S~q ),
	.cin(gnd),
	.combout(\u1|PC[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~1 .lut_mask = 16'hCFC0;
defparam \u1|PC[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \u1|int_save_pc[12] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[12] .is_wysiwyg = "true";
defparam \u1|int_save_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \u1|instruction[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[4] .is_wysiwyg = "true";
defparam \u1|instruction[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cyclone10lp_lcell_comb \u1|Equal0~3 (
// Equation(s):
// \u1|Equal0~3_combout  = (\u1|instruction [6] & (\u1|instruction [5] & (!\u1|instruction [7] & \u1|instruction [4])))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [7]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~3 .lut_mask = 16'h0800;
defparam \u1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout  = (\u1|we_i~q  & (!\u1|Selector69~0_combout  & (!\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0 .lut_mask = 16'h0200;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cyclone10lp_lcell_comb \u1|Selector71~0 (
// Equation(s):
// \u1|Selector71~0_combout  = (\u1|Selector84~0_combout  & (((\u1|PC [13])))) # (!\u1|Selector84~0_combout  & ((\u1|WideNor1~0_combout  & (\u1|instruction_2nd_byte [5])) # (!\u1|WideNor1~0_combout  & ((\u1|PC [13])))))

	.dataa(\u1|instruction_2nd_byte [5]),
	.datab(\u1|PC [13]),
	.datac(\u1|Selector84~0_combout ),
	.datad(\u1|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector71~0 .lut_mask = 16'hCACC;
defparam \u1|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w[3] (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3] = (!\u1|Selector69~1_combout  & (!\u1|Selector70~0_combout  & (\u1|Selector71~0_combout  & !\u1|WideOr25~combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w[3] .lut_mask = 16'h0010;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \u0|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u0|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cyclone10lp_lcell_comb \u1|RF[0][3]~1 (
// Equation(s):
// \u1|RF[0][3]~1_combout  = (\u1|instruction [7] & \u1|instruction [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|instruction [7]),
	.datad(\u1|instruction [5]),
	.cin(gnd),
	.combout(\u1|RF[0][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~1 .lut_mask = 16'hF000;
defparam \u1|RF[0][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cyclone10lp_lcell_comb \u1|io_addr_o[7]~feeder (
// Equation(s):
// \u1|io_addr_o[7]~feeder_combout  = \u1|instruction_2nd_byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|instruction_2nd_byte [7]),
	.cin(gnd),
	.combout(\u1|io_addr_o[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|io_addr_o[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cyclone10lp_lcell_comb \u1|io_addr_o~3 (
// Equation(s):
// \u1|io_addr_o~3_combout  = (\u1|instruction [7] & ((\u1|instruction [4] & (!\u1|instruction [6] & \u1|instruction [5])) # (!\u1|instruction [4] & (\u1|instruction [6] & !\u1|instruction [5]))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction [6]),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|io_addr_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o~3 .lut_mask = 16'h2400;
defparam \u1|io_addr_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cyclone10lp_lcell_comb \u1|io_addr_o[0]~4 (
// Equation(s):
// \u1|io_addr_o[0]~4_combout  = (\u1|io_addr_o~3_combout  & (!\rst_i~input_o  & \u1|state.EXEC_S~q ))

	.dataa(\u1|io_addr_o~3_combout ),
	.datab(gnd),
	.datac(\rst_i~input_o ),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|io_addr_o[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o[0]~4 .lut_mask = 16'h0A00;
defparam \u1|io_addr_o[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \u1|io_addr_o[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|io_addr_o[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[7] .is_wysiwyg = "true";
defparam \u1|io_addr_o[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \u1|io_addr_o[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|instruction_2nd_byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[4] .is_wysiwyg = "true";
defparam \u1|io_addr_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \u1|instruction_2nd_byte[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[3] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cyclone10lp_lcell_comb \u1|io_addr_o[3]~feeder (
// Equation(s):
// \u1|io_addr_o[3]~feeder_combout  = \u1|instruction_2nd_byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|instruction_2nd_byte [3]),
	.cin(gnd),
	.combout(\u1|io_addr_o[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|io_addr_o[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \u1|io_addr_o[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|io_addr_o[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[3] .is_wysiwyg = "true";
defparam \u1|io_addr_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \u1|io_addr_o[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|instruction_2nd_byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[6] .is_wysiwyg = "true";
defparam \u1|io_addr_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cyclone10lp_lcell_comb \u1|io_addr_o[5]~feeder (
// Equation(s):
// \u1|io_addr_o[5]~feeder_combout  = \u1|instruction_2nd_byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|instruction_2nd_byte [5]),
	.cin(gnd),
	.combout(\u1|io_addr_o[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|io_addr_o[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \u1|io_addr_o[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|io_addr_o[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[5] .is_wysiwyg = "true";
defparam \u1|io_addr_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cyclone10lp_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\u1|io_addr_o [4] & (!\u1|io_addr_o [3] & (!\u1|io_addr_o [6] & !\u1|io_addr_o [5])))

	.dataa(\u1|io_addr_o [4]),
	.datab(\u1|io_addr_o [3]),
	.datac(\u1|io_addr_o [6]),
	.datad(\u1|io_addr_o [5]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h0001;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \u1|instruction_2nd_byte[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[2] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cyclone10lp_lcell_comb \u1|io_addr_o[2]~feeder (
// Equation(s):
// \u1|io_addr_o[2]~feeder_combout  = \u1|instruction_2nd_byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|instruction_2nd_byte [2]),
	.cin(gnd),
	.combout(\u1|io_addr_o[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|io_addr_o[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \u1|io_addr_o[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|io_addr_o[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[2] .is_wysiwyg = "true";
defparam \u1|io_addr_o[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \u1|instruction_2nd_byte[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[1] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \u1|io_addr_o[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|instruction_2nd_byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[1] .is_wysiwyg = "true";
defparam \u1|io_addr_o[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \u1|instruction_2nd_byte[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[0] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cyclone10lp_lcell_comb \u1|io_addr_o[0]~feeder (
// Equation(s):
// \u1|io_addr_o[0]~feeder_combout  = \u1|instruction_2nd_byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|instruction_2nd_byte [0]),
	.cin(gnd),
	.combout(\u1|io_addr_o[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|io_addr_o[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \u1|io_addr_o[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|io_addr_o[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|io_addr_o[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_addr_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_addr_o[0] .is_wysiwyg = "true";
defparam \u1|io_addr_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cyclone10lp_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\u1|io_addr_o [2]) # ((\u1|io_addr_o [1] & \u1|io_addr_o [0]))

	.dataa(\u1|io_addr_o [2]),
	.datab(\u1|io_addr_o [1]),
	.datac(gnd),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hEEAA;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cyclone10lp_lcell_comb \u2|counter[0]~16 (
// Equation(s):
// \u2|counter[0]~16_combout  = \u2|counter [0] $ (VCC)
// \u2|counter[0]~17  = CARRY(\u2|counter [0])

	.dataa(gnd),
	.datab(\u2|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|counter[0]~16_combout ),
	.cout(\u2|counter[0]~17 ));
// synopsys translate_off
defparam \u2|counter[0]~16 .lut_mask = 16'h33CC;
defparam \u2|counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \rst_i~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_i~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_i~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_i~inputclkctrl .clock_type = "global clock";
defparam \rst_i~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \u2|counter[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[0] .is_wysiwyg = "true";
defparam \u2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cyclone10lp_lcell_comb \u2|counter[1]~18 (
// Equation(s):
// \u2|counter[1]~18_combout  = (\u2|counter [1] & (!\u2|counter[0]~17 )) # (!\u2|counter [1] & ((\u2|counter[0]~17 ) # (GND)))
// \u2|counter[1]~19  = CARRY((!\u2|counter[0]~17 ) # (!\u2|counter [1]))

	.dataa(gnd),
	.datab(\u2|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[0]~17 ),
	.combout(\u2|counter[1]~18_combout ),
	.cout(\u2|counter[1]~19 ));
// synopsys translate_off
defparam \u2|counter[1]~18 .lut_mask = 16'h3C3F;
defparam \u2|counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \u2|counter[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[1] .is_wysiwyg = "true";
defparam \u2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cyclone10lp_lcell_comb \u2|counter[2]~20 (
// Equation(s):
// \u2|counter[2]~20_combout  = (\u2|counter [2] & (\u2|counter[1]~19  $ (GND))) # (!\u2|counter [2] & (!\u2|counter[1]~19  & VCC))
// \u2|counter[2]~21  = CARRY((\u2|counter [2] & !\u2|counter[1]~19 ))

	.dataa(gnd),
	.datab(\u2|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[1]~19 ),
	.combout(\u2|counter[2]~20_combout ),
	.cout(\u2|counter[2]~21 ));
// synopsys translate_off
defparam \u2|counter[2]~20 .lut_mask = 16'hC30C;
defparam \u2|counter[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \u2|counter[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[2] .is_wysiwyg = "true";
defparam \u2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cyclone10lp_lcell_comb \u2|counter[3]~22 (
// Equation(s):
// \u2|counter[3]~22_combout  = (\u2|counter [3] & (!\u2|counter[2]~21 )) # (!\u2|counter [3] & ((\u2|counter[2]~21 ) # (GND)))
// \u2|counter[3]~23  = CARRY((!\u2|counter[2]~21 ) # (!\u2|counter [3]))

	.dataa(\u2|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[2]~21 ),
	.combout(\u2|counter[3]~22_combout ),
	.cout(\u2|counter[3]~23 ));
// synopsys translate_off
defparam \u2|counter[3]~22 .lut_mask = 16'h5A5F;
defparam \u2|counter[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \u2|counter[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[3] .is_wysiwyg = "true";
defparam \u2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cyclone10lp_lcell_comb \u2|counter[4]~24 (
// Equation(s):
// \u2|counter[4]~24_combout  = (\u2|counter [4] & (\u2|counter[3]~23  $ (GND))) # (!\u2|counter [4] & (!\u2|counter[3]~23  & VCC))
// \u2|counter[4]~25  = CARRY((\u2|counter [4] & !\u2|counter[3]~23 ))

	.dataa(gnd),
	.datab(\u2|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[3]~23 ),
	.combout(\u2|counter[4]~24_combout ),
	.cout(\u2|counter[4]~25 ));
// synopsys translate_off
defparam \u2|counter[4]~24 .lut_mask = 16'hC30C;
defparam \u2|counter[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \u2|counter[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[4] .is_wysiwyg = "true";
defparam \u2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cyclone10lp_lcell_comb \u2|counter[5]~26 (
// Equation(s):
// \u2|counter[5]~26_combout  = (\u2|counter [5] & (!\u2|counter[4]~25 )) # (!\u2|counter [5] & ((\u2|counter[4]~25 ) # (GND)))
// \u2|counter[5]~27  = CARRY((!\u2|counter[4]~25 ) # (!\u2|counter [5]))

	.dataa(\u2|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[4]~25 ),
	.combout(\u2|counter[5]~26_combout ),
	.cout(\u2|counter[5]~27 ));
// synopsys translate_off
defparam \u2|counter[5]~26 .lut_mask = 16'h5A5F;
defparam \u2|counter[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \u2|counter[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[5] .is_wysiwyg = "true";
defparam \u2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cyclone10lp_lcell_comb \u2|counter[6]~28 (
// Equation(s):
// \u2|counter[6]~28_combout  = (\u2|counter [6] & (\u2|counter[5]~27  $ (GND))) # (!\u2|counter [6] & (!\u2|counter[5]~27  & VCC))
// \u2|counter[6]~29  = CARRY((\u2|counter [6] & !\u2|counter[5]~27 ))

	.dataa(\u2|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[5]~27 ),
	.combout(\u2|counter[6]~28_combout ),
	.cout(\u2|counter[6]~29 ));
// synopsys translate_off
defparam \u2|counter[6]~28 .lut_mask = 16'hA50A;
defparam \u2|counter[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \u2|counter[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[6] .is_wysiwyg = "true";
defparam \u2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cyclone10lp_lcell_comb \u2|counter[7]~30 (
// Equation(s):
// \u2|counter[7]~30_combout  = (\u2|counter [7] & (!\u2|counter[6]~29 )) # (!\u2|counter [7] & ((\u2|counter[6]~29 ) # (GND)))
// \u2|counter[7]~31  = CARRY((!\u2|counter[6]~29 ) # (!\u2|counter [7]))

	.dataa(gnd),
	.datab(\u2|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[6]~29 ),
	.combout(\u2|counter[7]~30_combout ),
	.cout(\u2|counter[7]~31 ));
// synopsys translate_off
defparam \u2|counter[7]~30 .lut_mask = 16'h3C3F;
defparam \u2|counter[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \u2|counter[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[7] .is_wysiwyg = "true";
defparam \u2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cyclone10lp_lcell_comb \u2|counter[8]~32 (
// Equation(s):
// \u2|counter[8]~32_combout  = (\u2|counter [8] & (\u2|counter[7]~31  $ (GND))) # (!\u2|counter [8] & (!\u2|counter[7]~31  & VCC))
// \u2|counter[8]~33  = CARRY((\u2|counter [8] & !\u2|counter[7]~31 ))

	.dataa(gnd),
	.datab(\u2|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[7]~31 ),
	.combout(\u2|counter[8]~32_combout ),
	.cout(\u2|counter[8]~33 ));
// synopsys translate_off
defparam \u2|counter[8]~32 .lut_mask = 16'hC30C;
defparam \u2|counter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \u2|counter[8] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[8] .is_wysiwyg = "true";
defparam \u2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cyclone10lp_lcell_comb \u2|counter[9]~34 (
// Equation(s):
// \u2|counter[9]~34_combout  = (\u2|counter [9] & (!\u2|counter[8]~33 )) # (!\u2|counter [9] & ((\u2|counter[8]~33 ) # (GND)))
// \u2|counter[9]~35  = CARRY((!\u2|counter[8]~33 ) # (!\u2|counter [9]))

	.dataa(gnd),
	.datab(\u2|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[8]~33 ),
	.combout(\u2|counter[9]~34_combout ),
	.cout(\u2|counter[9]~35 ));
// synopsys translate_off
defparam \u2|counter[9]~34 .lut_mask = 16'h3C3F;
defparam \u2|counter[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \u2|counter[9] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[9] .is_wysiwyg = "true";
defparam \u2|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cyclone10lp_lcell_comb \u2|counter[10]~36 (
// Equation(s):
// \u2|counter[10]~36_combout  = (\u2|counter [10] & (\u2|counter[9]~35  $ (GND))) # (!\u2|counter [10] & (!\u2|counter[9]~35  & VCC))
// \u2|counter[10]~37  = CARRY((\u2|counter [10] & !\u2|counter[9]~35 ))

	.dataa(gnd),
	.datab(\u2|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[9]~35 ),
	.combout(\u2|counter[10]~36_combout ),
	.cout(\u2|counter[10]~37 ));
// synopsys translate_off
defparam \u2|counter[10]~36 .lut_mask = 16'hC30C;
defparam \u2|counter[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \u2|counter[10] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[10] .is_wysiwyg = "true";
defparam \u2|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cyclone10lp_lcell_comb \u2|counter[11]~38 (
// Equation(s):
// \u2|counter[11]~38_combout  = (\u2|counter [11] & (!\u2|counter[10]~37 )) # (!\u2|counter [11] & ((\u2|counter[10]~37 ) # (GND)))
// \u2|counter[11]~39  = CARRY((!\u2|counter[10]~37 ) # (!\u2|counter [11]))

	.dataa(\u2|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[10]~37 ),
	.combout(\u2|counter[11]~38_combout ),
	.cout(\u2|counter[11]~39 ));
// synopsys translate_off
defparam \u2|counter[11]~38 .lut_mask = 16'h5A5F;
defparam \u2|counter[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \u2|counter[11] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[11] .is_wysiwyg = "true";
defparam \u2|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cyclone10lp_lcell_comb \u2|counter[12]~40 (
// Equation(s):
// \u2|counter[12]~40_combout  = (\u2|counter [12] & (\u2|counter[11]~39  $ (GND))) # (!\u2|counter [12] & (!\u2|counter[11]~39  & VCC))
// \u2|counter[12]~41  = CARRY((\u2|counter [12] & !\u2|counter[11]~39 ))

	.dataa(gnd),
	.datab(\u2|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[11]~39 ),
	.combout(\u2|counter[12]~40_combout ),
	.cout(\u2|counter[12]~41 ));
// synopsys translate_off
defparam \u2|counter[12]~40 .lut_mask = 16'hC30C;
defparam \u2|counter[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \u2|counter[12] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[12] .is_wysiwyg = "true";
defparam \u2|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cyclone10lp_lcell_comb \u2|counter[13]~42 (
// Equation(s):
// \u2|counter[13]~42_combout  = (\u2|counter [13] & (!\u2|counter[12]~41 )) # (!\u2|counter [13] & ((\u2|counter[12]~41 ) # (GND)))
// \u2|counter[13]~43  = CARRY((!\u2|counter[12]~41 ) # (!\u2|counter [13]))

	.dataa(\u2|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[12]~41 ),
	.combout(\u2|counter[13]~42_combout ),
	.cout(\u2|counter[13]~43 ));
// synopsys translate_off
defparam \u2|counter[13]~42 .lut_mask = 16'h5A5F;
defparam \u2|counter[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \u2|counter[13] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[13] .is_wysiwyg = "true";
defparam \u2|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cyclone10lp_lcell_comb \u2|LessThan0~3 (
// Equation(s):
// \u2|LessThan0~3_combout  = (!\u2|counter [10] & (!\u2|counter [13] & (!\u2|counter [11] & !\u2|counter [12])))

	.dataa(\u2|counter [10]),
	.datab(\u2|counter [13]),
	.datac(\u2|counter [11]),
	.datad(\u2|counter [12]),
	.cin(gnd),
	.combout(\u2|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~3 .lut_mask = 16'h0001;
defparam \u2|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cyclone10lp_lcell_comb \u2|counter[14]~44 (
// Equation(s):
// \u2|counter[14]~44_combout  = (\u2|counter [14] & (\u2|counter[13]~43  $ (GND))) # (!\u2|counter [14] & (!\u2|counter[13]~43  & VCC))
// \u2|counter[14]~45  = CARRY((\u2|counter [14] & !\u2|counter[13]~43 ))

	.dataa(gnd),
	.datab(\u2|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|counter[13]~43 ),
	.combout(\u2|counter[14]~44_combout ),
	.cout(\u2|counter[14]~45 ));
// synopsys translate_off
defparam \u2|counter[14]~44 .lut_mask = 16'hC30C;
defparam \u2|counter[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \u2|counter[14] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[14] .is_wysiwyg = "true";
defparam \u2|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cyclone10lp_lcell_comb \u2|counter[15]~46 (
// Equation(s):
// \u2|counter[15]~46_combout  = \u2|counter [15] $ (\u2|counter[14]~45 )

	.dataa(\u2|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|counter[14]~45 ),
	.combout(\u2|counter[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u2|counter[15]~46 .lut_mask = 16'h5A5A;
defparam \u2|counter[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \u2|counter[15] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|counter[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u2|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|counter[15] .is_wysiwyg = "true";
defparam \u2|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cyclone10lp_lcell_comb \u2|LessThan0~0 (
// Equation(s):
// \u2|LessThan0~0_combout  = (((!\u2|counter [0]) # (!\u2|counter [1])) # (!\u2|counter [2])) # (!\u2|counter [3])

	.dataa(\u2|counter [3]),
	.datab(\u2|counter [2]),
	.datac(\u2|counter [1]),
	.datad(\u2|counter [0]),
	.cin(gnd),
	.combout(\u2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \u2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cyclone10lp_lcell_comb \u2|LessThan0~1 (
// Equation(s):
// \u2|LessThan0~1_combout  = ((!\u2|counter [5] & (\u2|LessThan0~0_combout  & !\u2|counter [4]))) # (!\u2|counter [6])

	.dataa(\u2|counter [5]),
	.datab(\u2|counter [6]),
	.datac(\u2|LessThan0~0_combout ),
	.datad(\u2|counter [4]),
	.cin(gnd),
	.combout(\u2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~1 .lut_mask = 16'h3373;
defparam \u2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cyclone10lp_lcell_comb \u2|LessThan0~2 (
// Equation(s):
// \u2|LessThan0~2_combout  = (((\u2|LessThan0~1_combout  & !\u2|counter [7])) # (!\u2|counter [9])) # (!\u2|counter [8])

	.dataa(\u2|LessThan0~1_combout ),
	.datab(\u2|counter [8]),
	.datac(\u2|counter [7]),
	.datad(\u2|counter [9]),
	.cin(gnd),
	.combout(\u2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~2 .lut_mask = 16'h3BFF;
defparam \u2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cyclone10lp_lcell_comb \u2|LessThan0~4 (
// Equation(s):
// \u2|LessThan0~4_combout  = (\u2|counter [15] & (\u2|counter [14] & ((!\u2|LessThan0~2_combout ) # (!\u2|LessThan0~3_combout ))))

	.dataa(\u2|LessThan0~3_combout ),
	.datab(\u2|counter [15]),
	.datac(\u2|LessThan0~2_combout ),
	.datad(\u2|counter [14]),
	.cin(gnd),
	.combout(\u2|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~4 .lut_mask = 16'h4C00;
defparam \u2|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cyclone10lp_lcell_comb \u2|milliseconds[0]~93 (
// Equation(s):
// \u2|milliseconds[0]~93_combout  = \u2|LessThan0~4_combout  $ (\u2|milliseconds [0])

	.dataa(\u2|LessThan0~4_combout ),
	.datab(gnd),
	.datac(\u2|milliseconds [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|milliseconds[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u2|milliseconds[0]~93 .lut_mask = 16'h5A5A;
defparam \u2|milliseconds[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \u2|milliseconds[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[0]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[0] .is_wysiwyg = "true";
defparam \u2|milliseconds[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cyclone10lp_lcell_comb \u2|milliseconds[1]~31 (
// Equation(s):
// \u2|milliseconds[1]~31_combout  = (\u2|milliseconds [0] & (\u2|milliseconds [1] $ (VCC))) # (!\u2|milliseconds [0] & (\u2|milliseconds [1] & VCC))
// \u2|milliseconds[1]~32  = CARRY((\u2|milliseconds [0] & \u2|milliseconds [1]))

	.dataa(\u2|milliseconds [0]),
	.datab(\u2|milliseconds [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|milliseconds[1]~31_combout ),
	.cout(\u2|milliseconds[1]~32 ));
// synopsys translate_off
defparam \u2|milliseconds[1]~31 .lut_mask = 16'h6688;
defparam \u2|milliseconds[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \u2|milliseconds[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[1] .is_wysiwyg = "true";
defparam \u2|milliseconds[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cyclone10lp_lcell_comb \u2|milliseconds[2]~33 (
// Equation(s):
// \u2|milliseconds[2]~33_combout  = (\u2|milliseconds [2] & (!\u2|milliseconds[1]~32 )) # (!\u2|milliseconds [2] & ((\u2|milliseconds[1]~32 ) # (GND)))
// \u2|milliseconds[2]~34  = CARRY((!\u2|milliseconds[1]~32 ) # (!\u2|milliseconds [2]))

	.dataa(gnd),
	.datab(\u2|milliseconds [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[1]~32 ),
	.combout(\u2|milliseconds[2]~33_combout ),
	.cout(\u2|milliseconds[2]~34 ));
// synopsys translate_off
defparam \u2|milliseconds[2]~33 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \u2|milliseconds[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[2] .is_wysiwyg = "true";
defparam \u2|milliseconds[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cyclone10lp_lcell_comb \u2|milliseconds[3]~35 (
// Equation(s):
// \u2|milliseconds[3]~35_combout  = (\u2|milliseconds [3] & (\u2|milliseconds[2]~34  $ (GND))) # (!\u2|milliseconds [3] & (!\u2|milliseconds[2]~34  & VCC))
// \u2|milliseconds[3]~36  = CARRY((\u2|milliseconds [3] & !\u2|milliseconds[2]~34 ))

	.dataa(\u2|milliseconds [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[2]~34 ),
	.combout(\u2|milliseconds[3]~35_combout ),
	.cout(\u2|milliseconds[3]~36 ));
// synopsys translate_off
defparam \u2|milliseconds[3]~35 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \u2|milliseconds[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[3]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[3] .is_wysiwyg = "true";
defparam \u2|milliseconds[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cyclone10lp_lcell_comb \u2|milliseconds[4]~37 (
// Equation(s):
// \u2|milliseconds[4]~37_combout  = (\u2|milliseconds [4] & (!\u2|milliseconds[3]~36 )) # (!\u2|milliseconds [4] & ((\u2|milliseconds[3]~36 ) # (GND)))
// \u2|milliseconds[4]~38  = CARRY((!\u2|milliseconds[3]~36 ) # (!\u2|milliseconds [4]))

	.dataa(gnd),
	.datab(\u2|milliseconds [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[3]~36 ),
	.combout(\u2|milliseconds[4]~37_combout ),
	.cout(\u2|milliseconds[4]~38 ));
// synopsys translate_off
defparam \u2|milliseconds[4]~37 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \u2|milliseconds[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[4]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[4] .is_wysiwyg = "true";
defparam \u2|milliseconds[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cyclone10lp_lcell_comb \u2|milliseconds[5]~39 (
// Equation(s):
// \u2|milliseconds[5]~39_combout  = (\u2|milliseconds [5] & (\u2|milliseconds[4]~38  $ (GND))) # (!\u2|milliseconds [5] & (!\u2|milliseconds[4]~38  & VCC))
// \u2|milliseconds[5]~40  = CARRY((\u2|milliseconds [5] & !\u2|milliseconds[4]~38 ))

	.dataa(\u2|milliseconds [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[4]~38 ),
	.combout(\u2|milliseconds[5]~39_combout ),
	.cout(\u2|milliseconds[5]~40 ));
// synopsys translate_off
defparam \u2|milliseconds[5]~39 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \u2|milliseconds[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[5] .is_wysiwyg = "true";
defparam \u2|milliseconds[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cyclone10lp_lcell_comb \u2|milliseconds[6]~41 (
// Equation(s):
// \u2|milliseconds[6]~41_combout  = (\u2|milliseconds [6] & (!\u2|milliseconds[5]~40 )) # (!\u2|milliseconds [6] & ((\u2|milliseconds[5]~40 ) # (GND)))
// \u2|milliseconds[6]~42  = CARRY((!\u2|milliseconds[5]~40 ) # (!\u2|milliseconds [6]))

	.dataa(\u2|milliseconds [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[5]~40 ),
	.combout(\u2|milliseconds[6]~41_combout ),
	.cout(\u2|milliseconds[6]~42 ));
// synopsys translate_off
defparam \u2|milliseconds[6]~41 .lut_mask = 16'h5A5F;
defparam \u2|milliseconds[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \u2|milliseconds[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[6]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[6] .is_wysiwyg = "true";
defparam \u2|milliseconds[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cyclone10lp_lcell_comb \u2|milliseconds[7]~43 (
// Equation(s):
// \u2|milliseconds[7]~43_combout  = (\u2|milliseconds [7] & (\u2|milliseconds[6]~42  $ (GND))) # (!\u2|milliseconds [7] & (!\u2|milliseconds[6]~42  & VCC))
// \u2|milliseconds[7]~44  = CARRY((\u2|milliseconds [7] & !\u2|milliseconds[6]~42 ))

	.dataa(gnd),
	.datab(\u2|milliseconds [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[6]~42 ),
	.combout(\u2|milliseconds[7]~43_combout ),
	.cout(\u2|milliseconds[7]~44 ));
// synopsys translate_off
defparam \u2|milliseconds[7]~43 .lut_mask = 16'hC30C;
defparam \u2|milliseconds[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \u2|milliseconds[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[7] .is_wysiwyg = "true";
defparam \u2|milliseconds[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cyclone10lp_lcell_comb \u2|milliseconds[8]~45 (
// Equation(s):
// \u2|milliseconds[8]~45_combout  = (\u2|milliseconds [8] & (!\u2|milliseconds[7]~44 )) # (!\u2|milliseconds [8] & ((\u2|milliseconds[7]~44 ) # (GND)))
// \u2|milliseconds[8]~46  = CARRY((!\u2|milliseconds[7]~44 ) # (!\u2|milliseconds [8]))

	.dataa(gnd),
	.datab(\u2|milliseconds [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[7]~44 ),
	.combout(\u2|milliseconds[8]~45_combout ),
	.cout(\u2|milliseconds[8]~46 ));
// synopsys translate_off
defparam \u2|milliseconds[8]~45 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \u2|milliseconds[8] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[8]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[8] .is_wysiwyg = "true";
defparam \u2|milliseconds[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cyclone10lp_lcell_comb \u2|milliseconds[9]~47 (
// Equation(s):
// \u2|milliseconds[9]~47_combout  = (\u2|milliseconds [9] & (\u2|milliseconds[8]~46  $ (GND))) # (!\u2|milliseconds [9] & (!\u2|milliseconds[8]~46  & VCC))
// \u2|milliseconds[9]~48  = CARRY((\u2|milliseconds [9] & !\u2|milliseconds[8]~46 ))

	.dataa(gnd),
	.datab(\u2|milliseconds [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[8]~46 ),
	.combout(\u2|milliseconds[9]~47_combout ),
	.cout(\u2|milliseconds[9]~48 ));
// synopsys translate_off
defparam \u2|milliseconds[9]~47 .lut_mask = 16'hC30C;
defparam \u2|milliseconds[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \u2|milliseconds[9] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[9]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[9] .is_wysiwyg = "true";
defparam \u2|milliseconds[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cyclone10lp_lcell_comb \u2|milliseconds[10]~49 (
// Equation(s):
// \u2|milliseconds[10]~49_combout  = (\u2|milliseconds [10] & (!\u2|milliseconds[9]~48 )) # (!\u2|milliseconds [10] & ((\u2|milliseconds[9]~48 ) # (GND)))
// \u2|milliseconds[10]~50  = CARRY((!\u2|milliseconds[9]~48 ) # (!\u2|milliseconds [10]))

	.dataa(gnd),
	.datab(\u2|milliseconds [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[9]~48 ),
	.combout(\u2|milliseconds[10]~49_combout ),
	.cout(\u2|milliseconds[10]~50 ));
// synopsys translate_off
defparam \u2|milliseconds[10]~49 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \u2|milliseconds[10] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[10]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[10] .is_wysiwyg = "true";
defparam \u2|milliseconds[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cyclone10lp_lcell_comb \u2|milliseconds[11]~51 (
// Equation(s):
// \u2|milliseconds[11]~51_combout  = (\u2|milliseconds [11] & (\u2|milliseconds[10]~50  $ (GND))) # (!\u2|milliseconds [11] & (!\u2|milliseconds[10]~50  & VCC))
// \u2|milliseconds[11]~52  = CARRY((\u2|milliseconds [11] & !\u2|milliseconds[10]~50 ))

	.dataa(\u2|milliseconds [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[10]~50 ),
	.combout(\u2|milliseconds[11]~51_combout ),
	.cout(\u2|milliseconds[11]~52 ));
// synopsys translate_off
defparam \u2|milliseconds[11]~51 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \u2|milliseconds[11] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[11]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[11] .is_wysiwyg = "true";
defparam \u2|milliseconds[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cyclone10lp_lcell_comb \u2|milliseconds[12]~53 (
// Equation(s):
// \u2|milliseconds[12]~53_combout  = (\u2|milliseconds [12] & (!\u2|milliseconds[11]~52 )) # (!\u2|milliseconds [12] & ((\u2|milliseconds[11]~52 ) # (GND)))
// \u2|milliseconds[12]~54  = CARRY((!\u2|milliseconds[11]~52 ) # (!\u2|milliseconds [12]))

	.dataa(gnd),
	.datab(\u2|milliseconds [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[11]~52 ),
	.combout(\u2|milliseconds[12]~53_combout ),
	.cout(\u2|milliseconds[12]~54 ));
// synopsys translate_off
defparam \u2|milliseconds[12]~53 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \u2|milliseconds[12] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[12]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[12] .is_wysiwyg = "true";
defparam \u2|milliseconds[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cyclone10lp_lcell_comb \u2|milliseconds[13]~55 (
// Equation(s):
// \u2|milliseconds[13]~55_combout  = (\u2|milliseconds [13] & (\u2|milliseconds[12]~54  $ (GND))) # (!\u2|milliseconds [13] & (!\u2|milliseconds[12]~54  & VCC))
// \u2|milliseconds[13]~56  = CARRY((\u2|milliseconds [13] & !\u2|milliseconds[12]~54 ))

	.dataa(\u2|milliseconds [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[12]~54 ),
	.combout(\u2|milliseconds[13]~55_combout ),
	.cout(\u2|milliseconds[13]~56 ));
// synopsys translate_off
defparam \u2|milliseconds[13]~55 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \u2|milliseconds[13] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[13]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[13] .is_wysiwyg = "true";
defparam \u2|milliseconds[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cyclone10lp_lcell_comb \u2|milliseconds[14]~57 (
// Equation(s):
// \u2|milliseconds[14]~57_combout  = (\u2|milliseconds [14] & (!\u2|milliseconds[13]~56 )) # (!\u2|milliseconds [14] & ((\u2|milliseconds[13]~56 ) # (GND)))
// \u2|milliseconds[14]~58  = CARRY((!\u2|milliseconds[13]~56 ) # (!\u2|milliseconds [14]))

	.dataa(gnd),
	.datab(\u2|milliseconds [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[13]~56 ),
	.combout(\u2|milliseconds[14]~57_combout ),
	.cout(\u2|milliseconds[14]~58 ));
// synopsys translate_off
defparam \u2|milliseconds[14]~57 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \u2|milliseconds[14] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[14]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[14] .is_wysiwyg = "true";
defparam \u2|milliseconds[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cyclone10lp_lcell_comb \u2|milliseconds[15]~59 (
// Equation(s):
// \u2|milliseconds[15]~59_combout  = (\u2|milliseconds [15] & (\u2|milliseconds[14]~58  $ (GND))) # (!\u2|milliseconds [15] & (!\u2|milliseconds[14]~58  & VCC))
// \u2|milliseconds[15]~60  = CARRY((\u2|milliseconds [15] & !\u2|milliseconds[14]~58 ))

	.dataa(\u2|milliseconds [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[14]~58 ),
	.combout(\u2|milliseconds[15]~59_combout ),
	.cout(\u2|milliseconds[15]~60 ));
// synopsys translate_off
defparam \u2|milliseconds[15]~59 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \u2|milliseconds[15] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[15]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[15] .is_wysiwyg = "true";
defparam \u2|milliseconds[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cyclone10lp_lcell_comb \u2|milliseconds[16]~61 (
// Equation(s):
// \u2|milliseconds[16]~61_combout  = (\u2|milliseconds [16] & (!\u2|milliseconds[15]~60 )) # (!\u2|milliseconds [16] & ((\u2|milliseconds[15]~60 ) # (GND)))
// \u2|milliseconds[16]~62  = CARRY((!\u2|milliseconds[15]~60 ) # (!\u2|milliseconds [16]))

	.dataa(gnd),
	.datab(\u2|milliseconds [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[15]~60 ),
	.combout(\u2|milliseconds[16]~61_combout ),
	.cout(\u2|milliseconds[16]~62 ));
// synopsys translate_off
defparam \u2|milliseconds[16]~61 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \u2|milliseconds[16] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[16]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[16] .is_wysiwyg = "true";
defparam \u2|milliseconds[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cyclone10lp_lcell_comb \u2|milliseconds[17]~63 (
// Equation(s):
// \u2|milliseconds[17]~63_combout  = (\u2|milliseconds [17] & (\u2|milliseconds[16]~62  $ (GND))) # (!\u2|milliseconds [17] & (!\u2|milliseconds[16]~62  & VCC))
// \u2|milliseconds[17]~64  = CARRY((\u2|milliseconds [17] & !\u2|milliseconds[16]~62 ))

	.dataa(gnd),
	.datab(\u2|milliseconds [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[16]~62 ),
	.combout(\u2|milliseconds[17]~63_combout ),
	.cout(\u2|milliseconds[17]~64 ));
// synopsys translate_off
defparam \u2|milliseconds[17]~63 .lut_mask = 16'hC30C;
defparam \u2|milliseconds[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \u2|milliseconds[17] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[17]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[17] .is_wysiwyg = "true";
defparam \u2|milliseconds[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cyclone10lp_lcell_comb \u2|milliseconds[18]~65 (
// Equation(s):
// \u2|milliseconds[18]~65_combout  = (\u2|milliseconds [18] & (!\u2|milliseconds[17]~64 )) # (!\u2|milliseconds [18] & ((\u2|milliseconds[17]~64 ) # (GND)))
// \u2|milliseconds[18]~66  = CARRY((!\u2|milliseconds[17]~64 ) # (!\u2|milliseconds [18]))

	.dataa(gnd),
	.datab(\u2|milliseconds [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[17]~64 ),
	.combout(\u2|milliseconds[18]~65_combout ),
	.cout(\u2|milliseconds[18]~66 ));
// synopsys translate_off
defparam \u2|milliseconds[18]~65 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \u2|milliseconds[18] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[18]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[18] .is_wysiwyg = "true";
defparam \u2|milliseconds[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cyclone10lp_lcell_comb \u2|milliseconds[19]~67 (
// Equation(s):
// \u2|milliseconds[19]~67_combout  = (\u2|milliseconds [19] & (\u2|milliseconds[18]~66  $ (GND))) # (!\u2|milliseconds [19] & (!\u2|milliseconds[18]~66  & VCC))
// \u2|milliseconds[19]~68  = CARRY((\u2|milliseconds [19] & !\u2|milliseconds[18]~66 ))

	.dataa(\u2|milliseconds [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[18]~66 ),
	.combout(\u2|milliseconds[19]~67_combout ),
	.cout(\u2|milliseconds[19]~68 ));
// synopsys translate_off
defparam \u2|milliseconds[19]~67 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \u2|milliseconds[19] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[19]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[19] .is_wysiwyg = "true";
defparam \u2|milliseconds[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cyclone10lp_lcell_comb \u2|milliseconds[20]~69 (
// Equation(s):
// \u2|milliseconds[20]~69_combout  = (\u2|milliseconds [20] & (!\u2|milliseconds[19]~68 )) # (!\u2|milliseconds [20] & ((\u2|milliseconds[19]~68 ) # (GND)))
// \u2|milliseconds[20]~70  = CARRY((!\u2|milliseconds[19]~68 ) # (!\u2|milliseconds [20]))

	.dataa(gnd),
	.datab(\u2|milliseconds [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[19]~68 ),
	.combout(\u2|milliseconds[20]~69_combout ),
	.cout(\u2|milliseconds[20]~70 ));
// synopsys translate_off
defparam \u2|milliseconds[20]~69 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \u2|milliseconds[20] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[20]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[20] .is_wysiwyg = "true";
defparam \u2|milliseconds[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cyclone10lp_lcell_comb \u2|milliseconds[21]~71 (
// Equation(s):
// \u2|milliseconds[21]~71_combout  = (\u2|milliseconds [21] & (\u2|milliseconds[20]~70  $ (GND))) # (!\u2|milliseconds [21] & (!\u2|milliseconds[20]~70  & VCC))
// \u2|milliseconds[21]~72  = CARRY((\u2|milliseconds [21] & !\u2|milliseconds[20]~70 ))

	.dataa(\u2|milliseconds [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[20]~70 ),
	.combout(\u2|milliseconds[21]~71_combout ),
	.cout(\u2|milliseconds[21]~72 ));
// synopsys translate_off
defparam \u2|milliseconds[21]~71 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \u2|milliseconds[21] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[21]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[21] .is_wysiwyg = "true";
defparam \u2|milliseconds[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cyclone10lp_lcell_comb \u2|milliseconds[22]~73 (
// Equation(s):
// \u2|milliseconds[22]~73_combout  = (\u2|milliseconds [22] & (!\u2|milliseconds[21]~72 )) # (!\u2|milliseconds [22] & ((\u2|milliseconds[21]~72 ) # (GND)))
// \u2|milliseconds[22]~74  = CARRY((!\u2|milliseconds[21]~72 ) # (!\u2|milliseconds [22]))

	.dataa(\u2|milliseconds [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[21]~72 ),
	.combout(\u2|milliseconds[22]~73_combout ),
	.cout(\u2|milliseconds[22]~74 ));
// synopsys translate_off
defparam \u2|milliseconds[22]~73 .lut_mask = 16'h5A5F;
defparam \u2|milliseconds[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \u2|milliseconds[22] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[22]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[22] .is_wysiwyg = "true";
defparam \u2|milliseconds[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cyclone10lp_lcell_comb \u2|milliseconds[23]~75 (
// Equation(s):
// \u2|milliseconds[23]~75_combout  = (\u2|milliseconds [23] & (\u2|milliseconds[22]~74  $ (GND))) # (!\u2|milliseconds [23] & (!\u2|milliseconds[22]~74  & VCC))
// \u2|milliseconds[23]~76  = CARRY((\u2|milliseconds [23] & !\u2|milliseconds[22]~74 ))

	.dataa(gnd),
	.datab(\u2|milliseconds [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[22]~74 ),
	.combout(\u2|milliseconds[23]~75_combout ),
	.cout(\u2|milliseconds[23]~76 ));
// synopsys translate_off
defparam \u2|milliseconds[23]~75 .lut_mask = 16'hC30C;
defparam \u2|milliseconds[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \u2|milliseconds[23] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[23] .is_wysiwyg = "true";
defparam \u2|milliseconds[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cyclone10lp_lcell_comb \u2|milliseconds[24]~77 (
// Equation(s):
// \u2|milliseconds[24]~77_combout  = (\u2|milliseconds [24] & (!\u2|milliseconds[23]~76 )) # (!\u2|milliseconds [24] & ((\u2|milliseconds[23]~76 ) # (GND)))
// \u2|milliseconds[24]~78  = CARRY((!\u2|milliseconds[23]~76 ) # (!\u2|milliseconds [24]))

	.dataa(gnd),
	.datab(\u2|milliseconds [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[23]~76 ),
	.combout(\u2|milliseconds[24]~77_combout ),
	.cout(\u2|milliseconds[24]~78 ));
// synopsys translate_off
defparam \u2|milliseconds[24]~77 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \u2|milliseconds[24] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[24] .is_wysiwyg = "true";
defparam \u2|milliseconds[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cyclone10lp_lcell_comb \u2|milliseconds[25]~79 (
// Equation(s):
// \u2|milliseconds[25]~79_combout  = (\u2|milliseconds [25] & (\u2|milliseconds[24]~78  $ (GND))) # (!\u2|milliseconds [25] & (!\u2|milliseconds[24]~78  & VCC))
// \u2|milliseconds[25]~80  = CARRY((\u2|milliseconds [25] & !\u2|milliseconds[24]~78 ))

	.dataa(gnd),
	.datab(\u2|milliseconds [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[24]~78 ),
	.combout(\u2|milliseconds[25]~79_combout ),
	.cout(\u2|milliseconds[25]~80 ));
// synopsys translate_off
defparam \u2|milliseconds[25]~79 .lut_mask = 16'hC30C;
defparam \u2|milliseconds[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \u2|milliseconds[25] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[25]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[25] .is_wysiwyg = "true";
defparam \u2|milliseconds[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cyclone10lp_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (!\u1|io_addr_o [1] & ((!\u1|io_addr_o [0]) # (!\u1|io_addr_o [2])))

	.dataa(\u1|io_addr_o [2]),
	.datab(\u1|io_addr_o [1]),
	.datac(gnd),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'h1133;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cyclone10lp_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\u2|milliseconds [1] & \u1|io_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|milliseconds [1]),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'hF000;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cyclone10lp_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = (\Selector6~4_combout  & (\u2|milliseconds [25] & (\Selector6~3_combout ))) # (!\Selector6~4_combout  & (((\Selector6~5_combout ) # (!\Selector6~3_combout ))))

	.dataa(\Selector6~4_combout ),
	.datab(\u2|milliseconds [25]),
	.datac(\Selector6~3_combout ),
	.datad(\Selector6~5_combout ),
	.cin(gnd),
	.combout(\Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~6 .lut_mask = 16'hD585;
defparam \Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cyclone10lp_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\u1|io_addr_o [1] & !\u1|io_addr_o [2])

	.dataa(gnd),
	.datab(\u1|io_addr_o [1]),
	.datac(gnd),
	.datad(\u1|io_addr_o [2]),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h00CC;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cyclone10lp_lcell_comb \Selector6~7 (
// Equation(s):
// \Selector6~7_combout  = (\Selector6~6_combout  & ((\u2|milliseconds [9]) # ((!\Selector6~2_combout )))) # (!\Selector6~6_combout  & (((\u2|milliseconds [17] & \Selector6~2_combout ))))

	.dataa(\Selector6~6_combout ),
	.datab(\u2|milliseconds [9]),
	.datac(\u2|milliseconds [17]),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~7 .lut_mask = 16'hD8AA;
defparam \Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cyclone10lp_lcell_comb \Selector6~8 (
// Equation(s):
// \Selector6~8_combout  = (!\u1|io_addr_o [7] & (\Selector7~0_combout  & \Selector6~7_combout ))

	.dataa(\u1|io_addr_o [7]),
	.datab(\Selector7~0_combout ),
	.datac(\Selector6~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~8 .lut_mask = 16'h4040;
defparam \Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cyclone10lp_lcell_comb \u1|Add1~6 (
// Equation(s):
// \u1|Add1~6_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [1])))) # (!\u1|instruction [7] & (\u1|instruction [4] $ (((\u1|Mux14~1_combout )))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction [7]),
	.datac(\u1|instruction_2nd_byte [1]),
	.datad(\u1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\u1|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~6 .lut_mask = 16'hD1E2;
defparam \u1|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cyclone10lp_lcell_comb \u1|RF[2][7]~15 (
// Equation(s):
// \u1|RF[2][7]~15_combout  = (\u1|instruction [5] & (\u1|instruction [3] & (\u1|instruction [6]))) # (!\u1|instruction [5] & (((\u1|instruction [6]) # (\u1|instruction [7]))))

	.dataa(\u1|instruction [5]),
	.datab(\u1|instruction [3]),
	.datac(\u1|instruction [6]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|RF[2][7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~15 .lut_mask = 16'hD5D0;
defparam \u1|RF[2][7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cyclone10lp_lcell_comb \u1|RF[2][7]~16 (
// Equation(s):
// \u1|RF[2][7]~16_combout  = (\u1|state.WB_S~q  & ((\u1|instruction [5] & ((!\u1|instruction [4]) # (!\u1|RF[2][7]~15_combout ))) # (!\u1|instruction [5] & ((\u1|RF[2][7]~15_combout ) # (\u1|instruction [4])))))

	.dataa(\u1|instruction [5]),
	.datab(\u1|RF[2][7]~15_combout ),
	.datac(\u1|instruction [4]),
	.datad(\u1|state.WB_S~q ),
	.cin(gnd),
	.combout(\u1|RF[2][7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~16 .lut_mask = 16'h7E00;
defparam \u1|RF[2][7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cyclone10lp_lcell_comb \u1|RF[2][7]~13 (
// Equation(s):
// \u1|RF[2][7]~13_combout  = (\u1|instruction [5] & (!\u1|instruction [4] & ((\u1|instruction [0]) # (!\u1|instruction [1]))))

	.dataa(\u1|instruction [5]),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction [1]),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|RF[2][7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~13 .lut_mask = 16'h2202;
defparam \u1|RF[2][7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cyclone10lp_lcell_comb \u1|alu_result[0]~8 (
// Equation(s):
// \u1|alu_result[0]~8_combout  = (\u1|instruction [4] & !\u1|instruction [5])

	.dataa(\u1|instruction [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|instruction [5]),
	.cin(gnd),
	.combout(\u1|alu_result[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[0]~8 .lut_mask = 16'h00AA;
defparam \u1|alu_result[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cyclone10lp_lcell_comb \u1|RF[2][7]~14 (
// Equation(s):
// \u1|RF[2][7]~14_combout  = (\u1|instruction [7] & ((\u1|instruction [6]) # ((\u1|RF[2][7]~13_combout ) # (\u1|alu_result[0]~8_combout ))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|RF[2][7]~13_combout ),
	.datac(\u1|alu_result[0]~8_combout ),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|RF[2][7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~14 .lut_mask = 16'hFE00;
defparam \u1|RF[2][7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cyclone10lp_lcell_comb \u1|RF[2][7]~10 (
// Equation(s):
// \u1|RF[2][7]~10_combout  = (\u1|instruction [1] & ((\u1|instruction [4] & ((\u1|instruction [6]))) # (!\u1|instruction [4] & (\u1|instruction [7]))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction [7]),
	.datac(\u1|instruction [6]),
	.datad(\u1|instruction [1]),
	.cin(gnd),
	.combout(\u1|RF[2][7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~10 .lut_mask = 16'hE400;
defparam \u1|RF[2][7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cyclone10lp_lcell_comb \u1|RF[2][7]~11 (
// Equation(s):
// \u1|RF[2][7]~11_combout  = (\u1|RF[2][7]~10_combout  & \u1|instruction [5])

	.dataa(gnd),
	.datab(\u1|RF[2][7]~10_combout ),
	.datac(\u1|instruction [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|RF[2][7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~11 .lut_mask = 16'hC0C0;
defparam \u1|RF[2][7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cyclone10lp_lcell_comb \u1|RF[2][7]~12 (
// Equation(s):
// \u1|RF[2][7]~12_combout  = (\u1|RF[2][7]~11_combout  & (\u1|instruction [0] & ((\u1|instruction [2]) # (!\u1|instruction [3])))) # (!\u1|RF[2][7]~11_combout  & (((\u1|instruction [2])) # (!\u1|instruction [3])))

	.dataa(\u1|RF[2][7]~11_combout ),
	.datab(\u1|instruction [3]),
	.datac(\u1|instruction [2]),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|RF[2][7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~12 .lut_mask = 16'hF351;
defparam \u1|RF[2][7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cyclone10lp_lcell_comb \u1|RF[2][7]~17 (
// Equation(s):
// \u1|RF[2][7]~17_combout  = (\rst_i~input_o ) # ((\u1|RF[2][7]~16_combout  & (!\u1|RF[2][7]~14_combout  & !\u1|RF[2][7]~12_combout )))

	.dataa(\u1|RF[2][7]~16_combout ),
	.datab(\u1|RF[2][7]~14_combout ),
	.datac(\rst_i~input_o ),
	.datad(\u1|RF[2][7]~12_combout ),
	.cin(gnd),
	.combout(\u1|RF[2][7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[2][7]~17 .lut_mask = 16'hF0F2;
defparam \u1|RF[2][7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \u1|RF[2][1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][1] .is_wysiwyg = "true";
defparam \u1|RF[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cyclone10lp_lcell_comb \u1|RF[0][3]~19 (
// Equation(s):
// \u1|RF[0][3]~19_combout  = (\u1|instruction [5] & (!\u1|instruction [4] & ((\u1|instruction [0]) # (\u1|instruction [1])))) # (!\u1|instruction [5] & (((\u1|instruction [4]))))

	.dataa(\u1|instruction [0]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [1]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|RF[0][3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~19 .lut_mask = 16'h33C8;
defparam \u1|RF[0][3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cyclone10lp_lcell_comb \u1|Selector65~4 (
// Equation(s):
// \u1|Selector65~4_combout  = (!\u1|instruction [3] & !\u1|instruction [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|instruction [3]),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Selector65~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~4 .lut_mask = 16'h000F;
defparam \u1|Selector65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cyclone10lp_lcell_comb \u1|RF[0][3]~20 (
// Equation(s):
// \u1|RF[0][3]~20_combout  = (\u1|RF[0][3]~19_combout ) # ((!\u1|Selector65~4_combout  & (\u1|instruction [5] $ (!\u1|instruction [4]))))

	.dataa(\u1|RF[0][3]~19_combout ),
	.datab(\u1|instruction [5]),
	.datac(\u1|Selector65~4_combout ),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|RF[0][3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~20 .lut_mask = 16'hAEAB;
defparam \u1|RF[0][3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cyclone10lp_lcell_comb \u1|Selector32~0 (
// Equation(s):
// \u1|Selector32~0_combout  = (\u1|instruction [5]) # (\u1|instruction [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector32~0 .lut_mask = 16'hFFF0;
defparam \u1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cyclone10lp_lcell_comb \u1|RF[0][3]~18 (
// Equation(s):
// \u1|RF[0][3]~18_combout  = (!\u1|instruction [7] & (!\u1|instruction [6] & ((!\u1|Selector32~0_combout ) # (!\u1|Selector65~4_combout ))))

	.dataa(\u1|instruction [7]),
	.datab(\u1|instruction [6]),
	.datac(\u1|Selector65~4_combout ),
	.datad(\u1|Selector32~0_combout ),
	.cin(gnd),
	.combout(\u1|RF[0][3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~18 .lut_mask = 16'h0111;
defparam \u1|RF[0][3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cyclone10lp_lcell_comb \u1|RF[0][3]~21 (
// Equation(s):
// \u1|RF[0][3]~21_combout  = ((\u1|RF[0][3]~18_combout ) # ((\u1|RF[0][3]~20_combout  & \u1|instruction [7]))) # (!\u1|state.WB_S~q )

	.dataa(\u1|state.WB_S~q ),
	.datab(\u1|RF[0][3]~20_combout ),
	.datac(\u1|RF[0][3]~18_combout ),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|RF[0][3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~21 .lut_mask = 16'hFDF5;
defparam \u1|RF[0][3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cyclone10lp_lcell_comb \u1|RF[0][3]~22 (
// Equation(s):
// \u1|RF[0][3]~22_combout  = (\u1|instruction [3]) # ((\u1|instruction [7]) # ((\u1|Selector32~1_combout  & \u1|instruction [2])))

	.dataa(\u1|Selector32~1_combout ),
	.datab(\u1|instruction [3]),
	.datac(\u1|instruction [2]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|RF[0][3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~22 .lut_mask = 16'hFFEC;
defparam \u1|RF[0][3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cyclone10lp_lcell_comb \u1|RF[0][3]~23 (
// Equation(s):
// \u1|RF[0][3]~23_combout  = (\u1|RF[0][3]~22_combout ) # ((!\u1|Selector32~1_combout  & ((\u1|instruction [0]) # (\u1|instruction [1]))))

	.dataa(\u1|Selector32~1_combout ),
	.datab(\u1|instruction [0]),
	.datac(\u1|instruction [1]),
	.datad(\u1|RF[0][3]~22_combout ),
	.cin(gnd),
	.combout(\u1|RF[0][3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~23 .lut_mask = 16'hFF54;
defparam \u1|RF[0][3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cyclone10lp_lcell_comb \u1|RF[0][3]~24 (
// Equation(s):
// \u1|RF[0][3]~24_combout  = (\rst_i~input_o ) # ((!\u1|RF[0][3]~21_combout  & ((!\u1|RF[0][3]~23_combout ) # (!\u1|instruction [6]))))

	.dataa(\rst_i~input_o ),
	.datab(\u1|RF[0][3]~21_combout ),
	.datac(\u1|instruction [6]),
	.datad(\u1|RF[0][3]~23_combout ),
	.cin(gnd),
	.combout(\u1|RF[0][3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~24 .lut_mask = 16'hABBB;
defparam \u1|RF[0][3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \u1|RF[0][1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][1] .is_wysiwyg = "true";
defparam \u1|RF[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cyclone10lp_lcell_comb \u1|RF[1][7]~7 (
// Equation(s):
// \u1|RF[1][7]~7_combout  = (!\u1|instruction [6] & (\u1|instruction [5] $ (((\u1|instruction [7] & !\u1|instruction [4])))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [7]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|RF[1][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[1][7]~7 .lut_mask = 16'h4414;
defparam \u1|RF[1][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cyclone10lp_lcell_comb \u1|Selector65~5 (
// Equation(s):
// \u1|Selector65~5_combout  = (\u1|instruction [0] & !\u1|instruction [1])

	.dataa(\u1|instruction [0]),
	.datab(gnd),
	.datac(\u1|instruction [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Selector65~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~5 .lut_mask = 16'h0A0A;
defparam \u1|Selector65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cyclone10lp_lcell_comb \u1|RF[1][7]~4 (
// Equation(s):
// \u1|RF[1][7]~4_combout  = (!\u1|instruction [3] & ((\u1|Selector32~1_combout  & (\u1|instruction [2])) # (!\u1|Selector32~1_combout  & ((\u1|Selector65~5_combout )))))

	.dataa(\u1|instruction [2]),
	.datab(\u1|Selector65~5_combout ),
	.datac(\u1|instruction [3]),
	.datad(\u1|Selector32~1_combout ),
	.cin(gnd),
	.combout(\u1|RF[1][7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[1][7]~4 .lut_mask = 16'h0A0C;
defparam \u1|RF[1][7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cyclone10lp_lcell_comb \u1|RF[1][7]~5 (
// Equation(s):
// \u1|RF[1][7]~5_combout  = (\u1|instruction [7] & (((!\u1|instruction [1] & \u1|instruction [0])))) # (!\u1|instruction [7] & (\u1|RF[1][7]~4_combout ))

	.dataa(\u1|RF[1][7]~4_combout ),
	.datab(\u1|instruction [1]),
	.datac(\u1|instruction [7]),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|RF[1][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[1][7]~5 .lut_mask = 16'h3A0A;
defparam \u1|RF[1][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cyclone10lp_lcell_comb \u1|RF[1][7]~6 (
// Equation(s):
// \u1|RF[1][7]~6_combout  = (\u1|instruction [6] & (((!\u1|instruction [7])))) # (!\u1|instruction [6] & ((\u1|instruction [5] & (\u1|instruction [7] & !\u1|instruction [4])) # (!\u1|instruction [5] & (!\u1|instruction [7] & \u1|instruction [4]))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [7]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|RF[1][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[1][7]~6 .lut_mask = 16'h0B4A;
defparam \u1|RF[1][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cyclone10lp_lcell_comb \u1|RF[1][7]~8 (
// Equation(s):
// \u1|RF[1][7]~8_combout  = (\u1|RF[1][7]~7_combout  & (\u1|Equal0~2_combout  & ((!\u1|RF[1][7]~6_combout )))) # (!\u1|RF[1][7]~7_combout  & (((\u1|RF[1][7]~5_combout  & \u1|RF[1][7]~6_combout ))))

	.dataa(\u1|Equal0~2_combout ),
	.datab(\u1|RF[1][7]~7_combout ),
	.datac(\u1|RF[1][7]~5_combout ),
	.datad(\u1|RF[1][7]~6_combout ),
	.cin(gnd),
	.combout(\u1|RF[1][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[1][7]~8 .lut_mask = 16'h3088;
defparam \u1|RF[1][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cyclone10lp_lcell_comb \u1|RF[1][7]~9 (
// Equation(s):
// \u1|RF[1][7]~9_combout  = (\rst_i~input_o ) # ((\u1|state.WB_S~q  & \u1|RF[1][7]~8_combout ))

	.dataa(\u1|state.WB_S~q ),
	.datab(\u1|RF[1][7]~8_combout ),
	.datac(gnd),
	.datad(\rst_i~input_o ),
	.cin(gnd),
	.combout(\u1|RF[1][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[1][7]~9 .lut_mask = 16'hFF88;
defparam \u1|RF[1][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \u1|RF[1][1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][1] .is_wysiwyg = "true";
defparam \u1|RF[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cyclone10lp_lcell_comb \u1|Mux22~0 (
// Equation(s):
// \u1|Mux22~0_combout  = (\u1|instruction [3] & (((\u1|instruction [2])))) # (!\u1|instruction [3] & ((\u1|instruction [2] & ((\u1|RF[1][1]~q ))) # (!\u1|instruction [2] & (\u1|RF[0][1]~q ))))

	.dataa(\u1|instruction [3]),
	.datab(\u1|RF[0][1]~q ),
	.datac(\u1|instruction [2]),
	.datad(\u1|RF[1][1]~q ),
	.cin(gnd),
	.combout(\u1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux22~0 .lut_mask = 16'hF4A4;
defparam \u1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cyclone10lp_lcell_comb \u1|Mux22~1 (
// Equation(s):
// \u1|Mux22~1_combout  = (\u1|instruction [3] & ((\u1|Mux22~0_combout  & (\u1|RF[3][1]~q )) # (!\u1|Mux22~0_combout  & ((\u1|RF[2][1]~q ))))) # (!\u1|instruction [3] & (((\u1|Mux22~0_combout ))))

	.dataa(\u1|RF[3][1]~q ),
	.datab(\u1|instruction [3]),
	.datac(\u1|RF[2][1]~q ),
	.datad(\u1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\u1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux22~1 .lut_mask = 16'hBBC0;
defparam \u1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \u1|RF[2][0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][0] .is_wysiwyg = "true";
defparam \u1|RF[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \u1|RF[1][0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][0] .is_wysiwyg = "true";
defparam \u1|RF[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \u1|RF[0][0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][0] .is_wysiwyg = "true";
defparam \u1|RF[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cyclone10lp_lcell_comb \u1|Mux15~0 (
// Equation(s):
// \u1|Mux15~0_combout  = (\u1|instruction [1] & (((\u1|instruction [0])))) # (!\u1|instruction [1] & ((\u1|instruction [0] & (\u1|RF[1][0]~q )) # (!\u1|instruction [0] & ((\u1|RF[0][0]~q )))))

	.dataa(\u1|RF[1][0]~q ),
	.datab(\u1|instruction [1]),
	.datac(\u1|RF[0][0]~q ),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux15~0 .lut_mask = 16'hEE30;
defparam \u1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cyclone10lp_lcell_comb \u1|Mux15~1 (
// Equation(s):
// \u1|Mux15~1_combout  = (\u1|Mux15~0_combout  & (((\u1|RF[3][0]~q ) # (!\u1|instruction [1])))) # (!\u1|Mux15~0_combout  & (\u1|RF[2][0]~q  & ((\u1|instruction [1]))))

	.dataa(\u1|RF[2][0]~q ),
	.datab(\u1|Mux15~0_combout ),
	.datac(\u1|RF[3][0]~q ),
	.datad(\u1|instruction [1]),
	.cin(gnd),
	.combout(\u1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux15~1 .lut_mask = 16'hE2CC;
defparam \u1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cyclone10lp_lcell_comb \u1|Add1~7 (
// Equation(s):
// \u1|Add1~7_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [0])))) # (!\u1|instruction [7] & (\u1|Mux15~1_combout  $ ((\u1|instruction [4]))))

	.dataa(\u1|Mux15~1_combout ),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction_2nd_byte [0]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~7 .lut_mask = 16'hF066;
defparam \u1|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cyclone10lp_lcell_comb \u1|Add1~9 (
// Equation(s):
// \u1|Add1~9_cout  = CARRY(\u1|instruction [4])

	.dataa(\u1|instruction [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1|Add1~9_cout ));
// synopsys translate_off
defparam \u1|Add1~9 .lut_mask = 16'h00AA;
defparam \u1|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cyclone10lp_lcell_comb \u1|Add1~10 (
// Equation(s):
// \u1|Add1~10_combout  = (\u1|Mux23~1_combout  & ((\u1|Add1~7_combout  & (\u1|Add1~9_cout  & VCC)) # (!\u1|Add1~7_combout  & (!\u1|Add1~9_cout )))) # (!\u1|Mux23~1_combout  & ((\u1|Add1~7_combout  & (!\u1|Add1~9_cout )) # (!\u1|Add1~7_combout  & 
// ((\u1|Add1~9_cout ) # (GND)))))
// \u1|Add1~11  = CARRY((\u1|Mux23~1_combout  & (!\u1|Add1~7_combout  & !\u1|Add1~9_cout )) # (!\u1|Mux23~1_combout  & ((!\u1|Add1~9_cout ) # (!\u1|Add1~7_combout ))))

	.dataa(\u1|Mux23~1_combout ),
	.datab(\u1|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~9_cout ),
	.combout(\u1|Add1~10_combout ),
	.cout(\u1|Add1~11 ));
// synopsys translate_off
defparam \u1|Add1~10 .lut_mask = 16'h9617;
defparam \u1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cyclone10lp_lcell_comb \u1|alu_result_ext[8]~2 (
// Equation(s):
// \u1|alu_result_ext[8]~2_combout  = (!\u1|instruction [6] & ((\u1|instruction [5] & ((!\u1|instruction [7]))) # (!\u1|instruction [5] & (!\u1|instruction [4] & \u1|instruction [7]))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|alu_result_ext[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result_ext[8]~2 .lut_mask = 16'h0150;
defparam \u1|alu_result_ext[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cyclone10lp_lcell_comb \u1|alu_result_ext[0]~6 (
// Equation(s):
// \u1|alu_result_ext[0]~6_combout  = (\u1|alu_result_ext[8]~2_combout  & (!\rst_i~input_o  & \u1|state.EXEC_S~q ))

	.dataa(\u1|alu_result_ext[8]~2_combout ),
	.datab(gnd),
	.datac(\rst_i~input_o ),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|alu_result_ext[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result_ext[0]~6 .lut_mask = 16'h0A00;
defparam \u1|alu_result_ext[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \u1|alu_result_ext[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[0] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cyclone10lp_lcell_comb \u1|alu_result~16 (
// Equation(s):
// \u1|alu_result~16_combout  = (\u1|Mux15~1_combout ) # (\u1|Mux23~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Mux15~1_combout ),
	.datad(\u1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\u1|alu_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~16 .lut_mask = 16'hFFF0;
defparam \u1|alu_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cyclone10lp_lcell_comb \u1|Mux57~0 (
// Equation(s):
// \u1|Mux57~0_combout  = (\u1|instruction_2nd_byte [1] & ((\u1|instruction_2nd_byte [0]) # ((\u1|RF[2][0]~q )))) # (!\u1|instruction_2nd_byte [1] & (!\u1|instruction_2nd_byte [0] & ((\u1|RF[0][0]~q ))))

	.dataa(\u1|instruction_2nd_byte [1]),
	.datab(\u1|instruction_2nd_byte [0]),
	.datac(\u1|RF[2][0]~q ),
	.datad(\u1|RF[0][0]~q ),
	.cin(gnd),
	.combout(\u1|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux57~0 .lut_mask = 16'hB9A8;
defparam \u1|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cyclone10lp_lcell_comb \u1|Mux57~1 (
// Equation(s):
// \u1|Mux57~1_combout  = (\u1|instruction_2nd_byte [0] & ((\u1|Mux57~0_combout  & ((\u1|RF[3][0]~q ))) # (!\u1|Mux57~0_combout  & (\u1|RF[1][0]~q )))) # (!\u1|instruction_2nd_byte [0] & (((\u1|Mux57~0_combout ))))

	.dataa(\u1|RF[1][0]~q ),
	.datab(\u1|instruction_2nd_byte [0]),
	.datac(\u1|RF[3][0]~q ),
	.datad(\u1|Mux57~0_combout ),
	.cin(gnd),
	.combout(\u1|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux57~1 .lut_mask = 16'hF388;
defparam \u1|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cyclone10lp_lcell_comb \u1|alu_result[0]~9 (
// Equation(s):
// \u1|alu_result[0]~9_combout  = (\u1|instruction [5] & ((!\u1|instruction [4]) # (!\u1|instruction [2])))

	.dataa(gnd),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [2]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|alu_result[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[0]~9 .lut_mask = 16'h0CCC;
defparam \u1|alu_result[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cyclone10lp_lcell_comb \u1|Mux57~2 (
// Equation(s):
// \u1|Mux57~2_combout  = (\u1|Selector32~1_combout  & (((\u1|alu_result[0]~9_combout )))) # (!\u1|Selector32~1_combout  & ((\u1|alu_result[0]~9_combout  & ((\u1|instruction_2nd_byte [0]))) # (!\u1|alu_result[0]~9_combout  & (\u1|Mux57~1_combout ))))

	.dataa(\u1|Selector32~1_combout ),
	.datab(\u1|Mux57~1_combout ),
	.datac(\u1|alu_result[0]~9_combout ),
	.datad(\u1|instruction_2nd_byte [0]),
	.cin(gnd),
	.combout(\u1|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux57~2 .lut_mask = 16'hF4A4;
defparam \u1|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cyclone10lp_lcell_comb \u1|Mux57~3 (
// Equation(s):
// \u1|Mux57~3_combout  = (\u1|Mux23~1_combout  & (\u1|Mux57~2_combout  $ (((\u1|Mux15~1_combout  & \u1|Selector32~1_combout ))))) # (!\u1|Mux23~1_combout  & (\u1|Mux57~2_combout  & ((\u1|Mux15~1_combout ) # (!\u1|Selector32~1_combout ))))

	.dataa(\u1|Mux23~1_combout ),
	.datab(\u1|Mux15~1_combout ),
	.datac(\u1|Mux57~2_combout ),
	.datad(\u1|Selector32~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux57~3 .lut_mask = 16'h68F0;
defparam \u1|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cyclone10lp_lcell_comb \u1|alu_result[0]~0 (
// Equation(s):
// \u1|alu_result[0]~0_combout  = (\u1|alu_result[0]~8_combout  & (\u1|alu_result~16_combout )) # (!\u1|alu_result[0]~8_combout  & ((\u1|Mux57~3_combout )))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|alu_result~16_combout ),
	.datac(gnd),
	.datad(\u1|Mux57~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[0]~0 .lut_mask = 16'hDD88;
defparam \u1|alu_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cyclone10lp_lcell_comb \u1|io_addr_o[0]~2 (
// Equation(s):
// \u1|io_addr_o[0]~2_combout  = (!\rst_i~input_o  & \u1|state.EXEC_S~q )

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|io_addr_o[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|io_addr_o[0]~2 .lut_mask = 16'h5500;
defparam \u1|io_addr_o[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cyclone10lp_lcell_comb \u1|alu_result[0]~11 (
// Equation(s):
// \u1|alu_result[0]~11_combout  = (\u1|io_addr_o[0]~2_combout  & (!\u1|instruction [7] & ((\u1|instruction [6]) # (\u1|alu_result[0]~8_combout ))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|io_addr_o[0]~2_combout ),
	.datac(\u1|alu_result[0]~8_combout ),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|alu_result[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[0]~11 .lut_mask = 16'h00C8;
defparam \u1|alu_result[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \u1|alu_result[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[0]~0_combout ),
	.asdata(\u1|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[0] .is_wysiwyg = "true";
defparam \u1|alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cyclone10lp_lcell_comb \u1|RF[0][3]~0 (
// Equation(s):
// \u1|RF[0][3]~0_combout  = (\u1|instruction [5] & ((\u1|instruction [7] & (\u1|instruction [4])) # (!\u1|instruction [7] & ((!\u1|instruction [6]))))) # (!\u1|instruction [5] & (((\u1|instruction [7]))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction [6]),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|RF[0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[0][3]~0 .lut_mask = 16'hAF30;
defparam \u1|RF[0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cyclone10lp_lcell_comb \u1|RF~47 (
// Equation(s):
// \u1|RF~47_combout  = (\u1|RF[0][3]~1_combout  & (((\u1|RF[0][3]~0_combout )))) # (!\u1|RF[0][3]~1_combout  & ((\u1|RF[0][3]~0_combout  & (\u1|alu_result_ext [0])) # (!\u1|RF[0][3]~0_combout  & ((\u1|alu_result [0])))))

	.dataa(\u1|RF[0][3]~1_combout ),
	.datab(\u1|alu_result_ext [0]),
	.datac(\u1|alu_result [0]),
	.datad(\u1|RF[0][3]~0_combout ),
	.cin(gnd),
	.combout(\u1|RF~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~47 .lut_mask = 16'hEE50;
defparam \u1|RF~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cyclone10lp_lcell_comb \u2|irq_o~feeder (
// Equation(s):
// \u2|irq_o~feeder_combout  = \u2|LessThan0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u2|irq_o~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|irq_o~feeder .lut_mask = 16'hFF00;
defparam \u2|irq_o~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \u2|irq_o (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|irq_o~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|irq_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|irq_o .is_wysiwyg = "true";
defparam \u2|irq_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cyclone10lp_lcell_comb \u1|RF~43 (
// Equation(s):
// \u1|RF~43_combout  = (\u1|io_addr_o [0] & (!\u1|io_addr_o [1] & ((\u2|milliseconds [0])))) # (!\u1|io_addr_o [0] & ((\u1|io_addr_o [1]) # ((\u2|irq_o~q ))))

	.dataa(\u1|io_addr_o [0]),
	.datab(\u1|io_addr_o [1]),
	.datac(\u2|irq_o~q ),
	.datad(\u2|milliseconds [0]),
	.cin(gnd),
	.combout(\u1|RF~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~43 .lut_mask = 16'h7654;
defparam \u1|RF~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cyclone10lp_lcell_comb \u1|RF~44 (
// Equation(s):
// \u1|RF~44_combout  = (\u1|io_addr_o [1] & ((\u1|RF~43_combout  & (\u2|milliseconds [8])) # (!\u1|RF~43_combout  & ((\u2|milliseconds [16]))))) # (!\u1|io_addr_o [1] & (((\u1|RF~43_combout ))))

	.dataa(\u2|milliseconds [8]),
	.datab(\u1|io_addr_o [1]),
	.datac(\u2|milliseconds [16]),
	.datad(\u1|RF~43_combout ),
	.cin(gnd),
	.combout(\u1|RF~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~44 .lut_mask = 16'hBBC0;
defparam \u1|RF~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cyclone10lp_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout  & !\u1|io_addr_o [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector7~0_combout ),
	.datad(\u1|io_addr_o [7]),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'h00F0;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cyclone10lp_lcell_comb \u1|RF~45 (
// Equation(s):
// \u1|RF~45_combout  = (!\u1|io_addr_o [1] & (\u2|milliseconds [24] & !\u1|io_addr_o [0]))

	.dataa(gnd),
	.datab(\u1|io_addr_o [1]),
	.datac(\u2|milliseconds [24]),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\u1|RF~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~45 .lut_mask = 16'h0030;
defparam \u1|RF~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cyclone10lp_lcell_comb \u1|RF~46 (
// Equation(s):
// \u1|RF~46_combout  = (\Selector7~1_combout  & ((\u1|io_addr_o [2] & ((\u1|RF~45_combout ))) # (!\u1|io_addr_o [2] & (\u1|RF~44_combout ))))

	.dataa(\u1|RF~44_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\u1|RF~45_combout ),
	.datad(\u1|io_addr_o [2]),
	.cin(gnd),
	.combout(\u1|RF~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~46 .lut_mask = 16'hC088;
defparam \u1|RF~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cyclone10lp_lcell_comb \u1|RF~48 (
// Equation(s):
// \u1|RF~48_combout  = (\u1|RF~47_combout  & ((\u1|RF~46_combout ) # ((!\u1|RF[0][3]~1_combout )))) # (!\u1|RF~47_combout  & (((\u1|RF[0][3]~1_combout  & \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ))))

	.dataa(\u1|RF~47_combout ),
	.datab(\u1|RF~46_combout ),
	.datac(\u1|RF[0][3]~1_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\u1|RF~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~48 .lut_mask = 16'hDA8A;
defparam \u1|RF~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cyclone10lp_lcell_comb \u1|RF[3][4]~26 (
// Equation(s):
// \u1|RF[3][4]~26_combout  = (\u1|instruction [5] & (!\u1|instruction [4] & ((!\u1|instruction [0]) # (!\u1|instruction [1]))))

	.dataa(\u1|instruction [5]),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction [1]),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|RF[3][4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[3][4]~26 .lut_mask = 16'h0222;
defparam \u1|RF[3][4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cyclone10lp_lcell_comb \u1|RF[3][4]~27 (
// Equation(s):
// \u1|RF[3][4]~27_combout  = (\u1|instruction [7] & ((\u1|instruction [6]) # ((\u1|alu_result[0]~8_combout ) # (\u1|RF[3][4]~26_combout ))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|alu_result[0]~8_combout ),
	.datac(\u1|RF[3][4]~26_combout ),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|RF[3][4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[3][4]~27 .lut_mask = 16'hFE00;
defparam \u1|RF[3][4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cyclone10lp_lcell_comb \u1|RF[3][4]~25 (
// Equation(s):
// \u1|RF[3][4]~25_combout  = (\u1|RF[2][7]~11_combout  & (!\u1|instruction [0] & ((!\u1|instruction [2]) # (!\u1|instruction [3])))) # (!\u1|RF[2][7]~11_combout  & (((!\u1|instruction [2])) # (!\u1|instruction [3])))

	.dataa(\u1|RF[2][7]~11_combout ),
	.datab(\u1|instruction [3]),
	.datac(\u1|instruction [2]),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|RF[3][4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[3][4]~25 .lut_mask = 16'h153F;
defparam \u1|RF[3][4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cyclone10lp_lcell_comb \u1|RF[3][4]~28 (
// Equation(s):
// \u1|RF[3][4]~28_combout  = (\rst_i~input_o ) # ((\u1|RF[2][7]~16_combout  & (!\u1|RF[3][4]~27_combout  & !\u1|RF[3][4]~25_combout )))

	.dataa(\u1|RF[2][7]~16_combout ),
	.datab(\u1|RF[3][4]~27_combout ),
	.datac(\rst_i~input_o ),
	.datad(\u1|RF[3][4]~25_combout ),
	.cin(gnd),
	.combout(\u1|RF[3][4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[3][4]~28 .lut_mask = 16'hF0F2;
defparam \u1|RF[3][4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \u1|RF[3][0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][0] .is_wysiwyg = "true";
defparam \u1|RF[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cyclone10lp_lcell_comb \u1|Mux23~0 (
// Equation(s):
// \u1|Mux23~0_combout  = (\u1|instruction [3] & ((\u1|RF[2][0]~q ) # ((\u1|instruction [2])))) # (!\u1|instruction [3] & (((\u1|RF[0][0]~q  & !\u1|instruction [2]))))

	.dataa(\u1|RF[2][0]~q ),
	.datab(\u1|RF[0][0]~q ),
	.datac(\u1|instruction [3]),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux23~0 .lut_mask = 16'hF0AC;
defparam \u1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cyclone10lp_lcell_comb \u1|Mux23~1 (
// Equation(s):
// \u1|Mux23~1_combout  = (\u1|Mux23~0_combout  & ((\u1|RF[3][0]~q ) # ((!\u1|instruction [2])))) # (!\u1|Mux23~0_combout  & (((\u1|RF[1][0]~q  & \u1|instruction [2]))))

	.dataa(\u1|RF[3][0]~q ),
	.datab(\u1|Mux23~0_combout ),
	.datac(\u1|RF[1][0]~q ),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux23~1 .lut_mask = 16'hB8CC;
defparam \u1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cyclone10lp_lcell_comb \u1|Add1~12 (
// Equation(s):
// \u1|Add1~12_combout  = ((\u1|Add1~6_combout  $ (\u1|Mux22~1_combout  $ (!\u1|Add1~11 )))) # (GND)
// \u1|Add1~13  = CARRY((\u1|Add1~6_combout  & ((\u1|Mux22~1_combout ) # (!\u1|Add1~11 ))) # (!\u1|Add1~6_combout  & (\u1|Mux22~1_combout  & !\u1|Add1~11 )))

	.dataa(\u1|Add1~6_combout ),
	.datab(\u1|Mux22~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~11 ),
	.combout(\u1|Add1~12_combout ),
	.cout(\u1|Add1~13 ));
// synopsys translate_off
defparam \u1|Add1~12 .lut_mask = 16'h698E;
defparam \u1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \u1|alu_result_ext[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[1] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cyclone10lp_lcell_comb \u1|alu_result~17 (
// Equation(s):
// \u1|alu_result~17_combout  = (\u1|Mux22~1_combout ) # (\u1|Mux14~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Mux22~1_combout ),
	.datad(\u1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\u1|alu_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~17 .lut_mask = 16'hFFF0;
defparam \u1|alu_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cyclone10lp_lcell_comb \u1|Mux56~0 (
// Equation(s):
// \u1|Mux56~0_combout  = (\u1|instruction_2nd_byte [0] & ((\u1|RF[3][1]~q ) # ((!\u1|instruction_2nd_byte [1])))) # (!\u1|instruction_2nd_byte [0] & (((\u1|instruction_2nd_byte [1] & \u1|RF[2][1]~q ))))

	.dataa(\u1|RF[3][1]~q ),
	.datab(\u1|instruction_2nd_byte [0]),
	.datac(\u1|instruction_2nd_byte [1]),
	.datad(\u1|RF[2][1]~q ),
	.cin(gnd),
	.combout(\u1|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux56~0 .lut_mask = 16'hBC8C;
defparam \u1|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cyclone10lp_lcell_comb \u1|Mux56~1 (
// Equation(s):
// \u1|Mux56~1_combout  = (\u1|Mux56~0_combout  & ((\u1|instruction_2nd_byte [1]) # ((\u1|RF[1][1]~q )))) # (!\u1|Mux56~0_combout  & (!\u1|instruction_2nd_byte [1] & ((\u1|RF[0][1]~q ))))

	.dataa(\u1|Mux56~0_combout ),
	.datab(\u1|instruction_2nd_byte [1]),
	.datac(\u1|RF[1][1]~q ),
	.datad(\u1|RF[0][1]~q ),
	.cin(gnd),
	.combout(\u1|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux56~1 .lut_mask = 16'hB9A8;
defparam \u1|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cyclone10lp_lcell_comb \u1|Mux56~2 (
// Equation(s):
// \u1|Mux56~2_combout  = (\u1|alu_result[0]~9_combout  & ((\u1|instruction_2nd_byte [1]) # ((\u1|Selector32~1_combout )))) # (!\u1|alu_result[0]~9_combout  & (((!\u1|Selector32~1_combout  & \u1|Mux56~1_combout ))))

	.dataa(\u1|alu_result[0]~9_combout ),
	.datab(\u1|instruction_2nd_byte [1]),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|Mux56~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux56~2 .lut_mask = 16'hADA8;
defparam \u1|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cyclone10lp_lcell_comb \u1|Mux56~3 (
// Equation(s):
// \u1|Mux56~3_combout  = (\u1|Mux14~1_combout  & (\u1|Mux56~2_combout  $ (((\u1|Mux22~1_combout  & \u1|Selector32~1_combout ))))) # (!\u1|Mux14~1_combout  & (\u1|Mux56~2_combout  & ((\u1|Mux22~1_combout ) # (!\u1|Selector32~1_combout ))))

	.dataa(\u1|Mux14~1_combout ),
	.datab(\u1|Mux22~1_combout ),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|Mux56~2_combout ),
	.cin(gnd),
	.combout(\u1|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux56~3 .lut_mask = 16'h6F80;
defparam \u1|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cyclone10lp_lcell_comb \u1|alu_result[1]~1 (
// Equation(s):
// \u1|alu_result[1]~1_combout  = (\u1|alu_result[0]~8_combout  & (\u1|alu_result~17_combout )) # (!\u1|alu_result[0]~8_combout  & ((\u1|Mux56~3_combout )))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|alu_result~17_combout ),
	.datac(gnd),
	.datad(\u1|Mux56~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[1]~1 .lut_mask = 16'hDD88;
defparam \u1|alu_result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \u1|alu_result[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[1]~1_combout ),
	.asdata(\u1|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[1] .is_wysiwyg = "true";
defparam \u1|alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cyclone10lp_lcell_comb \u1|RF~41 (
// Equation(s):
// \u1|RF~41_combout  = (\u1|RF[0][3]~1_combout  & (((\u1|RF[0][3]~0_combout )))) # (!\u1|RF[0][3]~1_combout  & ((\u1|RF[0][3]~0_combout  & (\u1|alu_result_ext [1])) # (!\u1|RF[0][3]~0_combout  & ((\u1|alu_result [1])))))

	.dataa(\u1|alu_result_ext [1]),
	.datab(\u1|RF[0][3]~1_combout ),
	.datac(\u1|RF[0][3]~0_combout ),
	.datad(\u1|alu_result [1]),
	.cin(gnd),
	.combout(\u1|RF~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~41 .lut_mask = 16'hE3E0;
defparam \u1|RF~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cyclone10lp_lcell_comb \u1|RF~42 (
// Equation(s):
// \u1|RF~42_combout  = (\u1|RF[0][3]~1_combout  & ((\u1|RF~41_combout  & ((\Selector6~8_combout ))) # (!\u1|RF~41_combout  & (\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout )))) # (!\u1|RF[0][3]~1_combout  & (((\u1|RF~41_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datab(\u1|RF[0][3]~1_combout ),
	.datac(\Selector6~8_combout ),
	.datad(\u1|RF~41_combout ),
	.cin(gnd),
	.combout(\u1|RF~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~42 .lut_mask = 16'hF388;
defparam \u1|RF~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \u1|RF[3][1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][1] .is_wysiwyg = "true";
defparam \u1|RF[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cyclone10lp_lcell_comb \u1|Mux14~0 (
// Equation(s):
// \u1|Mux14~0_combout  = (\u1|instruction [1] & (((\u1|instruction [0])))) # (!\u1|instruction [1] & ((\u1|instruction [0] & (\u1|RF[1][1]~q )) # (!\u1|instruction [0] & ((\u1|RF[0][1]~q )))))

	.dataa(\u1|RF[1][1]~q ),
	.datab(\u1|instruction [1]),
	.datac(\u1|RF[0][1]~q ),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux14~0 .lut_mask = 16'hEE30;
defparam \u1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cyclone10lp_lcell_comb \u1|Mux14~1 (
// Equation(s):
// \u1|Mux14~1_combout  = (\u1|Mux14~0_combout  & ((\u1|RF[3][1]~q ) # ((!\u1|instruction [1])))) # (!\u1|Mux14~0_combout  & (((\u1|RF[2][1]~q  & \u1|instruction [1]))))

	.dataa(\u1|RF[3][1]~q ),
	.datab(\u1|RF[2][1]~q ),
	.datac(\u1|Mux14~0_combout ),
	.datad(\u1|instruction [1]),
	.cin(gnd),
	.combout(\u1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux14~1 .lut_mask = 16'hACF0;
defparam \u1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cyclone10lp_lcell_comb \u1|data_o[1]~feeder (
// Equation(s):
// \u1|data_o[1]~feeder_combout  = \u1|Mux14~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\u1|data_o[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|data_o[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|data_o[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cyclone10lp_lcell_comb \u1|data_o[0]~0 (
// Equation(s):
// \u1|data_o[0]~0_combout  = (\u1|instruction [4] & \u1|instruction [7])

	.dataa(gnd),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|data_o[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|data_o[0]~0 .lut_mask = 16'hC0C0;
defparam \u1|data_o[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cyclone10lp_lcell_comb \u1|data_o[0]~1 (
// Equation(s):
// \u1|data_o[0]~1_combout  = (\u1|io_addr_o[0]~2_combout  & (!\u1|instruction [5] & (!\u1|instruction [6] & \u1|data_o[0]~0_combout )))

	.dataa(\u1|io_addr_o[0]~2_combout ),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [6]),
	.datad(\u1|data_o[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|data_o[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|data_o[0]~1 .lut_mask = 16'h0200;
defparam \u1|data_o[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \u1|data_o[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|data_o[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[1] .is_wysiwyg = "true";
defparam \u1|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cyclone10lp_lcell_comb \u1|instruction_3rd_byte[0]~0 (
// Equation(s):
// \u1|instruction_3rd_byte[0]~0_combout  = (!\rst_i~input_o  & \u1|state.FETCH3_S~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_i~input_o ),
	.datad(\u1|state.FETCH3_S~q ),
	.cin(gnd),
	.combout(\u1|instruction_3rd_byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|instruction_3rd_byte[0]~0 .lut_mask = 16'h0F00;
defparam \u1|instruction_3rd_byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \u1|instruction_3rd_byte[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[0] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cyclone10lp_lcell_comb \u1|Add0~0 (
// Equation(s):
// \u1|Add0~0_combout  = \u1|PC [0] $ (VCC)
// \u1|Add0~1  = CARRY(\u1|PC [0])

	.dataa(gnd),
	.datab(\u1|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Add0~0_combout ),
	.cout(\u1|Add0~1 ));
// synopsys translate_off
defparam \u1|Add0~0 .lut_mask = 16'h33CC;
defparam \u1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cyclone10lp_lcell_comb \u1|PC[2]~23 (
// Equation(s):
// \u1|PC[2]~23_combout  = (\u1|state.EXEC_S~q  & ((\u1|instruction [5]))) # (!\u1|state.EXEC_S~q  & (\u1|state.INT_SAVE2_S~q ))

	.dataa(\u1|state.INT_SAVE2_S~q ),
	.datab(gnd),
	.datac(\u1|state.EXEC_S~q ),
	.datad(\u1|instruction [5]),
	.cin(gnd),
	.combout(\u1|PC[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[2]~23 .lut_mask = 16'hFA0A;
defparam \u1|PC[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cyclone10lp_lcell_comb \u1|PC~24 (
// Equation(s):
// \u1|PC~24_combout  = (\u1|state.EXEC_S~q  & ((\u1|instruction_3rd_byte [0]) # ((\u1|PC[2]~23_combout )))) # (!\u1|state.EXEC_S~q  & (((\u1|Add0~0_combout  & !\u1|PC[2]~23_combout ))))

	.dataa(\u1|instruction_3rd_byte [0]),
	.datab(\u1|Add0~0_combout ),
	.datac(\u1|state.EXEC_S~q ),
	.datad(\u1|PC[2]~23_combout ),
	.cin(gnd),
	.combout(\u1|PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~24 .lut_mask = 16'hF0AC;
defparam \u1|PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cyclone10lp_lcell_comb \u1|int_save_pc[0]~feeder (
// Equation(s):
// \u1|int_save_pc[0]~feeder_combout  = \u1|PC [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|PC [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|int_save_pc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_save_pc[0]~feeder .lut_mask = 16'hF0F0;
defparam \u1|int_save_pc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \u1|int_save_pc[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_save_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[0] .is_wysiwyg = "true";
defparam \u1|int_save_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cyclone10lp_lcell_comb \u1|PC~25 (
// Equation(s):
// \u1|PC~25_combout  = (\u1|PC~24_combout  & ((\u1|int_save_pc [0]) # ((!\u1|PC[2]~23_combout )))) # (!\u1|PC~24_combout  & (((\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & \u1|PC[2]~23_combout ))))

	.dataa(\u1|PC~24_combout ),
	.datab(\u1|int_save_pc [0]),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datad(\u1|PC[2]~23_combout ),
	.cin(gnd),
	.combout(\u1|PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~25 .lut_mask = 16'hD8AA;
defparam \u1|PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \u1|state.DECODE_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|instruction[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.DECODE_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.DECODE_S .is_wysiwyg = "true";
defparam \u1|state.DECODE_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cyclone10lp_lcell_comb \u1|PC[9]~5 (
// Equation(s):
// \u1|PC[9]~5_combout  = (!\u1|state.DECODE_S~q  & (!\u1|state.FETCH2_S~q  & (!\u1|state.INT_SAVE2_S~q  & !\u1|state.EXEC_S~q )))

	.dataa(\u1|state.DECODE_S~q ),
	.datab(\u1|state.FETCH2_S~q ),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~5 .lut_mask = 16'h0001;
defparam \u1|PC[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cyclone10lp_lcell_comb \u1|Selector65~8 (
// Equation(s):
// \u1|Selector65~8_combout  = (\u1|instruction [4] & ((\u1|instruction [7]) # (\u1|instruction [6] $ (!\u1|instruction [5])))) # (!\u1|instruction [4] & (\u1|instruction [7] $ (((!\u1|instruction [6] & !\u1|instruction [5])))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Selector65~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~8 .lut_mask = 16'hFE85;
defparam \u1|Selector65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \u1|RF[1][7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][7] .is_wysiwyg = "true";
defparam \u1|RF[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \u1|RF[0][7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][7] .is_wysiwyg = "true";
defparam \u1|RF[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cyclone10lp_lcell_comb \u1|Mux16~0 (
// Equation(s):
// \u1|Mux16~0_combout  = (\u1|instruction [2] & ((\u1|RF[1][7]~q ) # ((\u1|instruction [3])))) # (!\u1|instruction [2] & (((!\u1|instruction [3] & \u1|RF[0][7]~q ))))

	.dataa(\u1|instruction [2]),
	.datab(\u1|RF[1][7]~q ),
	.datac(\u1|instruction [3]),
	.datad(\u1|RF[0][7]~q ),
	.cin(gnd),
	.combout(\u1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux16~0 .lut_mask = 16'hADA8;
defparam \u1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \u1|RF[3][7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][7] .is_wysiwyg = "true";
defparam \u1|RF[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cyclone10lp_lcell_comb \u1|Mux16~1 (
// Equation(s):
// \u1|Mux16~1_combout  = (\u1|Mux16~0_combout  & ((\u1|RF[3][7]~q ) # ((!\u1|instruction [3])))) # (!\u1|Mux16~0_combout  & (((\u1|RF[2][7]~q  & \u1|instruction [3]))))

	.dataa(\u1|Mux16~0_combout ),
	.datab(\u1|RF[3][7]~q ),
	.datac(\u1|RF[2][7]~q ),
	.datad(\u1|instruction [3]),
	.cin(gnd),
	.combout(\u1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux16~1 .lut_mask = 16'hD8AA;
defparam \u1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \u1|RF[1][6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][6] .is_wysiwyg = "true";
defparam \u1|RF[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \u1|RF[0][6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][6] .is_wysiwyg = "true";
defparam \u1|RF[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \u1|RF[2][6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][6] .is_wysiwyg = "true";
defparam \u1|RF[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cyclone10lp_lcell_comb \u1|Mux17~0 (
// Equation(s):
// \u1|Mux17~0_combout  = (\u1|instruction [2] & (((\u1|instruction [3])))) # (!\u1|instruction [2] & ((\u1|instruction [3] & ((\u1|RF[2][6]~q ))) # (!\u1|instruction [3] & (\u1|RF[0][6]~q ))))

	.dataa(\u1|instruction [2]),
	.datab(\u1|RF[0][6]~q ),
	.datac(\u1|RF[2][6]~q ),
	.datad(\u1|instruction [3]),
	.cin(gnd),
	.combout(\u1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux17~0 .lut_mask = 16'hFA44;
defparam \u1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cyclone10lp_lcell_comb \u1|Mux17~1 (
// Equation(s):
// \u1|Mux17~1_combout  = (\u1|Mux17~0_combout  & (((\u1|RF[3][6]~q ) # (!\u1|instruction [2])))) # (!\u1|Mux17~0_combout  & (\u1|RF[1][6]~q  & ((\u1|instruction [2]))))

	.dataa(\u1|RF[1][6]~q ),
	.datab(\u1|Mux17~0_combout ),
	.datac(\u1|RF[3][6]~q ),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux17~1 .lut_mask = 16'hE2CC;
defparam \u1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cyclone10lp_lcell_comb \u1|alu_result~18 (
// Equation(s):
// \u1|alu_result~18_combout  = (\u1|Mux9~1_combout ) # (\u1|Mux17~1_combout )

	.dataa(gnd),
	.datab(\u1|Mux9~1_combout ),
	.datac(gnd),
	.datad(\u1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u1|alu_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~18 .lut_mask = 16'hFFCC;
defparam \u1|alu_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cyclone10lp_lcell_comb \u1|Mux51~0 (
// Equation(s):
// \u1|Mux51~0_combout  = (\u1|instruction_2nd_byte [0] & ((\u1|RF[1][6]~q ) # ((\u1|instruction_2nd_byte [1])))) # (!\u1|instruction_2nd_byte [0] & (((\u1|RF[0][6]~q  & !\u1|instruction_2nd_byte [1]))))

	.dataa(\u1|RF[1][6]~q ),
	.datab(\u1|RF[0][6]~q ),
	.datac(\u1|instruction_2nd_byte [0]),
	.datad(\u1|instruction_2nd_byte [1]),
	.cin(gnd),
	.combout(\u1|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux51~0 .lut_mask = 16'hF0AC;
defparam \u1|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cyclone10lp_lcell_comb \u1|Mux51~1 (
// Equation(s):
// \u1|Mux51~1_combout  = (\u1|instruction_2nd_byte [1] & ((\u1|Mux51~0_combout  & (\u1|RF[3][6]~q )) # (!\u1|Mux51~0_combout  & ((\u1|RF[2][6]~q ))))) # (!\u1|instruction_2nd_byte [1] & (((\u1|Mux51~0_combout ))))

	.dataa(\u1|RF[3][6]~q ),
	.datab(\u1|RF[2][6]~q ),
	.datac(\u1|instruction_2nd_byte [1]),
	.datad(\u1|Mux51~0_combout ),
	.cin(gnd),
	.combout(\u1|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux51~1 .lut_mask = 16'hAFC0;
defparam \u1|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cyclone10lp_lcell_comb \u1|Mux51~2 (
// Equation(s):
// \u1|Mux51~2_combout  = (\u1|alu_result[0]~9_combout  & ((\u1|instruction_2nd_byte [6]) # ((\u1|Selector32~1_combout )))) # (!\u1|alu_result[0]~9_combout  & (((!\u1|Selector32~1_combout  & \u1|Mux51~1_combout ))))

	.dataa(\u1|alu_result[0]~9_combout ),
	.datab(\u1|instruction_2nd_byte [6]),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|Mux51~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux51~2 .lut_mask = 16'hADA8;
defparam \u1|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cyclone10lp_lcell_comb \u1|Mux51~3 (
// Equation(s):
// \u1|Mux51~3_combout  = (\u1|Mux9~1_combout  & (\u1|Mux51~2_combout  $ (((\u1|Mux17~1_combout  & \u1|Selector32~1_combout ))))) # (!\u1|Mux9~1_combout  & (\u1|Mux51~2_combout  & ((\u1|Mux17~1_combout ) # (!\u1|Selector32~1_combout ))))

	.dataa(\u1|Mux9~1_combout ),
	.datab(\u1|Mux17~1_combout ),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|Mux51~2_combout ),
	.cin(gnd),
	.combout(\u1|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux51~3 .lut_mask = 16'h6F80;
defparam \u1|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cyclone10lp_lcell_comb \u1|alu_result[6]~6 (
// Equation(s):
// \u1|alu_result[6]~6_combout  = (\u1|alu_result[0]~8_combout  & (\u1|alu_result~18_combout )) # (!\u1|alu_result[0]~8_combout  & ((\u1|Mux51~3_combout )))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|alu_result~18_combout ),
	.datac(gnd),
	.datad(\u1|Mux51~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[6]~6 .lut_mask = 16'hDD88;
defparam \u1|alu_result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \u1|alu_result[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[6]~6_combout ),
	.asdata(\u1|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[6] .is_wysiwyg = "true";
defparam \u1|alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cyclone10lp_lcell_comb \u1|RF~2 (
// Equation(s):
// \u1|RF~2_combout  = (\u1|RF[0][3]~1_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ) # ((\u1|RF[0][3]~0_combout )))) # (!\u1|RF[0][3]~1_combout  & (((\u1|alu_result [6] & !\u1|RF[0][3]~0_combout ))))

	.dataa(\u1|RF[0][3]~1_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ),
	.datac(\u1|alu_result [6]),
	.datad(\u1|RF[0][3]~0_combout ),
	.cin(gnd),
	.combout(\u1|RF~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~2 .lut_mask = 16'hAAD8;
defparam \u1|RF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cyclone10lp_lcell_comb \u2|milliseconds[26]~81 (
// Equation(s):
// \u2|milliseconds[26]~81_combout  = (\u2|milliseconds [26] & (!\u2|milliseconds[25]~80 )) # (!\u2|milliseconds [26] & ((\u2|milliseconds[25]~80 ) # (GND)))
// \u2|milliseconds[26]~82  = CARRY((!\u2|milliseconds[25]~80 ) # (!\u2|milliseconds [26]))

	.dataa(gnd),
	.datab(\u2|milliseconds [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[25]~80 ),
	.combout(\u2|milliseconds[26]~81_combout ),
	.cout(\u2|milliseconds[26]~82 ));
// synopsys translate_off
defparam \u2|milliseconds[26]~81 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \u2|milliseconds[26] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[26]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[26] .is_wysiwyg = "true";
defparam \u2|milliseconds[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cyclone10lp_lcell_comb \u2|milliseconds[27]~83 (
// Equation(s):
// \u2|milliseconds[27]~83_combout  = (\u2|milliseconds [27] & (\u2|milliseconds[26]~82  $ (GND))) # (!\u2|milliseconds [27] & (!\u2|milliseconds[26]~82  & VCC))
// \u2|milliseconds[27]~84  = CARRY((\u2|milliseconds [27] & !\u2|milliseconds[26]~82 ))

	.dataa(\u2|milliseconds [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[26]~82 ),
	.combout(\u2|milliseconds[27]~83_combout ),
	.cout(\u2|milliseconds[27]~84 ));
// synopsys translate_off
defparam \u2|milliseconds[27]~83 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \u2|milliseconds[27] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[27]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[27] .is_wysiwyg = "true";
defparam \u2|milliseconds[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cyclone10lp_lcell_comb \u2|milliseconds[28]~85 (
// Equation(s):
// \u2|milliseconds[28]~85_combout  = (\u2|milliseconds [28] & (!\u2|milliseconds[27]~84 )) # (!\u2|milliseconds [28] & ((\u2|milliseconds[27]~84 ) # (GND)))
// \u2|milliseconds[28]~86  = CARRY((!\u2|milliseconds[27]~84 ) # (!\u2|milliseconds [28]))

	.dataa(gnd),
	.datab(\u2|milliseconds [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[27]~84 ),
	.combout(\u2|milliseconds[28]~85_combout ),
	.cout(\u2|milliseconds[28]~86 ));
// synopsys translate_off
defparam \u2|milliseconds[28]~85 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \u2|milliseconds[28] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[28]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[28] .is_wysiwyg = "true";
defparam \u2|milliseconds[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cyclone10lp_lcell_comb \u2|milliseconds[29]~87 (
// Equation(s):
// \u2|milliseconds[29]~87_combout  = (\u2|milliseconds [29] & (\u2|milliseconds[28]~86  $ (GND))) # (!\u2|milliseconds [29] & (!\u2|milliseconds[28]~86  & VCC))
// \u2|milliseconds[29]~88  = CARRY((\u2|milliseconds [29] & !\u2|milliseconds[28]~86 ))

	.dataa(\u2|milliseconds [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[28]~86 ),
	.combout(\u2|milliseconds[29]~87_combout ),
	.cout(\u2|milliseconds[29]~88 ));
// synopsys translate_off
defparam \u2|milliseconds[29]~87 .lut_mask = 16'hA50A;
defparam \u2|milliseconds[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \u2|milliseconds[29] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[29]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[29] .is_wysiwyg = "true";
defparam \u2|milliseconds[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cyclone10lp_lcell_comb \u2|milliseconds[30]~89 (
// Equation(s):
// \u2|milliseconds[30]~89_combout  = (\u2|milliseconds [30] & (!\u2|milliseconds[29]~88 )) # (!\u2|milliseconds [30] & ((\u2|milliseconds[29]~88 ) # (GND)))
// \u2|milliseconds[30]~90  = CARRY((!\u2|milliseconds[29]~88 ) # (!\u2|milliseconds [30]))

	.dataa(gnd),
	.datab(\u2|milliseconds [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|milliseconds[29]~88 ),
	.combout(\u2|milliseconds[30]~89_combout ),
	.cout(\u2|milliseconds[30]~90 ));
// synopsys translate_off
defparam \u2|milliseconds[30]~89 .lut_mask = 16'h3C3F;
defparam \u2|milliseconds[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \u2|milliseconds[30] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[30]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[30] .is_wysiwyg = "true";
defparam \u2|milliseconds[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cyclone10lp_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\u2|milliseconds [6] & \u1|io_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|milliseconds [6]),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hF000;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cyclone10lp_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Selector6~3_combout  & ((\Selector6~4_combout  & (\u2|milliseconds [30])) # (!\Selector6~4_combout  & ((\Selector1~2_combout ))))) # (!\Selector6~3_combout  & (((!\Selector6~4_combout ))))

	.dataa(\Selector6~3_combout ),
	.datab(\u2|milliseconds [30]),
	.datac(\Selector6~4_combout ),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'h8F85;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cyclone10lp_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Selector6~2_combout  & ((\Selector1~3_combout  & ((\u2|milliseconds [14]))) # (!\Selector1~3_combout  & (\u2|milliseconds [22])))) # (!\Selector6~2_combout  & (((\Selector1~3_combout ))))

	.dataa(\Selector6~2_combout ),
	.datab(\u2|milliseconds [22]),
	.datac(\u2|milliseconds [14]),
	.datad(\Selector1~3_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'hF588;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cyclone10lp_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\Selector7~0_combout  & (\Selector1~4_combout  & !\u1|io_addr_o [7]))

	.dataa(\Selector7~0_combout ),
	.datab(gnd),
	.datac(\Selector1~4_combout ),
	.datad(\u1|io_addr_o [7]),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'h00A0;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cyclone10lp_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\u2|milliseconds [5] & \u1|io_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|milliseconds [5]),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hF000;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cyclone10lp_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\Selector6~3_combout  & ((\Selector6~4_combout  & (\u2|milliseconds [29])) # (!\Selector6~4_combout  & ((\Selector2~2_combout ))))) # (!\Selector6~3_combout  & (((!\Selector6~4_combout ))))

	.dataa(\Selector6~3_combout ),
	.datab(\u2|milliseconds [29]),
	.datac(\Selector6~4_combout ),
	.datad(\Selector2~2_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'h8F85;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cyclone10lp_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Selector2~3_combout  & ((\u2|milliseconds [13]) # ((!\Selector6~2_combout )))) # (!\Selector2~3_combout  & (((\u2|milliseconds [21] & \Selector6~2_combout ))))

	.dataa(\Selector2~3_combout ),
	.datab(\u2|milliseconds [13]),
	.datac(\u2|milliseconds [21]),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hD8AA;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cyclone10lp_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (!\u1|io_addr_o [7] & (\Selector7~0_combout  & \Selector2~4_combout ))

	.dataa(\u1|io_addr_o [7]),
	.datab(\Selector7~0_combout ),
	.datac(gnd),
	.datad(\Selector2~4_combout ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'h4400;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \u1|RF[1][5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][5] .is_wysiwyg = "true";
defparam \u1|RF[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N15
dffeas \u1|RF[0][5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][5] .is_wysiwyg = "true";
defparam \u1|RF[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cyclone10lp_lcell_comb \u1|Mux10~0 (
// Equation(s):
// \u1|Mux10~0_combout  = (\u1|instruction [0] & ((\u1|RF[1][5]~q ) # ((\u1|instruction [1])))) # (!\u1|instruction [0] & (((\u1|RF[0][5]~q  & !\u1|instruction [1]))))

	.dataa(\u1|RF[1][5]~q ),
	.datab(\u1|instruction [0]),
	.datac(\u1|RF[0][5]~q ),
	.datad(\u1|instruction [1]),
	.cin(gnd),
	.combout(\u1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux10~0 .lut_mask = 16'hCCB8;
defparam \u1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \u1|RF[2][5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][5] .is_wysiwyg = "true";
defparam \u1|RF[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cyclone10lp_lcell_comb \u1|Mux10~1 (
// Equation(s):
// \u1|Mux10~1_combout  = (\u1|Mux10~0_combout  & (((\u1|RF[3][5]~q )) # (!\u1|instruction [1]))) # (!\u1|Mux10~0_combout  & (\u1|instruction [1] & (\u1|RF[2][5]~q )))

	.dataa(\u1|Mux10~0_combout ),
	.datab(\u1|instruction [1]),
	.datac(\u1|RF[2][5]~q ),
	.datad(\u1|RF[3][5]~q ),
	.cin(gnd),
	.combout(\u1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux10~1 .lut_mask = 16'hEA62;
defparam \u1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cyclone10lp_lcell_comb \u1|alu_result~15 (
// Equation(s):
// \u1|alu_result~15_combout  = (\u1|Mux18~1_combout ) # (\u1|Mux10~1_combout )

	.dataa(\u1|Mux18~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\u1|alu_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~15 .lut_mask = 16'hFFAA;
defparam \u1|alu_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cyclone10lp_lcell_comb \u1|Mux52~0 (
// Equation(s):
// \u1|Mux52~0_combout  = (\u1|instruction_2nd_byte [0] & (\u1|instruction_2nd_byte [1])) # (!\u1|instruction_2nd_byte [0] & ((\u1|instruction_2nd_byte [1] & ((\u1|RF[2][5]~q ))) # (!\u1|instruction_2nd_byte [1] & (\u1|RF[0][5]~q ))))

	.dataa(\u1|instruction_2nd_byte [0]),
	.datab(\u1|instruction_2nd_byte [1]),
	.datac(\u1|RF[0][5]~q ),
	.datad(\u1|RF[2][5]~q ),
	.cin(gnd),
	.combout(\u1|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux52~0 .lut_mask = 16'hDC98;
defparam \u1|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cyclone10lp_lcell_comb \u1|Mux52~1 (
// Equation(s):
// \u1|Mux52~1_combout  = (\u1|Mux52~0_combout  & ((\u1|RF[3][5]~q ) # ((!\u1|instruction_2nd_byte [0])))) # (!\u1|Mux52~0_combout  & (((\u1|instruction_2nd_byte [0] & \u1|RF[1][5]~q ))))

	.dataa(\u1|RF[3][5]~q ),
	.datab(\u1|Mux52~0_combout ),
	.datac(\u1|instruction_2nd_byte [0]),
	.datad(\u1|RF[1][5]~q ),
	.cin(gnd),
	.combout(\u1|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux52~1 .lut_mask = 16'hBC8C;
defparam \u1|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cyclone10lp_lcell_comb \u1|Mux52~2 (
// Equation(s):
// \u1|Mux52~2_combout  = (\u1|alu_result[0]~9_combout  & (((\u1|instruction_2nd_byte [5]) # (\u1|Selector32~1_combout )))) # (!\u1|alu_result[0]~9_combout  & (\u1|Mux52~1_combout  & ((!\u1|Selector32~1_combout ))))

	.dataa(\u1|Mux52~1_combout ),
	.datab(\u1|alu_result[0]~9_combout ),
	.datac(\u1|instruction_2nd_byte [5]),
	.datad(\u1|Selector32~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux52~2 .lut_mask = 16'hCCE2;
defparam \u1|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cyclone10lp_lcell_comb \u1|Mux52~3 (
// Equation(s):
// \u1|Mux52~3_combout  = (\u1|Mux18~1_combout  & (\u1|Mux52~2_combout  $ (((\u1|Mux10~1_combout  & \u1|Selector32~1_combout ))))) # (!\u1|Mux18~1_combout  & (\u1|Mux52~2_combout  & ((\u1|Mux10~1_combout ) # (!\u1|Selector32~1_combout ))))

	.dataa(\u1|Mux18~1_combout ),
	.datab(\u1|Mux10~1_combout ),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|Mux52~2_combout ),
	.cin(gnd),
	.combout(\u1|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux52~3 .lut_mask = 16'h6F80;
defparam \u1|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cyclone10lp_lcell_comb \u1|alu_result[5]~5 (
// Equation(s):
// \u1|alu_result[5]~5_combout  = (\u1|alu_result[0]~8_combout  & (\u1|alu_result~15_combout )) # (!\u1|alu_result[0]~8_combout  & ((\u1|Mux52~3_combout )))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|alu_result~15_combout ),
	.datac(gnd),
	.datad(\u1|Mux52~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[5]~5 .lut_mask = 16'hDD88;
defparam \u1|alu_result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \u1|alu_result[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[5]~5_combout ),
	.asdata(\u1|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[5] .is_wysiwyg = "true";
defparam \u1|alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cyclone10lp_lcell_comb \u1|Add1~2 (
// Equation(s):
// \u1|Add1~2_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [5])))) # (!\u1|instruction [7] & (\u1|instruction [4] $ (((\u1|Mux10~1_combout )))))

	.dataa(\u1|instruction [7]),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction_2nd_byte [5]),
	.datad(\u1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\u1|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~2 .lut_mask = 16'hB1E4;
defparam \u1|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N3
dffeas \u1|RF[0][4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][4] .is_wysiwyg = "true";
defparam \u1|RF[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \u1|RF[2][4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][4] .is_wysiwyg = "true";
defparam \u1|RF[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cyclone10lp_lcell_comb \u1|Mux11~0 (
// Equation(s):
// \u1|Mux11~0_combout  = (\u1|instruction [1] & ((\u1|instruction [0]) # ((\u1|RF[2][4]~q )))) # (!\u1|instruction [1] & (!\u1|instruction [0] & (\u1|RF[0][4]~q )))

	.dataa(\u1|instruction [1]),
	.datab(\u1|instruction [0]),
	.datac(\u1|RF[0][4]~q ),
	.datad(\u1|RF[2][4]~q ),
	.cin(gnd),
	.combout(\u1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux11~0 .lut_mask = 16'hBA98;
defparam \u1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \u1|RF[1][4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][4] .is_wysiwyg = "true";
defparam \u1|RF[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cyclone10lp_lcell_comb \u1|Mux11~1 (
// Equation(s):
// \u1|Mux11~1_combout  = (\u1|Mux11~0_combout  & ((\u1|RF[3][4]~q ) # ((!\u1|instruction [0])))) # (!\u1|Mux11~0_combout  & (((\u1|instruction [0] & \u1|RF[1][4]~q ))))

	.dataa(\u1|RF[3][4]~q ),
	.datab(\u1|Mux11~0_combout ),
	.datac(\u1|instruction [0]),
	.datad(\u1|RF[1][4]~q ),
	.cin(gnd),
	.combout(\u1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux11~1 .lut_mask = 16'hBC8C;
defparam \u1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cyclone10lp_lcell_comb \u1|alu_result~14 (
// Equation(s):
// \u1|alu_result~14_combout  = (\u1|Mux19~1_combout ) # (\u1|Mux11~1_combout )

	.dataa(gnd),
	.datab(\u1|Mux19~1_combout ),
	.datac(gnd),
	.datad(\u1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\u1|alu_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~14 .lut_mask = 16'hFFCC;
defparam \u1|alu_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cyclone10lp_lcell_comb \u1|Mux53~0 (
// Equation(s):
// \u1|Mux53~0_combout  = (\u1|instruction_2nd_byte [1] & (((\u1|instruction_2nd_byte [0])))) # (!\u1|instruction_2nd_byte [1] & ((\u1|instruction_2nd_byte [0] & ((\u1|RF[1][4]~q ))) # (!\u1|instruction_2nd_byte [0] & (\u1|RF[0][4]~q ))))

	.dataa(\u1|RF[0][4]~q ),
	.datab(\u1|instruction_2nd_byte [1]),
	.datac(\u1|instruction_2nd_byte [0]),
	.datad(\u1|RF[1][4]~q ),
	.cin(gnd),
	.combout(\u1|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux53~0 .lut_mask = 16'hF2C2;
defparam \u1|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cyclone10lp_lcell_comb \u1|Mux53~1 (
// Equation(s):
// \u1|Mux53~1_combout  = (\u1|instruction_2nd_byte [1] & ((\u1|Mux53~0_combout  & ((\u1|RF[3][4]~q ))) # (!\u1|Mux53~0_combout  & (\u1|RF[2][4]~q )))) # (!\u1|instruction_2nd_byte [1] & (((\u1|Mux53~0_combout ))))

	.dataa(\u1|RF[2][4]~q ),
	.datab(\u1|instruction_2nd_byte [1]),
	.datac(\u1|RF[3][4]~q ),
	.datad(\u1|Mux53~0_combout ),
	.cin(gnd),
	.combout(\u1|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux53~1 .lut_mask = 16'hF388;
defparam \u1|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cyclone10lp_lcell_comb \u1|Mux53~2 (
// Equation(s):
// \u1|Mux53~2_combout  = (\u1|alu_result[0]~9_combout  & (((\u1|Selector32~1_combout ) # (\u1|instruction_2nd_byte [4])))) # (!\u1|alu_result[0]~9_combout  & (\u1|Mux53~1_combout  & (!\u1|Selector32~1_combout )))

	.dataa(\u1|alu_result[0]~9_combout ),
	.datab(\u1|Mux53~1_combout ),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|instruction_2nd_byte [4]),
	.cin(gnd),
	.combout(\u1|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux53~2 .lut_mask = 16'hAEA4;
defparam \u1|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cyclone10lp_lcell_comb \u1|Mux53~3 (
// Equation(s):
// \u1|Mux53~3_combout  = (\u1|Mux53~2_combout  & ((\u1|Mux19~1_combout  $ (\u1|Mux11~1_combout )) # (!\u1|Selector32~1_combout ))) # (!\u1|Mux53~2_combout  & (\u1|Mux19~1_combout  & (\u1|Selector32~1_combout  & \u1|Mux11~1_combout )))

	.dataa(\u1|Mux53~2_combout ),
	.datab(\u1|Mux19~1_combout ),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux53~3 .lut_mask = 16'h6A8A;
defparam \u1|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cyclone10lp_lcell_comb \u1|alu_result[4]~4 (
// Equation(s):
// \u1|alu_result[4]~4_combout  = (\u1|alu_result[0]~8_combout  & (\u1|alu_result~14_combout )) # (!\u1|alu_result[0]~8_combout  & ((\u1|Mux53~3_combout )))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|alu_result~14_combout ),
	.datac(gnd),
	.datad(\u1|Mux53~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[4]~4 .lut_mask = 16'hDD88;
defparam \u1|alu_result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \u1|alu_result[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[4]~4_combout ),
	.asdata(\u1|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[4] .is_wysiwyg = "true";
defparam \u1|alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout  = (\u1|we_i~q  & (!\u1|Selector69~0_combout  & (\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & !\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0 .lut_mask = 16'h0020;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w[3] (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3] = (!\u1|Selector69~1_combout  & (\u1|Selector70~0_combout  & (!\u1|Selector71~0_combout  & !\u1|WideOr25~combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w[3] .lut_mask = 16'h0004;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \u1|data_o[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[4] .is_wysiwyg = "true";
defparam \u1|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \u1|instruction_3rd_byte[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[1] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cyclone10lp_lcell_comb \u1|Add0~2 (
// Equation(s):
// \u1|Add0~2_combout  = (\u1|PC [1] & (!\u1|Add0~1 )) # (!\u1|PC [1] & ((\u1|Add0~1 ) # (GND)))
// \u1|Add0~3  = CARRY((!\u1|Add0~1 ) # (!\u1|PC [1]))

	.dataa(\u1|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~1 ),
	.combout(\u1|Add0~2_combout ),
	.cout(\u1|Add0~3 ));
// synopsys translate_off
defparam \u1|Add0~2 .lut_mask = 16'h5A5F;
defparam \u1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cyclone10lp_lcell_comb \u1|PC~27 (
// Equation(s):
// \u1|PC~27_combout  = (\u1|state.EXEC_S~q  & (((\u1|instruction_3rd_byte [1]) # (\u1|PC[2]~23_combout )))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~2_combout  & ((!\u1|PC[2]~23_combout ))))

	.dataa(\u1|Add0~2_combout ),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|instruction_3rd_byte [1]),
	.datad(\u1|PC[2]~23_combout ),
	.cin(gnd),
	.combout(\u1|PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~27 .lut_mask = 16'hCCE2;
defparam \u1|PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cyclone10lp_lcell_comb \u1|int_save_pc[1]~feeder (
// Equation(s):
// \u1|int_save_pc[1]~feeder_combout  = \u1|PC [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|PC [1]),
	.cin(gnd),
	.combout(\u1|int_save_pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_save_pc[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|int_save_pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \u1|int_save_pc[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_save_pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[1] .is_wysiwyg = "true";
defparam \u1|int_save_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cyclone10lp_lcell_comb \u1|PC~28 (
// Equation(s):
// \u1|PC~28_combout  = (\u1|PC[2]~23_combout  & ((\u1|PC~27_combout  & (\u1|int_save_pc [1])) # (!\u1|PC~27_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ))))) # (!\u1|PC[2]~23_combout  & (\u1|PC~27_combout ))

	.dataa(\u1|PC[2]~23_combout ),
	.datab(\u1|PC~27_combout ),
	.datac(\u1|int_save_pc [1]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cin(gnd),
	.combout(\u1|PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~28 .lut_mask = 16'hE6C4;
defparam \u1|PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \u1|PC[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[1] .is_wysiwyg = "true";
defparam \u1|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cyclone10lp_lcell_comb \u1|Selector83~0 (
// Equation(s):
// \u1|Selector83~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_3rd_byte [1])) # (!\u1|Selector82~0_combout  & ((\u1|PC [1]))))

	.dataa(\u1|instruction_3rd_byte [1]),
	.datab(\u1|PC [1]),
	.datac(\u1|Selector82~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u1|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector83~0 .lut_mask = 16'hFFAC;
defparam \u1|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \u1|instruction_3rd_byte[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[2] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cyclone10lp_lcell_comb \u1|Add0~4 (
// Equation(s):
// \u1|Add0~4_combout  = (\u1|PC [2] & (\u1|Add0~3  $ (GND))) # (!\u1|PC [2] & (!\u1|Add0~3  & VCC))
// \u1|Add0~5  = CARRY((\u1|PC [2] & !\u1|Add0~3 ))

	.dataa(gnd),
	.datab(\u1|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~3 ),
	.combout(\u1|Add0~4_combout ),
	.cout(\u1|Add0~5 ));
// synopsys translate_off
defparam \u1|Add0~4 .lut_mask = 16'hC30C;
defparam \u1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cyclone10lp_lcell_comb \u1|PC~29 (
// Equation(s):
// \u1|PC~29_combout  = (\u1|state.EXEC_S~q  & (((\u1|instruction_3rd_byte [2]) # (\u1|PC[2]~23_combout )))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~4_combout  & ((!\u1|PC[2]~23_combout ))))

	.dataa(\u1|Add0~4_combout ),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|instruction_3rd_byte [2]),
	.datad(\u1|PC[2]~23_combout ),
	.cin(gnd),
	.combout(\u1|PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~29 .lut_mask = 16'hCCE2;
defparam \u1|PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cyclone10lp_lcell_comb \u1|int_save_pc[2]~feeder (
// Equation(s):
// \u1|int_save_pc[2]~feeder_combout  = \u1|PC [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|PC [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|int_save_pc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_save_pc[2]~feeder .lut_mask = 16'hF0F0;
defparam \u1|int_save_pc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \u1|int_save_pc[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_save_pc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[2] .is_wysiwyg = "true";
defparam \u1|int_save_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cyclone10lp_lcell_comb \u1|PC~30 (
// Equation(s):
// \u1|PC~30_combout  = (\u1|PC~29_combout  & (((\u1|int_save_pc [2])) # (!\u1|PC[2]~23_combout ))) # (!\u1|PC~29_combout  & (\u1|PC[2]~23_combout  & (\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout )))

	.dataa(\u1|PC~29_combout ),
	.datab(\u1|PC[2]~23_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout ),
	.datad(\u1|int_save_pc [2]),
	.cin(gnd),
	.combout(\u1|PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~30 .lut_mask = 16'hEA62;
defparam \u1|PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \u1|PC[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[2] .is_wysiwyg = "true";
defparam \u1|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cyclone10lp_lcell_comb \u1|Selector82~1 (
// Equation(s):
// \u1|Selector82~1_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_3rd_byte [2])) # (!\u1|Selector82~0_combout  & ((\u1|PC [2]))))

	.dataa(\u1|instruction_3rd_byte [2]),
	.datab(\u1|Selector82~0_combout ),
	.datac(\u1|PC [2]),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u1|Selector82~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector82~1 .lut_mask = 16'hFFB8;
defparam \u1|Selector82~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \u1|instruction_3rd_byte[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[3] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cyclone10lp_lcell_comb \u1|int_save_pc[3]~feeder (
// Equation(s):
// \u1|int_save_pc[3]~feeder_combout  = \u1|PC [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|PC [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|int_save_pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_save_pc[3]~feeder .lut_mask = 16'hF0F0;
defparam \u1|int_save_pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \u1|int_save_pc[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_save_pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[3] .is_wysiwyg = "true";
defparam \u1|int_save_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cyclone10lp_lcell_comb \u1|Add0~6 (
// Equation(s):
// \u1|Add0~6_combout  = (\u1|PC [3] & (!\u1|Add0~5 )) # (!\u1|PC [3] & ((\u1|Add0~5 ) # (GND)))
// \u1|Add0~7  = CARRY((!\u1|Add0~5 ) # (!\u1|PC [3]))

	.dataa(\u1|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~5 ),
	.combout(\u1|Add0~6_combout ),
	.cout(\u1|Add0~7 ));
// synopsys translate_off
defparam \u1|Add0~6 .lut_mask = 16'h5A5F;
defparam \u1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cyclone10lp_lcell_comb \u1|PC~31 (
// Equation(s):
// \u1|PC~31_combout  = (\u1|state.EXEC_S~q  & (((\u1|instruction_3rd_byte [3]) # (\u1|PC[2]~23_combout )))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~6_combout  & ((!\u1|PC[2]~23_combout ))))

	.dataa(\u1|Add0~6_combout ),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|instruction_3rd_byte [3]),
	.datad(\u1|PC[2]~23_combout ),
	.cin(gnd),
	.combout(\u1|PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~31 .lut_mask = 16'hCCE2;
defparam \u1|PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cyclone10lp_lcell_comb \u1|PC~32 (
// Equation(s):
// \u1|PC~32_combout  = (\u1|PC[2]~23_combout  & ((\u1|PC~31_combout  & (\u1|int_save_pc [3])) # (!\u1|PC~31_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ))))) # (!\u1|PC[2]~23_combout  & (((\u1|PC~31_combout ))))

	.dataa(\u1|int_save_pc [3]),
	.datab(\u1|PC[2]~23_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.datad(\u1|PC~31_combout ),
	.cin(gnd),
	.combout(\u1|PC~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~32 .lut_mask = 16'hBBC0;
defparam \u1|PC~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \u1|PC[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[3] .is_wysiwyg = "true";
defparam \u1|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cyclone10lp_lcell_comb \u1|Selector81~0 (
// Equation(s):
// \u1|Selector81~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_3rd_byte [3])) # (!\u1|Selector82~0_combout  & ((\u1|PC [3]))))

	.dataa(\u1|Selector82~0_combout ),
	.datab(\u1|instruction_3rd_byte [3]),
	.datac(\u1|WideOr25~combout ),
	.datad(\u1|PC [3]),
	.cin(gnd),
	.combout(\u1|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector81~0 .lut_mask = 16'hFDF8;
defparam \u1|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \u1|instruction_3rd_byte[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[4] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cyclone10lp_lcell_comb \u1|Add0~8 (
// Equation(s):
// \u1|Add0~8_combout  = (\u1|PC [4] & (\u1|Add0~7  $ (GND))) # (!\u1|PC [4] & (!\u1|Add0~7  & VCC))
// \u1|Add0~9  = CARRY((\u1|PC [4] & !\u1|Add0~7 ))

	.dataa(gnd),
	.datab(\u1|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~7 ),
	.combout(\u1|Add0~8_combout ),
	.cout(\u1|Add0~9 ));
// synopsys translate_off
defparam \u1|Add0~8 .lut_mask = 16'hC30C;
defparam \u1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cyclone10lp_lcell_comb \u1|PC~33 (
// Equation(s):
// \u1|PC~33_combout  = (\u1|state.EXEC_S~q  & (((\u1|instruction_3rd_byte [4]) # (\u1|PC[2]~23_combout )))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~8_combout  & ((!\u1|PC[2]~23_combout ))))

	.dataa(\u1|Add0~8_combout ),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|instruction_3rd_byte [4]),
	.datad(\u1|PC[2]~23_combout ),
	.cin(gnd),
	.combout(\u1|PC~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~33 .lut_mask = 16'hCCE2;
defparam \u1|PC~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cyclone10lp_lcell_comb \u1|int_save_pc[4]~feeder (
// Equation(s):
// \u1|int_save_pc[4]~feeder_combout  = \u1|PC [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|PC [4]),
	.cin(gnd),
	.combout(\u1|int_save_pc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_save_pc[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|int_save_pc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \u1|int_save_pc[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_save_pc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[4] .is_wysiwyg = "true";
defparam \u1|int_save_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cyclone10lp_lcell_comb \u1|PC~34 (
// Equation(s):
// \u1|PC~34_combout  = (\u1|PC[2]~23_combout  & ((\u1|PC~33_combout  & ((\u1|int_save_pc [4]))) # (!\u1|PC~33_combout  & (\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout )))) # (!\u1|PC[2]~23_combout  & (((\u1|PC~33_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout ),
	.datab(\u1|PC[2]~23_combout ),
	.datac(\u1|PC~33_combout ),
	.datad(\u1|int_save_pc [4]),
	.cin(gnd),
	.combout(\u1|PC~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~34 .lut_mask = 16'hF838;
defparam \u1|PC~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \u1|PC[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[4] .is_wysiwyg = "true";
defparam \u1|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cyclone10lp_lcell_comb \u1|Selector80~0 (
// Equation(s):
// \u1|Selector80~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_3rd_byte [4])) # (!\u1|Selector82~0_combout  & ((\u1|PC [4]))))

	.dataa(\u1|WideOr25~combout ),
	.datab(\u1|instruction_3rd_byte [4]),
	.datac(\u1|Selector82~0_combout ),
	.datad(\u1|PC [4]),
	.cin(gnd),
	.combout(\u1|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector80~0 .lut_mask = 16'hEFEA;
defparam \u1|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cyclone10lp_lcell_comb \u1|int_save_pc[5]~feeder (
// Equation(s):
// \u1|int_save_pc[5]~feeder_combout  = \u1|PC [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|PC [5]),
	.cin(gnd),
	.combout(\u1|int_save_pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_save_pc[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|int_save_pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \u1|int_save_pc[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_save_pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[5] .is_wysiwyg = "true";
defparam \u1|int_save_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cyclone10lp_lcell_comb \u1|Add0~10 (
// Equation(s):
// \u1|Add0~10_combout  = (\u1|PC [5] & (!\u1|Add0~9 )) # (!\u1|PC [5] & ((\u1|Add0~9 ) # (GND)))
// \u1|Add0~11  = CARRY((!\u1|Add0~9 ) # (!\u1|PC [5]))

	.dataa(\u1|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~9 ),
	.combout(\u1|Add0~10_combout ),
	.cout(\u1|Add0~11 ));
// synopsys translate_off
defparam \u1|Add0~10 .lut_mask = 16'h5A5F;
defparam \u1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \u1|instruction_3rd_byte[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[5] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cyclone10lp_lcell_comb \u1|PC~35 (
// Equation(s):
// \u1|PC~35_combout  = (\u1|state.EXEC_S~q  & (((\u1|PC[2]~23_combout ) # (\u1|instruction_3rd_byte [5])))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~10_combout  & (!\u1|PC[2]~23_combout )))

	.dataa(\u1|Add0~10_combout ),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|PC[2]~23_combout ),
	.datad(\u1|instruction_3rd_byte [5]),
	.cin(gnd),
	.combout(\u1|PC~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~35 .lut_mask = 16'hCEC2;
defparam \u1|PC~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cyclone10lp_lcell_comb \u1|PC~36 (
// Equation(s):
// \u1|PC~36_combout  = (\u1|PC[2]~23_combout  & ((\u1|PC~35_combout  & ((\u1|int_save_pc [5]))) # (!\u1|PC~35_combout  & (\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout )))) # (!\u1|PC[2]~23_combout  & (((\u1|PC~35_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ),
	.datab(\u1|PC[2]~23_combout ),
	.datac(\u1|int_save_pc [5]),
	.datad(\u1|PC~35_combout ),
	.cin(gnd),
	.combout(\u1|PC~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~36 .lut_mask = 16'hF388;
defparam \u1|PC~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \u1|PC[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[5] .is_wysiwyg = "true";
defparam \u1|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cyclone10lp_lcell_comb \u1|Selector79~0 (
// Equation(s):
// \u1|Selector79~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & ((\u1|instruction_3rd_byte [5]))) # (!\u1|Selector82~0_combout  & (\u1|PC [5])))

	.dataa(\u1|WideOr25~combout ),
	.datab(\u1|PC [5]),
	.datac(\u1|Selector82~0_combout ),
	.datad(\u1|instruction_3rd_byte [5]),
	.cin(gnd),
	.combout(\u1|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector79~0 .lut_mask = 16'hFEAE;
defparam \u1|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \u1|instruction_3rd_byte[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[6] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cyclone10lp_lcell_comb \u1|int_save_pc[6]~feeder (
// Equation(s):
// \u1|int_save_pc[6]~feeder_combout  = \u1|PC [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|PC [6]),
	.cin(gnd),
	.combout(\u1|int_save_pc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_save_pc[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|int_save_pc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \u1|int_save_pc[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_save_pc[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[6] .is_wysiwyg = "true";
defparam \u1|int_save_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cyclone10lp_lcell_comb \u1|Add0~12 (
// Equation(s):
// \u1|Add0~12_combout  = (\u1|PC [6] & (\u1|Add0~11  $ (GND))) # (!\u1|PC [6] & (!\u1|Add0~11  & VCC))
// \u1|Add0~13  = CARRY((\u1|PC [6] & !\u1|Add0~11 ))

	.dataa(\u1|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~11 ),
	.combout(\u1|Add0~12_combout ),
	.cout(\u1|Add0~13 ));
// synopsys translate_off
defparam \u1|Add0~12 .lut_mask = 16'hA50A;
defparam \u1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cyclone10lp_lcell_comb \u1|PC~37 (
// Equation(s):
// \u1|PC~37_combout  = (\u1|PC[2]~23_combout  & (((\u1|state.EXEC_S~q )))) # (!\u1|PC[2]~23_combout  & ((\u1|state.EXEC_S~q  & ((\u1|instruction_3rd_byte [6]))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~12_combout ))))

	.dataa(\u1|PC[2]~23_combout ),
	.datab(\u1|Add0~12_combout ),
	.datac(\u1|instruction_3rd_byte [6]),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~37 .lut_mask = 16'hFA44;
defparam \u1|PC~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cyclone10lp_lcell_comb \u1|PC~38 (
// Equation(s):
// \u1|PC~38_combout  = (\u1|PC[2]~23_combout  & ((\u1|PC~37_combout  & (\u1|int_save_pc [6])) # (!\u1|PC~37_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ))))) # (!\u1|PC[2]~23_combout  & (((\u1|PC~37_combout ))))

	.dataa(\u1|int_save_pc [6]),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ),
	.datac(\u1|PC[2]~23_combout ),
	.datad(\u1|PC~37_combout ),
	.cin(gnd),
	.combout(\u1|PC~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~38 .lut_mask = 16'hAFC0;
defparam \u1|PC~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \u1|PC[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[6] .is_wysiwyg = "true";
defparam \u1|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cyclone10lp_lcell_comb \u1|Selector78~0 (
// Equation(s):
// \u1|Selector78~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_3rd_byte [6])) # (!\u1|Selector82~0_combout  & ((\u1|PC [6]))))

	.dataa(\u1|WideOr25~combout ),
	.datab(\u1|Selector82~0_combout ),
	.datac(\u1|instruction_3rd_byte [6]),
	.datad(\u1|PC [6]),
	.cin(gnd),
	.combout(\u1|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector78~0 .lut_mask = 16'hFBEA;
defparam \u1|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \u1|instruction_3rd_byte[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction_3rd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_3rd_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_3rd_byte[7] .is_wysiwyg = "true";
defparam \u1|instruction_3rd_byte[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \u1|int_save_pc[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[7] .is_wysiwyg = "true";
defparam \u1|int_save_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cyclone10lp_lcell_comb \u1|Add0~14 (
// Equation(s):
// \u1|Add0~14_combout  = (\u1|PC [7] & (!\u1|Add0~13 )) # (!\u1|PC [7] & ((\u1|Add0~13 ) # (GND)))
// \u1|Add0~15  = CARRY((!\u1|Add0~13 ) # (!\u1|PC [7]))

	.dataa(\u1|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~13 ),
	.combout(\u1|Add0~14_combout ),
	.cout(\u1|Add0~15 ));
// synopsys translate_off
defparam \u1|Add0~14 .lut_mask = 16'h5A5F;
defparam \u1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cyclone10lp_lcell_comb \u1|PC~39 (
// Equation(s):
// \u1|PC~39_combout  = (\u1|PC[2]~23_combout  & (((\u1|state.EXEC_S~q )))) # (!\u1|PC[2]~23_combout  & ((\u1|state.EXEC_S~q  & (\u1|instruction_3rd_byte [7])) # (!\u1|state.EXEC_S~q  & ((\u1|Add0~14_combout )))))

	.dataa(\u1|instruction_3rd_byte [7]),
	.datab(\u1|PC[2]~23_combout ),
	.datac(\u1|Add0~14_combout ),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~39 .lut_mask = 16'hEE30;
defparam \u1|PC~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cyclone10lp_lcell_comb \u1|PC~40 (
// Equation(s):
// \u1|PC~40_combout  = (\u1|PC[2]~23_combout  & ((\u1|PC~39_combout  & (\u1|int_save_pc [7])) # (!\u1|PC~39_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ))))) # (!\u1|PC[2]~23_combout  & (((\u1|PC~39_combout ))))

	.dataa(\u1|PC[2]~23_combout ),
	.datab(\u1|int_save_pc [7]),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ),
	.datad(\u1|PC~39_combout ),
	.cin(gnd),
	.combout(\u1|PC~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~40 .lut_mask = 16'hDDA0;
defparam \u1|PC~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \u1|PC[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[7] .is_wysiwyg = "true";
defparam \u1|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cyclone10lp_lcell_comb \u1|Selector77~0 (
// Equation(s):
// \u1|Selector77~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_3rd_byte [7])) # (!\u1|Selector82~0_combout  & ((\u1|PC [7]))))

	.dataa(\u1|instruction_3rd_byte [7]),
	.datab(\u1|PC [7]),
	.datac(\u1|Selector82~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u1|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector77~0 .lut_mask = 16'hFFAC;
defparam \u1|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cyclone10lp_lcell_comb \u1|Add0~16 (
// Equation(s):
// \u1|Add0~16_combout  = (\u1|PC [8] & (\u1|Add0~15  $ (GND))) # (!\u1|PC [8] & (!\u1|Add0~15  & VCC))
// \u1|Add0~17  = CARRY((\u1|PC [8] & !\u1|Add0~15 ))

	.dataa(gnd),
	.datab(\u1|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~15 ),
	.combout(\u1|Add0~16_combout ),
	.cout(\u1|Add0~17 ));
// synopsys translate_off
defparam \u1|Add0~16 .lut_mask = 16'hC30C;
defparam \u1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \u1|int_save_pc[8] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[8] .is_wysiwyg = "true";
defparam \u1|int_save_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cyclone10lp_lcell_comb \u1|PC~41 (
// Equation(s):
// \u1|PC~41_combout  = (\u1|state.EXEC_S~q  & ((\u1|PC[9]~1_combout  & (\u1|int_save_pc [8])) # (!\u1|PC[9]~1_combout  & ((\u1|instruction_2nd_byte [0]))))) # (!\u1|state.EXEC_S~q  & (\u1|PC[9]~1_combout ))

	.dataa(\u1|state.EXEC_S~q ),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|int_save_pc [8]),
	.datad(\u1|instruction_2nd_byte [0]),
	.cin(gnd),
	.combout(\u1|PC~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~41 .lut_mask = 16'hE6C4;
defparam \u1|PC~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cyclone10lp_lcell_comb \u1|PC~42 (
// Equation(s):
// \u1|PC~42_combout  = (\u1|state.EXEC_S~q  & (((\u1|PC~41_combout )))) # (!\u1|state.EXEC_S~q  & ((\u1|PC~41_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ))) # (!\u1|PC~41_combout  & (\u1|Add0~16_combout ))))

	.dataa(\u1|state.EXEC_S~q ),
	.datab(\u1|Add0~16_combout ),
	.datac(\u1|PC~41_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\u1|PC~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~42 .lut_mask = 16'hF4A4;
defparam \u1|PC~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cyclone10lp_lcell_comb \u1|PC~43 (
// Equation(s):
// \u1|PC~43_combout  = (!\rst_i~input_o  & (!\u1|state.INT_SAVE2_S~q  & \u1|PC~42_combout ))

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(\u1|PC~42_combout ),
	.cin(gnd),
	.combout(\u1|PC~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~43 .lut_mask = 16'h0500;
defparam \u1|PC~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cyclone10lp_lcell_comb \u1|PC[9]~6 (
// Equation(s):
// \u1|PC[9]~6_combout  = (\u1|PC[9]~5_combout  & (!\u1|state.INT_SAVE3_S~q  & !\u1|state.WB_S~q ))

	.dataa(\u1|PC[9]~5_combout ),
	.datab(\u1|state.INT_SAVE3_S~q ),
	.datac(\u1|state.WB_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|PC[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~6 .lut_mask = 16'h0202;
defparam \u1|PC[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cyclone10lp_lcell_comb \u1|PC[9]~16 (
// Equation(s):
// \u1|PC[9]~16_combout  = (\rst_i~input_o ) # ((!\u1|PC[9]~15_combout  & !\u1|PC[9]~6_combout ))

	.dataa(gnd),
	.datab(\u1|PC[9]~15_combout ),
	.datac(\rst_i~input_o ),
	.datad(\u1|PC[9]~6_combout ),
	.cin(gnd),
	.combout(\u1|PC[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~16 .lut_mask = 16'hF0F3;
defparam \u1|PC[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \u1|PC[8] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[8] .is_wysiwyg = "true";
defparam \u1|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cyclone10lp_lcell_comb \u1|Selector76~0 (
// Equation(s):
// \u1|Selector76~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_2nd_byte [0])) # (!\u1|Selector82~0_combout  & ((\u1|PC [8]))))

	.dataa(\u1|Selector82~0_combout ),
	.datab(\u1|instruction_2nd_byte [0]),
	.datac(\u1|PC [8]),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u1|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector76~0 .lut_mask = 16'hFFD8;
defparam \u1|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cyclone10lp_lcell_comb \u1|Add0~18 (
// Equation(s):
// \u1|Add0~18_combout  = (\u1|PC [9] & (!\u1|Add0~17 )) # (!\u1|PC [9] & ((\u1|Add0~17 ) # (GND)))
// \u1|Add0~19  = CARRY((!\u1|Add0~17 ) # (!\u1|PC [9]))

	.dataa(gnd),
	.datab(\u1|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~17 ),
	.combout(\u1|Add0~18_combout ),
	.cout(\u1|Add0~19 ));
// synopsys translate_off
defparam \u1|Add0~18 .lut_mask = 16'h3C3F;
defparam \u1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cyclone10lp_lcell_comb \u1|PC~44 (
// Equation(s):
// \u1|PC~44_combout  = (\u1|state.EXEC_S~q  & (((\u1|PC[9]~1_combout ) # (\u1|instruction_2nd_byte [1])))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~18_combout  & (!\u1|PC[9]~1_combout )))

	.dataa(\u1|state.EXEC_S~q ),
	.datab(\u1|Add0~18_combout ),
	.datac(\u1|PC[9]~1_combout ),
	.datad(\u1|instruction_2nd_byte [1]),
	.cin(gnd),
	.combout(\u1|PC~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~44 .lut_mask = 16'hAEA4;
defparam \u1|PC~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \u1|int_save_pc[9] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[9] .is_wysiwyg = "true";
defparam \u1|int_save_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cyclone10lp_lcell_comb \u1|PC~45 (
// Equation(s):
// \u1|PC~45_combout  = (\u1|PC~44_combout  & (((\u1|int_save_pc [9])) # (!\u1|PC[9]~1_combout ))) # (!\u1|PC~44_combout  & (\u1|PC[9]~1_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ))))

	.dataa(\u1|PC~44_combout ),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|int_save_pc [9]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cin(gnd),
	.combout(\u1|PC~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~45 .lut_mask = 16'hE6A2;
defparam \u1|PC~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cyclone10lp_lcell_comb \u1|PC~46 (
// Equation(s):
// \u1|PC~46_combout  = (!\rst_i~input_o  & (!\u1|state.INT_SAVE2_S~q  & \u1|PC~45_combout ))

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(\u1|PC~45_combout ),
	.cin(gnd),
	.combout(\u1|PC~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~46 .lut_mask = 16'h0500;
defparam \u1|PC~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \u1|PC[9] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[9] .is_wysiwyg = "true";
defparam \u1|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cyclone10lp_lcell_comb \u1|Selector75~0 (
// Equation(s):
// \u1|Selector75~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & ((\u1|instruction_2nd_byte [1]))) # (!\u1|Selector82~0_combout  & (\u1|PC [9])))

	.dataa(\u1|Selector82~0_combout ),
	.datab(\u1|PC [9]),
	.datac(\u1|instruction_2nd_byte [1]),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u1|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector75~0 .lut_mask = 16'hFFE4;
defparam \u1|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N3
dffeas \u1|int_save_pc[10] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[10] .is_wysiwyg = "true";
defparam \u1|int_save_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cyclone10lp_lcell_comb \u1|Add0~20 (
// Equation(s):
// \u1|Add0~20_combout  = (\u1|PC [10] & (\u1|Add0~19  $ (GND))) # (!\u1|PC [10] & (!\u1|Add0~19  & VCC))
// \u1|Add0~21  = CARRY((\u1|PC [10] & !\u1|Add0~19 ))

	.dataa(\u1|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~19 ),
	.combout(\u1|Add0~20_combout ),
	.cout(\u1|Add0~21 ));
// synopsys translate_off
defparam \u1|Add0~20 .lut_mask = 16'hA50A;
defparam \u1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cyclone10lp_lcell_comb \u1|PC~47 (
// Equation(s):
// \u1|PC~47_combout  = (\u1|PC[9]~1_combout  & (((\u1|state.EXEC_S~q )))) # (!\u1|PC[9]~1_combout  & ((\u1|state.EXEC_S~q  & ((\u1|instruction_2nd_byte [2]))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~20_combout ))))

	.dataa(\u1|Add0~20_combout ),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|instruction_2nd_byte [2]),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~47 .lut_mask = 16'hFC22;
defparam \u1|PC~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cyclone10lp_lcell_comb \u1|PC~48 (
// Equation(s):
// \u1|PC~48_combout  = (\u1|PC[9]~1_combout  & ((\u1|PC~47_combout  & ((\u1|int_save_pc [10]))) # (!\u1|PC~47_combout  & (\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout )))) # (!\u1|PC[9]~1_combout  & (((\u1|PC~47_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout ),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|int_save_pc [10]),
	.datad(\u1|PC~47_combout ),
	.cin(gnd),
	.combout(\u1|PC~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~48 .lut_mask = 16'hF388;
defparam \u1|PC~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cyclone10lp_lcell_comb \u1|PC~49 (
// Equation(s):
// \u1|PC~49_combout  = (!\rst_i~input_o  & (\u1|PC~48_combout  & !\u1|state.INT_SAVE2_S~q ))

	.dataa(\rst_i~input_o ),
	.datab(\u1|PC~48_combout ),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|PC~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~49 .lut_mask = 16'h0404;
defparam \u1|PC~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \u1|PC[10] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[10] .is_wysiwyg = "true";
defparam \u1|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cyclone10lp_lcell_comb \u1|Selector74~0 (
// Equation(s):
// \u1|Selector74~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & ((\u1|instruction_2nd_byte [2]))) # (!\u1|Selector82~0_combout  & (\u1|PC [10])))

	.dataa(\u1|Selector82~0_combout ),
	.datab(\u1|PC [10]),
	.datac(\u1|instruction_2nd_byte [2]),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u1|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector74~0 .lut_mask = 16'hFFE4;
defparam \u1|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cyclone10lp_lcell_comb \u1|Add0~22 (
// Equation(s):
// \u1|Add0~22_combout  = (\u1|PC [11] & (!\u1|Add0~21 )) # (!\u1|PC [11] & ((\u1|Add0~21 ) # (GND)))
// \u1|Add0~23  = CARRY((!\u1|Add0~21 ) # (!\u1|PC [11]))

	.dataa(gnd),
	.datab(\u1|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~21 ),
	.combout(\u1|Add0~22_combout ),
	.cout(\u1|Add0~23 ));
// synopsys translate_off
defparam \u1|Add0~22 .lut_mask = 16'h3C3F;
defparam \u1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cyclone10lp_lcell_comb \u1|PC~51 (
// Equation(s):
// \u1|PC~51_combout  = (\u1|PC[9]~1_combout  & (((\u1|state.EXEC_S~q )))) # (!\u1|PC[9]~1_combout  & ((\u1|state.EXEC_S~q  & (\u1|instruction_2nd_byte [3])) # (!\u1|state.EXEC_S~q  & ((\u1|Add0~22_combout )))))

	.dataa(\u1|instruction_2nd_byte [3]),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|state.EXEC_S~q ),
	.datad(\u1|Add0~22_combout ),
	.cin(gnd),
	.combout(\u1|PC~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~51 .lut_mask = 16'hE3E0;
defparam \u1|PC~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \u1|int_save_pc[11] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[11] .is_wysiwyg = "true";
defparam \u1|int_save_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout  = (\u1|we_i~q  & (!\u1|Selector69~0_combout  & (\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0 .lut_mask = 16'h2000;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w[3] (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3] = (!\u1|Selector69~1_combout  & (\u1|Selector70~0_combout  & (\u1|Selector71~0_combout  & !\u1|WideOr25~combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w[3] .lut_mask = 16'h0040;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cyclone10lp_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\u2|milliseconds [3] & \u1|io_addr_o [0])

	.dataa(\u2|milliseconds [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hAA00;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cyclone10lp_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\Selector6~3_combout  & ((\Selector6~4_combout  & (\u2|milliseconds [27])) # (!\Selector6~4_combout  & ((\Selector4~2_combout ))))) # (!\Selector6~3_combout  & (((!\Selector6~4_combout ))))

	.dataa(\u2|milliseconds [27]),
	.datab(\Selector4~2_combout ),
	.datac(\Selector6~3_combout ),
	.datad(\Selector6~4_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hA0CF;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cyclone10lp_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\Selector6~2_combout  & ((\Selector4~3_combout  & ((\u2|milliseconds [11]))) # (!\Selector4~3_combout  & (\u2|milliseconds [19])))) # (!\Selector6~2_combout  & (\Selector4~3_combout ))

	.dataa(\Selector6~2_combout ),
	.datab(\Selector4~3_combout ),
	.datac(\u2|milliseconds [19]),
	.datad(\u2|milliseconds [11]),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hEC64;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cyclone10lp_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (!\u1|io_addr_o [7] & (\Selector7~0_combout  & \Selector4~4_combout ))

	.dataa(\u1|io_addr_o [7]),
	.datab(\Selector7~0_combout ),
	.datac(\Selector4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'h4040;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \u1|RF[3][3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][3] .is_wysiwyg = "true";
defparam \u1|RF[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \u1|RF[0][3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][3] .is_wysiwyg = "true";
defparam \u1|RF[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cyclone10lp_lcell_comb \u1|Mux20~0 (
// Equation(s):
// \u1|Mux20~0_combout  = (\u1|instruction [3] & (((\u1|instruction [2])))) # (!\u1|instruction [3] & ((\u1|instruction [2] & ((\u1|RF[1][3]~q ))) # (!\u1|instruction [2] & (\u1|RF[0][3]~q ))))

	.dataa(\u1|RF[0][3]~q ),
	.datab(\u1|RF[1][3]~q ),
	.datac(\u1|instruction [3]),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux20~0 .lut_mask = 16'hFC0A;
defparam \u1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \u1|RF[2][3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][3] .is_wysiwyg = "true";
defparam \u1|RF[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cyclone10lp_lcell_comb \u1|Mux20~1 (
// Equation(s):
// \u1|Mux20~1_combout  = (\u1|Mux20~0_combout  & ((\u1|RF[3][3]~q ) # ((!\u1|instruction [3])))) # (!\u1|Mux20~0_combout  & (((\u1|RF[2][3]~q  & \u1|instruction [3]))))

	.dataa(\u1|RF[3][3]~q ),
	.datab(\u1|Mux20~0_combout ),
	.datac(\u1|RF[2][3]~q ),
	.datad(\u1|instruction [3]),
	.cin(gnd),
	.combout(\u1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux20~1 .lut_mask = 16'hB8CC;
defparam \u1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cyclone10lp_lcell_comb \u1|alu_result~13 (
// Equation(s):
// \u1|alu_result~13_combout  = (\u1|Mux12~1_combout ) # (\u1|Mux20~1_combout )

	.dataa(\u1|Mux12~1_combout ),
	.datab(gnd),
	.datac(\u1|Mux20~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|alu_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~13 .lut_mask = 16'hFAFA;
defparam \u1|alu_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cyclone10lp_lcell_comb \u1|Mux54~0 (
// Equation(s):
// \u1|Mux54~0_combout  = (\u1|instruction_2nd_byte [0] & (((\u1|instruction_2nd_byte [1])))) # (!\u1|instruction_2nd_byte [0] & ((\u1|instruction_2nd_byte [1] & (\u1|RF[2][3]~q )) # (!\u1|instruction_2nd_byte [1] & ((\u1|RF[0][3]~q )))))

	.dataa(\u1|RF[2][3]~q ),
	.datab(\u1|instruction_2nd_byte [0]),
	.datac(\u1|instruction_2nd_byte [1]),
	.datad(\u1|RF[0][3]~q ),
	.cin(gnd),
	.combout(\u1|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux54~0 .lut_mask = 16'hE3E0;
defparam \u1|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cyclone10lp_lcell_comb \u1|Mux54~1 (
// Equation(s):
// \u1|Mux54~1_combout  = (\u1|instruction_2nd_byte [0] & ((\u1|Mux54~0_combout  & ((\u1|RF[3][3]~q ))) # (!\u1|Mux54~0_combout  & (\u1|RF[1][3]~q )))) # (!\u1|instruction_2nd_byte [0] & (((\u1|Mux54~0_combout ))))

	.dataa(\u1|RF[1][3]~q ),
	.datab(\u1|instruction_2nd_byte [0]),
	.datac(\u1|Mux54~0_combout ),
	.datad(\u1|RF[3][3]~q ),
	.cin(gnd),
	.combout(\u1|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux54~1 .lut_mask = 16'hF838;
defparam \u1|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cyclone10lp_lcell_comb \u1|Mux54~2 (
// Equation(s):
// \u1|Mux54~2_combout  = (\u1|alu_result[0]~9_combout  & ((\u1|instruction_2nd_byte [3]) # ((\u1|Selector32~1_combout )))) # (!\u1|alu_result[0]~9_combout  & (((!\u1|Selector32~1_combout  & \u1|Mux54~1_combout ))))

	.dataa(\u1|alu_result[0]~9_combout ),
	.datab(\u1|instruction_2nd_byte [3]),
	.datac(\u1|Selector32~1_combout ),
	.datad(\u1|Mux54~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux54~2 .lut_mask = 16'hADA8;
defparam \u1|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cyclone10lp_lcell_comb \u1|Mux54~3 (
// Equation(s):
// \u1|Mux54~3_combout  = (\u1|Mux54~2_combout  & ((\u1|Mux20~1_combout  $ (\u1|Mux12~1_combout )) # (!\u1|Selector32~1_combout ))) # (!\u1|Mux54~2_combout  & (\u1|Mux20~1_combout  & (\u1|Mux12~1_combout  & \u1|Selector32~1_combout )))

	.dataa(\u1|Mux54~2_combout ),
	.datab(\u1|Mux20~1_combout ),
	.datac(\u1|Mux12~1_combout ),
	.datad(\u1|Selector32~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux54~3 .lut_mask = 16'h68AA;
defparam \u1|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cyclone10lp_lcell_comb \u1|alu_result[3]~3 (
// Equation(s):
// \u1|alu_result[3]~3_combout  = (\u1|alu_result[0]~8_combout  & (\u1|alu_result~13_combout )) # (!\u1|alu_result[0]~8_combout  & ((\u1|Mux54~3_combout )))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|alu_result~13_combout ),
	.datac(gnd),
	.datad(\u1|Mux54~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[3]~3 .lut_mask = 16'hDD88;
defparam \u1|alu_result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \u1|alu_result[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[3]~3_combout ),
	.asdata(\u1|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[3] .is_wysiwyg = "true";
defparam \u1|alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cyclone10lp_lcell_comb \u1|Add1~4 (
// Equation(s):
// \u1|Add1~4_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [3])))) # (!\u1|instruction [7] & (\u1|instruction [4] $ ((\u1|Mux12~1_combout ))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction [7]),
	.datac(\u1|Mux12~1_combout ),
	.datad(\u1|instruction_2nd_byte [3]),
	.cin(gnd),
	.combout(\u1|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~4 .lut_mask = 16'hDE12;
defparam \u1|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cyclone10lp_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\u2|milliseconds [2] & \u1|io_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|milliseconds [2]),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hF000;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cyclone10lp_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\Selector6~3_combout  & ((\Selector6~4_combout  & ((\u2|milliseconds [26]))) # (!\Selector6~4_combout  & (\Selector5~2_combout )))) # (!\Selector6~3_combout  & (((!\Selector6~4_combout ))))

	.dataa(\Selector6~3_combout ),
	.datab(\Selector5~2_combout ),
	.datac(\Selector6~4_combout ),
	.datad(\u2|milliseconds [26]),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hAD0D;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cyclone10lp_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Selector5~3_combout  & (((\u2|milliseconds [10]) # (!\Selector6~2_combout )))) # (!\Selector5~3_combout  & (\u2|milliseconds [18] & ((\Selector6~2_combout ))))

	.dataa(\u2|milliseconds [18]),
	.datab(\u2|milliseconds [10]),
	.datac(\Selector5~3_combout ),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hCAF0;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cyclone10lp_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (!\u1|io_addr_o [7] & (\Selector7~0_combout  & \Selector5~4_combout ))

	.dataa(\u1|io_addr_o [7]),
	.datab(\Selector7~0_combout ),
	.datac(\Selector5~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'h4040;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cyclone10lp_lcell_comb \u1|Selector72~0 (
// Equation(s):
// \u1|Selector72~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & ((\u1|instruction_2nd_byte [4]))) # (!\u1|Selector82~0_combout  & (\u1|PC [12])))

	.dataa(\u1|PC [12]),
	.datab(\u1|instruction_2nd_byte [4]),
	.datac(\u1|Selector82~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u1|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector72~0 .lut_mask = 16'hFFCA;
defparam \u1|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a50~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28 .lut_mask = 16'h00E2;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout  = (\u1|we_i~q  & (\u1|Selector69~0_combout  & (!\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0 .lut_mask = 16'h0800;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout  = (\u1|Selector69~1_combout  & (!\u1|Selector70~0_combout  & (\u1|Selector71~0_combout  & !\u1|WideOr25~combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1 .lut_mask = 16'h0020;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout  = (\u1|we_i~q  & (\u1|Selector69~0_combout  & (\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0 .lut_mask = 16'h8000;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector69~1_combout  & (\u1|Selector70~0_combout  & \u1|Selector71~0_combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0 .lut_mask = 16'hFF80;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a58~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27 .lut_mask = 16'hC808;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cyclone10lp_lcell_comb \u1|RF~36 (
// Equation(s):
// \u1|RF~36_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27_combout ),
	.cin(gnd),
	.combout(\u1|RF~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~36 .lut_mask = 16'hFAEA;
defparam \u1|RF~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cyclone10lp_lcell_comb \u1|alu_result~12 (
// Equation(s):
// \u1|alu_result~12_combout  = (\u1|Mux13~1_combout ) # (\u1|Mux21~1_combout )

	.dataa(gnd),
	.datab(\u1|Mux13~1_combout ),
	.datac(\u1|Mux21~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|alu_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~12 .lut_mask = 16'hFCFC;
defparam \u1|alu_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \u1|RF[2][2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][2] .is_wysiwyg = "true";
defparam \u1|RF[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cyclone10lp_lcell_comb \u1|Mux55~0 (
// Equation(s):
// \u1|Mux55~0_combout  = (\u1|instruction_2nd_byte [0] & (\u1|instruction_2nd_byte [1])) # (!\u1|instruction_2nd_byte [0] & ((\u1|instruction_2nd_byte [1] & ((\u1|RF[2][2]~q ))) # (!\u1|instruction_2nd_byte [1] & (\u1|RF[0][2]~q ))))

	.dataa(\u1|instruction_2nd_byte [0]),
	.datab(\u1|instruction_2nd_byte [1]),
	.datac(\u1|RF[0][2]~q ),
	.datad(\u1|RF[2][2]~q ),
	.cin(gnd),
	.combout(\u1|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux55~0 .lut_mask = 16'hDC98;
defparam \u1|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \u1|RF[3][2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][2] .is_wysiwyg = "true";
defparam \u1|RF[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \u1|RF[1][2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][2] .is_wysiwyg = "true";
defparam \u1|RF[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cyclone10lp_lcell_comb \u1|Mux55~1 (
// Equation(s):
// \u1|Mux55~1_combout  = (\u1|Mux55~0_combout  & (((\u1|RF[3][2]~q )) # (!\u1|instruction_2nd_byte [0]))) # (!\u1|Mux55~0_combout  & (\u1|instruction_2nd_byte [0] & ((\u1|RF[1][2]~q ))))

	.dataa(\u1|Mux55~0_combout ),
	.datab(\u1|instruction_2nd_byte [0]),
	.datac(\u1|RF[3][2]~q ),
	.datad(\u1|RF[1][2]~q ),
	.cin(gnd),
	.combout(\u1|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux55~1 .lut_mask = 16'hE6A2;
defparam \u1|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cyclone10lp_lcell_comb \u1|Mux55~2 (
// Equation(s):
// \u1|Mux55~2_combout  = (\u1|Selector32~1_combout  & (((\u1|alu_result[0]~9_combout )))) # (!\u1|Selector32~1_combout  & ((\u1|alu_result[0]~9_combout  & ((\u1|instruction_2nd_byte [2]))) # (!\u1|alu_result[0]~9_combout  & (\u1|Mux55~1_combout ))))

	.dataa(\u1|Selector32~1_combout ),
	.datab(\u1|Mux55~1_combout ),
	.datac(\u1|alu_result[0]~9_combout ),
	.datad(\u1|instruction_2nd_byte [2]),
	.cin(gnd),
	.combout(\u1|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux55~2 .lut_mask = 16'hF4A4;
defparam \u1|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cyclone10lp_lcell_comb \u1|Mux55~3 (
// Equation(s):
// \u1|Mux55~3_combout  = (\u1|Mux21~1_combout  & (\u1|Mux55~2_combout  $ (((\u1|Mux13~1_combout  & \u1|Selector32~1_combout ))))) # (!\u1|Mux21~1_combout  & (\u1|Mux55~2_combout  & ((\u1|Mux13~1_combout ) # (!\u1|Selector32~1_combout ))))

	.dataa(\u1|Mux21~1_combout ),
	.datab(\u1|Mux55~2_combout ),
	.datac(\u1|Mux13~1_combout ),
	.datad(\u1|Selector32~1_combout ),
	.cin(gnd),
	.combout(\u1|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux55~3 .lut_mask = 16'h68CC;
defparam \u1|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cyclone10lp_lcell_comb \u1|alu_result[2]~2 (
// Equation(s):
// \u1|alu_result[2]~2_combout  = (\u1|alu_result[0]~8_combout  & (\u1|alu_result~12_combout )) # (!\u1|alu_result[0]~8_combout  & ((\u1|Mux55~3_combout )))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|alu_result~12_combout ),
	.datac(gnd),
	.datad(\u1|Mux55~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[2]~2 .lut_mask = 16'hDD88;
defparam \u1|alu_result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \u1|alu_result[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[2]~2_combout ),
	.asdata(\u1|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[2] .is_wysiwyg = "true";
defparam \u1|alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cyclone10lp_lcell_comb \u1|RF~37 (
// Equation(s):
// \u1|RF~37_combout  = (\u1|RF[0][3]~1_combout  & ((\u1|RF~36_combout ) # ((\u1|RF[0][3]~0_combout )))) # (!\u1|RF[0][3]~1_combout  & (((!\u1|RF[0][3]~0_combout  & \u1|alu_result [2]))))

	.dataa(\u1|RF~36_combout ),
	.datab(\u1|RF[0][3]~1_combout ),
	.datac(\u1|RF[0][3]~0_combout ),
	.datad(\u1|alu_result [2]),
	.cin(gnd),
	.combout(\u1|RF~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~37 .lut_mask = 16'hCBC8;
defparam \u1|RF~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cyclone10lp_lcell_comb \u1|Add1~5 (
// Equation(s):
// \u1|Add1~5_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [2])))) # (!\u1|instruction [7] & (\u1|instruction [4] $ (((\u1|Mux13~1_combout )))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction_2nd_byte [2]),
	.datac(\u1|Mux13~1_combout ),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~5 .lut_mask = 16'hCC5A;
defparam \u1|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cyclone10lp_lcell_comb \u1|Add1~14 (
// Equation(s):
// \u1|Add1~14_combout  = (\u1|Mux21~1_combout  & ((\u1|Add1~5_combout  & (\u1|Add1~13  & VCC)) # (!\u1|Add1~5_combout  & (!\u1|Add1~13 )))) # (!\u1|Mux21~1_combout  & ((\u1|Add1~5_combout  & (!\u1|Add1~13 )) # (!\u1|Add1~5_combout  & ((\u1|Add1~13 ) # 
// (GND)))))
// \u1|Add1~15  = CARRY((\u1|Mux21~1_combout  & (!\u1|Add1~5_combout  & !\u1|Add1~13 )) # (!\u1|Mux21~1_combout  & ((!\u1|Add1~13 ) # (!\u1|Add1~5_combout ))))

	.dataa(\u1|Mux21~1_combout ),
	.datab(\u1|Add1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~13 ),
	.combout(\u1|Add1~14_combout ),
	.cout(\u1|Add1~15 ));
// synopsys translate_off
defparam \u1|Add1~14 .lut_mask = 16'h9617;
defparam \u1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \u1|alu_result_ext[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[2] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cyclone10lp_lcell_comb \u1|RF~38 (
// Equation(s):
// \u1|RF~38_combout  = (\u1|RF~37_combout  & ((\Selector5~5_combout ) # ((!\u1|RF[0][3]~0_combout )))) # (!\u1|RF~37_combout  & (((\u1|RF[0][3]~0_combout  & \u1|alu_result_ext [2]))))

	.dataa(\Selector5~5_combout ),
	.datab(\u1|RF~37_combout ),
	.datac(\u1|RF[0][3]~0_combout ),
	.datad(\u1|alu_result_ext [2]),
	.cin(gnd),
	.combout(\u1|RF~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~38 .lut_mask = 16'hBC8C;
defparam \u1|RF~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \u1|RF[0][2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[0][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[0][2] .is_wysiwyg = "true";
defparam \u1|RF[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cyclone10lp_lcell_comb \u1|Mux21~0 (
// Equation(s):
// \u1|Mux21~0_combout  = (\u1|instruction [2] & (\u1|instruction [3])) # (!\u1|instruction [2] & ((\u1|instruction [3] & ((\u1|RF[2][2]~q ))) # (!\u1|instruction [3] & (\u1|RF[0][2]~q ))))

	.dataa(\u1|instruction [2]),
	.datab(\u1|instruction [3]),
	.datac(\u1|RF[0][2]~q ),
	.datad(\u1|RF[2][2]~q ),
	.cin(gnd),
	.combout(\u1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux21~0 .lut_mask = 16'hDC98;
defparam \u1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cyclone10lp_lcell_comb \u1|Mux21~1 (
// Equation(s):
// \u1|Mux21~1_combout  = (\u1|Mux21~0_combout  & ((\u1|RF[3][2]~q ) # ((!\u1|instruction [2])))) # (!\u1|Mux21~0_combout  & (((\u1|RF[1][2]~q  & \u1|instruction [2]))))

	.dataa(\u1|Mux21~0_combout ),
	.datab(\u1|RF[3][2]~q ),
	.datac(\u1|RF[1][2]~q ),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux21~1 .lut_mask = 16'hD8AA;
defparam \u1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cyclone10lp_lcell_comb \u1|Add1~16 (
// Equation(s):
// \u1|Add1~16_combout  = ((\u1|Mux20~1_combout  $ (\u1|Add1~4_combout  $ (!\u1|Add1~15 )))) # (GND)
// \u1|Add1~17  = CARRY((\u1|Mux20~1_combout  & ((\u1|Add1~4_combout ) # (!\u1|Add1~15 ))) # (!\u1|Mux20~1_combout  & (\u1|Add1~4_combout  & !\u1|Add1~15 )))

	.dataa(\u1|Mux20~1_combout ),
	.datab(\u1|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~15 ),
	.combout(\u1|Add1~16_combout ),
	.cout(\u1|Add1~17 ));
// synopsys translate_off
defparam \u1|Add1~16 .lut_mask = 16'h698E;
defparam \u1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \u1|alu_result_ext[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[3] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cyclone10lp_lcell_comb \u1|RF~39 (
// Equation(s):
// \u1|RF~39_combout  = (\u1|RF[0][3]~0_combout  & (((\u1|alu_result_ext [3]) # (\u1|RF[0][3]~1_combout )))) # (!\u1|RF[0][3]~0_combout  & (\u1|alu_result [3] & ((!\u1|RF[0][3]~1_combout ))))

	.dataa(\u1|alu_result [3]),
	.datab(\u1|alu_result_ext [3]),
	.datac(\u1|RF[0][3]~0_combout ),
	.datad(\u1|RF[0][3]~1_combout ),
	.cin(gnd),
	.combout(\u1|RF~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~39 .lut_mask = 16'hF0CA;
defparam \u1|RF~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cyclone10lp_lcell_comb \u1|RF~40 (
// Equation(s):
// \u1|RF~40_combout  = (\u1|RF~39_combout  & ((\Selector4~5_combout ) # ((!\u1|RF[0][3]~1_combout )))) # (!\u1|RF~39_combout  & (((\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout  & \u1|RF[0][3]~1_combout ))))

	.dataa(\Selector4~5_combout ),
	.datab(\u1|RF~39_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.datad(\u1|RF[0][3]~1_combout ),
	.cin(gnd),
	.combout(\u1|RF~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~40 .lut_mask = 16'hB8CC;
defparam \u1|RF~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \u1|RF[1][3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[1][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[1][3] .is_wysiwyg = "true";
defparam \u1|RF[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cyclone10lp_lcell_comb \u1|Mux12~0 (
// Equation(s):
// \u1|Mux12~0_combout  = (\u1|instruction [0] & ((\u1|RF[1][3]~q ) # ((\u1|instruction [1])))) # (!\u1|instruction [0] & (((\u1|RF[0][3]~q  & !\u1|instruction [1]))))

	.dataa(\u1|RF[1][3]~q ),
	.datab(\u1|RF[0][3]~q ),
	.datac(\u1|instruction [0]),
	.datad(\u1|instruction [1]),
	.cin(gnd),
	.combout(\u1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux12~0 .lut_mask = 16'hF0AC;
defparam \u1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cyclone10lp_lcell_comb \u1|Mux12~1 (
// Equation(s):
// \u1|Mux12~1_combout  = (\u1|Mux12~0_combout  & ((\u1|RF[3][3]~q ) # ((!\u1|instruction [1])))) # (!\u1|Mux12~0_combout  & (((\u1|instruction [1] & \u1|RF[2][3]~q ))))

	.dataa(\u1|Mux12~0_combout ),
	.datab(\u1|RF[3][3]~q ),
	.datac(\u1|instruction [1]),
	.datad(\u1|RF[2][3]~q ),
	.cin(gnd),
	.combout(\u1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux12~1 .lut_mask = 16'hDA8A;
defparam \u1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \u1|data_o[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[3] .is_wysiwyg = "true";
defparam \u1|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30 .lut_mask = 16'hA0C0;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout  = (\u1|we_i~q  & (!\u1|Selector69~0_combout  & (!\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & !\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0 .lut_mask = 16'h0002;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w[3] (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3] = (!\u1|Selector69~1_combout  & (!\u1|Selector70~0_combout  & (!\u1|Selector71~0_combout  & !\u1|WideOr25~combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w[3] .lut_mask = 16'h0001;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31 .lut_mask = 16'h0A0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31_combout )))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~30_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~31_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32 .lut_mask = 16'h0E0E;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33 .lut_mask = 16'hB080;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cyclone10lp_lcell_comb \u1|PC~50 (
// Equation(s):
// \u1|PC~50_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33_combout ),
	.cin(gnd),
	.combout(\u1|PC~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~50 .lut_mask = 16'hFCEC;
defparam \u1|PC~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cyclone10lp_lcell_comb \u1|PC~52 (
// Equation(s):
// \u1|PC~52_combout  = (\u1|PC~51_combout  & (((\u1|int_save_pc [11])) # (!\u1|PC[9]~1_combout ))) # (!\u1|PC~51_combout  & (\u1|PC[9]~1_combout  & ((\u1|PC~50_combout ))))

	.dataa(\u1|PC~51_combout ),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|int_save_pc [11]),
	.datad(\u1|PC~50_combout ),
	.cin(gnd),
	.combout(\u1|PC~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~52 .lut_mask = 16'hE6A2;
defparam \u1|PC~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cyclone10lp_lcell_comb \u1|PC~53 (
// Equation(s):
// \u1|PC~53_combout  = (!\rst_i~input_o  & (!\u1|state.INT_SAVE2_S~q  & \u1|PC~52_combout ))

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(\u1|PC~52_combout ),
	.cin(gnd),
	.combout(\u1|PC~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~53 .lut_mask = 16'h0500;
defparam \u1|PC~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \u1|PC[11] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[11] .is_wysiwyg = "true";
defparam \u1|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cyclone10lp_lcell_comb \u1|Selector73~0 (
// Equation(s):
// \u1|Selector73~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & ((\u1|instruction_2nd_byte [3]))) # (!\u1|Selector82~0_combout  & (\u1|PC [11])))

	.dataa(\u1|PC [11]),
	.datab(\u1|instruction_2nd_byte [3]),
	.datac(\u1|WideOr25~combout ),
	.datad(\u1|Selector82~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector73~0 .lut_mask = 16'hFCFA;
defparam \u1|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y33_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13 .lut_mask = 16'h0A0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12 .lut_mask = 16'hE020;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12_combout )))

	.dataa(gnd),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~13_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~12_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14 .lut_mask = 16'h0F0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a44~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15 .lut_mask = 16'hA0C0;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cyclone10lp_lcell_comb \u1|RF~31 (
// Equation(s):
// \u1|RF~31_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15_combout ),
	.cin(gnd),
	.combout(\u1|RF~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~31 .lut_mask = 16'hFCF8;
defparam \u1|RF~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cyclone10lp_lcell_comb \u1|RF~32 (
// Equation(s):
// \u1|RF~32_combout  = (\u1|RF[0][3]~0_combout  & (\u1|RF[0][3]~1_combout )) # (!\u1|RF[0][3]~0_combout  & ((\u1|RF[0][3]~1_combout  & ((\u1|RF~31_combout ))) # (!\u1|RF[0][3]~1_combout  & (\u1|alu_result [4]))))

	.dataa(\u1|RF[0][3]~0_combout ),
	.datab(\u1|RF[0][3]~1_combout ),
	.datac(\u1|alu_result [4]),
	.datad(\u1|RF~31_combout ),
	.cin(gnd),
	.combout(\u1|RF~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~32 .lut_mask = 16'hDC98;
defparam \u1|RF~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cyclone10lp_lcell_comb \u1|Add1~3 (
// Equation(s):
// \u1|Add1~3_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [4])))) # (!\u1|instruction [7] & (\u1|instruction [4] $ ((\u1|Mux11~1_combout ))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|Mux11~1_combout ),
	.datac(\u1|instruction_2nd_byte [4]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~3 .lut_mask = 16'hF066;
defparam \u1|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cyclone10lp_lcell_comb \u1|Add1~18 (
// Equation(s):
// \u1|Add1~18_combout  = (\u1|Mux19~1_combout  & ((\u1|Add1~3_combout  & (\u1|Add1~17  & VCC)) # (!\u1|Add1~3_combout  & (!\u1|Add1~17 )))) # (!\u1|Mux19~1_combout  & ((\u1|Add1~3_combout  & (!\u1|Add1~17 )) # (!\u1|Add1~3_combout  & ((\u1|Add1~17 ) # 
// (GND)))))
// \u1|Add1~19  = CARRY((\u1|Mux19~1_combout  & (!\u1|Add1~3_combout  & !\u1|Add1~17 )) # (!\u1|Mux19~1_combout  & ((!\u1|Add1~17 ) # (!\u1|Add1~3_combout ))))

	.dataa(\u1|Mux19~1_combout ),
	.datab(\u1|Add1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~17 ),
	.combout(\u1|Add1~18_combout ),
	.cout(\u1|Add1~19 ));
// synopsys translate_off
defparam \u1|Add1~18 .lut_mask = 16'h9617;
defparam \u1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \u1|alu_result_ext[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[4] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cyclone10lp_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\u2|milliseconds [4] & \u1|io_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|milliseconds [4]),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hF000;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cyclone10lp_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\Selector6~4_combout  & (\u2|milliseconds [28] & (\Selector6~3_combout ))) # (!\Selector6~4_combout  & (((\Selector3~2_combout ) # (!\Selector6~3_combout ))))

	.dataa(\Selector6~4_combout ),
	.datab(\u2|milliseconds [28]),
	.datac(\Selector6~3_combout ),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hD585;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cyclone10lp_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\Selector3~3_combout  & ((\u2|milliseconds [12]) # ((!\Selector6~2_combout )))) # (!\Selector3~3_combout  & (((\u2|milliseconds [20] & \Selector6~2_combout ))))

	.dataa(\Selector3~3_combout ),
	.datab(\u2|milliseconds [12]),
	.datac(\u2|milliseconds [20]),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hD8AA;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cyclone10lp_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (!\u1|io_addr_o [7] & (\Selector7~0_combout  & \Selector3~4_combout ))

	.dataa(\u1|io_addr_o [7]),
	.datab(\Selector7~0_combout ),
	.datac(\Selector3~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'h4040;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cyclone10lp_lcell_comb \u1|RF~33 (
// Equation(s):
// \u1|RF~33_combout  = (\u1|RF[0][3]~0_combout  & ((\u1|RF~32_combout  & ((\Selector3~5_combout ))) # (!\u1|RF~32_combout  & (\u1|alu_result_ext [4])))) # (!\u1|RF[0][3]~0_combout  & (\u1|RF~32_combout ))

	.dataa(\u1|RF[0][3]~0_combout ),
	.datab(\u1|RF~32_combout ),
	.datac(\u1|alu_result_ext [4]),
	.datad(\Selector3~5_combout ),
	.cin(gnd),
	.combout(\u1|RF~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~33 .lut_mask = 16'hEC64;
defparam \u1|RF~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cyclone10lp_lcell_comb \u1|RF[3][4]~feeder (
// Equation(s):
// \u1|RF[3][4]~feeder_combout  = \u1|RF~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|RF~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|RF[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF[3][4]~feeder .lut_mask = 16'hF0F0;
defparam \u1|RF[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \u1|RF[3][4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][4] .is_wysiwyg = "true";
defparam \u1|RF[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cyclone10lp_lcell_comb \u1|Mux19~0 (
// Equation(s):
// \u1|Mux19~0_combout  = (\u1|instruction [2] & (((\u1|instruction [3])))) # (!\u1|instruction [2] & ((\u1|instruction [3] & ((\u1|RF[2][4]~q ))) # (!\u1|instruction [3] & (\u1|RF[0][4]~q ))))

	.dataa(\u1|instruction [2]),
	.datab(\u1|RF[0][4]~q ),
	.datac(\u1|RF[2][4]~q ),
	.datad(\u1|instruction [3]),
	.cin(gnd),
	.combout(\u1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux19~0 .lut_mask = 16'hFA44;
defparam \u1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cyclone10lp_lcell_comb \u1|Mux19~1 (
// Equation(s):
// \u1|Mux19~1_combout  = (\u1|Mux19~0_combout  & ((\u1|RF[3][4]~q ) # ((!\u1|instruction [2])))) # (!\u1|Mux19~0_combout  & (((\u1|RF[1][4]~q  & \u1|instruction [2]))))

	.dataa(\u1|RF[3][4]~q ),
	.datab(\u1|Mux19~0_combout ),
	.datac(\u1|RF[1][4]~q ),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux19~1 .lut_mask = 16'hB8CC;
defparam \u1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cyclone10lp_lcell_comb \u1|Add1~20 (
// Equation(s):
// \u1|Add1~20_combout  = ((\u1|Mux18~1_combout  $ (\u1|Add1~2_combout  $ (!\u1|Add1~19 )))) # (GND)
// \u1|Add1~21  = CARRY((\u1|Mux18~1_combout  & ((\u1|Add1~2_combout ) # (!\u1|Add1~19 ))) # (!\u1|Mux18~1_combout  & (\u1|Add1~2_combout  & !\u1|Add1~19 )))

	.dataa(\u1|Mux18~1_combout ),
	.datab(\u1|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~19 ),
	.combout(\u1|Add1~20_combout ),
	.cout(\u1|Add1~21 ));
// synopsys translate_off
defparam \u1|Add1~20 .lut_mask = 16'h698E;
defparam \u1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \u1|alu_result_ext[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[5] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cyclone10lp_lcell_comb \u1|RF~34 (
// Equation(s):
// \u1|RF~34_combout  = (\u1|RF[0][3]~0_combout  & (((\u1|alu_result_ext [5]) # (\u1|RF[0][3]~1_combout )))) # (!\u1|RF[0][3]~0_combout  & (\u1|alu_result [5] & ((!\u1|RF[0][3]~1_combout ))))

	.dataa(\u1|alu_result [5]),
	.datab(\u1|alu_result_ext [5]),
	.datac(\u1|RF[0][3]~0_combout ),
	.datad(\u1|RF[0][3]~1_combout ),
	.cin(gnd),
	.combout(\u1|RF~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~34 .lut_mask = 16'hF0CA;
defparam \u1|RF~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cyclone10lp_lcell_comb \u1|RF~35 (
// Equation(s):
// \u1|RF~35_combout  = (\u1|RF~34_combout  & (((\Selector2~5_combout ) # (!\u1|RF[0][3]~1_combout )))) # (!\u1|RF~34_combout  & (\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout  & ((\u1|RF[0][3]~1_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ),
	.datab(\Selector2~5_combout ),
	.datac(\u1|RF~34_combout ),
	.datad(\u1|RF[0][3]~1_combout ),
	.cin(gnd),
	.combout(\u1|RF~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~35 .lut_mask = 16'hCAF0;
defparam \u1|RF~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \u1|RF[3][5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][5] .is_wysiwyg = "true";
defparam \u1|RF[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cyclone10lp_lcell_comb \u1|Mux18~0 (
// Equation(s):
// \u1|Mux18~0_combout  = (\u1|instruction [3] & (((\u1|instruction [2])))) # (!\u1|instruction [3] & ((\u1|instruction [2] & ((\u1|RF[1][5]~q ))) # (!\u1|instruction [2] & (\u1|RF[0][5]~q ))))

	.dataa(\u1|instruction [3]),
	.datab(\u1|RF[0][5]~q ),
	.datac(\u1|RF[1][5]~q ),
	.datad(\u1|instruction [2]),
	.cin(gnd),
	.combout(\u1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux18~0 .lut_mask = 16'hFA44;
defparam \u1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cyclone10lp_lcell_comb \u1|Mux18~1 (
// Equation(s):
// \u1|Mux18~1_combout  = (\u1|Mux18~0_combout  & ((\u1|RF[3][5]~q ) # ((!\u1|instruction [3])))) # (!\u1|Mux18~0_combout  & (((\u1|RF[2][5]~q  & \u1|instruction [3]))))

	.dataa(\u1|RF[3][5]~q ),
	.datab(\u1|Mux18~0_combout ),
	.datac(\u1|RF[2][5]~q ),
	.datad(\u1|instruction [3]),
	.cin(gnd),
	.combout(\u1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux18~1 .lut_mask = 16'hB8CC;
defparam \u1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cyclone10lp_lcell_comb \u1|Add1~22 (
// Equation(s):
// \u1|Add1~22_combout  = (\u1|Add1~1_combout  & ((\u1|Mux17~1_combout  & (\u1|Add1~21  & VCC)) # (!\u1|Mux17~1_combout  & (!\u1|Add1~21 )))) # (!\u1|Add1~1_combout  & ((\u1|Mux17~1_combout  & (!\u1|Add1~21 )) # (!\u1|Mux17~1_combout  & ((\u1|Add1~21 ) # 
// (GND)))))
// \u1|Add1~23  = CARRY((\u1|Add1~1_combout  & (!\u1|Mux17~1_combout  & !\u1|Add1~21 )) # (!\u1|Add1~1_combout  & ((!\u1|Add1~21 ) # (!\u1|Mux17~1_combout ))))

	.dataa(\u1|Add1~1_combout ),
	.datab(\u1|Mux17~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~21 ),
	.combout(\u1|Add1~22_combout ),
	.cout(\u1|Add1~23 ));
// synopsys translate_off
defparam \u1|Add1~22 .lut_mask = 16'h9617;
defparam \u1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \u1|alu_result_ext[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[6] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cyclone10lp_lcell_comb \u1|RF~3 (
// Equation(s):
// \u1|RF~3_combout  = (\u1|RF~2_combout  & ((\Selector1~5_combout ) # ((!\u1|RF[0][3]~0_combout )))) # (!\u1|RF~2_combout  & (((\u1|alu_result_ext [6] & \u1|RF[0][3]~0_combout ))))

	.dataa(\u1|RF~2_combout ),
	.datab(\Selector1~5_combout ),
	.datac(\u1|alu_result_ext [6]),
	.datad(\u1|RF[0][3]~0_combout ),
	.cin(gnd),
	.combout(\u1|RF~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~3 .lut_mask = 16'hD8AA;
defparam \u1|RF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \u1|RF[3][6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|RF~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|RF[3][4]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[3][6] .is_wysiwyg = "true";
defparam \u1|RF[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cyclone10lp_lcell_comb \u1|Mux9~0 (
// Equation(s):
// \u1|Mux9~0_combout  = (\u1|instruction [1] & ((\u1|instruction [0]) # ((\u1|RF[2][6]~q )))) # (!\u1|instruction [1] & (!\u1|instruction [0] & (\u1|RF[0][6]~q )))

	.dataa(\u1|instruction [1]),
	.datab(\u1|instruction [0]),
	.datac(\u1|RF[0][6]~q ),
	.datad(\u1|RF[2][6]~q ),
	.cin(gnd),
	.combout(\u1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux9~0 .lut_mask = 16'hBA98;
defparam \u1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cyclone10lp_lcell_comb \u1|Mux9~1 (
// Equation(s):
// \u1|Mux9~1_combout  = (\u1|Mux9~0_combout  & ((\u1|RF[3][6]~q ) # ((!\u1|instruction [0])))) # (!\u1|Mux9~0_combout  & (((\u1|RF[1][6]~q  & \u1|instruction [0]))))

	.dataa(\u1|RF[3][6]~q ),
	.datab(\u1|RF[1][6]~q ),
	.datac(\u1|Mux9~0_combout ),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux9~1 .lut_mask = 16'hACF0;
defparam \u1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cyclone10lp_lcell_comb \u1|Add1~1 (
// Equation(s):
// \u1|Add1~1_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [6])))) # (!\u1|instruction [7] & (\u1|Mux9~1_combout  $ ((\u1|instruction [4]))))

	.dataa(\u1|Mux9~1_combout ),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction_2nd_byte [6]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~1 .lut_mask = 16'hF066;
defparam \u1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cyclone10lp_lcell_comb \u1|Add1~24 (
// Equation(s):
// \u1|Add1~24_combout  = ((\u1|Add1~0_combout  $ (\u1|Mux16~1_combout  $ (!\u1|Add1~23 )))) # (GND)
// \u1|Add1~25  = CARRY((\u1|Add1~0_combout  & ((\u1|Mux16~1_combout ) # (!\u1|Add1~23 ))) # (!\u1|Add1~0_combout  & (\u1|Mux16~1_combout  & !\u1|Add1~23 )))

	.dataa(\u1|Add1~0_combout ),
	.datab(\u1|Mux16~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~23 ),
	.combout(\u1|Add1~24_combout ),
	.cout(\u1|Add1~25 ));
// synopsys translate_off
defparam \u1|Add1~24 .lut_mask = 16'h698E;
defparam \u1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \u1|alu_result_ext[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|alu_result_ext[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[7] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cyclone10lp_lcell_comb \u1|Mux50~0 (
// Equation(s):
// \u1|Mux50~0_combout  = (\u1|instruction_2nd_byte [0] & (((\u1|instruction_2nd_byte [1])))) # (!\u1|instruction_2nd_byte [0] & ((\u1|instruction_2nd_byte [1] & ((\u1|RF[2][7]~q ))) # (!\u1|instruction_2nd_byte [1] & (\u1|RF[0][7]~q ))))

	.dataa(\u1|RF[0][7]~q ),
	.datab(\u1|RF[2][7]~q ),
	.datac(\u1|instruction_2nd_byte [0]),
	.datad(\u1|instruction_2nd_byte [1]),
	.cin(gnd),
	.combout(\u1|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux50~0 .lut_mask = 16'hFC0A;
defparam \u1|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cyclone10lp_lcell_comb \u1|Mux50~1 (
// Equation(s):
// \u1|Mux50~1_combout  = (\u1|instruction_2nd_byte [0] & ((\u1|Mux50~0_combout  & (\u1|RF[3][7]~q )) # (!\u1|Mux50~0_combout  & ((\u1|RF[1][7]~q ))))) # (!\u1|instruction_2nd_byte [0] & (((\u1|Mux50~0_combout ))))

	.dataa(\u1|instruction_2nd_byte [0]),
	.datab(\u1|RF[3][7]~q ),
	.datac(\u1|Mux50~0_combout ),
	.datad(\u1|RF[1][7]~q ),
	.cin(gnd),
	.combout(\u1|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux50~1 .lut_mask = 16'hDAD0;
defparam \u1|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cyclone10lp_lcell_comb \u1|Mux50~2 (
// Equation(s):
// \u1|Mux50~2_combout  = (\u1|Selector32~1_combout  & ((\u1|Mux8~1_combout  & (\u1|Mux16~1_combout  $ (\u1|alu_result[0]~9_combout ))) # (!\u1|Mux8~1_combout  & (\u1|Mux16~1_combout  & \u1|alu_result[0]~9_combout )))) # (!\u1|Selector32~1_combout  & 
// (((\u1|alu_result[0]~9_combout ))))

	.dataa(\u1|Selector32~1_combout ),
	.datab(\u1|Mux8~1_combout ),
	.datac(\u1|Mux16~1_combout ),
	.datad(\u1|alu_result[0]~9_combout ),
	.cin(gnd),
	.combout(\u1|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux50~2 .lut_mask = 16'h7D80;
defparam \u1|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cyclone10lp_lcell_comb \u1|Mux50~3 (
// Equation(s):
// \u1|Mux50~3_combout  = (\u1|Selector32~1_combout  & (((\u1|Mux50~2_combout )))) # (!\u1|Selector32~1_combout  & ((\u1|Mux50~2_combout  & (\u1|instruction_2nd_byte [7])) # (!\u1|Mux50~2_combout  & ((\u1|Mux50~1_combout )))))

	.dataa(\u1|Selector32~1_combout ),
	.datab(\u1|instruction_2nd_byte [7]),
	.datac(\u1|Mux50~1_combout ),
	.datad(\u1|Mux50~2_combout ),
	.cin(gnd),
	.combout(\u1|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux50~3 .lut_mask = 16'hEE50;
defparam \u1|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cyclone10lp_lcell_comb \u1|alu_result~10 (
// Equation(s):
// \u1|alu_result~10_combout  = (\u1|Mux8~1_combout ) # (\u1|Mux16~1_combout )

	.dataa(gnd),
	.datab(\u1|Mux8~1_combout ),
	.datac(gnd),
	.datad(\u1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\u1|alu_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result~10 .lut_mask = 16'hFFCC;
defparam \u1|alu_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cyclone10lp_lcell_comb \u1|alu_result[7]~7 (
// Equation(s):
// \u1|alu_result[7]~7_combout  = (\u1|alu_result[0]~8_combout  & ((\u1|alu_result~10_combout ))) # (!\u1|alu_result[0]~8_combout  & (\u1|Mux50~3_combout ))

	.dataa(\u1|alu_result[0]~8_combout ),
	.datab(\u1|Mux50~3_combout ),
	.datac(gnd),
	.datad(\u1|alu_result~10_combout ),
	.cin(gnd),
	.combout(\u1|alu_result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result[7]~7 .lut_mask = 16'hEE44;
defparam \u1|alu_result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \u1|alu_result[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result[7]~7_combout ),
	.asdata(\u1|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|instruction [6]),
	.ena(\u1|alu_result[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result[7] .is_wysiwyg = "true";
defparam \u1|alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cyclone10lp_lcell_comb \u1|RF~29 (
// Equation(s):
// \u1|RF~29_combout  = (\u1|RF[0][3]~0_combout  & ((\u1|alu_result_ext [7]) # ((\u1|RF[0][3]~1_combout )))) # (!\u1|RF[0][3]~0_combout  & (((!\u1|RF[0][3]~1_combout  & \u1|alu_result [7]))))

	.dataa(\u1|RF[0][3]~0_combout ),
	.datab(\u1|alu_result_ext [7]),
	.datac(\u1|RF[0][3]~1_combout ),
	.datad(\u1|alu_result [7]),
	.cin(gnd),
	.combout(\u1|RF~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~29 .lut_mask = 16'hADA8;
defparam \u1|RF~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cyclone10lp_lcell_comb \u2|milliseconds[31]~91 (
// Equation(s):
// \u2|milliseconds[31]~91_combout  = \u2|milliseconds [31] $ (!\u2|milliseconds[30]~90 )

	.dataa(\u2|milliseconds [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|milliseconds[30]~90 ),
	.combout(\u2|milliseconds[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u2|milliseconds[31]~91 .lut_mask = 16'hA5A5;
defparam \u2|milliseconds[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \u2|milliseconds[31] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u2|milliseconds[31]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst_i~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|milliseconds [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|milliseconds[31] .is_wysiwyg = "true";
defparam \u2|milliseconds[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cyclone10lp_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\u2|milliseconds [7] & \u1|io_addr_o [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|milliseconds [7]),
	.datad(\u1|io_addr_o [0]),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hF000;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cyclone10lp_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\Selector6~3_combout  & ((\Selector6~4_combout  & (\u2|milliseconds [31])) # (!\Selector6~4_combout  & ((\Selector0~2_combout ))))) # (!\Selector6~3_combout  & (((!\Selector6~4_combout ))))

	.dataa(\u2|milliseconds [31]),
	.datab(\Selector0~2_combout ),
	.datac(\Selector6~3_combout ),
	.datad(\Selector6~4_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hA0CF;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cyclone10lp_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Selector0~3_combout  & (((\u2|milliseconds [15]) # (!\Selector6~2_combout )))) # (!\Selector0~3_combout  & (\u2|milliseconds [23] & ((\Selector6~2_combout ))))

	.dataa(\Selector0~3_combout ),
	.datab(\u2|milliseconds [23]),
	.datac(\u2|milliseconds [15]),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hE4AA;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cyclone10lp_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\Selector7~0_combout  & (\Selector0~4_combout  & !\u1|io_addr_o [7]))

	.dataa(\Selector7~0_combout ),
	.datab(gnd),
	.datac(\Selector0~4_combout ),
	.datad(\u1|io_addr_o [7]),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'h00A0;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cyclone10lp_lcell_comb \u1|RF~30 (
// Equation(s):
// \u1|RF~30_combout  = (\u1|RF~29_combout  & (((\Selector0~5_combout ) # (!\u1|RF[0][3]~1_combout )))) # (!\u1|RF~29_combout  & (\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout  & (\u1|RF[0][3]~1_combout )))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ),
	.datab(\u1|RF~29_combout ),
	.datac(\u1|RF[0][3]~1_combout ),
	.datad(\Selector0~5_combout ),
	.cin(gnd),
	.combout(\u1|RF~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|RF~30 .lut_mask = 16'hEC2C;
defparam \u1|RF~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \u1|RF[2][7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|RF~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(vcc),
	.ena(\u1|RF[2][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|RF[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|RF[2][7] .is_wysiwyg = "true";
defparam \u1|RF[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cyclone10lp_lcell_comb \u1|Mux8~0 (
// Equation(s):
// \u1|Mux8~0_combout  = (\u1|instruction [1] & (\u1|instruction [0])) # (!\u1|instruction [1] & ((\u1|instruction [0] & ((\u1|RF[1][7]~q ))) # (!\u1|instruction [0] & (\u1|RF[0][7]~q ))))

	.dataa(\u1|instruction [1]),
	.datab(\u1|instruction [0]),
	.datac(\u1|RF[0][7]~q ),
	.datad(\u1|RF[1][7]~q ),
	.cin(gnd),
	.combout(\u1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux8~0 .lut_mask = 16'hDC98;
defparam \u1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cyclone10lp_lcell_comb \u1|Mux8~1 (
// Equation(s):
// \u1|Mux8~1_combout  = (\u1|Mux8~0_combout  & (((\u1|RF[3][7]~q ) # (!\u1|instruction [1])))) # (!\u1|Mux8~0_combout  & (\u1|RF[2][7]~q  & ((\u1|instruction [1]))))

	.dataa(\u1|RF[2][7]~q ),
	.datab(\u1|Mux8~0_combout ),
	.datac(\u1|RF[3][7]~q ),
	.datad(\u1|instruction [1]),
	.cin(gnd),
	.combout(\u1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux8~1 .lut_mask = 16'hE2CC;
defparam \u1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cyclone10lp_lcell_comb \u1|Add1~0 (
// Equation(s):
// \u1|Add1~0_combout  = (\u1|instruction [7] & (((\u1|instruction_2nd_byte [7])))) # (!\u1|instruction [7] & (\u1|Mux8~1_combout  $ ((\u1|instruction [4]))))

	.dataa(\u1|Mux8~1_combout ),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction_2nd_byte [7]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~0 .lut_mask = 16'hF066;
defparam \u1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cyclone10lp_lcell_comb \u1|Add1~26 (
// Equation(s):
// \u1|Add1~26_combout  = \u1|Add1~25  $ (\u1|instruction [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|instruction [4]),
	.cin(\u1|Add1~25 ),
	.combout(\u1|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~26 .lut_mask = 16'h0FF0;
defparam \u1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cyclone10lp_lcell_comb \u1|alu_result_ext[8]~4 (
// Equation(s):
// \u1|alu_result_ext[8]~4_combout  = (\u1|io_addr_o[0]~2_combout  & (\u1|alu_result_ext [8] $ (((\u1|alu_result_ext[8]~2_combout  & \u1|Add1~26_combout )))))

	.dataa(\u1|io_addr_o[0]~2_combout ),
	.datab(\u1|alu_result_ext [8]),
	.datac(\u1|alu_result_ext[8]~2_combout ),
	.datad(\u1|Add1~26_combout ),
	.cin(gnd),
	.combout(\u1|alu_result_ext[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result_ext[8]~4 .lut_mask = 16'h2888;
defparam \u1|alu_result_ext[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cyclone10lp_lcell_comb \u1|alu_result_ext[8]~3 (
// Equation(s):
// \u1|alu_result_ext[8]~3_combout  = (\u1|instruction [5] & (!\u1|instruction [7])) # (!\u1|instruction [5] & (\u1|instruction [7] & !\u1|instruction [4]))

	.dataa(gnd),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [7]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|alu_result_ext[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result_ext[8]~3 .lut_mask = 16'h0C3C;
defparam \u1|alu_result_ext[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cyclone10lp_lcell_comb \u1|alu_result_ext[8]~5 (
// Equation(s):
// \u1|alu_result_ext[8]~5_combout  = (\u1|alu_result_ext[8]~4_combout  & ((\u1|alu_result_ext [8] & ((\u1|instruction [6]) # (!\u1|alu_result_ext[8]~3_combout ))) # (!\u1|alu_result_ext [8] & ((\u1|alu_result_ext[8]~3_combout ))))) # 
// (!\u1|alu_result_ext[8]~4_combout  & (((\u1|alu_result_ext [8]))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|alu_result_ext[8]~4_combout ),
	.datac(\u1|alu_result_ext [8]),
	.datad(\u1|alu_result_ext[8]~3_combout ),
	.cin(gnd),
	.combout(\u1|alu_result_ext[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|alu_result_ext[8]~5 .lut_mask = 16'hBCF0;
defparam \u1|alu_result_ext[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \u1|alu_result_ext[8] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|alu_result_ext[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|alu_result_ext [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|alu_result_ext[8] .is_wysiwyg = "true";
defparam \u1|alu_result_ext[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cyclone10lp_lcell_comb \u1|Selector65~9 (
// Equation(s):
// \u1|Selector65~9_combout  = (\u1|flags [1] & ((\u1|Selector65~8_combout ) # ((\u1|alu_result_ext[8]~2_combout  & \u1|alu_result_ext [8])))) # (!\u1|flags [1] & (((\u1|alu_result_ext[8]~2_combout  & \u1|alu_result_ext [8]))))

	.dataa(\u1|flags [1]),
	.datab(\u1|Selector65~8_combout ),
	.datac(\u1|alu_result_ext[8]~2_combout ),
	.datad(\u1|alu_result_ext [8]),
	.cin(gnd),
	.combout(\u1|Selector65~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~9 .lut_mask = 16'hF888;
defparam \u1|Selector65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cyclone10lp_lcell_comb \u1|Selector67~4 (
// Equation(s):
// \u1|Selector67~4_combout  = (\u1|instruction [7] & (\u1|instruction [6] & \u1|state.EXEC_S~q ))

	.dataa(gnd),
	.datab(\u1|instruction [7]),
	.datac(\u1|instruction [6]),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|Selector67~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector67~4 .lut_mask = 16'hC000;
defparam \u1|Selector67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cyclone10lp_lcell_comb \u1|WideNor1~1 (
// Equation(s):
// \u1|WideNor1~1_combout  = (\u1|instruction [5] & !\u1|instruction [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideNor1~1 .lut_mask = 16'h00F0;
defparam \u1|WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cyclone10lp_lcell_comb \u1|Selector65~6 (
// Equation(s):
// \u1|Selector65~6_combout  = (\u1|Selector67~4_combout  & (\u1|WideNor1~1_combout  & (\u1|Selector65~4_combout  & \u1|Selector65~5_combout )))

	.dataa(\u1|Selector67~4_combout ),
	.datab(\u1|WideNor1~1_combout ),
	.datac(\u1|Selector65~4_combout ),
	.datad(\u1|Selector65~5_combout ),
	.cin(gnd),
	.combout(\u1|Selector65~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~6 .lut_mask = 16'h8000;
defparam \u1|Selector65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \u1|int_save_flags[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|flags [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_flags [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_flags[1] .is_wysiwyg = "true";
defparam \u1|int_save_flags[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cyclone10lp_lcell_comb \u1|Selector65~7 (
// Equation(s):
// \u1|Selector65~7_combout  = (!\u1|state.WB_S~q  & ((\u1|Selector65~6_combout  & ((\u1|int_save_flags [1]))) # (!\u1|Selector65~6_combout  & (\u1|flags [1]))))

	.dataa(\u1|flags [1]),
	.datab(\u1|Selector65~6_combout ),
	.datac(\u1|int_save_flags [1]),
	.datad(\u1|state.WB_S~q ),
	.cin(gnd),
	.combout(\u1|Selector65~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~7 .lut_mask = 16'h00E2;
defparam \u1|Selector65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cyclone10lp_lcell_comb \u1|Selector65~10 (
// Equation(s):
// \u1|Selector65~10_combout  = (\u1|Selector65~7_combout ) # ((\u1|Selector65~9_combout  & \u1|state.WB_S~q ))

	.dataa(\u1|Selector65~9_combout ),
	.datab(\u1|state.WB_S~q ),
	.datac(\u1|Selector65~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Selector65~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~10 .lut_mask = 16'hF8F8;
defparam \u1|Selector65~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \u1|flags[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Selector65~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|flags [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|flags[1] .is_wysiwyg = "true";
defparam \u1|flags[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cyclone10lp_lcell_comb \u1|Mux91~8 (
// Equation(s):
// \u1|Mux91~8_combout  = (\u1|instruction [6] & (((\u1|instruction [7])))) # (!\u1|instruction [6] & ((\u1|instruction [5] & ((!\u1|instruction [7]))) # (!\u1|instruction [5] & (!\u1|instruction [4] & \u1|instruction [7]))))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction [6]),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Mux91~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux91~8 .lut_mask = 16'hCD30;
defparam \u1|Mux91~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cyclone10lp_lcell_comb \u1|Equal6~0 (
// Equation(s):
// \u1|Equal6~0_combout  = (!\u1|alu_result_ext [4] & (!\u1|alu_result_ext [7] & (!\u1|alu_result_ext [6] & !\u1|alu_result_ext [5])))

	.dataa(\u1|alu_result_ext [4]),
	.datab(\u1|alu_result_ext [7]),
	.datac(\u1|alu_result_ext [6]),
	.datad(\u1|alu_result_ext [5]),
	.cin(gnd),
	.combout(\u1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal6~0 .lut_mask = 16'h0001;
defparam \u1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cyclone10lp_lcell_comb \u1|Equal6~1 (
// Equation(s):
// \u1|Equal6~1_combout  = (!\u1|alu_result_ext [2] & (!\u1|alu_result_ext [3] & (!\u1|alu_result_ext [1] & !\u1|alu_result_ext [0])))

	.dataa(\u1|alu_result_ext [2]),
	.datab(\u1|alu_result_ext [3]),
	.datac(\u1|alu_result_ext [1]),
	.datad(\u1|alu_result_ext [0]),
	.cin(gnd),
	.combout(\u1|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal6~1 .lut_mask = 16'h0001;
defparam \u1|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cyclone10lp_lcell_comb \u1|Mux91~2 (
// Equation(s):
// \u1|Mux91~2_combout  = (!\u1|alu_result [3] & (!\u1|alu_result [5] & (!\u1|alu_result [4] & !\u1|alu_result [2])))

	.dataa(\u1|alu_result [3]),
	.datab(\u1|alu_result [5]),
	.datac(\u1|alu_result [4]),
	.datad(\u1|alu_result [2]),
	.cin(gnd),
	.combout(\u1|Mux91~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux91~2 .lut_mask = 16'h0001;
defparam \u1|Mux91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cyclone10lp_lcell_comb \u1|Mux91~3 (
// Equation(s):
// \u1|Mux91~3_combout  = (\u1|alu_result [0]) # ((\u1|alu_result [1]) # (\u1|alu_result [6]))

	.dataa(\u1|alu_result [0]),
	.datab(\u1|alu_result [1]),
	.datac(\u1|alu_result [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Mux91~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux91~3 .lut_mask = 16'hFEFE;
defparam \u1|Mux91~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cyclone10lp_lcell_comb \u1|Mux91~4 (
// Equation(s):
// \u1|Mux91~4_combout  = (\u1|Mux91~2_combout  & (!\u1|Mux91~3_combout  & !\u1|alu_result [7]))

	.dataa(\u1|Mux91~2_combout ),
	.datab(gnd),
	.datac(\u1|Mux91~3_combout ),
	.datad(\u1|alu_result [7]),
	.cin(gnd),
	.combout(\u1|Mux91~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux91~4 .lut_mask = 16'h000A;
defparam \u1|Mux91~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cyclone10lp_lcell_comb \u1|Mux91~5 (
// Equation(s):
// \u1|Mux91~5_combout  = (\u1|instruction [5] & ((\u1|instruction [4] & (\u1|flags [0])) # (!\u1|instruction [4] & ((\u1|Mux91~4_combout ))))) # (!\u1|instruction [5] & (((\u1|Mux91~4_combout ))))

	.dataa(\u1|instruction [5]),
	.datab(\u1|flags [0]),
	.datac(\u1|Mux91~4_combout ),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|Mux91~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux91~5 .lut_mask = 16'hD8F0;
defparam \u1|Mux91~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cyclone10lp_lcell_comb \u1|Mux91~6 (
// Equation(s):
// \u1|Mux91~6_combout  = (\u1|Mux91~8_combout  & (\u1|Equal6~0_combout  & (\u1|Equal6~1_combout ))) # (!\u1|Mux91~8_combout  & (((\u1|Mux91~5_combout ))))

	.dataa(\u1|Mux91~8_combout ),
	.datab(\u1|Equal6~0_combout ),
	.datac(\u1|Equal6~1_combout ),
	.datad(\u1|Mux91~5_combout ),
	.cin(gnd),
	.combout(\u1|Mux91~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux91~6 .lut_mask = 16'hD580;
defparam \u1|Mux91~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cyclone10lp_lcell_comb \u1|Mux91~7 (
// Equation(s):
// \u1|Mux91~7_combout  = (\u1|Mux91~8_combout  & ((\u1|instruction [6] & (\u1|flags [0])) # (!\u1|instruction [6] & ((\u1|Mux91~6_combout ))))) # (!\u1|Mux91~8_combout  & ((\u1|instruction [6] & ((\u1|Mux91~6_combout ))) # (!\u1|instruction [6] & (\u1|flags 
// [0]))))

	.dataa(\u1|Mux91~8_combout ),
	.datab(\u1|instruction [6]),
	.datac(\u1|flags [0]),
	.datad(\u1|Mux91~6_combout ),
	.cin(gnd),
	.combout(\u1|Mux91~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux91~7 .lut_mask = 16'hF690;
defparam \u1|Mux91~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \u1|int_save_flags[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|flags [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_flags [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_flags[0] .is_wysiwyg = "true";
defparam \u1|int_save_flags[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cyclone10lp_lcell_comb \u1|Selector66~0 (
// Equation(s):
// \u1|Selector66~0_combout  = (!\u1|state.WB_S~q  & ((\u1|Selector65~6_combout  & ((\u1|int_save_flags [0]))) # (!\u1|Selector65~6_combout  & (\u1|flags [0]))))

	.dataa(\u1|state.WB_S~q ),
	.datab(\u1|flags [0]),
	.datac(\u1|int_save_flags [0]),
	.datad(\u1|Selector65~6_combout ),
	.cin(gnd),
	.combout(\u1|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector66~0 .lut_mask = 16'h5044;
defparam \u1|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cyclone10lp_lcell_comb \u1|Selector66~1 (
// Equation(s):
// \u1|Selector66~1_combout  = (\u1|Selector66~0_combout ) # ((\u1|Mux91~7_combout  & \u1|state.WB_S~q ))

	.dataa(\u1|Mux91~7_combout ),
	.datab(gnd),
	.datac(\u1|state.WB_S~q ),
	.datad(\u1|Selector66~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector66~1 .lut_mask = 16'hFFA0;
defparam \u1|Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \u1|flags[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Selector66~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|flags [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|flags[0] .is_wysiwyg = "true";
defparam \u1|flags[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cyclone10lp_lcell_comb \u1|PC[9]~7 (
// Equation(s):
// \u1|PC[9]~7_combout  = (\u1|instruction [1] & (!\u1|flags [1] & (!\u1|instruction [0]))) # (!\u1|instruction [1] & (((\u1|instruction [0] & !\u1|flags [0]))))

	.dataa(\u1|instruction [1]),
	.datab(\u1|flags [1]),
	.datac(\u1|instruction [0]),
	.datad(\u1|flags [0]),
	.cin(gnd),
	.combout(\u1|PC[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~7 .lut_mask = 16'h0252;
defparam \u1|PC[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cyclone10lp_lcell_comb \u1|PC[9]~8 (
// Equation(s):
// \u1|PC[9]~8_combout  = (\u1|instruction [4] & (\u1|instruction [6] & (\u1|Selector65~4_combout  & !\u1|PC[9]~7_combout )))

	.dataa(\u1|instruction [4]),
	.datab(\u1|instruction [6]),
	.datac(\u1|Selector65~4_combout ),
	.datad(\u1|PC[9]~7_combout ),
	.cin(gnd),
	.combout(\u1|PC[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~8 .lut_mask = 16'h0080;
defparam \u1|PC[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cyclone10lp_lcell_comb \u1|PC[9]~9 (
// Equation(s):
// \u1|PC[9]~9_combout  = (!\u1|instruction [5] & (((\u1|instruction [0] & \u1|instruction [1])) # (!\u1|PC[9]~8_combout )))

	.dataa(\u1|instruction [0]),
	.datab(\u1|PC[9]~8_combout ),
	.datac(\u1|instruction [1]),
	.datad(\u1|instruction [5]),
	.cin(gnd),
	.combout(\u1|PC[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~9 .lut_mask = 16'h00B3;
defparam \u1|PC[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cyclone10lp_lcell_comb \u1|PC[2]~10 (
// Equation(s):
// \u1|PC[2]~10_combout  = (\u1|instruction [7] & (((\u1|instruction [6] & !\u1|instruction [4])) # (!\u1|instruction [5])))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [4]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|PC[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[2]~10 .lut_mask = 16'h3B00;
defparam \u1|PC[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cyclone10lp_lcell_comb \u1|PC[2]~11 (
// Equation(s):
// \u1|PC[2]~11_combout  = (\u1|PC[2]~10_combout  & (((\u1|Selector65~5_combout  & \u1|Selector65~4_combout )) # (!\u1|instruction [5])))

	.dataa(\u1|Selector65~5_combout ),
	.datab(\u1|Selector65~4_combout ),
	.datac(\u1|PC[2]~10_combout ),
	.datad(\u1|instruction [5]),
	.cin(gnd),
	.combout(\u1|PC[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[2]~11 .lut_mask = 16'h80F0;
defparam \u1|PC[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cyclone10lp_lcell_comb \u1|PC[2]~0 (
// Equation(s):
// \u1|PC[2]~0_combout  = (!\u1|WideOr0~0_combout  & \u1|state.DECODE_S~q )

	.dataa(gnd),
	.datab(\u1|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\u1|state.DECODE_S~q ),
	.cin(gnd),
	.combout(\u1|PC[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[2]~0 .lut_mask = 16'h3300;
defparam \u1|PC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cyclone10lp_lcell_comb \u1|PC[9]~13 (
// Equation(s):
// \u1|PC[9]~13_combout  = (\u1|instruction [7] & (!\u1|instruction [5] & (\u1|instruction [6] & \u1|instruction [4])))

	.dataa(\u1|instruction [7]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [6]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|PC[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~13 .lut_mask = 16'h2000;
defparam \u1|PC[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cyclone10lp_lcell_comb \u1|WideOr2~0 (
// Equation(s):
// \u1|WideOr2~0_combout  = (\u1|instruction [7] & ((\u1|instruction [5] & (!\u1|instruction [6] & !\u1|instruction [4])) # (!\u1|instruction [5] & ((\u1|instruction [4])))))

	.dataa(\u1|instruction [7]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [6]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr2~0 .lut_mask = 16'h2208;
defparam \u1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cyclone10lp_lcell_comb \u1|PC[9]~12 (
// Equation(s):
// \u1|PC[9]~12_combout  = (\u1|state.FETCH2_S~q  & ((\u1|state.WB_S~q ) # (!\u1|WideOr2~0_combout )))

	.dataa(\u1|state.FETCH2_S~q ),
	.datab(\u1|WideOr2~0_combout ),
	.datac(\u1|state.WB_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|PC[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~12 .lut_mask = 16'hA2A2;
defparam \u1|PC[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cyclone10lp_lcell_comb \u1|PC[9]~14 (
// Equation(s):
// \u1|PC[9]~14_combout  = (!\u1|PC[2]~0_combout  & ((\u1|state.WB_S~q  & (!\u1|PC[9]~13_combout )) # (!\u1|state.WB_S~q  & ((!\u1|PC[9]~12_combout )))))

	.dataa(\u1|PC[2]~0_combout ),
	.datab(\u1|PC[9]~13_combout ),
	.datac(\u1|state.WB_S~q ),
	.datad(\u1|PC[9]~12_combout ),
	.cin(gnd),
	.combout(\u1|PC[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~14 .lut_mask = 16'h1015;
defparam \u1|PC[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cyclone10lp_lcell_comb \u1|PC[9]~15 (
// Equation(s):
// \u1|PC[9]~15_combout  = ((\u1|state.EXEC_S~q  & ((\u1|PC[9]~9_combout ) # (!\u1|PC[2]~11_combout )))) # (!\u1|PC[9]~14_combout )

	.dataa(\u1|PC[9]~9_combout ),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|PC[2]~11_combout ),
	.datad(\u1|PC[9]~14_combout ),
	.cin(gnd),
	.combout(\u1|PC[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[9]~15 .lut_mask = 16'h8CFF;
defparam \u1|PC[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cyclone10lp_lcell_comb \u1|PC[2]~26 (
// Equation(s):
// \u1|PC[2]~26_combout  = (\rst_i~input_o ) # ((!\u1|PC[9]~15_combout  & ((\u1|state.WB_S~q ) # (!\u1|PC[9]~5_combout ))))

	.dataa(\u1|state.WB_S~q ),
	.datab(\rst_i~input_o ),
	.datac(\u1|PC[9]~5_combout ),
	.datad(\u1|PC[9]~15_combout ),
	.cin(gnd),
	.combout(\u1|PC[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC[2]~26 .lut_mask = 16'hCCEF;
defparam \u1|PC[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \u1|PC[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(\u1|PC[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[0] .is_wysiwyg = "true";
defparam \u1|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cyclone10lp_lcell_comb \u1|Selector84~2 (
// Equation(s):
// \u1|Selector84~2_combout  = (\u1|PC [0] & (!\u1|state.INT_SAVE1_S~q  & (!\u1|state.EXEC_S~q  & !\u1|state.MEM_S~q )))

	.dataa(\u1|PC [0]),
	.datab(\u1|state.INT_SAVE1_S~q ),
	.datac(\u1|state.EXEC_S~q ),
	.datad(\u1|state.MEM_S~q ),
	.cin(gnd),
	.combout(\u1|Selector84~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector84~2 .lut_mask = 16'h0002;
defparam \u1|Selector84~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cyclone10lp_lcell_comb \u1|Selector84~1 (
// Equation(s):
// \u1|Selector84~1_combout  = (!\u1|Selector84~0_combout  & ((\u1|WideNor1~0_combout  & ((\u1|instruction_3rd_byte [0]))) # (!\u1|WideNor1~0_combout  & (\u1|PC [0]))))

	.dataa(\u1|PC [0]),
	.datab(\u1|WideNor1~0_combout ),
	.datac(\u1|instruction_3rd_byte [0]),
	.datad(\u1|Selector84~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector84~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector84~1 .lut_mask = 16'h00E2;
defparam \u1|Selector84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cyclone10lp_lcell_comb \u1|Selector84~3 (
// Equation(s):
// \u1|Selector84~3_combout  = (\u1|state.INT_SAVE2_S~q ) # ((\u1|state.INT_SAVE3_S~q ) # ((\u1|Selector84~2_combout ) # (\u1|Selector84~1_combout )))

	.dataa(\u1|state.INT_SAVE2_S~q ),
	.datab(\u1|state.INT_SAVE3_S~q ),
	.datac(\u1|Selector84~2_combout ),
	.datad(\u1|Selector84~1_combout ),
	.cin(gnd),
	.combout(\u1|Selector84~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector84~3 .lut_mask = 16'hFFFE;
defparam \u1|Selector84~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a49~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46 .lut_mask = 16'h5410;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a57~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a41~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45 .lut_mask = 16'hE020;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a17~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43 .lut_mask = 16'h5404;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [1]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a25~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42 .lut_mask = 16'hA280;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42_combout )))

	.dataa(gnd),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~43_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~42_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44 .lut_mask = 16'h0F0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~46_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~45_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~44_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47 .lut_mask = 16'hFFE0;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \u1|instruction[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[1] .is_wysiwyg = "true";
defparam \u1|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cyclone10lp_lcell_comb \u1|Mux13~0 (
// Equation(s):
// \u1|Mux13~0_combout  = (\u1|instruction [1] & ((\u1|instruction [0]) # ((\u1|RF[2][2]~q )))) # (!\u1|instruction [1] & (!\u1|instruction [0] & (\u1|RF[0][2]~q )))

	.dataa(\u1|instruction [1]),
	.datab(\u1|instruction [0]),
	.datac(\u1|RF[0][2]~q ),
	.datad(\u1|RF[2][2]~q ),
	.cin(gnd),
	.combout(\u1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux13~0 .lut_mask = 16'hBA98;
defparam \u1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cyclone10lp_lcell_comb \u1|Mux13~1 (
// Equation(s):
// \u1|Mux13~1_combout  = (\u1|Mux13~0_combout  & (((\u1|RF[3][2]~q )) # (!\u1|instruction [0]))) # (!\u1|Mux13~0_combout  & (\u1|instruction [0] & ((\u1|RF[1][2]~q ))))

	.dataa(\u1|Mux13~0_combout ),
	.datab(\u1|instruction [0]),
	.datac(\u1|RF[3][2]~q ),
	.datad(\u1|RF[1][2]~q ),
	.cin(gnd),
	.combout(\u1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux13~1 .lut_mask = 16'hE6A2;
defparam \u1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \u1|data_o[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[2] .is_wysiwyg = "true";
defparam \u1|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a26~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24 .lut_mask = 16'hCA00;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [2]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25 .lut_mask = 16'h00B8;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25_combout )))

	.dataa(gnd),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~24_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~25_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26 .lut_mask = 16'h0F0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~26_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~28_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~27_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29 .lut_mask = 16'hFAEA;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \u1|instruction[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[2] .is_wysiwyg = "true";
defparam \u1|instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cyclone10lp_lcell_comb \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = (!\u1|instruction [3] & \u1|instruction [2])

	.dataa(gnd),
	.datab(\u1|instruction [3]),
	.datac(\u1|instruction [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~2 .lut_mask = 16'h3030;
defparam \u1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cyclone10lp_lcell_comb \u1|state~36 (
// Equation(s):
// \u1|state~36_combout  = (\u1|instruction [7] & (\u1|instruction [6] $ (((\u1|instruction [4]) # (\u1|instruction [5])))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [4]),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~36 .lut_mask = 16'h5600;
defparam \u1|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cyclone10lp_lcell_comb \u1|state~37 (
// Equation(s):
// \u1|state~37_combout  = (\u1|io_addr_o[0]~2_combout  & ((\u1|state~36_combout ) # ((\u1|Equal0~3_combout  & \u1|Equal0~2_combout ))))

	.dataa(\u1|Equal0~3_combout ),
	.datab(\u1|Equal0~2_combout ),
	.datac(\u1|io_addr_o[0]~2_combout ),
	.datad(\u1|state~36_combout ),
	.cin(gnd),
	.combout(\u1|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~37 .lut_mask = 16'hF080;
defparam \u1|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \u1|state.MEM_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.MEM_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.MEM_S .is_wysiwyg = "true";
defparam \u1|state.MEM_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cyclone10lp_lcell_comb \u1|Selector84~0 (
// Equation(s):
// \u1|Selector84~0_combout  = (!\u1|state.EXEC_S~q  & !\u1|state.MEM_S~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|state.EXEC_S~q ),
	.datad(\u1|state.MEM_S~q ),
	.cin(gnd),
	.combout(\u1|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector84~0 .lut_mask = 16'h000F;
defparam \u1|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cyclone10lp_lcell_comb \u1|Selector70~0 (
// Equation(s):
// \u1|Selector70~0_combout  = (\u1|Selector84~0_combout  & (((\u1|PC [14])))) # (!\u1|Selector84~0_combout  & ((\u1|WideNor1~0_combout  & (\u1|instruction_2nd_byte [6])) # (!\u1|WideNor1~0_combout  & ((\u1|PC [14])))))

	.dataa(\u1|instruction_2nd_byte [6]),
	.datab(\u1|PC [14]),
	.datac(\u1|Selector84~0_combout ),
	.datad(\u1|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector70~0 .lut_mask = 16'hCACC;
defparam \u1|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout  = (\u1|Selector69~1_combout  & (\u1|Selector70~0_combout  & (!\u1|Selector71~0_combout  & !\u1|WideOr25~combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1 .lut_mask = 16'h0008;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [4]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a52~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16 .lut_mask = 16'h0A0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~16_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~14_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~15_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17 .lut_mask = 16'hFCF8;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cyclone10lp_lcell_comb \u1|instruction_2nd_byte[4]~feeder (
// Equation(s):
// \u1|instruction_2nd_byte[4]~feeder_combout  = \u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout ),
	.cin(gnd),
	.combout(\u1|instruction_2nd_byte[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|instruction_2nd_byte[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|instruction_2nd_byte[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \u1|instruction_2nd_byte[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|instruction_2nd_byte[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[4] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cyclone10lp_lcell_comb \u1|PC~54 (
// Equation(s):
// \u1|PC~54_combout  = (\u1|state.EXEC_S~q  & ((\u1|PC[9]~1_combout  & (\u1|int_save_pc [12])) # (!\u1|PC[9]~1_combout  & ((\u1|instruction_2nd_byte [4]))))) # (!\u1|state.EXEC_S~q  & (\u1|PC[9]~1_combout ))

	.dataa(\u1|state.EXEC_S~q ),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|int_save_pc [12]),
	.datad(\u1|instruction_2nd_byte [4]),
	.cin(gnd),
	.combout(\u1|PC~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~54 .lut_mask = 16'hE6C4;
defparam \u1|PC~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cyclone10lp_lcell_comb \u1|Add0~24 (
// Equation(s):
// \u1|Add0~24_combout  = (\u1|PC [12] & (\u1|Add0~23  $ (GND))) # (!\u1|PC [12] & (!\u1|Add0~23  & VCC))
// \u1|Add0~25  = CARRY((\u1|PC [12] & !\u1|Add0~23 ))

	.dataa(\u1|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~23 ),
	.combout(\u1|Add0~24_combout ),
	.cout(\u1|Add0~25 ));
// synopsys translate_off
defparam \u1|Add0~24 .lut_mask = 16'hA50A;
defparam \u1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cyclone10lp_lcell_comb \u1|PC~55 (
// Equation(s):
// \u1|PC~55_combout  = (\u1|PC~54_combout  & (((\u1|state.EXEC_S~q ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout )))) # (!\u1|PC~54_combout  & (\u1|Add0~24_combout  & (!\u1|state.EXEC_S~q )))

	.dataa(\u1|PC~54_combout ),
	.datab(\u1|Add0~24_combout ),
	.datac(\u1|state.EXEC_S~q ),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[4]~17_combout ),
	.cin(gnd),
	.combout(\u1|PC~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~55 .lut_mask = 16'hAEA4;
defparam \u1|PC~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cyclone10lp_lcell_comb \u1|PC~56 (
// Equation(s):
// \u1|PC~56_combout  = (!\rst_i~input_o  & (!\u1|state.INT_SAVE2_S~q  & \u1|PC~55_combout ))

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(\u1|PC~55_combout ),
	.cin(gnd),
	.combout(\u1|PC~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~56 .lut_mask = 16'h0500;
defparam \u1|PC~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \u1|PC[12] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[12] .is_wysiwyg = "true";
defparam \u1|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cyclone10lp_lcell_comb \u1|Add0~26 (
// Equation(s):
// \u1|Add0~26_combout  = (\u1|PC [13] & (!\u1|Add0~25 )) # (!\u1|PC [13] & ((\u1|Add0~25 ) # (GND)))
// \u1|Add0~27  = CARRY((!\u1|Add0~25 ) # (!\u1|PC [13]))

	.dataa(gnd),
	.datab(\u1|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~25 ),
	.combout(\u1|Add0~26_combout ),
	.cout(\u1|Add0~27 ));
// synopsys translate_off
defparam \u1|Add0~26 .lut_mask = 16'h3C3F;
defparam \u1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cyclone10lp_lcell_comb \u1|PC~2 (
// Equation(s):
// \u1|PC~2_combout  = (\u1|PC[9]~1_combout  & (((\u1|state.EXEC_S~q )))) # (!\u1|PC[9]~1_combout  & ((\u1|state.EXEC_S~q  & ((\u1|instruction_2nd_byte [5]))) # (!\u1|state.EXEC_S~q  & (\u1|Add0~26_combout ))))

	.dataa(\u1|Add0~26_combout ),
	.datab(\u1|instruction_2nd_byte [5]),
	.datac(\u1|PC[9]~1_combout ),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~2 .lut_mask = 16'hFC0A;
defparam \u1|PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \u1|int_save_pc[13] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[13] .is_wysiwyg = "true";
defparam \u1|int_save_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cyclone10lp_lcell_comb \u1|PC~3 (
// Equation(s):
// \u1|PC~3_combout  = (\u1|PC[9]~1_combout  & ((\u1|PC~2_combout  & (\u1|int_save_pc [13])) # (!\u1|PC~2_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ))))) # (!\u1|PC[9]~1_combout  & (\u1|PC~2_combout ))

	.dataa(\u1|PC[9]~1_combout ),
	.datab(\u1|PC~2_combout ),
	.datac(\u1|int_save_pc [13]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ),
	.cin(gnd),
	.combout(\u1|PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~3 .lut_mask = 16'hE6C4;
defparam \u1|PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cyclone10lp_lcell_comb \u1|PC~4 (
// Equation(s):
// \u1|PC~4_combout  = (!\rst_i~input_o  & (\u1|PC~3_combout  & !\u1|state.INT_SAVE2_S~q ))

	.dataa(\rst_i~input_o ),
	.datab(\u1|PC~3_combout ),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~4 .lut_mask = 16'h0404;
defparam \u1|PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \u1|PC[13] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[13] .is_wysiwyg = "true";
defparam \u1|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cyclone10lp_lcell_comb \u1|Add0~28 (
// Equation(s):
// \u1|Add0~28_combout  = (\u1|PC [14] & (\u1|Add0~27  $ (GND))) # (!\u1|PC [14] & (!\u1|Add0~27  & VCC))
// \u1|Add0~29  = CARRY((\u1|PC [14] & !\u1|Add0~27 ))

	.dataa(gnd),
	.datab(\u1|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~27 ),
	.combout(\u1|Add0~28_combout ),
	.cout(\u1|Add0~29 ));
// synopsys translate_off
defparam \u1|Add0~28 .lut_mask = 16'hC30C;
defparam \u1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \u1|int_save_pc[14] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[14] .is_wysiwyg = "true";
defparam \u1|int_save_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cyclone10lp_lcell_comb \u1|PC~20 (
// Equation(s):
// \u1|PC~20_combout  = (\u1|PC[9]~1_combout  & (((\u1|int_save_pc [14]) # (!\u1|state.EXEC_S~q )))) # (!\u1|PC[9]~1_combout  & (\u1|instruction_2nd_byte [6] & ((\u1|state.EXEC_S~q ))))

	.dataa(\u1|instruction_2nd_byte [6]),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|int_save_pc [14]),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~20 .lut_mask = 16'hE2CC;
defparam \u1|PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cyclone10lp_lcell_comb \u1|PC~21 (
// Equation(s):
// \u1|PC~21_combout  = (\u1|state.EXEC_S~q  & (((\u1|PC~20_combout )))) # (!\u1|state.EXEC_S~q  & ((\u1|PC~20_combout  & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ))) # (!\u1|PC~20_combout  & (\u1|Add0~28_combout ))))

	.dataa(\u1|state.EXEC_S~q ),
	.datab(\u1|Add0~28_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ),
	.datad(\u1|PC~20_combout ),
	.cin(gnd),
	.combout(\u1|PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~21 .lut_mask = 16'hFA44;
defparam \u1|PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cyclone10lp_lcell_comb \u1|PC~22 (
// Equation(s):
// \u1|PC~22_combout  = (!\rst_i~input_o  & (\u1|PC~21_combout  & !\u1|state.INT_SAVE2_S~q ))

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(\u1|PC~21_combout ),
	.datad(\u1|state.INT_SAVE2_S~q ),
	.cin(gnd),
	.combout(\u1|PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~22 .lut_mask = 16'h0050;
defparam \u1|PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \u1|PC[14] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[14] .is_wysiwyg = "true";
defparam \u1|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_2nd_byte [6])) # (!\u1|Selector82~0_combout  & ((\u1|PC [14]))))

	.dataa(\u1|instruction_2nd_byte [6]),
	.datab(\u1|Selector82~0_combout ),
	.datac(\u1|WideOr25~combout ),
	.datad(\u1|PC [14]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0 .lut_mask = 16'hFBF8;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout  = (\u1|we_i~q  & (\u1|Selector69~0_combout  & (\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & !\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0 .lut_mask = 16'h0080;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [3]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a51~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34 .lut_mask = 16'h0A0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~34_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~32_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~33_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35 .lut_mask = 16'hFCEC;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \u1|instruction[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[3]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[3] .is_wysiwyg = "true";
defparam \u1|instruction[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cyclone10lp_lcell_comb \u1|Equal0~4 (
// Equation(s):
// \u1|Equal0~4_combout  = (!\u1|instruction [3] & (\u1|instruction [2] & \u1|Equal0~3_combout ))

	.dataa(gnd),
	.datab(\u1|instruction [3]),
	.datac(\u1|instruction [2]),
	.datad(\u1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~4 .lut_mask = 16'h3000;
defparam \u1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cyclone10lp_lcell_comb \u1|Selector41~0 (
// Equation(s):
// \u1|Selector41~0_combout  = (\u1|state.MEM_S~q ) # ((!\u1|Equal0~4_combout  & (!\u1|state~36_combout  & \u1|state.EXEC_S~q )))

	.dataa(\u1|Equal0~4_combout ),
	.datab(\u1|state~36_combout ),
	.datac(\u1|state.MEM_S~q ),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector41~0 .lut_mask = 16'hF1F0;
defparam \u1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \u1|state.WB_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.WB_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.WB_S .is_wysiwyg = "true";
defparam \u1|state.WB_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cyclone10lp_lcell_comb \u1|irq_i_past~0 (
// Equation(s):
// \u1|irq_i_past~0_combout  = (!\rst_i~input_o  & \u2|irq_o~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_i~input_o ),
	.datad(\u2|irq_o~q ),
	.cin(gnd),
	.combout(\u1|irq_i_past~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|irq_i_past~0 .lut_mask = 16'h0F00;
defparam \u1|irq_i_past~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \u1|irq_i_past (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|irq_i_past~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|irq_i_past~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|irq_i_past .is_wysiwyg = "true";
defparam \u1|irq_i_past .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cyclone10lp_lcell_comb \u1|int_pending~0 (
// Equation(s):
// \u1|int_pending~0_combout  = (\u1|int_pending~q ) # ((\u2|irq_o~q  & !\u1|irq_i_past~q ))

	.dataa(\u2|irq_o~q ),
	.datab(gnd),
	.datac(\u1|int_pending~q ),
	.datad(\u1|irq_i_past~q ),
	.cin(gnd),
	.combout(\u1|int_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|int_pending~0 .lut_mask = 16'hF0FA;
defparam \u1|int_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \u1|int_pending (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|int_pending~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_pending .is_wysiwyg = "true";
defparam \u1|int_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cyclone10lp_lcell_comb \u1|state~41 (
// Equation(s):
// \u1|state~41_combout  = (\u1|flags [4] & (!\rst_i~input_o  & (\u1|state.WB_S~q  & \u1|int_pending~q )))

	.dataa(\u1|flags [4]),
	.datab(\rst_i~input_o ),
	.datac(\u1|state.WB_S~q ),
	.datad(\u1|int_pending~q ),
	.cin(gnd),
	.combout(\u1|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~41 .lut_mask = 16'h2000;
defparam \u1|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \u1|state.INT_SAVE1_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.INT_SAVE1_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.INT_SAVE1_S .is_wysiwyg = "true";
defparam \u1|state.INT_SAVE1_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cyclone10lp_lcell_comb \u1|state~42 (
// Equation(s):
// \u1|state~42_combout  = (!\rst_i~input_o  & \u1|state.INT_SAVE1_S~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_i~input_o ),
	.datad(\u1|state.INT_SAVE1_S~q ),
	.cin(gnd),
	.combout(\u1|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~42 .lut_mask = 16'h0F00;
defparam \u1|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cyclone10lp_lcell_comb \u1|state.INT_SAVE2_S~feeder (
// Equation(s):
// \u1|state.INT_SAVE2_S~feeder_combout  = \u1|state~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|state~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|state.INT_SAVE2_S~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state.INT_SAVE2_S~feeder .lut_mask = 16'hF0F0;
defparam \u1|state.INT_SAVE2_S~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \u1|state.INT_SAVE2_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state.INT_SAVE2_S~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.INT_SAVE2_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.INT_SAVE2_S .is_wysiwyg = "true";
defparam \u1|state.INT_SAVE2_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cyclone10lp_lcell_comb \u1|state~43 (
// Equation(s):
// \u1|state~43_combout  = (\u1|state.INT_SAVE2_S~q  & !\rst_i~input_o )

	.dataa(\u1|state.INT_SAVE2_S~q ),
	.datab(gnd),
	.datac(\rst_i~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|state~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~43 .lut_mask = 16'h0A0A;
defparam \u1|state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \u1|state.INT_SAVE3_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.INT_SAVE3_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.INT_SAVE3_S .is_wysiwyg = "true";
defparam \u1|state.INT_SAVE3_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cyclone10lp_lcell_comb \u1|WideOr25 (
// Equation(s):
// \u1|WideOr25~combout  = (\u1|state.INT_SAVE3_S~q ) # ((\u1|state.INT_SAVE2_S~q ) # (\u1|state.INT_SAVE1_S~q ))

	.dataa(gnd),
	.datab(\u1|state.INT_SAVE3_S~q ),
	.datac(\u1|state.INT_SAVE2_S~q ),
	.datad(\u1|state.INT_SAVE1_S~q ),
	.cin(gnd),
	.combout(\u1|WideOr25~combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr25 .lut_mask = 16'hFFFC;
defparam \u1|WideOr25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_2nd_byte [5])) # (!\u1|Selector82~0_combout  & ((\u1|PC [13]))))

	.dataa(\u1|instruction_2nd_byte [5]),
	.datab(\u1|Selector82~0_combout ),
	.datac(\u1|WideOr25~combout ),
	.datad(\u1|PC [13]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0 .lut_mask = 16'hFBF8;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \u0|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u0|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \u1|data_o[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[0] .is_wysiwyg = "true";
defparam \u1|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a56~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a40~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39 .lut_mask = 16'hA280;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a48~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40 .lut_mask = 16'h5410;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a16~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37 .lut_mask = 16'h5140;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [0]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a24~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36 .lut_mask = 16'hA820;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36_combout )))

	.dataa(gnd),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~37_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~36_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38 .lut_mask = 16'h0F0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~39_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~40_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~38_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41 .lut_mask = 16'hFFE0;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \u1|instruction[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u0|mem_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[0] .is_wysiwyg = "true";
defparam \u1|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \u1|int_save_flags[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|flags [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_flags [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_flags[4] .is_wysiwyg = "true";
defparam \u1|int_save_flags[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cyclone10lp_lcell_comb \u1|Mux40~0 (
// Equation(s):
// \u1|Mux40~0_combout  = (\u1|instruction [0] & (\u1|int_save_flags [4] & !\u1|instruction [1])) # (!\u1|instruction [0] & ((\u1|instruction [1])))

	.dataa(\u1|instruction [0]),
	.datab(gnd),
	.datac(\u1|int_save_flags [4]),
	.datad(\u1|instruction [1]),
	.cin(gnd),
	.combout(\u1|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux40~0 .lut_mask = 16'h55A0;
defparam \u1|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cyclone10lp_lcell_comb \u1|Selector65~11 (
// Equation(s):
// \u1|Selector65~11_combout  = (\u1|Selector67~4_combout  & (\u1|instruction [5] & (\u1|Selector65~4_combout  & !\u1|instruction [4])))

	.dataa(\u1|Selector67~4_combout ),
	.datab(\u1|instruction [5]),
	.datac(\u1|Selector65~4_combout ),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|Selector65~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector65~11 .lut_mask = 16'h0080;
defparam \u1|Selector65~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cyclone10lp_lcell_comb \u1|Mux40~1 (
// Equation(s):
// \u1|Mux40~1_combout  = (\u1|Selector65~11_combout  & ((\u1|Mux40~0_combout ) # ((\u1|flags [4] & !\u1|instruction [0])))) # (!\u1|Selector65~11_combout  & (((\u1|flags [4]))))

	.dataa(\u1|Mux40~0_combout ),
	.datab(\u1|Selector65~11_combout ),
	.datac(\u1|flags [4]),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mux40~1 .lut_mask = 16'hB8F8;
defparam \u1|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \u1|flags[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Mux40~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|flags [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|flags[4] .is_wysiwyg = "true";
defparam \u1|flags[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cyclone10lp_lcell_comb \u1|state~44 (
// Equation(s):
// \u1|state~44_combout  = (\rst_i~input_o ) # ((\u1|state.WB_S~q  & ((!\u1|int_pending~q ) # (!\u1|flags [4]))))

	.dataa(\u1|flags [4]),
	.datab(\rst_i~input_o ),
	.datac(\u1|state.WB_S~q ),
	.datad(\u1|int_pending~q ),
	.cin(gnd),
	.combout(\u1|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~44 .lut_mask = 16'hDCFC;
defparam \u1|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cyclone10lp_lcell_comb \u1|always3~0 (
// Equation(s):
// \u1|always3~0_combout  = (\u1|instruction [1] & (\u1|instruction [3] & (\u1|instruction [2] & \u1|instruction [0])))

	.dataa(\u1|instruction [1]),
	.datab(\u1|instruction [3]),
	.datac(\u1|instruction [2]),
	.datad(\u1|instruction [0]),
	.cin(gnd),
	.combout(\u1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always3~0 .lut_mask = 16'h8000;
defparam \u1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cyclone10lp_lcell_comb \u1|halt~0 (
// Equation(s):
// \u1|halt~0_combout  = (\u1|halt~q ) # ((\u1|always3~0_combout  & (\u1|WideNor1~1_combout  & \u1|Selector67~4_combout )))

	.dataa(\u1|always3~0_combout ),
	.datab(\u1|WideNor1~1_combout ),
	.datac(\u1|halt~q ),
	.datad(\u1|Selector67~4_combout ),
	.cin(gnd),
	.combout(\u1|halt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|halt~0 .lut_mask = 16'hF8F0;
defparam \u1|halt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \u1|halt (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|halt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|halt .is_wysiwyg = "true";
defparam \u1|halt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cyclone10lp_lcell_comb \u1|state~45 (
// Equation(s):
// \u1|state~45_combout  = (!\u1|state~44_combout  & (!\u1|state.INT_SAVE3_S~q  & ((\u1|state.IDLE_S~q ) # (!\u1|halt~q ))))

	.dataa(\u1|state~44_combout ),
	.datab(\u1|state.INT_SAVE3_S~q ),
	.datac(\u1|state.IDLE_S~q ),
	.datad(\u1|halt~q ),
	.cin(gnd),
	.combout(\u1|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~45 .lut_mask = 16'h1011;
defparam \u1|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \u1|state.IDLE_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.IDLE_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.IDLE_S .is_wysiwyg = "true";
defparam \u1|state.IDLE_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cyclone10lp_lcell_comb \u1|state~38 (
// Equation(s):
// \u1|state~38_combout  = (!\u1|state.IDLE_S~q  & (!\rst_i~input_o  & ((\u1|state.FETCH_S~q ) # (!\u1|halt~q ))))

	.dataa(\u1|state.IDLE_S~q ),
	.datab(\rst_i~input_o ),
	.datac(\u1|state.FETCH_S~q ),
	.datad(\u1|halt~q ),
	.cin(gnd),
	.combout(\u1|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~38 .lut_mask = 16'h1011;
defparam \u1|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \u1|state.FETCH_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.FETCH_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.FETCH_S .is_wysiwyg = "true";
defparam \u1|state.FETCH_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cyclone10lp_lcell_comb \u1|instruction[4]~0 (
// Equation(s):
// \u1|instruction[4]~0_combout  = (!\rst_i~input_o  & \u1|state.FETCH_S~q )

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|state.FETCH_S~q ),
	.cin(gnd),
	.combout(\u1|instruction[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|instruction[4]~0 .lut_mask = 16'h5500;
defparam \u1|instruction[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \u1|instruction[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[7] .is_wysiwyg = "true";
defparam \u1|instruction[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cyclone10lp_lcell_comb \u1|WideNor1~0 (
// Equation(s):
// \u1|WideNor1~0_combout  = (\u1|instruction [7] & (!\u1|instruction [6] & (\u1|instruction [5] $ (\u1|instruction [4]))))

	.dataa(\u1|instruction [7]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [6]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideNor1~0 .lut_mask = 16'h0208;
defparam \u1|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cyclone10lp_lcell_comb \u1|Selector82~0 (
// Equation(s):
// \u1|Selector82~0_combout  = (\u1|WideNor1~0_combout  & ((\u1|state.EXEC_S~q ) # (\u1|state.MEM_S~q )))

	.dataa(gnd),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|WideNor1~0_combout ),
	.datad(\u1|state.MEM_S~q ),
	.cin(gnd),
	.combout(\u1|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector82~0 .lut_mask = 16'hF0C0;
defparam \u1|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \u1|int_save_pc[15] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|PC [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|state~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|int_save_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|int_save_pc[15] .is_wysiwyg = "true";
defparam \u1|int_save_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cyclone10lp_lcell_comb \u1|PC~17 (
// Equation(s):
// \u1|PC~17_combout  = (\u1|PC[9]~1_combout  & (((\u1|int_save_pc [15]) # (!\u1|state.EXEC_S~q )))) # (!\u1|PC[9]~1_combout  & (\u1|instruction_2nd_byte [7] & ((\u1|state.EXEC_S~q ))))

	.dataa(\u1|instruction_2nd_byte [7]),
	.datab(\u1|PC[9]~1_combout ),
	.datac(\u1|int_save_pc [15]),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~17 .lut_mask = 16'hE2CC;
defparam \u1|PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cyclone10lp_lcell_comb \u1|Add0~30 (
// Equation(s):
// \u1|Add0~30_combout  = \u1|Add0~29  $ (\u1|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|PC [15]),
	.cin(\u1|Add0~29 ),
	.combout(\u1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add0~30 .lut_mask = 16'h0FF0;
defparam \u1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cyclone10lp_lcell_comb \u1|PC~18 (
// Equation(s):
// \u1|PC~18_combout  = (\u1|PC~17_combout  & (((\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ) # (\u1|state.EXEC_S~q )))) # (!\u1|PC~17_combout  & (\u1|Add0~30_combout  & ((!\u1|state.EXEC_S~q ))))

	.dataa(\u1|PC~17_combout ),
	.datab(\u1|Add0~30_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~18 .lut_mask = 16'hAAE4;
defparam \u1|PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cyclone10lp_lcell_comb \u1|PC~19 (
// Equation(s):
// \u1|PC~19_combout  = (!\rst_i~input_o  & (\u1|PC~18_combout  & !\u1|state.INT_SAVE2_S~q ))

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(\u1|PC~18_combout ),
	.datad(\u1|state.INT_SAVE2_S~q ),
	.cin(gnd),
	.combout(\u1|PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|PC~19 .lut_mask = 16'h0050;
defparam \u1|PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \u1|PC[15] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|PC[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|PC[15] .is_wysiwyg = "true";
defparam \u1|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cyclone10lp_lcell_comb \u1|Selector69~0 (
// Equation(s):
// \u1|Selector69~0_combout  = (\u1|WideOr25~combout ) # ((\u1|Selector82~0_combout  & (\u1|instruction_2nd_byte [7])) # (!\u1|Selector82~0_combout  & ((\u1|PC [15]))))

	.dataa(\u1|instruction_2nd_byte [7]),
	.datab(\u1|Selector82~0_combout ),
	.datac(\u1|WideOr25~combout ),
	.datad(\u1|PC [15]),
	.cin(gnd),
	.combout(\u1|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector69~0 .lut_mask = 16'hFBF8;
defparam \u1|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \u0|mem_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \u0|mem_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \u1|data_o[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[7] .is_wysiwyg = "true";
defparam \u1|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a55~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10 .lut_mask = 16'h2320;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y1_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a31~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6 .lut_mask = 16'h8C80;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7 .lut_mask = 16'h3210;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7_combout )))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~6_combout ),
	.datab(gnd),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~7_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8 .lut_mask = 16'h00FA;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [7]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9 .lut_mask = 16'h8C80;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~10_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~8_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~9_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11 .lut_mask = 16'hFAF8;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \u1|instruction_2nd_byte[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction_2nd_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction_2nd_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction_2nd_byte[7] .is_wysiwyg = "true";
defparam \u1|instruction_2nd_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cyclone10lp_lcell_comb \u1|Selector69~1 (
// Equation(s):
// \u1|Selector69~1_combout  = (\u1|Selector84~0_combout  & (((\u1|PC [15])))) # (!\u1|Selector84~0_combout  & ((\u1|WideNor1~0_combout  & (\u1|instruction_2nd_byte [7])) # (!\u1|WideNor1~0_combout  & ((\u1|PC [15])))))

	.dataa(\u1|instruction_2nd_byte [7]),
	.datab(\u1|PC [15]),
	.datac(\u1|Selector84~0_combout ),
	.datad(\u1|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector69~1 .lut_mask = 16'hCACC;
defparam \u1|Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout  = (\u1|Selector69~1_combout  & (!\u1|Selector70~0_combout  & (!\u1|Selector71~0_combout  & !\u1|WideOr25~combout )))

	.dataa(\u1|Selector69~1_combout ),
	.datab(\u1|Selector70~0_combout ),
	.datac(\u1|Selector71~0_combout ),
	.datad(\u1|WideOr25~combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0 .lut_mask = 16'h0002;
defparam \u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \u1|data_o[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[6] .is_wysiwyg = "true";
defparam \u1|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a54~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4 .lut_mask = 16'h3202;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a46~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3 .lut_mask = 16'hCA00;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a22~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1 .lut_mask = 16'h2320;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y2_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [6]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0 .lut_mask = 16'h8C80;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0_combout )))

	.dataa(gnd),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~1_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2 .lut_mask = 16'h0F0C;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~4_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~3_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~2_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5 .lut_mask = 16'hFFE0;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \u1|instruction[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[6] .is_wysiwyg = "true";
defparam \u1|instruction[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cyclone10lp_lcell_comb \u1|WideOr0~0 (
// Equation(s):
// \u1|WideOr0~0_combout  = (\u1|instruction [6] & ((\u1|instruction [5] & (!\u1|instruction [7] & \u1|instruction [4])) # (!\u1|instruction [5] & (\u1|instruction [7])))) # (!\u1|instruction [6] & (((\u1|instruction [7]))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|instruction [5]),
	.datac(\u1|instruction [7]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr0~0 .lut_mask = 16'h7870;
defparam \u1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cyclone10lp_lcell_comb \u1|state~47 (
// Equation(s):
// \u1|state~47_combout  = (!\rst_i~input_o  & (\u1|WideOr0~0_combout  & \u1|state.DECODE_S~q ))

	.dataa(\rst_i~input_o ),
	.datab(\u1|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\u1|state.DECODE_S~q ),
	.cin(gnd),
	.combout(\u1|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~47 .lut_mask = 16'h4400;
defparam \u1|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \u1|state.V_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.V_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.V_S .is_wysiwyg = "true";
defparam \u1|state.V_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cyclone10lp_lcell_comb \u1|state~40 (
// Equation(s):
// \u1|state~40_combout  = (!\rst_i~input_o  & \u1|state.V_S~q )

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|state.V_S~q ),
	.cin(gnd),
	.combout(\u1|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~40 .lut_mask = 16'h5500;
defparam \u1|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \u1|state.FETCH2_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.FETCH2_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.FETCH2_S .is_wysiwyg = "true";
defparam \u1|state.FETCH2_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cyclone10lp_lcell_comb \u1|state~46 (
// Equation(s):
// \u1|state~46_combout  = (!\rst_i~input_o  & (\u1|state.FETCH2_S~q  & \u1|WideOr2~0_combout ))

	.dataa(\rst_i~input_o ),
	.datab(gnd),
	.datac(\u1|state.FETCH2_S~q ),
	.datad(\u1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u1|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~46 .lut_mask = 16'h5000;
defparam \u1|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \u1|state.V2_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.V2_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.V2_S .is_wysiwyg = "true";
defparam \u1|state.V2_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cyclone10lp_lcell_comb \u1|state~39 (
// Equation(s):
// \u1|state~39_combout  = (!\rst_i~input_o  & \u1|state.V2_S~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_i~input_o ),
	.datad(\u1|state.V2_S~q ),
	.cin(gnd),
	.combout(\u1|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|state~39 .lut_mask = 16'h0F00;
defparam \u1|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \u1|state.FETCH3_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.FETCH3_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.FETCH3_S .is_wysiwyg = "true";
defparam \u1|state.FETCH3_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cyclone10lp_lcell_comb \u1|Selector39~0 (
// Equation(s):
// \u1|Selector39~0_combout  = (\u1|state.FETCH3_S~q ) # ((\u1|PC[2]~0_combout ) # ((!\u1|WideOr2~0_combout  & \u1|state.FETCH2_S~q )))

	.dataa(\u1|state.FETCH3_S~q ),
	.datab(\u1|WideOr2~0_combout ),
	.datac(\u1|PC[2]~0_combout ),
	.datad(\u1|state.FETCH2_S~q ),
	.cin(gnd),
	.combout(\u1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector39~0 .lut_mask = 16'hFBFA;
defparam \u1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \u1|state.EXEC_S (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|state.EXEC_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|state.EXEC_S .is_wysiwyg = "true";
defparam \u1|state.EXEC_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cyclone10lp_lcell_comb \u1|Selector68~0 (
// Equation(s):
// \u1|Selector68~0_combout  = (\u1|we_i~q  & ((\u1|state.EXEC_S~q ) # (!\u1|state.MEM_S~q )))

	.dataa(\u1|state.EXEC_S~q ),
	.datab(\u1|state.MEM_S~q ),
	.datac(\u1|we_i~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector68~0 .lut_mask = 16'hB0B0;
defparam \u1|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cyclone10lp_lcell_comb \u1|Selector68~1 (
// Equation(s):
// \u1|Selector68~1_combout  = (\u1|instruction [6] & (\u1|Equal0~4_combout  & (\u1|instruction [5] & !\u1|instruction [7]))) # (!\u1|instruction [6] & (((!\u1|instruction [5] & \u1|instruction [7]))))

	.dataa(\u1|instruction [6]),
	.datab(\u1|Equal0~4_combout ),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [7]),
	.cin(gnd),
	.combout(\u1|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector68~1 .lut_mask = 16'h0580;
defparam \u1|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cyclone10lp_lcell_comb \u1|Selector68~2 (
// Equation(s):
// \u1|Selector68~2_combout  = (\u1|Selector68~0_combout ) # ((\u1|state.EXEC_S~q  & (\u1|instruction [4] & \u1|Selector68~1_combout )))

	.dataa(\u1|state.EXEC_S~q ),
	.datab(\u1|instruction [4]),
	.datac(\u1|Selector68~0_combout ),
	.datad(\u1|Selector68~1_combout ),
	.cin(gnd),
	.combout(\u1|Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector68~2 .lut_mask = 16'hF8F0;
defparam \u1|Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \u1|we_i (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Selector68~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|we_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|we_i .is_wysiwyg = "true";
defparam \u1|we_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout  = (\u1|we_i~q  & (\u1|Selector69~0_combout  & (!\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout  & !\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout )))

	.dataa(\u1|we_i~q ),
	.datab(\u1|Selector69~0_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~0_combout ),
	.datad(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0 .lut_mask = 16'h0008;
defparam \u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \u1|data_o[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_o[5] .is_wysiwyg = "true";
defparam \u1|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode570w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode592w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a53~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22 .lut_mask = 16'h3202;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode581w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode603w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a61~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u0|mem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21 .lut_mask = 16'hC808;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18_combout  = (\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a29~portadataout )) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18 .lut_mask = 16'hB800;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cyclone10lp_ram_block \u0|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\u0|mem_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|mem_rtl_0|auto_generated|rden_decode|w_anode548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|data_o [5]}),
	.portaaddr({\u1|Selector72~0_combout ,\u1|Selector73~0_combout ,\u1|Selector74~0_combout ,\u1|Selector75~0_combout ,\u1|Selector76~0_combout ,\u1|Selector77~0_combout ,\u1|Selector78~0_combout ,\u1|Selector79~0_combout ,\u1|Selector80~0_combout ,\u1|Selector81~0_combout ,
\u1|Selector82~1_combout ,\u1|Selector83~0_combout ,\u1|Selector84~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "ram:u0|altsyncram:mem_rtl_0|altsyncram_2h81:auto_generated|ALTSYNCRAM";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u0|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [0] & ((\u0|mem_rtl_0|auto_generated|address_reg_a [1] & ((\u0|mem_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (!\u0|mem_rtl_0|auto_generated|address_reg_a [1] & (\u0|mem_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\u0|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u0|mem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(\u0|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19 .lut_mask = 16'h00E2;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20_combout  = (!\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18_combout ) # (\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19_combout )))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~18_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~19_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20 .lut_mask = 16'h0E0E;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cyclone10lp_lcell_comb \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23 (
// Equation(s):
// \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout  = (\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20_combout ) # ((\u0|mem_rtl_0|auto_generated|address_reg_a [2] & ((\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22_combout ) # 
// (\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout ))))

	.dataa(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~22_combout ),
	.datab(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout ),
	.datac(\u0|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~20_combout ),
	.cin(gnd),
	.combout(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23 .lut_mask = 16'hFFE0;
defparam \u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \u1|instruction[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mem_rtl_0|auto_generated|mux2|result_node[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|instruction[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|instruction[5] .is_wysiwyg = "true";
defparam \u1|instruction[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cyclone10lp_lcell_comb \u1|Selector32~1 (
// Equation(s):
// \u1|Selector32~1_combout  = (!\u1|instruction [4]) # (!\u1|instruction [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|instruction [5]),
	.datad(\u1|instruction [4]),
	.cin(gnd),
	.combout(\u1|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector32~1 .lut_mask = 16'h0FFF;
defparam \u1|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cyclone10lp_lcell_comb \u1|Selector67~5 (
// Equation(s):
// \u1|Selector67~5_combout  = (\u1|state.EXEC_S~q  & ((\u1|Selector32~1_combout ) # ((\u1|instruction [6]) # (!\u1|instruction [7]))))

	.dataa(\u1|Selector32~1_combout ),
	.datab(\u1|instruction [6]),
	.datac(\u1|instruction [7]),
	.datad(\u1|state.EXEC_S~q ),
	.cin(gnd),
	.combout(\u1|Selector67~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector67~5 .lut_mask = 16'hEF00;
defparam \u1|Selector67~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cyclone10lp_lcell_comb \u1|Selector67~7 (
// Equation(s):
// \u1|Selector67~7_combout  = (\u1|instruction [7] & (\u1|state.EXEC_S~q  & (\u1|instruction [6] & !\u1|Selector32~0_combout )))

	.dataa(\u1|instruction [7]),
	.datab(\u1|state.EXEC_S~q ),
	.datac(\u1|instruction [6]),
	.datad(\u1|Selector32~0_combout ),
	.cin(gnd),
	.combout(\u1|Selector67~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector67~7 .lut_mask = 16'h0080;
defparam \u1|Selector67~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cyclone10lp_lcell_comb \u1|Selector67~6 (
// Equation(s):
// \u1|Selector67~6_combout  = (\u1|Selector67~7_combout ) # ((\u1|io_we_o~q  & ((\u1|Selector67~5_combout ) # (\u1|Selector84~0_combout ))))

	.dataa(\u1|Selector67~5_combout ),
	.datab(\u1|Selector84~0_combout ),
	.datac(\u1|io_we_o~q ),
	.datad(\u1|Selector67~7_combout ),
	.cin(gnd),
	.combout(\u1|Selector67~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector67~6 .lut_mask = 16'hFFE0;
defparam \u1|Selector67~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \u1|io_we_o (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\u1|Selector67~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_i~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|io_we_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|io_we_o .is_wysiwyg = "true";
defparam \u1|io_we_o .power_up = "low";
// synopsys translate_on

assign io_we_o = \io_we_o~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
