Analysis & Synthesis report for fifo_mst_top
Wed Mar  5 07:29:41 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated
 15. Parameter Settings for User Entity Instance: fifo_mst_fsm:i_fifo_mst_fsm
 16. Parameter Settings for User Entity Instance: fifo_mst_ram:i_fifo_mst_ram
 17. Parameter Settings for User Entity Instance: fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32
 18. Parameter Settings for User Entity Instance: fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_1
 20. Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_2
 21. Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_3
 22. Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_4
 23. Parameter Settings for User Entity Instance: timer_cntr:i_startup_timer
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "timer_cntr:i_startup_timer"
 26. Port Connectivity Checks: "fifo_mst_io:i_fifo_mst_io"
 27. Port Connectivity Checks: "fifo_ep_mst:i_fifo_ep_mst_1"
 28. Port Connectivity Checks: "fifo_mst_dpath:i_fifo_mst_dpath"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar  5 07:29:40 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; fifo_mst_top                                   ;
; Top-level Entity Name           ; fifo_mst_top                                   ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 168                                            ;
; Total pins                      ; 49                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 131,072                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+---------------------------------------------------------------------------------+----------------+--------------------+
; Option                                                                          ; Setting        ; Default Value      ;
+---------------------------------------------------------------------------------+----------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C6 ;                    ;
; Top-level entity name                                                           ; fifo_mst_top   ; fifo_mst_top       ;
; Family name                                                                     ; Cyclone V      ; Cyclone IV GX      ;
; Remove Duplicate Registers                                                      ; Off            ; On                 ;
; Optimization Technique                                                          ; Area           ; Balanced           ;
; Power Optimization During Synthesis                                             ; Extra effort   ; Normal compilation ;
; Use smart compilation                                                           ; Off            ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On             ; On                 ;
; Enable compact report table                                                     ; Off            ; Off                ;
; Restructure Multiplexers                                                        ; Auto           ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off            ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off            ; Off                ;
; Preserve fewer node names                                                       ; On             ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable         ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001   ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993      ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto           ; Auto               ;
; Safe State Machine                                                              ; Off            ; Off                ;
; Extract Verilog State Machines                                                  ; On             ; On                 ;
; Extract VHDL State Machines                                                     ; On             ; On                 ;
; Ignore Verilog initial constructs                                               ; Off            ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000           ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250            ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On             ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On             ; On                 ;
; Parallel Synthesis                                                              ; On             ; On                 ;
; DSP Block Balancing                                                             ; Auto           ; Auto               ;
; NOT Gate Push-Back                                                              ; On             ; On                 ;
; Power-Up Don't Care                                                             ; On             ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off            ; Off                ;
; Ignore CARRY Buffers                                                            ; Off            ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off            ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off            ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off            ; Off                ;
; Ignore LCELL Buffers                                                            ; Off            ; Off                ;
; Ignore SOFT Buffers                                                             ; On             ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off            ; Off                ;
; Carry Chain Length                                                              ; 70             ; 70                 ;
; Auto Carry Chains                                                               ; On             ; On                 ;
; Auto Open-Drain Pins                                                            ; On             ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off            ; Off                ;
; Auto ROM Replacement                                                            ; On             ; On                 ;
; Auto RAM Replacement                                                            ; On             ; On                 ;
; Auto DSP Block Replacement                                                      ; On             ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto           ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto           ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On             ; On                 ;
; Strict RAM Replacement                                                          ; Off            ; Off                ;
; Allow Synchronous Control Signals                                               ; On             ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off            ; Off                ;
; Auto Resource Sharing                                                           ; Off            ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off            ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off            ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off            ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On             ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off            ; Off                ;
; Timing-Driven Synthesis                                                         ; On             ; On                 ;
; Report Parameter Settings                                                       ; On             ; On                 ;
; Report Source Assignments                                                       ; On             ; On                 ;
; Report Connectivity Checks                                                      ; On             ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off            ; Off                ;
; Synchronization Register Chain Length                                           ; 3              ; 3                  ;
; HDL message level                                                               ; Level2         ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off            ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000           ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000           ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100            ; 100                ;
; Clock MUX Protection                                                            ; On             ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off            ; Off                ;
; Block Design Naming                                                             ; Auto           ; Auto               ;
; SDC constraint protection                                                       ; Off            ; Off                ;
; Synthesis Effort                                                                ; Auto           ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On             ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off            ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium         ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto           ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On             ; On                 ;
; Automatic Parallel Synthesis                                                    ; On             ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off            ; Off                ;
+---------------------------------------------------------------------------------+----------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; define_conf.v                    ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/AL_MC600/define_conf.v          ;         ;
; ../RTL/timer_cntr.v              ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/timer_cntr.v                ;         ;
; ../RTL/MEM_SP_xKx32.AL.v         ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/MEM_SP_xKx32.AL.v           ;         ;
; ../RTL/fifo_mst_ram.v            ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_ram.v              ;         ;
; ../RTL/fifo_mst_io.v             ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_io.v               ;         ;
; ../RTL/fifo_mst_fsm.M600.v       ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_fsm.M600.v         ;         ;
; ../RTL/fifo_mst_dpath.v          ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v            ;         ;
; ../RTL/fifo_mst_arb.v            ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_arb.v              ;         ;
; ../RTL/fifo_ep_mst.v             ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_ep_mst.v               ;         ;
; ../RTL/fifo_mst_top.M600.v       ; yes             ; User Verilog HDL File        ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v         ;         ;
; ../RTL/memory/C5_SP_4Kx32.v      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/memory/C5_SP_4Kx32.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;         ;
; db/altsyncram_tun1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/AL_MC600/db/altsyncram_tun1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 144       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 262       ;
;     -- 7 input functions                    ; 10        ;
;     -- 6 input functions                    ; 14        ;
;     -- 5 input functions                    ; 43        ;
;     -- 4 input functions                    ; 36        ;
;     -- <=3 input functions                  ; 159       ;
;                                             ;           ;
; Dedicated logic registers                   ; 168       ;
;                                             ;           ;
; I/O pins                                    ; 49        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 131072    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 200       ;
; Total fan-out                               ; 2295      ;
; Average fan-out                             ; 3.85      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |fifo_mst_top                                   ; 262 (55)            ; 168 (0)                   ; 131072            ; 0          ; 49   ; 0            ; |fifo_mst_top                                                                                                                                                  ; fifo_mst_top    ; work         ;
;    |fifo_ep_mst:i_fifo_ep_mst_1|                ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_1                                                                                                                      ; fifo_ep_mst     ; work         ;
;    |fifo_ep_mst:i_fifo_ep_mst_2|                ; 23 (23)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_2                                                                                                                      ; fifo_ep_mst     ; work         ;
;    |fifo_ep_mst:i_fifo_ep_mst_3|                ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_3                                                                                                                      ; fifo_ep_mst     ; work         ;
;    |fifo_ep_mst:i_fifo_ep_mst_4|                ; 23 (23)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_4                                                                                                                      ; fifo_ep_mst     ; work         ;
;    |fifo_mst_arb:i_fifo_mst_arb|                ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_arb:i_fifo_mst_arb                                                                                                                      ; fifo_mst_arb    ; work         ;
;    |fifo_mst_dpath:i_fifo_mst_dpath|            ; 34 (34)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath                                                                                                                  ; fifo_mst_dpath  ; work         ;
;    |fifo_mst_fsm:i_fifo_mst_fsm|                ; 40 (40)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_fsm:i_fifo_mst_fsm                                                                                                                      ; fifo_mst_fsm    ; work         ;
;    |fifo_mst_ram:i_fifo_mst_ram|                ; 1 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_ram:i_fifo_mst_ram                                                                                                                      ; fifo_mst_ram    ; work         ;
;       |MEM_SP_xKx32:i_MEM_SP_xKx32|             ; 1 (1)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32                                                                                          ; MEM_SP_xKx32    ; work         ;
;          |C5_SP_4Kx32:i_C5_SP_4Kx32|            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32                                                                ; C5_SP_4Kx32     ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_tun1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fifo_mst_top|fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated ; altsyncram_tun1 ; work         ;
;    |timer_cntr:i_startup_timer|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo_mst_top|timer_cntr:i_startup_timer                                                                                                                       ; timer_cntr      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; fifo_ep_mst:i_fifo_ep_mst_4|last_be[0..3] ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_3|last_be[0..3] ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_2|last_be[0..3] ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_1|last_be[0..3] ; Lost fanout                            ;
; fifo_mst_fsm:i_fifo_mst_fsm|cur_st[7]     ; Stuck at GND due to stuck port data_in ;
; fifo_ep_mst:i_fifo_ep_mst_1|rd_ptr[10]    ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_2|rd_ptr[10]    ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_3|rd_ptr[10]    ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_4|rd_ptr[10]    ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_1|wr_ptr[10]    ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[10]    ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_3|wr_ptr[10]    ; Lost fanout                            ;
; fifo_ep_mst:i_fifo_ep_mst_4|wr_ptr[10]    ; Lost fanout                            ;
; fifo_mst_fsm:i_fifo_mst_fsm|c_rd_ptr[10]  ; Lost fanout                            ;
; Total Number of Removed Registers = 26    ;                                        ;
+-------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+----------------------------------------+--------------------+------------------------------------------+
; Register name                          ; Reason for Removal ; Registers Removed due to This Register   ;
+----------------------------------------+--------------------+------------------------------------------+
; fifo_ep_mst:i_fifo_ep_mst_1|rd_ptr[10] ; Lost Fanouts       ; fifo_mst_fsm:i_fifo_mst_fsm|c_rd_ptr[10] ;
+----------------------------------------+--------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 168   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 110   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; fifo_mst_fsm:i_fifo_mst_fsm|tp_wr_n         ; 1       ;
; timer_cntr:i_startup_timer|cntr[0]          ; 4       ;
; timer_cntr:i_startup_timer|cntr[1]          ; 4       ;
; timer_cntr:i_startup_timer|cntr[2]          ; 4       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[8] ; 4       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[7] ; 6       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[6] ; 3       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[1] ; 5       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[2] ; 4       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[5] ; 3       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[3] ; 3       ;
; fifo_mst_arb:i_fifo_mst_arb|not_served_r[4] ; 3       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[0]  ; 1       ;
; fifo_mst_fsm:i_fifo_mst_fsm|tp_be_oe_n      ; 28      ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[1]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[2]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[3]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[4]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[5]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[6]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[8]  ; 1       ;
; fifo_mst_fsm:i_fifo_mst_fsm|tp_dt_oe_n      ; 8       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[9]  ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[10] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[11] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[12] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[13] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[14] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[15] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[16] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[17] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[18] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[19] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[20] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[21] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[22] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[23] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[24] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[25] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[26] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[27] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[28] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[29] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[30] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_data[31] ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_be[0]    ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_be[1]    ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_be[2]    ; 1       ;
; fifo_mst_dpath:i_fifo_mst_dpath|tp_be[3]    ; 1       ;
; Total number of inverted registers = 50     ;         ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fifo_mst_top|fifo_mst_arb:i_fifo_mst_arb|iep_mst_st_r[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fifo_mst_top|fifo_mst_arb:i_fifo_mst_arb|iep_slv_st_r[4] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_1|rd_ptr[4]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_2|rd_ptr[4]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_3|rd_ptr[3]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_4|rd_ptr[1]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |fifo_mst_top|fifo_mst_fsm:i_fifo_mst_fsm|c_rd_ptr[0]     ;
; 255:1              ; 3 bits    ; 510 LEs       ; 66 LEs               ; 444 LEs                ; Yes        ; |fifo_mst_top|fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5]       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fifo_mst_top|fifo_mst_arb:i_fifo_mst_arb|not_served_r[7] ;
; 255:1              ; 3 bits    ; 510 LEs       ; 72 LEs               ; 438 LEs                ; No         ; |fifo_mst_top|fifo_mst_fsm:i_fifo_mst_fsm|Selector7       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                                              ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                                               ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_mst_fsm:i_fifo_mst_fsm ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; EPm_MSZ        ; 10    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_mst_ram:i_fifo_mst_ram ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; T_MSZ          ; 12    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; T_MSZ          ; 12    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_tun1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_1 ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; T_MSZ          ; 12                               ; Signed Integer       ;
; EPm_MSZ        ; 10                               ; Signed Integer       ;
; EP_MSZ         ; 10                               ; Signed Integer       ;
; EP_NUM         ; 001                              ; Unsigned Binary      ;
; EP_BASE_ADR    ; 00000000000000000000000000000000 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_2 ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; T_MSZ          ; 12                               ; Signed Integer       ;
; EPm_MSZ        ; 10                               ; Signed Integer       ;
; EP_MSZ         ; 10                               ; Signed Integer       ;
; EP_NUM         ; 010                              ; Unsigned Binary      ;
; EP_BASE_ADR    ; 00000000000000000000010000000000 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_3 ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; T_MSZ          ; 12                               ; Signed Integer       ;
; EPm_MSZ        ; 10                               ; Signed Integer       ;
; EP_MSZ         ; 10                               ; Signed Integer       ;
; EP_NUM         ; 011                              ; Unsigned Binary      ;
; EP_BASE_ADR    ; 00000000000000000000100000000000 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_ep_mst:i_fifo_ep_mst_4 ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; T_MSZ          ; 12                               ; Signed Integer       ;
; EPm_MSZ        ; 10                               ; Signed Integer       ;
; EP_MSZ         ; 10                               ; Signed Integer       ;
; EP_NUM         ; 100                              ; Unsigned Binary      ;
; EP_BASE_ADR    ; 00000000000000000000110000000000 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer_cntr:i_startup_timer ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; NUM_BIT        ; 3     ; Signed Integer                                 ;
; INI_ST         ; 111   ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                 ;
; Entity Instance                           ; fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "timer_cntr:i_startup_timer" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
; load   ; Input ; Info     ; Stuck at GND               ;
; count  ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "fifo_mst_io:i_fifo_mst_io" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; tp_siwu_n ; Input ; Info     ; Stuck at VCC           ;
; tp_rd_n   ; Input ; Info     ; Stuck at VCC           ;
; tp_oe_n   ; Input ; Info     ; Stuck at VCC           ;
+-----------+-------+----------+------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "fifo_ep_mst:i_fifo_ep_mst_1" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; i_mode ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_mst_dpath:i_fifo_mst_dpath"                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; latch_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 168                         ;
;     CLR               ; 58                          ;
;     ENA CLR           ; 44                          ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA CLR SLD       ; 50                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 265                         ;
;     arith             ; 86                          ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 4                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 169                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 36                          ;
;         5 data inputs ; 43                          ;
;         6 data inputs ; 14                          ;
; boundary_port         ; 49                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Mar  5 07:29:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AL_MC600 -c fifo_mst_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file define_conf.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/timer_cntr.v
    Info (12023): Found entity 1: timer_cntr File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/timer_cntr.v Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/mem_sp_xkx32.al.v
    Info (12023): Found entity 1: C5_SP_4Kx32 File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/memory/C5_SP_4Kx32.v Line: 40
    Info (12023): Found entity 2: MEM_SP_xKx32 File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/MEM_SP_xKx32.AL.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/fifo_mst_ram.v
    Info (12023): Found entity 1: fifo_mst_ram File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_ram.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/fifo_mst_io.v
    Info (12023): Found entity 1: fifo_mst_io File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_io.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/fifo_mst_fsm.m600.v
    Info (12023): Found entity 1: fifo_mst_fsm File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_fsm.M600.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/fifo_mst_dpath.v
    Info (12023): Found entity 1: fifo_mst_dpath File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/fifo_mst_arb.v
    Info (12023): Found entity 1: fifo_mst_arb File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_arb.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/fifo_ep_mst.v
    Info (12023): Found entity 1: fifo_ep_mst File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_ep_mst.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/michele.fragasso/desktop/doc/ft601q/altera_datastream_firmware/altera_datastream_firmware/cyclonevgxc5g_32bit_mc600_xp/rtl/fifo_mst_top.m600.v
    Info (12023): Found entity 1: fifo_mst_top File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 24
Info (12127): Elaborating entity "fifo_mst_top" for the top level hierarchy
Info (12128): Elaborating entity "fifo_mst_dpath" for hierarchy "fifo_mst_dpath:i_fifo_mst_dpath" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 220
Warning (10240): Verilog HDL Always Construct warning at fifo_mst_dpath.v(70): inferring latch(es) for variable "rx_data", which holds its previous value in one or more paths through the always construct File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at fifo_mst_dpath.v(74): inferring latch(es) for variable "rx_be", which holds its previous value in one or more paths through the always construct File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at fifo_mst_dpath.v(78): inferring latch(es) for variable "rx_rxf_n", which holds its previous value in one or more paths through the always construct File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at fifo_mst_dpath.v(82): inferring latch(es) for variable "rx_txe_n", which holds its previous value in one or more paths through the always construct File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 82
Info (10041): Inferred latch for "rx_txe_n" at fifo_mst_dpath.v(82) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 82
Info (10041): Inferred latch for "rx_rxf_n" at fifo_mst_dpath.v(78) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 78
Info (10041): Inferred latch for "rx_be[0]" at fifo_mst_dpath.v(74) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Info (10041): Inferred latch for "rx_be[1]" at fifo_mst_dpath.v(74) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Info (10041): Inferred latch for "rx_be[2]" at fifo_mst_dpath.v(74) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Info (10041): Inferred latch for "rx_be[3]" at fifo_mst_dpath.v(74) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Info (10041): Inferred latch for "rx_data[0]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[1]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[2]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[3]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[4]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[5]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[6]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[7]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[8]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[9]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[10]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[11]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[12]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[13]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[14]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[15]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[16]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[17]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[18]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[19]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[20]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[21]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[22]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[23]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[24]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[25]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[26]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[27]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[28]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[29]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[30]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (10041): Inferred latch for "rx_data[31]" at fifo_mst_dpath.v(70) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Info (12128): Elaborating entity "fifo_mst_arb" for hierarchy "fifo_mst_arb:i_fifo_mst_arb" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 236
Info (12128): Elaborating entity "fifo_mst_fsm" for hierarchy "fifo_mst_fsm:i_fifo_mst_fsm" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 265
Info (12128): Elaborating entity "fifo_mst_ram" for hierarchy "fifo_mst_ram:i_fifo_mst_ram" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 280
Info (12128): Elaborating entity "MEM_SP_xKx32" for hierarchy "fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_ram.v Line: 52
Info (12128): Elaborating entity "C5_SP_4Kx32" for hierarchy "fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/MEM_SP_xKx32.AL.v Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/memory/C5_SP_4Kx32.v Line: 92
Info (12130): Elaborated megafunction instantiation "fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/memory/C5_SP_4Kx32.v Line: 92
Info (12133): Instantiated megafunction "fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/memory/C5_SP_4Kx32.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tun1.tdf
    Info (12023): Found entity 1: altsyncram_tun1 File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/AL_MC600/db/altsyncram_tun1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tun1" for hierarchy "fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fifo_ep_mst" for hierarchy "fifo_ep_mst:i_fifo_ep_mst_1" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 309
Warning (10230): Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_ep_mst.v Line: 26
Info (12128): Elaborating entity "fifo_ep_mst" for hierarchy "fifo_ep_mst:i_fifo_ep_mst_2" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 337
Warning (10230): Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_ep_mst.v Line: 26
Info (12128): Elaborating entity "fifo_ep_mst" for hierarchy "fifo_ep_mst:i_fifo_ep_mst_3" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 365
Warning (10230): Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_ep_mst.v Line: 26
Info (12128): Elaborating entity "fifo_ep_mst" for hierarchy "fifo_ep_mst:i_fifo_ep_mst_4" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 393
Warning (10230): Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12) File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_ep_mst.v Line: 26
Info (12128): Elaborating entity "fifo_mst_io" for hierarchy "fifo_mst_io:i_fifo_mst_io" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 425
Info (12128): Elaborating entity "timer_cntr" for hierarchy "timer_cntr:i_startup_timer" File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 439
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_rxf_n" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 40
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_be[0]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_be[1]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_be[2]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_be[3]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 74
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[0]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[1]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[2]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[3]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[4]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[5]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[6]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[7]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[8]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[9]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[10]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[11]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[12]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[13]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[14]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[15]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[16]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[17]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[18]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[19]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[20]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[21]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[22]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[23]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[24]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[25]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[26]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[27]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[28]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[29]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[30]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_data[31]" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 70
Warning (14026): LATCH primitive "fifo_mst_dpath:i_fifo_mst_dpath|rx_txe_n" is permanently enabled File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_dpath.v Line: 41
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SIWU_N" is stuck at VCC File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 36
    Warning (13410): Pin "RD_N" is stuck at VCC File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 37
    Warning (13410): Pin "OE_N" is stuck at VCC File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 38
    Warning (13410): Pin "sys_led[0]" is stuck at GND File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 48
    Warning (13410): Pin "sys_led[1]" is stuck at GND File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 48
    Warning (13410): Pin "sys_led[2]" is stuck at GND File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 48
    Warning (13410): Pin "sys_led[3]" is stuck at GND File: C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/RTL/fifo_mst_top.M600.v Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/AL_MC600/fifo_mst_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 361 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 280 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Wed Mar  5 07:29:41 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/michele.fragasso/Desktop/doc/FT601Q/Altera_DataStream_Firmware/Altera_DataStream_Firmware/CycloneVGXC5G_32bit_MC600_XP/AL_MC600/fifo_mst_top.map.smsg.


