vhdl xil_defaultlib  \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/sim/AXI4_LITE_I2C_PERIPH_microblaze_0_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_v10_0/sim/AXI4_LITE_I2C_PERIPH_dlmb_v10_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_v10_0/sim/AXI4_LITE_I2C_PERIPH_ilmb_v10_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0/sim/AXI4_LITE_I2C_PERIPH_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0/sim/AXI4_LITE_I2C_PERIPH_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_mdm_1_0/sim/AXI4_LITE_I2C_PERIPH_mdm_1_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0/sim/AXI4_LITE_I2C_PERIPH_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0/sim/AXI4_LITE_I2C_PERIPH_axi_uartlite_0_0.vhd" \
"../../../bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0/sim/AXI4_LITE_I2C_PERIPH_axi_gpio_0_0.vhd" \

nosort
