{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449288090136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449288090136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 23:01:29 2015 " "Processing started: Fri Dec 04 23:01:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449288090136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449288090136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449288090137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449288090961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/segment7disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/segment7disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7disp-rtl " "Found design unit 1: segment7disp-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/segment7disp.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/segment7disp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091768 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7disp " "Found entity 1: segment7disp" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/segment7disp.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/segment7disp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/timer.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behavioural " "Found design unit 1: timer-behavioural" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/timer.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tb_timer-foo " "Found design unit 2: tb_timer-foo" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/timer.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091775 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/timer.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091775 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_timer " "Found entity 2: tb_timer" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/timer.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/timer.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/threebitcomparator.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091785 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/threebitcomparator.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-basic " "Found design unit 1: lab3-basic" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/Lab3.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/Lab3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091791 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/Lab3.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/Lab3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/fourbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/fourbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegister-rtl " "Found design unit 1: fourBitRegister-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/fourbitregister.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/fourbitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091797 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegister " "Found entity 1: fourBitRegister" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/fourbitregister.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/fourbitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-rtl " "Found design unit 1: fourBitComparator-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/fourbitcomparator.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/fourbitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091803 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/fourbitcomparator.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/fourbitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitAdder-rtl " "Found design unit 1: fourBitAdder-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/fourbitadder.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/fourbitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091809 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/fourbitadder.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/fourbitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/debouncer_2.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/debouncer_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091814 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/debouncer_2.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/controleur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/controleur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleur-rtl " "Found design unit 1: controleur-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/CONTROLEUR.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/CONTROLEUR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091820 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleur " "Found entity 1: controleur" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/CONTROLEUR.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/CONTROLEUR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/fall 2015/ceg3555/lab3/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/fall 2015/ceg3555/lab3/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/compteur.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/compteur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091834 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../Documents/Fall 2015/CEG3555/Lab3/compteur.vhd" "" { Text "C:/Users/David/Documents/Fall 2015/CEG3555/Lab3/compteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/threebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/threebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitShiftRegister-rtl " "Found design unit 1: threeBitShiftRegister-rtl" {  } { { "Rami Code/threebitshiftregister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/threebitshiftregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091842 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitShiftRegister " "Found entity 1: threeBitShiftRegister" {  } { { "Rami Code/threebitshiftregister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/threebitshiftregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "Rami Code/threebitregister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091853 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "Rami Code/threebitregister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "Rami Code/threebitadder.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/threebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091865 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "Rami Code/threebitadder.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/threebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "Rami Code/srlatch.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091870 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "Rami Code/srlatch.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/sbarrbarlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/sbarrbarlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sBarrBarLatch-rtl " "Found design unit 1: sBarrBarLatch-rtl" {  } { { "Rami Code/sbarrbarlatch.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/sbarrbarlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091877 ""} { "Info" "ISGN_ENTITY_NAME" "1 sBarrBarLatch " "Found entity 1: sBarrBarLatch" {  } { { "Rami Code/sbarrbarlatch.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/sbarrbarlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "Rami Code/onebitcomparator.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091882 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "Rami Code/onebitcomparator.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "Rami Code/onebitadder.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091888 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "Rami Code/onebitadder.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "Rami Code/jkFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091895 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "Rami Code/jkFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "Rami Code/endFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091903 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "Rami Code/endFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "Rami Code/enardFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091915 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "Rami Code/enardFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami code/dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rami code/dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "Rami Code/dFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091920 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "Rami Code/dFF_2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-Basic " "Found design unit 1: UART-Basic" {  } { { "UART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/UART.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091929 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitRegister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091943 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitRegister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recepteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recepteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Recepteur-basic " "Found design unit 1: Recepteur-basic" {  } { { "Recepteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Recepteur.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Recepteur " "Found entity 1: Recepteur" {  } { { "Recepteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Recepteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vitessedebaud.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vitessedebaud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VitesseDeBaud-basic " "Found design unit 1: VitesseDeBaud-basic" {  } { { "VitesseDeBaud.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/VitesseDeBaud.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091965 ""} { "Info" "ISGN_ENTITY_NAME" "1 VitesseDeBaud " "Found entity 1: VitesseDeBaud" {  } { { "VitesseDeBaud.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/VitesseDeBaud.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emetteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emetteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emetteur-basic " "Found design unit 1: Emetteur-basic" {  } { { "Emetteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Emetteur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091975 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emetteur " "Found entity 1: Emetteur" {  } { { "Emetteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Emetteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleuruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleuruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleurUART-basic " "Found design unit 1: ControleurUART-basic" {  } { { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091981 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControleurUART " "Found entity 1: ControleurUART" {  } { { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091988 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288091988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288091988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister-rtl " "Found design unit 1: eightBitShiftRegister-rtl" {  } { { "eightBitShiftRegister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092000 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister " "Found entity 1: eightBitShiftRegister" {  } { { "eightBitShiftRegister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recepteurcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recepteurcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RecepteurControl-basic " "Found design unit 1: RecepteurControl-basic" {  } { { "RecepteurControl.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/RecepteurControl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092009 ""} { "Info" "ISGN_ENTITY_NAME" "1 RecepteurControl " "Found entity 1: RecepteurControl" {  } { { "RecepteurControl.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/RecepteurControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister2-rtl " "Found design unit 1: eightBitShiftRegister2-rtl" {  } { { "eightBitShiftRegister2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092016 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister2 " "Found entity 1: eightBitShiftRegister2" {  } { { "eightBitShiftRegister2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div41-a " "Found design unit 1: clk_div41-a" {  } { { "clk_div41.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div41.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092024 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div41 " "Found entity 1: clk_div41" {  } { { "clk_div41.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div41.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div256-rtl " "Found design unit 1: clk_div256-rtl" {  } { { "clk_div256.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div256.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092033 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div256 " "Found entity 1: clk_div256" {  } { { "clk_div256.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div256.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eighttoonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eighttoonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightToOneMux-basic " "Found design unit 1: eightToOneMux-basic" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092039 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightToOneMux " "Found entity 1: eightToOneMux" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div8-a " "Found design unit 1: clk_div8-a" {  } { { "clk_div8.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092047 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div8 " "Found entity 1: clk_div8" {  } { { "clk_div8.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleur_emetteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleur_emetteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EmetteurControl-basic " "Found design unit 1: EmetteurControl-basic" {  } { { "controleur_emetteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/controleur_emetteur.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092054 ""} { "Info" "ISGN_ENTITY_NAME" "1 EmetteurControl " "Found entity 1: EmetteurControl" {  } { { "controleur_emetteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/controleur_emetteur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister_emetteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister_emetteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister_emetteur-rtl " "Found design unit 1: eightBitShiftRegister_emetteur-rtl" {  } { { "eightBitShiftRegister_emetteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister_emetteur.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092062 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister_emetteur " "Found entity 1: eightBitShiftRegister_emetteur" {  } { { "eightBitShiftRegister_emetteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister_emetteur.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div2-rtl " "Found design unit 1: clk_div2-rtl" {  } { { "clk_div2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092069 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div2 " "Found entity 1: clk_div2" {  } { { "clk_div2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endardff_2r1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endardff_2r1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2R1-rtl " "Found design unit 1: enARdFF_2R1-rtl" {  } { { "endArdFF_2R1.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/endArdFF_2R1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092081 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2R1 " "Found entity 1: enARdFF_2R1" {  } { { "endArdFF_2R1.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/endArdFF_2R1.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449288092081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449288092081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControleurUART " "Elaborating entity \"ControleurUART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449288092181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART1 " "Elaborating entity \"UART\" for hierarchy \"UART:UART1\"" {  } { { "ControleurUART.vhd" "UART1" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 UART:UART1\|enARdFF_2:RTDV " "Elaborating entity \"enARdFF_2\" for hierarchy \"UART:UART1\|enARdFF_2:RTDV\"" {  } { { "UART.vhd" "RTDV" { Text "C:/Users/David/Desktop/Projet_Marc/Code/UART.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Emetteur UART:UART1\|Emetteur:emetteur1 " "Elaborating entity \"Emetteur\" for hierarchy \"UART:UART1\|Emetteur:emetteur1\"" {  } { { "UART.vhd" "emetteur1" { Text "C:/Users/David/Desktop/Projet_Marc/Code/UART.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister UART:UART1\|Emetteur:emetteur1\|eightBitRegister:RTD " "Elaborating entity \"eightBitRegister\" for hierarchy \"UART:UART1\|Emetteur:emetteur1\|eightBitRegister:RTD\"" {  } { { "Emetteur.vhd" "RTD" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Emetteur.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitRegister.vhd(40) " "Verilog HDL or VHDL warning at eightBitRegister.vhd(40): object \"int_notValue\" assigned a value but never read" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitRegister.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449288092216 "|ControleurUART|UART:UART1|Emetteur:emetteur1|eightBitRegister:RTD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitShiftRegister_emetteur UART:UART1\|Emetteur:emetteur1\|eightBitShiftRegister_emetteur:RDTD " "Elaborating entity \"eightBitShiftRegister_emetteur\" for hierarchy \"UART:UART1\|Emetteur:emetteur1\|eightBitShiftRegister_emetteur:RDTD\"" {  } { { "Emetteur.vhd" "RDTD" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Emetteur.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitShiftRegister_emetteur.vhd(43) " "Verilog HDL or VHDL warning at eightBitShiftRegister_emetteur.vhd(43): object \"int_notValue\" assigned a value but never read" {  } { { "eightBitShiftRegister_emetteur.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister_emetteur.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449288092245 "|ControleurUART|UART:UART1|Emetteur:emetteur1|eightBitShiftRegister_emetteur:RDTD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2R1 UART:UART1\|Emetteur:emetteur1\|eightBitShiftRegister_emetteur:RDTD\|enARdFF_2R1:bit7 " "Elaborating entity \"enARdFF_2R1\" for hierarchy \"UART:UART1\|Emetteur:emetteur1\|eightBitShiftRegister_emetteur:RDTD\|enARdFF_2R1:bit7\"" {  } { { "eightBitShiftRegister_emetteur.vhd" "bit7" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister_emetteur.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmetteurControl UART:UART1\|Emetteur:emetteur1\|EmetteurControl:control_emetteur " "Elaborating entity \"EmetteurControl\" for hierarchy \"UART:UART1\|Emetteur:emetteur1\|EmetteurControl:control_emetteur\"" {  } { { "Emetteur.vhd" "control_emetteur" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Emetteur.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Recepteur UART:UART1\|Recepteur:recepteur1 " "Elaborating entity \"Recepteur\" for hierarchy \"UART:UART1\|Recepteur:recepteur1\"" {  } { { "UART.vhd" "recepteur1" { Text "C:/Users/David/Desktop/Projet_Marc/Code/UART.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitShiftRegister UART:UART1\|Recepteur:recepteur1\|eightBitShiftRegister:RDRD " "Elaborating entity \"eightBitShiftRegister\" for hierarchy \"UART:UART1\|Recepteur:recepteur1\|eightBitShiftRegister:RDRD\"" {  } { { "Recepteur.vhd" "RDRD" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Recepteur.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitShiftRegister.vhd(40) " "Verilog HDL or VHDL warning at eightBitShiftRegister.vhd(40): object \"int_notValue\" assigned a value but never read" {  } { { "eightBitShiftRegister.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449288092330 "|ControleurUART|UART:UART1|Recepteur:recepteur1|eightBitShiftRegister:RDRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecepteurControl UART:UART1\|Recepteur:recepteur1\|RecepteurControl:ControleurRecepteur " "Elaborating entity \"RecepteurControl\" for hierarchy \"UART:UART1\|Recepteur:recepteur1\|RecepteurControl:ControleurRecepteur\"" {  } { { "Recepteur.vhd" "ControleurRecepteur" { Text "C:/Users/David/Desktop/Projet_Marc/Code/Recepteur.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VitesseDeBaud UART:UART1\|VitesseDeBaud:vitesseDeBaud1 " "Elaborating entity \"VitesseDeBaud\" for hierarchy \"UART:UART1\|VitesseDeBaud:vitesseDeBaud1\"" {  } { { "UART.vhd" "vitesseDeBaud1" { Text "C:/Users/David/Desktop/Projet_Marc/Code/UART.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div41 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41 " "Elaborating entity \"clk_div41\" for hierarchy \"UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\"" {  } { { "VitesseDeBaud.vhd" "div41" { Text "C:/Users/David/Desktop/Projet_Marc/Code/VitesseDeBaud.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div256 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256 " "Elaborating entity \"clk_div256\" for hierarchy \"UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\"" {  } { { "VitesseDeBaud.vhd" "div256" { Text "C:/Users/David/Desktop/Projet_Marc/Code/VitesseDeBaud.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div2 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2 " "Elaborating entity \"clk_div2\" for hierarchy \"UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\"" {  } { { "clk_div256.vhd" "div2" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div256.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightToOneMux UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux " "Elaborating entity \"eightToOneMux\" for hierarchy \"UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\"" {  } { { "VitesseDeBaud.vhd" "mux" { Text "C:/Users/David/Desktop/Projet_Marc/Code/VitesseDeBaud.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449288092423 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o " "Found clock multiplexer UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449288092730 "|ControleurUART|UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth " "Found clock multiplexer UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449288092730 "|ControleurUART|UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth " "Found clock multiplexer UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449288092730 "|ControleurUART|UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth " "Found clock multiplexer UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449288092730 "|ControleurUART|UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth " "Found clock multiplexer UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449288092730 "|ControleurUART|UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth " "Found clock multiplexer UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449288092730 "|ControleurUART|UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth " "Found clock multiplexer UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o~synth" {  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449288092730 "|ControleurUART|UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1449288092730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449288093417 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RecepteurControl.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/RecepteurControl.vhd" 82 -1 0 } } { "endArdFF_2R1.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/endArdFF_2R1.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449288093626 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449288093627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449288094317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449288094317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449288094390 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449288094390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449288094390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449288094390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449288094451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 23:01:34 2015 " "Processing ended: Fri Dec 04 23:01:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449288094451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449288094451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449288094451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449288094451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449288096438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449288096439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 23:01:35 2015 " "Processing started: Fri Dec 04 23:01:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449288096439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449288096439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449288096439 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449288096769 ""}
{ "Info" "0" "" "Project  = UART" {  } {  } 0 0 "Project  = UART" 0 0 "Fitter" 0 0 1449288096770 ""}
{ "Info" "0" "" "Revision = UART" {  } {  } 0 0 "Revision = UART" 0 0 "Fitter" 0 0 1449288096771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1449288096962 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449288096973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449288097054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449288097054 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449288097199 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449288097229 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449288098347 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449288098347 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449288098347 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449288098350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449288098350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449288098350 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449288098350 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 21 " "No exact pin location assignment(s) for 8 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[0\] " "Pin i_Feu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[0] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[1\] " "Pin i_Feu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[1] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[2\] " "Pin i_Feu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[2] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[3\] " "Pin i_Feu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[3] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[4\] " "Pin i_Feu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[4] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[5\] " "Pin i_Feu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[5] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[6\] " "Pin i_Feu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[6] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Feu\[7\] " "Pin i_Feu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_Feu[7] } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_Feu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449288098517 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1449288098517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449288098688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449288098689 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o  from: datac  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288098700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~0  from: datac  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288098700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~1  from: datac  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288098700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~2  from: datac  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288098700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~3  from: datac  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288098700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~4  from: datac  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288098700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~5  from: datac  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288098700 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1449288098700 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449288098704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node i_clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449288098734 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clock" } } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449288098734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o  " "Automatically promoted node UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|eightToOneMux:mux\|o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449288098735 ""}  } { { "eightToOneMux.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:UART1|VitesseDeBaud:vitesseDeBaud1|eightToOneMux:mux|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449288098735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "Automatically promoted node UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449288098736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk~0 " "Destination node UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk~0" {  } { { "clk_div2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div2.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:UART1|VitesseDeBaud:vitesseDeBaud1|clk_div256:div8|clk_div2:div8|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449288098736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449288098736 ""}  } { { "clk_div2.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/clk_div2.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:UART1|VitesseDeBaud:vitesseDeBaud1|clk_div256:div8|clk_div2:div8|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449288098736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_resetBar (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node i_resetBar (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449288098737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:UART1\|Recepteur:recepteur1\|RecepteurControl:ControleurRecepteur\|process_3~0 " "Destination node UART:UART1\|Recepteur:recepteur1\|RecepteurControl:ControleurRecepteur\|process_3~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:UART1|Recepteur:recepteur1|RecepteurControl:ControleurRecepteur|process_3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449288098737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:UART1\|Recepteur:recepteur1\|RecepteurControl:ControleurRecepteur\|process_2~0 " "Destination node UART:UART1\|Recepteur:recepteur1\|RecepteurControl:ControleurRecepteur\|process_2~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:UART1|Recepteur:recepteur1|RecepteurControl:ControleurRecepteur|process_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449288098737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:UART1\|Emetteur:emetteur1\|EmetteurControl:control_emetteur\|process_2~0 " "Destination node UART:UART1\|Emetteur:emetteur1\|EmetteurControl:control_emetteur\|process_2~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:UART1|Emetteur:emetteur1|EmetteurControl:control_emetteur|process_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449288098737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449288098737 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_resetBar } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_resetBar" } } } } { "ControleurUART.vhd" "" { Text "C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_resetBar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449288098737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449288098853 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449288098854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449288098854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449288098856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449288098857 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449288098857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449288098857 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449288098858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449288098982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449288098983 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449288098983 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 8 0 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1449288098987 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1449288098987 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1449288098987 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 50 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449288098990 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1449288098990 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1449288098990 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD1\[0\] " "Node \"BCD1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD1\[1\] " "Node \"BCD1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD1\[2\] " "Node \"BCD1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD1\[3\] " "Node \"BCD1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD1\[4\] " "Node \"BCD1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD1\[5\] " "Node \"BCD1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD1\[6\] " "Node \"BCD1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD2\[0\] " "Node \"BCD2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD2\[1\] " "Node \"BCD2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD2\[2\] " "Node \"BCD2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD2\[3\] " "Node \"BCD2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD2\[4\] " "Node \"BCD2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD2\[5\] " "Node \"BCD2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCD2\[6\] " "Node \"BCD2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCD2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSC_MAX\[0\] " "Node \"MSC_MAX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSC_MAX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSC_MAX\[1\] " "Node \"MSC_MAX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSC_MAX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSC_MAX\[2\] " "Node \"MSC_MAX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSC_MAX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSC_MAX\[3\] " "Node \"MSC_MAX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSC_MAX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSTL\[0\] " "Node \"MSTL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSTL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSTL\[1\] " "Node \"MSTL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSTL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSTL\[2\] " "Node \"MSTL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSTL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSCS " "Node \"SSCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSC_MAX\[0\] " "Node \"SSC_MAX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSC_MAX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSC_MAX\[1\] " "Node \"SSC_MAX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSC_MAX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSC_MAX\[2\] " "Node \"SSC_MAX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSC_MAX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSC_MAX\[3\] " "Node \"SSC_MAX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSC_MAX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSTL\[0\] " "Node \"SSTL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSTL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSTL\[1\] " "Node \"SSTL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSTL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSTL\[2\] " "Node \"SSTL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSTL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449288099006 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449288099006 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449288099009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449288100952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449288101219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449288101232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449288103559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449288103559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449288103699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "C:/Users/David/Desktop/Projet_Marc/Code/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449288105286 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449288105286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449288105860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449288105862 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449288105862 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.14 " "Total time spent on timing analysis during the Fitter is 2.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449288105874 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449288105877 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[0\] 0 " "Pin \"o_sortie\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[1\] 0 " "Pin \"o_sortie\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[2\] 0 " "Pin \"o_sortie\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[3\] 0 " "Pin \"o_sortie\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[4\] 0 " "Pin \"o_sortie\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[5\] 0 " "Pin \"o_sortie\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[6\] 0 " "Pin \"o_sortie\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sortie\[7\] 0 " "Pin \"o_sortie\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449288105886 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449288105886 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449288106040 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449288106087 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449288106242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449288106733 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449288106887 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449288106888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Desktop/Projet_Marc/Code/output_files/UART.fit.smsg " "Generated suppressed messages file C:/Users/David/Desktop/Projet_Marc/Code/output_files/UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449288107031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449288107310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 23:01:47 2015 " "Processing ended: Fri Dec 04 23:01:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449288107310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449288107310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449288107310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449288107310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449288108707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449288108707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 23:01:48 2015 " "Processing started: Fri Dec 04 23:01:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449288108707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449288108707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449288108708 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449288110908 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449288111024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449288112081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 23:01:52 2015 " "Processing ended: Fri Dec 04 23:01:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449288112081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449288112081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449288112081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449288112081 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449288112784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449288113867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449288113868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 23:01:53 2015 " "Processing started: Fri Dec 04 23:01:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449288113868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449288113868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART -c UART " "Command: quartus_sta UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449288113868 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449288114178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449288114496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449288114549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449288114549 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449288114692 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449288114692 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clock i_clock " "create_clock -period 1.000 -name i_clock i_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selBaud\[0\] selBaud\[0\] " "create_clock -period 1.000 -name selBaud\[0\] selBaud\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " "create_clock -period 1.000 -name UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114694 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~0  from: datad  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~1  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~2  from: datab  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~3  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~4  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~5  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114699 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449288114699 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449288114704 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449288114719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449288114750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.481 " "Worst-case setup slack is -5.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.481      -152.506 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -5.481      -152.506 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.957      -136.786 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -4.957      -136.786 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.689      -128.746 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -4.689      -128.746 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.727       -99.886 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -3.727       -99.886 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091       -80.806 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -3.091       -80.806 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448       -61.516 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -2.448       -61.516 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.371       -59.206 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -2.371       -59.206 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702       -39.136 selBaud\[0\]  " "   -1.702       -39.136 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858       -11.284 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "   -0.858       -11.284 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784        -4.579 i_clock  " "   -0.784        -4.579 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz  " "    0.950         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk  " "    0.951         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk  " "    1.087         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288114757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.228 " "Worst-case hold slack is -7.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.228      -113.824 selBaud\[0\]  " "   -7.228      -113.824 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.066       -83.696 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -6.066       -83.696 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.989       -80.485 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -5.989       -80.485 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.346       -61.238 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -5.346       -61.238 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.710       -41.963 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -4.710       -41.963 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.748       -12.489 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -3.748       -12.489 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.480        -6.019 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -3.480        -6.019 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956        -3.642 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -2.956        -3.642 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817        -0.817 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk  " "   -0.817        -0.817 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681        -0.681 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk  " "   -0.681        -0.681 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680        -0.680 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz  " "   -0.680        -0.680 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141         0.000 i_clock  " "    0.141         0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "    0.391         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288114773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.442 " "Worst-case recovery slack is -5.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.442       -27.200 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -5.442       -27.200 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.918       -24.580 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -4.918       -24.580 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.650       -23.240 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -4.650       -23.240 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.688       -18.430 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -3.688       -18.430 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052       -15.250 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -3.052       -15.250 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409       -12.035 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -2.409       -12.035 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.332       -11.650 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -2.332       -11.650 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663        -8.305 selBaud\[0\]  " "   -1.663        -8.305 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807        -3.228 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "   -0.807        -3.228 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288114779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.668 " "Worst-case removal slack is -2.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668       -13.325 selBaud\[0\]  " "   -2.668       -13.325 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675        -8.360 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -1.675        -8.360 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598        -7.975 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -1.598        -7.975 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955        -4.760 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -0.955        -4.760 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319        -1.580 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -0.319        -1.580 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "    0.643         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "    0.911         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "    1.435         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "    1.577         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288114786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -135.372 selBaud\[0\]  " "   -1.380      -135.372 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 i_clock  " "   -1.380        -9.380 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "   -0.500       -26.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk  " "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk  " "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz  " "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288114791 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449288115961 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449288115965 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288115988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~0  from: datad  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288115988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~1  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288115988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~2  from: datab  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288115988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~3  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288115988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~4  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288115988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UART1\|vitesseDeBaud1\|mux\|o~5  from: dataa  to: combout " "Cell: UART1\|vitesseDeBaud1\|mux\|o~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449288115988 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449288115988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449288116014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.292 " "Worst-case setup slack is -2.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292       -62.560 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -2.292       -62.560 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093       -56.590 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -2.093       -56.590 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970       -52.900 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -1.970       -52.900 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561       -40.630 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -1.561       -40.630 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307       -33.010 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -1.307       -33.010 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989       -23.470 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -0.989       -23.470 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817       -18.310 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -0.817       -18.310 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.872 selBaud\[0\]  " "   -0.500        -8.872 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "    0.066         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 i_clock  " "    0.140         0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz  " "    0.772         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk  " "    0.774         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk  " "    0.841         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288116036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.599 " "Worst-case hold slack is -3.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.599       -52.013 selBaud\[0\]  " "   -3.599       -52.013 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.153       -39.387 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -3.153       -39.387 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981       -34.518 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -2.981       -34.518 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663       -24.592 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -2.663       -24.592 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409       -16.922 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -2.409       -16.922 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000        -4.599 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -2.000        -4.599 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.877        -2.429 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -1.877        -2.429 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.678        -2.072 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -1.678        -2.072 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461        -0.461 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk  " "   -0.461        -0.461 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394        -0.394 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk  " "   -0.394        -0.394 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392        -0.392 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz  " "   -0.392        -0.392 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.022 i_clock  " "   -0.022        -0.022 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "    0.215         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288116073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.317 " "Worst-case recovery slack is -2.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317       -11.575 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -2.317       -11.575 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118       -10.580 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -2.118       -10.580 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995        -9.965 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -1.995        -9.965 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586        -7.920 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -1.586        -7.920 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332        -6.650 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -1.332        -6.650 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014        -5.060 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -1.014        -5.060 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -4.200 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -0.842        -4.200 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525        -2.615 selBaud\[0\]  " "   -0.525        -2.615 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "    0.074         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288116103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.110 " "Worst-case removal slack is -1.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110        -5.535 selBaud\[0\]  " "   -1.110        -5.535 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704        -3.505 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -0.704        -3.505 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -2.645 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -0.532        -2.645 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214        -1.055 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -0.214        -1.055 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "    0.040         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "    0.449         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "    0.572         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "    0.771         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "    0.806         0.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288116131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -78.570 selBaud\[0\]  " "   -1.380       -78.570 selBaud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 i_clock  " "   -1.380        -9.380 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div128\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div16\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div32\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div64\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk  " "   -0.500       -32.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div256\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk  " "   -0.500       -26.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk  " "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div2\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk  " "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div256:div8\|clk_div2:div4\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz  " "   -0.500        -1.000 UART:UART1\|VitesseDeBaud:vitesseDeBaud1\|clk_div41:div41\|clock_614KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449288116161 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449288118165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449288119157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449288119157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449288119655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 23:01:59 2015 " "Processing ended: Fri Dec 04 23:01:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449288119655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449288119655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449288119655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449288119655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449288121610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449288121611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 23:02:01 2015 " "Processing started: Fri Dec 04 23:02:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449288121611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449288121611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449288121611 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "UART.vho\", \"UART_fast.vho UART_vhd.sdo UART_vhd_fast.sdo C:/Users/David/Desktop/Projet_Marc/Code/simulation/modelsim/ simulation " "Generated files \"UART.vho\", \"UART_fast.vho\", \"UART_vhd.sdo\" and \"UART_vhd_fast.sdo\" in directory \"C:/Users/David/Desktop/Projet_Marc/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1449288122508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449288122592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 23:02:02 2015 " "Processing ended: Fri Dec 04 23:02:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449288122592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449288122592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449288122592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449288122592 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus II Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449288123379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449288559820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449288559821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 23:09:19 2015 " "Processing started: Fri Dec 04 23:09:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449288559821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1449288559821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp UART -c UART --netlist_type=sgate " "Command: quartus_rpp UART -c UART --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1449288559821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449288560029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 23:09:20 2015 " "Processing ended: Fri Dec 04 23:09:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449288560029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449288560029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449288560029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1449288560029 ""}
