/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [17:0] celloutsig_1_15z;
  reg [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_13z[2] ? celloutsig_0_12z[0] : celloutsig_0_11z[4];
  assign celloutsig_0_29z = celloutsig_0_16z[2] ? celloutsig_0_27z[0] : celloutsig_0_12z[2];
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_0_17z = ~celloutsig_0_3z;
  assign celloutsig_0_5z = ~((celloutsig_0_4z[4] | celloutsig_0_4z[14]) & celloutsig_0_0z);
  assign celloutsig_0_32z = ~((celloutsig_0_0z | celloutsig_0_14z) & (celloutsig_0_20z | celloutsig_0_30z[0]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z[9] | celloutsig_0_0z) & (celloutsig_0_4z[5] | celloutsig_0_2z[3]));
  assign celloutsig_0_20z = ~((celloutsig_0_8z | celloutsig_0_18z) & (celloutsig_0_11z[2] | celloutsig_0_0z));
  assign celloutsig_0_33z = celloutsig_0_13z[2] ^ celloutsig_0_29z;
  assign celloutsig_0_10z = celloutsig_0_2z[4] ^ celloutsig_0_0z;
  assign celloutsig_0_18z = celloutsig_0_2z[2] ^ celloutsig_0_0z;
  assign celloutsig_0_19z = { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_0z } == celloutsig_0_16z[4:2];
  assign celloutsig_0_37z = in_data[37:14] >= { celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_2z[8:3], celloutsig_0_6z } >= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[152:147] && in_data[124:119];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z } && celloutsig_0_4z[11:9];
  assign celloutsig_0_0z = ! in_data[66:64];
  assign celloutsig_0_24z = ! celloutsig_0_23z[11:0];
  assign celloutsig_1_8z = { celloutsig_1_6z[8], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } * celloutsig_1_7z[4:0];
  assign celloutsig_0_9z = { celloutsig_0_4z[7:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } * { in_data[80:70], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_3z ? { 1'h1, celloutsig_0_0z, celloutsig_0_6z } : celloutsig_0_4z[14:12];
  assign celloutsig_0_13z = celloutsig_0_0z ? { celloutsig_0_2z[0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z } : { celloutsig_0_11z[5:3], celloutsig_0_7z };
  assign celloutsig_0_16z = in_data[11] ? { celloutsig_0_15z[2:0], celloutsig_0_0z, celloutsig_0_0z } : celloutsig_0_9z[8:4];
  assign celloutsig_1_4z = celloutsig_1_2z[6:1] != celloutsig_1_2z[7:2];
  assign celloutsig_0_41z = - { celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_21z };
  assign celloutsig_0_4z = - in_data[14:0];
  assign celloutsig_1_15z = - { in_data[113:110], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_23z = - { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_30z = - in_data[15:11];
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_2z[7:3] };
  assign celloutsig_0_31z = | { in_data[65:61], celloutsig_0_5z };
  assign celloutsig_0_42z = | { celloutsig_0_9z[10:1], celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_37z };
  assign celloutsig_1_14z = celloutsig_1_8z[4] & celloutsig_1_1z;
  assign celloutsig_0_26z = celloutsig_0_4z[10] & celloutsig_0_7z;
  assign celloutsig_0_43z = ^ { celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = ^ { celloutsig_1_15z[16:8], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_8z = ^ { celloutsig_0_2z[7:0], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[24:15] >> in_data[34:25];
  assign celloutsig_1_2z = { in_data[126:120], celloutsig_1_0z } <<< { in_data[171:169], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[181], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } <<< in_data[179:168];
  assign celloutsig_1_6z = { celloutsig_1_3z[7], celloutsig_1_3z } <<< { celloutsig_1_3z[9:3], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_11z[4:1], celloutsig_0_5z } <<< { celloutsig_0_11z[3:1], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_2z[6:0], celloutsig_1_4z, celloutsig_1_5z } >>> { celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_22z = { celloutsig_0_4z[6:4], celloutsig_0_8z } >>> celloutsig_0_16z[4:1];
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_19z } >>> { celloutsig_0_4z[10:8], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_18z = { in_data[108:105], celloutsig_1_14z, celloutsig_1_13z };
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_10z = ~((celloutsig_1_8z[2] & celloutsig_1_5z) | (in_data[111] & celloutsig_1_7z[4]));
  assign celloutsig_1_13z = ~((celloutsig_1_2z[2] & celloutsig_1_1z) | (celloutsig_1_7z[0] & celloutsig_1_4z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[0] & celloutsig_0_2z[4]) | (celloutsig_0_0z & celloutsig_0_2z[9]));
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
