===============================================================================
Module : jk_ff
===============================================================================
SCORE   LINE        COND           TOGGLE        ASSERT     
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7 

Source File(s) : 

/home/eda/examples/coverage/new_urg_html/new_urg_test1/test.v

Module self-instances :

SCORE   LINE        COND           TOGGLE        ASSERT      NAME         
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  tb_jk_ff.ff1 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  tb_jk_ff.ff2 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  tb_jk_ff.ff3 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  tb_jk_ff.ff4 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  tb_jk_ff.ff5 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  tb_jk_ff.ff6 



-------------------------------------------------------------------------------
Line Coverage for Module : jk_ff

             Line No.   Total   Covered  Percent
TOTAL                        7        7   100.00
ALWAYS             13        3        3   100.00
INITIAL            49        0        0
ALWAYS             55        4        4   100.00

12                      always @(posedge clock) begin
13         1/1          	if( !reset )
14         1/1          		Q <= 1'b0;
15                      	else
16         1/1          		Q <= (J & ~Q) | (~K & Q);
17                      end
18                      //coverage name assign1
19                      assign Qbar = ~Q; 
20                      
21                      covergroup cg @(posedge clock);
22                      
23                      cp_jk: coverpoint ({J,K})
24                      {
25                      	bins jk_3 = {[0:3]};
26                      	bins jk3 = { 0, 1, 2, 3 };
27                      }
28                      cp_q: coverpoint (Q)
29                      {
30                      	bins q_1 = {0,1};
31                      	bins q1 = {[0:1]};
32                      }
33                      cp_1: coverpoint ({J,K,Q});
34                      cp_2: coverpoint $countones ({J,K,Q});
35                      cp_3: coverpoint ( J && Q );
36                      cp_4: coverpoint ( J || Q );
37                      cp_5: coverpoint ({J,K,Q});
38                      cp_6: coverpoint ({J,K,Q});
39                      cp_7: coverpoint $countones ({J,K,Q});
40                      cp_8: coverpoint ( J && Q );
41                      cp_9: coverpoint ( J || Q );
42                      cp_10: coverpoint $countones ({J,K,Q});
43                      cp_11: coverpoint ( J && Q );
44                      cp_12: coverpoint ( J || Q );
45                      option.per_instance = 1;
46                      
47                      endgroup
48                      
49                      initial begin 
50                      cg cgi1 = new;
51                      cg cgi2 = new;
52                      end
53                      
54                      always @(posedge clock) begin //: B1
55                      	IA1: assert ( (J == Q) && (J == ~K) );
56                      	IA2: assert #0 ( (J == Q) && (J == ~K) );
57                      	IA3: assert final ( (J == Q) && (J == ~K) );
58                      
59         1/1          	CA1: assert property (p1);
60         1/1          	CA2: assert property (p2);
61         1/1          	CA3: cover property (p1);
62         1/1          	CA4: assume property (p2);

-------------------------------------------------------------------------------
Toggle Coverage for Module : jk_ff
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         OUTPUT    
Qbar  Yes    Yes         Yes         OUTPUT    
J     No     No          Yes         INPUT     
K     Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
Assert Coverage for Module : jk_ff
                 Total Attempted Percent Succeeded/Matched Percent 
Assertions       6     6         100.00  3                 50.00   
Cover properties 1     1         100.00  0                 0.00    
Cover sequences  0     0                 0                         
Total            7     7         100.00  3                 42.86   



-------------------------------------------------------------------------------

Assertion Details

Name Attempts Real Successes Failures Incomplete 
CA1  72       0              0        0          
CA2  72       0              0        0          
CA4  72       0              0        0          
IA1  72       18             54       0          
IA2  72       18             54       0          
IA3  72       18             54       0          


-------------------------------------------------------------------------------

Cover Directives for Properties: Details

Name Attempts Matches Incomplete 
CA3  72       0       0          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff1
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE        ASSERT     
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7 


Instance's subtree :

SCORE   LINE          COND           TOGGLE        ASSERT     
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7 


Module : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME  
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  jk_ff 


Parent : 

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 


Subtrees :

SCORE   LINE        COND           TOGGLE      ASSERT         NAME  
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff5 



-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff1

             Line No.   Total   Covered  Percent
TOTAL                        7        7   100.00
ALWAYS             13        3        3   100.00
INITIAL            49        0        0
ALWAYS             55        4        4   100.00

12                      always @(posedge clock) begin
13         1/1          	if( !reset )
14         1/1          		Q <= 1'b0;
15                      	else
16         1/1          		Q <= (J & ~Q) | (~K & Q);
17                      end
18                      //coverage name assign1
19                      assign Qbar = ~Q; 
20                      
21                      covergroup cg @(posedge clock);
22                      
23                      cp_jk: coverpoint ({J,K})
24                      {
25                      	bins jk_3 = {[0:3]};
26                      	bins jk3 = { 0, 1, 2, 3 };
27                      }
28                      cp_q: coverpoint (Q)
29                      {
30                      	bins q_1 = {0,1};
31                      	bins q1 = {[0:1]};
32                      }
33                      cp_1: coverpoint ({J,K,Q});
34                      cp_2: coverpoint $countones ({J,K,Q});
35                      cp_3: coverpoint ( J && Q );
36                      cp_4: coverpoint ( J || Q );
37                      cp_5: coverpoint ({J,K,Q});
38                      cp_6: coverpoint ({J,K,Q});
39                      cp_7: coverpoint $countones ({J,K,Q});
40                      cp_8: coverpoint ( J && Q );
41                      cp_9: coverpoint ( J || Q );
42                      cp_10: coverpoint $countones ({J,K,Q});
43                      cp_11: coverpoint ( J && Q );
44                      cp_12: coverpoint ( J || Q );
45                      option.per_instance = 1;
46                      
47                      endgroup
48                      
49                      initial begin 
50                      cg cgi1 = new;
51                      cg cgi2 = new;
52                      end
53                      
54                      always @(posedge clock) begin //: B1
55                      	IA1: assert ( (J == Q) && (J == ~K) );
56                      	IA2: assert #0 ( (J == Q) && (J == ~K) );
57                      	IA3: assert final ( (J == Q) && (J == ~K) );
58                      
59         1/1          	CA1: assert property (p1);
60         1/1          	CA2: assert property (p2);
61         1/1          	CA3: cover property (p1);
62         1/1          	CA4: assume property (p2);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff1
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         OUTPUT    
Qbar  Yes    Yes         Yes         OUTPUT    
J     No     No          Yes         INPUT     
K     Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
Assert Coverage for Instance : tb_jk_ff.ff1
                 Total Attempted Percent Succeeded/Matched Percent 
Assertions       6     6         100.00  3                 50.00   
Cover properties 1     1         100.00  0                 0.00    
Cover sequences  0     0                 0                         
Total            7     7         100.00  3                 42.86   



-------------------------------------------------------------------------------

Assertion Details

Name Attempts Real Successes Failures Incomplete 
CA1  12       0              0        0          
CA2  12       0              0        0          
CA4  12       0              0        0          
IA1  12       3              9        0          
IA2  12       3              9        0          
IA3  12       3              9        0          


-------------------------------------------------------------------------------

Cover Directives for Properties: Details

Name Attempts Matches Incomplete 
CA3  12       0       0          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff2
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE        ASSERT     
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7 


Instance's subtree :

SCORE   LINE          COND           TOGGLE        ASSERT     
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7 


Module : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME  
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  jk_ff 


Parent : 

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 


Subtrees :

SCORE   LINE        COND           TOGGLE      ASSERT         NAME  
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff5 



-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff2

             Line No.   Total   Covered  Percent
TOTAL                        7        7   100.00
ALWAYS             13        3        3   100.00
INITIAL            49        0        0
ALWAYS             55        4        4   100.00

12                      always @(posedge clock) begin
13         1/1          	if( !reset )
14         1/1          		Q <= 1'b0;
15                      	else
16         1/1          		Q <= (J & ~Q) | (~K & Q);
17                      end
18                      //coverage name assign1
19                      assign Qbar = ~Q; 
20                      
21                      covergroup cg @(posedge clock);
22                      
23                      cp_jk: coverpoint ({J,K})
24                      {
25                      	bins jk_3 = {[0:3]};
26                      	bins jk3 = { 0, 1, 2, 3 };
27                      }
28                      cp_q: coverpoint (Q)
29                      {
30                      	bins q_1 = {0,1};
31                      	bins q1 = {[0:1]};
32                      }
33                      cp_1: coverpoint ({J,K,Q});
34                      cp_2: coverpoint $countones ({J,K,Q});
35                      cp_3: coverpoint ( J && Q );
36                      cp_4: coverpoint ( J || Q );
37                      cp_5: coverpoint ({J,K,Q});
38                      cp_6: coverpoint ({J,K,Q});
39                      cp_7: coverpoint $countones ({J,K,Q});
40                      cp_8: coverpoint ( J && Q );
41                      cp_9: coverpoint ( J || Q );
42                      cp_10: coverpoint $countones ({J,K,Q});
43                      cp_11: coverpoint ( J && Q );
44                      cp_12: coverpoint ( J || Q );
45                      option.per_instance = 1;
46                      
47                      endgroup
48                      
49                      initial begin 
50                      cg cgi1 = new;
51                      cg cgi2 = new;
52                      end
53                      
54                      always @(posedge clock) begin //: B1
55                      	IA1: assert ( (J == Q) && (J == ~K) );
56                      	IA2: assert #0 ( (J == Q) && (J == ~K) );
57                      	IA3: assert final ( (J == Q) && (J == ~K) );
58                      
59         1/1          	CA1: assert property (p1);
60         1/1          	CA2: assert property (p2);
61         1/1          	CA3: cover property (p1);
62         1/1          	CA4: assume property (p2);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff2
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         OUTPUT    
Qbar  Yes    Yes         Yes         OUTPUT    
J     No     No          Yes         INPUT     
K     Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
Assert Coverage for Instance : tb_jk_ff.ff2
                 Total Attempted Percent Succeeded/Matched Percent 
Assertions       6     6         100.00  3                 50.00   
Cover properties 1     1         100.00  0                 0.00    
Cover sequences  0     0                 0                         
Total            7     7         100.00  3                 42.86   



-------------------------------------------------------------------------------

Assertion Details

Name Attempts Real Successes Failures Incomplete 
CA1  12       0              0        0          
CA2  12       0              0        0          
CA4  12       0              0        0          
IA1  12       3              9        0          
IA2  12       3              9        0          
IA3  12       3              9        0          


-------------------------------------------------------------------------------

Cover Directives for Properties: Details

Name Attempts Matches Incomplete 
CA3  12       0       0          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff3
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE        ASSERT     
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7 


Instance's subtree :

SCORE   LINE          COND           TOGGLE        ASSERT     
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7 


Module : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME  
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  jk_ff 


Parent : 

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 


Subtrees :

SCORE   LINE        COND           TOGGLE      ASSERT         NAME  
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff5 



-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff3

             Line No.   Total   Covered  Percent
TOTAL                        7        7   100.00
ALWAYS             13        3        3   100.00
INITIAL            49        0        0
ALWAYS             55        4        4   100.00

12                      always @(posedge clock) begin
13         1/1          	if( !reset )
14         1/1          		Q <= 1'b0;
15                      	else
16         1/1          		Q <= (J & ~Q) | (~K & Q);
17                      end
18                      //coverage name assign1
19                      assign Qbar = ~Q; 
20                      
21                      covergroup cg @(posedge clock);
22                      
23                      cp_jk: coverpoint ({J,K})
24                      {
25                      	bins jk_3 = {[0:3]};
26                      	bins jk3 = { 0, 1, 2, 3 };
27                      }
28                      cp_q: coverpoint (Q)
29                      {
30                      	bins q_1 = {0,1};
31                      	bins q1 = {[0:1]};
32                      }
33                      cp_1: coverpoint ({J,K,Q});
34                      cp_2: coverpoint $countones ({J,K,Q});
35                      cp_3: coverpoint ( J && Q );
36                      cp_4: coverpoint ( J || Q );
37                      cp_5: coverpoint ({J,K,Q});
38                      cp_6: coverpoint ({J,K,Q});
39                      cp_7: coverpoint $countones ({J,K,Q});
40                      cp_8: coverpoint ( J && Q );
41                      cp_9: coverpoint ( J || Q );
42                      cp_10: coverpoint $countones ({J,K,Q});
43                      cp_11: coverpoint ( J && Q );
44                      cp_12: coverpoint ( J || Q );
45                      option.per_instance = 1;
46                      
47                      endgroup
48                      
49                      initial begin 
50                      cg cgi1 = new;
51                      cg cgi2 = new;
52                      end
53                      
54                      always @(posedge clock) begin //: B1
55                      	IA1: assert ( (J == Q) && (J == ~K) );
56                      	IA2: assert #0 ( (J == Q) && (J == ~K) );
57                      	IA3: assert final ( (J == Q) && (J == ~K) );
58                      
59         1/1          	CA1: assert property (p1);
60         1/1          	CA2: assert property (p2);
61         1/1          	CA3: cover property (p1);
62         1/1          	CA4: assume property (p2);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff3
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         OUTPUT    
Qbar  Yes    Yes         Yes         OUTPUT    
J     No     No          Yes         INPUT     
K     Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
Assert Coverage for Instance : tb_jk_ff.ff3
                 Total Attempted Percent Succeeded/Matched Percent 
Assertions       6     6         100.00  3                 50.00   
Cover properties 1     1         100.00  0                 0.00    
Cover sequences  0     0                 0                         
Total            7     7         100.00  3                 42.86   



-------------------------------------------------------------------------------

Assertion Details

Name Attempts Real Successes Failures Incomplete 
CA1  12       0              0        0          
CA2  12       0              0        0          
CA4  12       0              0        0          
IA1  12       3              9        0          
IA2  12       3              9        0          
IA3  12       3              9        0          


-------------------------------------------------------------------------------

Cover Directives for Properties: Details

Name Attempts Matches Incomplete 
CA3  12       0       0          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff4
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE        ASSERT     
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7 


Instance's subtree :

SCORE   LINE          COND           TOGGLE        ASSERT     
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7 


Module : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME  
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  jk_ff 


Parent : 

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 


Subtrees :

SCORE   LINE        COND           TOGGLE      ASSERT         NAME  
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff5 



-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff4

             Line No.   Total   Covered  Percent
TOTAL                        7        7   100.00
ALWAYS             13        3        3   100.00
INITIAL            49        0        0
ALWAYS             55        4        4   100.00

12                      always @(posedge clock) begin
13         1/1          	if( !reset )
14         1/1          		Q <= 1'b0;
15                      	else
16         1/1          		Q <= (J & ~Q) | (~K & Q);
17                      end
18                      //coverage name assign1
19                      assign Qbar = ~Q; 
20                      
21                      covergroup cg @(posedge clock);
22                      
23                      cp_jk: coverpoint ({J,K})
24                      {
25                      	bins jk_3 = {[0:3]};
26                      	bins jk3 = { 0, 1, 2, 3 };
27                      }
28                      cp_q: coverpoint (Q)
29                      {
30                      	bins q_1 = {0,1};
31                      	bins q1 = {[0:1]};
32                      }
33                      cp_1: coverpoint ({J,K,Q});
34                      cp_2: coverpoint $countones ({J,K,Q});
35                      cp_3: coverpoint ( J && Q );
36                      cp_4: coverpoint ( J || Q );
37                      cp_5: coverpoint ({J,K,Q});
38                      cp_6: coverpoint ({J,K,Q});
39                      cp_7: coverpoint $countones ({J,K,Q});
40                      cp_8: coverpoint ( J && Q );
41                      cp_9: coverpoint ( J || Q );
42                      cp_10: coverpoint $countones ({J,K,Q});
43                      cp_11: coverpoint ( J && Q );
44                      cp_12: coverpoint ( J || Q );
45                      option.per_instance = 1;
46                      
47                      endgroup
48                      
49                      initial begin 
50                      cg cgi1 = new;
51                      cg cgi2 = new;
52                      end
53                      
54                      always @(posedge clock) begin //: B1
55                      	IA1: assert ( (J == Q) && (J == ~K) );
56                      	IA2: assert #0 ( (J == Q) && (J == ~K) );
57                      	IA3: assert final ( (J == Q) && (J == ~K) );
58                      
59         1/1          	CA1: assert property (p1);
60         1/1          	CA2: assert property (p2);
61         1/1          	CA3: cover property (p1);
62         1/1          	CA4: assume property (p2);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff4
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         OUTPUT    
Qbar  Yes    Yes         Yes         OUTPUT    
J     No     No          Yes         INPUT     
K     Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
Assert Coverage for Instance : tb_jk_ff.ff4
                 Total Attempted Percent Succeeded/Matched Percent 
Assertions       6     6         100.00  3                 50.00   
Cover properties 1     1         100.00  0                 0.00    
Cover sequences  0     0                 0                         
Total            7     7         100.00  3                 42.86   



-------------------------------------------------------------------------------

Assertion Details

Name Attempts Real Successes Failures Incomplete 
CA1  12       0              0        0          
CA2  12       0              0        0          
CA4  12       0              0        0          
IA1  12       3              9        0          
IA2  12       3              9        0          
IA3  12       3              9        0          


-------------------------------------------------------------------------------

Cover Directives for Properties: Details

Name Attempts Matches Incomplete 
CA3  12       0       0          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff5
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE        ASSERT     
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7 


Instance's subtree :

SCORE   LINE          COND           TOGGLE        ASSERT     
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7 


Module : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME  
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  jk_ff 


Parent : 

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 


Subtrees :

SCORE   LINE        COND           TOGGLE      ASSERT         NAME  
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff5 



-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff5

             Line No.   Total   Covered  Percent
TOTAL                        7        7   100.00
ALWAYS             13        3        3   100.00
INITIAL            49        0        0
ALWAYS             55        4        4   100.00

12                      always @(posedge clock) begin
13         1/1          	if( !reset )
14         1/1          		Q <= 1'b0;
15                      	else
16         1/1          		Q <= (J & ~Q) | (~K & Q);
17                      end
18                      //coverage name assign1
19                      assign Qbar = ~Q; 
20                      
21                      covergroup cg @(posedge clock);
22                      
23                      cp_jk: coverpoint ({J,K})
24                      {
25                      	bins jk_3 = {[0:3]};
26                      	bins jk3 = { 0, 1, 2, 3 };
27                      }
28                      cp_q: coverpoint (Q)
29                      {
30                      	bins q_1 = {0,1};
31                      	bins q1 = {[0:1]};
32                      }
33                      cp_1: coverpoint ({J,K,Q});
34                      cp_2: coverpoint $countones ({J,K,Q});
35                      cp_3: coverpoint ( J && Q );
36                      cp_4: coverpoint ( J || Q );
37                      cp_5: coverpoint ({J,K,Q});
38                      cp_6: coverpoint ({J,K,Q});
39                      cp_7: coverpoint $countones ({J,K,Q});
40                      cp_8: coverpoint ( J && Q );
41                      cp_9: coverpoint ( J || Q );
42                      cp_10: coverpoint $countones ({J,K,Q});
43                      cp_11: coverpoint ( J && Q );
44                      cp_12: coverpoint ( J || Q );
45                      option.per_instance = 1;
46                      
47                      endgroup
48                      
49                      initial begin 
50                      cg cgi1 = new;
51                      cg cgi2 = new;
52                      end
53                      
54                      always @(posedge clock) begin //: B1
55                      	IA1: assert ( (J == Q) && (J == ~K) );
56                      	IA2: assert #0 ( (J == Q) && (J == ~K) );
57                      	IA3: assert final ( (J == Q) && (J == ~K) );
58                      
59         1/1          	CA1: assert property (p1);
60         1/1          	CA2: assert property (p2);
61         1/1          	CA3: cover property (p1);
62         1/1          	CA4: assume property (p2);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff5
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         OUTPUT    
Qbar  Yes    Yes         Yes         OUTPUT    
J     No     No          Yes         INPUT     
K     Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
Assert Coverage for Instance : tb_jk_ff.ff5
                 Total Attempted Percent Succeeded/Matched Percent 
Assertions       6     6         100.00  3                 50.00   
Cover properties 1     1         100.00  0                 0.00    
Cover sequences  0     0                 0                         
Total            7     7         100.00  3                 42.86   



-------------------------------------------------------------------------------

Assertion Details

Name Attempts Real Successes Failures Incomplete 
CA1  12       0              0        0          
CA2  12       0              0        0          
CA4  12       0              0        0          
IA1  12       3              9        0          
IA2  12       3              9        0          
IA3  12       3              9        0          


-------------------------------------------------------------------------------

Cover Directives for Properties: Details

Name Attempts Matches Incomplete 
CA3  12       0       0          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff6
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE        ASSERT     
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7 


Instance's subtree :

SCORE   LINE          COND           TOGGLE        ASSERT     
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7 


Module : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME  
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  jk_ff 


Parent : 

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 


Subtrees :

SCORE   LINE        COND           TOGGLE      ASSERT         NAME  
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d_ff5 



-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff6

             Line No.   Total   Covered  Percent
TOTAL                        7        7   100.00
ALWAYS             13        3        3   100.00
INITIAL            49        0        0
ALWAYS             55        4        4   100.00

12                      always @(posedge clock) begin
13         1/1          	if( !reset )
14         1/1          		Q <= 1'b0;
15                      	else
16         1/1          		Q <= (J & ~Q) | (~K & Q);
17                      end
18                      //coverage name assign1
19                      assign Qbar = ~Q; 
20                      
21                      covergroup cg @(posedge clock);
22                      
23                      cp_jk: coverpoint ({J,K})
24                      {
25                      	bins jk_3 = {[0:3]};
26                      	bins jk3 = { 0, 1, 2, 3 };
27                      }
28                      cp_q: coverpoint (Q)
29                      {
30                      	bins q_1 = {0,1};
31                      	bins q1 = {[0:1]};
32                      }
33                      cp_1: coverpoint ({J,K,Q});
34                      cp_2: coverpoint $countones ({J,K,Q});
35                      cp_3: coverpoint ( J && Q );
36                      cp_4: coverpoint ( J || Q );
37                      cp_5: coverpoint ({J,K,Q});
38                      cp_6: coverpoint ({J,K,Q});
39                      cp_7: coverpoint $countones ({J,K,Q});
40                      cp_8: coverpoint ( J && Q );
41                      cp_9: coverpoint ( J || Q );
42                      cp_10: coverpoint $countones ({J,K,Q});
43                      cp_11: coverpoint ( J && Q );
44                      cp_12: coverpoint ( J || Q );
45                      option.per_instance = 1;
46                      
47                      endgroup
48                      
49                      initial begin 
50                      cg cgi1 = new;
51                      cg cgi2 = new;
52                      end
53                      
54                      always @(posedge clock) begin //: B1
55                      	IA1: assert ( (J == Q) && (J == ~K) );
56                      	IA2: assert #0 ( (J == Q) && (J == ~K) );
57                      	IA3: assert final ( (J == Q) && (J == ~K) );
58                      
59         1/1          	CA1: assert property (p1);
60         1/1          	CA2: assert property (p2);
61         1/1          	CA3: cover property (p1);
62         1/1          	CA4: assume property (p2);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff6
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         OUTPUT    
Qbar  Yes    Yes         Yes         OUTPUT    
J     No     No          Yes         INPUT     
K     Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
Assert Coverage for Instance : tb_jk_ff.ff6
                 Total Attempted Percent Succeeded/Matched Percent 
Assertions       6     6         100.00  3                 50.00   
Cover properties 1     1         100.00  0                 0.00    
Cover sequences  0     0                 0                         
Total            7     7         100.00  3                 42.86   



-------------------------------------------------------------------------------

Assertion Details

Name Attempts Real Successes Failures Incomplete 
CA1  12       0              0        0          
CA2  12       0              0        0          
CA4  12       0              0        0          
IA1  12       3              9        0          
IA2  12       3              9        0          
IA3  12       3              9        0          


-------------------------------------------------------------------------------

Cover Directives for Properties: Details

Name Attempts Matches Incomplete 
CA3  12       0       0          


===============================================================================
Module : tb_jk_ff
===============================================================================
SCORE   LINE          COND           TOGGLE        ASSERT        
 95.83  100.00 68/68  --     --       91.67 11/12  --     --     

Source File(s) : 

/home/eda/examples/coverage/new_urg_html/new_urg_test1/test.v

Module self-instances :

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 



-------------------------------------------------------------------------------
Line Coverage for Module : tb_jk_ff

             Line No.   Total   Covered  Percent
TOTAL                       68       68   100.00
INITIAL           115       68       68   100.00

114                     initial begin
115        1/1          	#0
116        2/2          	reset=1'b0; clock=1'b0;
117        1/1          if( $test$plusargs("TST1")) begin
118        1/1          	#10
119        2/2           	reset=1'b0; clock=1'b1;
120        3/3          	#10 clock=0; reset=1'b1;
121        4/4          	#10 J=1'b0; K=1'b0; clock=1; //Clock-data race
122        2/2          	#10  clock=0;
123        4/4          	#10 J=1'b0; K=1'b1; clock=1;
124        2/2          	#10 clock=0;
125        4/4          	#10 J=1'b1; K=1'b0; clock=1;
126        2/2          	#10 clock=0;
127        4/4          	#10 J=1'b1; K=1'b1; clock=1;
128        2/2          	#10 clock=0;
129        3/3          	#10 clock=1; reset=1'b0; //Clock-reset race
130        2/2          	#10 clock=0;
131        2/2          	#10 clock=1;
132        2/2          	#200 $finish;
133                     end
                        MISSING_ELSE
134        1/1          if( $test$plusargs("TST2")) begin
135        1/1          	#10
136        2/2           	reset=1'b0; clock=1'b1;
137        3/3          	#10 clock=0; reset=1'b1;
138        4/4          	#10 J=1'b0; K=1'b0; clock=1; //Clock-data race
139        2/2          	#10  clock=0;
140        4/4          	#10 J=1'b1; K=1'b0; clock=1;
141        2/2          	#10 clock=0;
142        2/2          	#10 clock=1;
143        2/2          	#10 clock=0;
144        2/2          	#10 clock=1;
145                     end
                   ==>  MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Module : tb_jk_ff
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          6  5  83.33  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         OUTPUT    
reset Yes    Yes         Yes         OUTPUT    
Q     Yes    Yes         Yes         INPUT     
Qbar  Yes    Yes         Yes         INPUT     
J     No     No          Yes         OUTPUT    
K     Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff
===============================================================================

Instance :

SCORE   LINE          COND           TOGGLE        ASSERT        
 95.83  100.00 68/68  --     --       91.67 11/12  --     --     


Instance's subtree :

SCORE   LINE            COND           TOGGLE          ASSERT       
 80.23  100.00 200/200  --     --       97.84 317/324   42.86 18/42 


Module : 

SCORE   LINE          COND           TOGGLE        ASSERT         NAME     
 95.83  100.00 68/68  --     --       91.67 11/12  --     --      tb_jk_ff 


Parent : 

none
----------------


Subtrees :

SCORE   LINE          COND           TOGGLE        ASSERT      NAME 
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7  ff1  
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7  ff2  
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7  ff3  
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7  ff4  
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7  ff5  
 80.31  100.00 22/22  --     --       98.08 51/52   42.86 3/7  ff6  



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : d
===============================================================================
SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     

Source File(s) : 

/home/eda/examples/coverage/new_urg_html/new_urg_test1/test.v

Module self-instances :

SCORE   LINE        COND           TOGGLE      ASSERT         NAME               
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff1.d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff1.d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff1.d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff1.d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff1.d_ff5 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff2.d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff2.d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff2.d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff2.d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff2.d_ff5 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff3.d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff3.d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff3.d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff3.d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff3.d_ff5 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff4.d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff4.d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff4.d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff4.d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff4.d_ff5 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff5.d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff5.d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff5.d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff5.d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff5.d_ff5 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff6.d_ff1 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff6.d_ff2 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff6.d_ff3 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff6.d_ff4 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      tb_jk_ff.ff6.d_ff5 



-------------------------------------------------------------------------------
Line Coverage for Module : d

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Module : d
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff1.d_ff1
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff1  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff1.d_ff1

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff1.d_ff1
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff1.d_ff2
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff1  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff1.d_ff2

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff1.d_ff2
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff1.d_ff3
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff1  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff1.d_ff3

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff1.d_ff3
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff1.d_ff4
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff1  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff1.d_ff4

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff1.d_ff4
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff1.d_ff5
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff1  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff1.d_ff5

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff1.d_ff5
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff2.d_ff1
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff2  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff2.d_ff1

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff2.d_ff1
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff2.d_ff2
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff2  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff2.d_ff2

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff2.d_ff2
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff2.d_ff3
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff2  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff2.d_ff3

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff2.d_ff3
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff2.d_ff4
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff2  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff2.d_ff4

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff2.d_ff4
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff2.d_ff5
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff2  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff2.d_ff5

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff2.d_ff5
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff3.d_ff1
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff3  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff3.d_ff1

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff3.d_ff1
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff3.d_ff2
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff3  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff3.d_ff2

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff3.d_ff2
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff3.d_ff3
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff3  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff3.d_ff3

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff3.d_ff3
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff3.d_ff4
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff3  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff3.d_ff4

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff3.d_ff4
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff3.d_ff5
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff3  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff3.d_ff5

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff3.d_ff5
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff4.d_ff1
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff4  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff4.d_ff1

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff4.d_ff1
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff4.d_ff2
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff4  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff4.d_ff2

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff4.d_ff2
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff4.d_ff3
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff4  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff4.d_ff3

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff4.d_ff3
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff4.d_ff4
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff4  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff4.d_ff4

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff4.d_ff4
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff4.d_ff5
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff4  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff4.d_ff5

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff4.d_ff5
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff5.d_ff1
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff5  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff5.d_ff1

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff5.d_ff1
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff5.d_ff2
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff5  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff5.d_ff2

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff5.d_ff2
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff5.d_ff3
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff5  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff5.d_ff3

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff5.d_ff3
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff5.d_ff4
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff5  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff5.d_ff4

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff5.d_ff4
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff5.d_ff5
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff5  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff5.d_ff5

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff5.d_ff5
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff6.d_ff1
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff6  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff6.d_ff1

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff6.d_ff1
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff6.d_ff2
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff6  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff6.d_ff2

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff6.d_ff2
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff6.d_ff3
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff6  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff6.d_ff3

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff6.d_ff3
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff6.d_ff4
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff6  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff6.d_ff4

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff6.d_ff4
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : tb_jk_ff.ff6.d_ff5
===============================================================================

Instance :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Instance's subtree :

SCORE   LINE        COND           TOGGLE      ASSERT        
100.00  100.00 3/3  --     --      100.00 8/8  --     --     


Module : 

SCORE   LINE        COND           TOGGLE      ASSERT         NAME 
100.00  100.00 3/3  --     --      100.00 8/8  --     --      d    


Parent : 

SCORE   LINE        COND           TOGGLE        ASSERT      NAME 
 78.17  100.00 7/7  --     --       91.67 11/12   42.86 3/7  ff6  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : tb_jk_ff.ff6.d_ff5

             Line No.   Total   Covered  Percent
TOTAL                        3        3   100.00
ALWAYS             91        3        3   100.00

90                      always @(posedge clock or negedge reset) begin
91         1/1          if(!reset)
92         1/1          	out <= 0;
93                      else 
94         1/1          	out <= Q;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : tb_jk_ff.ff6.d_ff5
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      8     8       100.00  
Total Bits 0->1 4     4       100.00  
Total Bits 1->0 4     4       100.00  

                          
Ports          3 3 100.00 
Port Bits      6 6 100.00 
Port Bits 0->1 3 3 100.00 
Port Bits 1->0 3 3 100.00 

                            
Signals          1 1 100.00 
Signal Bits      2 2 100.00 
Signal Bits 0->1 1 1 100.00 
Signal Bits 1->0 1 1 100.00 

Port Details
      Toggle Toggle 1->0 Toggle 0->1 Direction 
clock Yes    Yes         Yes         INPUT     
reset Yes    Yes         Yes         INPUT     
Q     Yes    Yes         Yes         INPUT     

Signal Details
    Toggle Toggle 1->0 Toggle 0->1 
out Yes    Yes         Yes         


