// Code your design here
//4 bit shift register using bhv modelling
module day7_shiftregister(clk,load,out,reset);
  input clk,load,reset;
  output reg[3:0] out;
  
  always@(posedge clk)
    begin
      if(reset)
        out<=4'b0000;
      else
       begin
         out[0]<=load;
         out[1]<=out[0];
         out[2]<=out[1];
         out[3]<=out[2];
       end
    end
endmodule

  
