
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                     Premise(F2)
	S3= ICache[addr]={16,4,rT,rD,0,sel}                         Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={16,4,rT,rD,0,sel}                          ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={16,4,rT,rD,0,sel}                               Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={16,4,rT,rD,0,sel}                        Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={16,4,rT,rD,0,sel}                        ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={16,4,rT,rD,0,sel}                                IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                    IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rT]=a                                              GPR-Hold(S4,S46)
	S48= CtrlA=0                                                Premise(F27)

ID	S49= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S50= PC.Out=addr+4                                          PC-Out(S35)
	S51= PC.CIA=addr                                            PC-Out(S36)
	S52= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S53= IR.Out={16,4,rT,rD,0,sel}                              IR-Out(S41)
	S54= IR.Out31_26=16                                         IR-Out(S41)
	S55= IR.Out25_21=4                                          IR-Out(S41)
	S56= IR.Out20_16=rT                                         IR-Out(S41)
	S57= IR.Out15_11=rD                                         IR-Out(S41)
	S58= IR.Out10_3=0                                           IR-Out(S41)
	S59= IR.Out2_0=sel                                          IR-Out(S41)
	S60= IR.Out31_26=>CU.Op                                     Premise(F43)
	S61= CU.Op=16                                               Path(S54,S60)
	S62= IR.Out25_21=>CU.IRFunc2                                Premise(F44)
	S63= CU.IRFunc2=4                                           Path(S55,S62)
	S64= IR.Out20_16=>GPR.RReg1                                 Premise(F45)
	S65= GPR.RReg1=rT                                           Path(S56,S64)
	S66= GPR.Rdata1=a                                           GPR-Read(S65,S47)
	S67= GPR.Rdata1=>A.In                                       Premise(F46)
	S68= A.In=a                                                 Path(S66,S67)
	S69= CtrlASIDIn=0                                           Premise(F47)
	S70= CtrlCP0=0                                              Premise(F48)
	S71= CP0[ASID]=pid                                          CP0-Hold(S29,S70)
	S72= CtrlEPCIn=0                                            Premise(F49)
	S73= CtrlExCodeIn=0                                         Premise(F50)
	S74= CtrlIMMU=0                                             Premise(F51)
	S75= CtrlPC=0                                               Premise(F52)
	S76= CtrlPCInc=0                                            Premise(F53)
	S77= PC[CIA]=addr                                           PC-Hold(S36,S76)
	S78= PC[Out]=addr+4                                         PC-Hold(S35,S75,S76)
	S79= CtrlIAddrReg=0                                         Premise(F54)
	S80= CtrlICache=0                                           Premise(F55)
	S81= ICache[addr]={16,4,rT,rD,0,sel}                        ICache-Hold(S39,S80)
	S82= CtrlIR=0                                               Premise(F56)
	S83= [IR]={16,4,rT,rD,0,sel}                                IR-Hold(S41,S82)
	S84= CtrlICacheReg=0                                        Premise(F57)
	S85= CtrlIMem=0                                             Premise(F58)
	S86= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                    IMem-Hold(S44,S85)
	S87= CtrlIRMux=0                                            Premise(F59)
	S88= CtrlGPR=0                                              Premise(F60)
	S89= GPR[rT]=a                                              GPR-Hold(S47,S88)
	S90= CtrlA=1                                                Premise(F61)
	S91= [A]=a                                                  A-Write(S68,S90)

EX	S92= CP0.ASID=pid                                           CP0-Read-ASID(S71)
	S93= PC.CIA=addr                                            PC-Out(S77)
	S94= PC.CIA31_28=addr[31:28]                                PC-Out(S77)
	S95= PC.Out=addr+4                                          PC-Out(S78)
	S96= IR.Out={16,4,rT,rD,0,sel}                              IR-Out(S83)
	S97= IR.Out31_26=16                                         IR-Out(S83)
	S98= IR.Out25_21=4                                          IR-Out(S83)
	S99= IR.Out20_16=rT                                         IR-Out(S83)
	S100= IR.Out15_11=rD                                        IR-Out(S83)
	S101= IR.Out10_3=0                                          IR-Out(S83)
	S102= IR.Out2_0=sel                                         IR-Out(S83)
	S103= A.Out=a                                               A-Out(S91)
	S104= A.Out1_0={a}[1:0]                                     A-Out(S91)
	S105= A.Out4_0={a}[4:0]                                     A-Out(S91)
	S106= IR.Out15_11=>CP0.WReg                                 Premise(F62)
	S107= CP0.WReg=rD                                           Path(S100,S106)
	S108= A.Out=>CP0.Wdata                                      Premise(F63)
	S109= CP0.Wdata=a                                           Path(S103,S108)
	S110= CtrlASIDIn=0                                          Premise(F64)
	S111= CtrlCP0=1                                             Premise(F65)
	S112= CP0[rD]=a                                             CP0-Write-Nomal(S107,S109,S111)
	S113= CtrlEPCIn=0                                           Premise(F66)
	S114= CtrlExCodeIn=0                                        Premise(F67)
	S115= CtrlIMMU=0                                            Premise(F68)
	S116= CtrlPC=0                                              Premise(F69)
	S117= CtrlPCInc=0                                           Premise(F70)
	S118= PC[CIA]=addr                                          PC-Hold(S77,S117)
	S119= PC[Out]=addr+4                                        PC-Hold(S78,S116,S117)
	S120= CtrlIAddrReg=0                                        Premise(F71)
	S121= CtrlICache=0                                          Premise(F72)
	S122= ICache[addr]={16,4,rT,rD,0,sel}                       ICache-Hold(S81,S121)
	S123= CtrlIR=0                                              Premise(F73)
	S124= [IR]={16,4,rT,rD,0,sel}                               IR-Hold(S83,S123)
	S125= CtrlICacheReg=0                                       Premise(F74)
	S126= CtrlIMem=0                                            Premise(F75)
	S127= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                   IMem-Hold(S86,S126)
	S128= CtrlIRMux=0                                           Premise(F76)
	S129= CtrlGPR=0                                             Premise(F77)
	S130= GPR[rT]=a                                             GPR-Hold(S89,S129)
	S131= CtrlA=0                                               Premise(F78)
	S132= [A]=a                                                 A-Hold(S91,S131)

MEM	S133= PC.CIA=addr                                           PC-Out(S118)
	S134= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S135= PC.Out=addr+4                                         PC-Out(S119)
	S136= IR.Out={16,4,rT,rD,0,sel}                             IR-Out(S124)
	S137= IR.Out31_26=16                                        IR-Out(S124)
	S138= IR.Out25_21=4                                         IR-Out(S124)
	S139= IR.Out20_16=rT                                        IR-Out(S124)
	S140= IR.Out15_11=rD                                        IR-Out(S124)
	S141= IR.Out10_3=0                                          IR-Out(S124)
	S142= IR.Out2_0=sel                                         IR-Out(S124)
	S143= A.Out=a                                               A-Out(S132)
	S144= A.Out1_0={a}[1:0]                                     A-Out(S132)
	S145= A.Out4_0={a}[4:0]                                     A-Out(S132)
	S146= CtrlASIDIn=0                                          Premise(F79)
	S147= CtrlCP0=0                                             Premise(F80)
	S148= CP0[rD]=a                                             CP0-Hold(S112,S147)
	S149= CtrlEPCIn=0                                           Premise(F81)
	S150= CtrlExCodeIn=0                                        Premise(F82)
	S151= CtrlIMMU=0                                            Premise(F83)
	S152= CtrlPC=0                                              Premise(F84)
	S153= CtrlPCInc=0                                           Premise(F85)
	S154= PC[CIA]=addr                                          PC-Hold(S118,S153)
	S155= PC[Out]=addr+4                                        PC-Hold(S119,S152,S153)
	S156= CtrlIAddrReg=0                                        Premise(F86)
	S157= CtrlICache=0                                          Premise(F87)
	S158= ICache[addr]={16,4,rT,rD,0,sel}                       ICache-Hold(S122,S157)
	S159= CtrlIR=0                                              Premise(F88)
	S160= [IR]={16,4,rT,rD,0,sel}                               IR-Hold(S124,S159)
	S161= CtrlICacheReg=0                                       Premise(F89)
	S162= CtrlIMem=0                                            Premise(F90)
	S163= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                   IMem-Hold(S127,S162)
	S164= CtrlIRMux=0                                           Premise(F91)
	S165= CtrlGPR=0                                             Premise(F92)
	S166= GPR[rT]=a                                             GPR-Hold(S130,S165)
	S167= CtrlA=0                                               Premise(F93)
	S168= [A]=a                                                 A-Hold(S132,S167)

MEM(DMMU1)	S169= PC.CIA=addr                                           PC-Out(S154)
	S170= PC.CIA31_28=addr[31:28]                               PC-Out(S154)
	S171= PC.Out=addr+4                                         PC-Out(S155)
	S172= IR.Out={16,4,rT,rD,0,sel}                             IR-Out(S160)
	S173= IR.Out31_26=16                                        IR-Out(S160)
	S174= IR.Out25_21=4                                         IR-Out(S160)
	S175= IR.Out20_16=rT                                        IR-Out(S160)
	S176= IR.Out15_11=rD                                        IR-Out(S160)
	S177= IR.Out10_3=0                                          IR-Out(S160)
	S178= IR.Out2_0=sel                                         IR-Out(S160)
	S179= A.Out=a                                               A-Out(S168)
	S180= A.Out1_0={a}[1:0]                                     A-Out(S168)
	S181= A.Out4_0={a}[4:0]                                     A-Out(S168)
	S182= CtrlASIDIn=0                                          Premise(F94)
	S183= CtrlCP0=0                                             Premise(F95)
	S184= CP0[rD]=a                                             CP0-Hold(S148,S183)
	S185= CtrlEPCIn=0                                           Premise(F96)
	S186= CtrlExCodeIn=0                                        Premise(F97)
	S187= CtrlIMMU=0                                            Premise(F98)
	S188= CtrlPC=0                                              Premise(F99)
	S189= CtrlPCInc=0                                           Premise(F100)
	S190= PC[CIA]=addr                                          PC-Hold(S154,S189)
	S191= PC[Out]=addr+4                                        PC-Hold(S155,S188,S189)
	S192= CtrlIAddrReg=0                                        Premise(F101)
	S193= CtrlICache=0                                          Premise(F102)
	S194= ICache[addr]={16,4,rT,rD,0,sel}                       ICache-Hold(S158,S193)
	S195= CtrlIR=0                                              Premise(F103)
	S196= [IR]={16,4,rT,rD,0,sel}                               IR-Hold(S160,S195)
	S197= CtrlICacheReg=0                                       Premise(F104)
	S198= CtrlIMem=0                                            Premise(F105)
	S199= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                   IMem-Hold(S163,S198)
	S200= CtrlIRMux=0                                           Premise(F106)
	S201= CtrlGPR=0                                             Premise(F107)
	S202= GPR[rT]=a                                             GPR-Hold(S166,S201)
	S203= CtrlA=0                                               Premise(F108)
	S204= [A]=a                                                 A-Hold(S168,S203)

MEM(DMMU2)	S205= PC.CIA=addr                                           PC-Out(S190)
	S206= PC.CIA31_28=addr[31:28]                               PC-Out(S190)
	S207= PC.Out=addr+4                                         PC-Out(S191)
	S208= IR.Out={16,4,rT,rD,0,sel}                             IR-Out(S196)
	S209= IR.Out31_26=16                                        IR-Out(S196)
	S210= IR.Out25_21=4                                         IR-Out(S196)
	S211= IR.Out20_16=rT                                        IR-Out(S196)
	S212= IR.Out15_11=rD                                        IR-Out(S196)
	S213= IR.Out10_3=0                                          IR-Out(S196)
	S214= IR.Out2_0=sel                                         IR-Out(S196)
	S215= A.Out=a                                               A-Out(S204)
	S216= A.Out1_0={a}[1:0]                                     A-Out(S204)
	S217= A.Out4_0={a}[4:0]                                     A-Out(S204)
	S218= CtrlASIDIn=0                                          Premise(F109)
	S219= CtrlCP0=0                                             Premise(F110)
	S220= CP0[rD]=a                                             CP0-Hold(S184,S219)
	S221= CtrlEPCIn=0                                           Premise(F111)
	S222= CtrlExCodeIn=0                                        Premise(F112)
	S223= CtrlIMMU=0                                            Premise(F113)
	S224= CtrlPC=0                                              Premise(F114)
	S225= CtrlPCInc=0                                           Premise(F115)
	S226= PC[CIA]=addr                                          PC-Hold(S190,S225)
	S227= PC[Out]=addr+4                                        PC-Hold(S191,S224,S225)
	S228= CtrlIAddrReg=0                                        Premise(F116)
	S229= CtrlICache=0                                          Premise(F117)
	S230= ICache[addr]={16,4,rT,rD,0,sel}                       ICache-Hold(S194,S229)
	S231= CtrlIR=0                                              Premise(F118)
	S232= [IR]={16,4,rT,rD,0,sel}                               IR-Hold(S196,S231)
	S233= CtrlICacheReg=0                                       Premise(F119)
	S234= CtrlIMem=0                                            Premise(F120)
	S235= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                   IMem-Hold(S199,S234)
	S236= CtrlIRMux=0                                           Premise(F121)
	S237= CtrlGPR=0                                             Premise(F122)
	S238= GPR[rT]=a                                             GPR-Hold(S202,S237)
	S239= CtrlA=0                                               Premise(F123)
	S240= [A]=a                                                 A-Hold(S204,S239)

WB	S241= PC.CIA=addr                                           PC-Out(S226)
	S242= PC.CIA31_28=addr[31:28]                               PC-Out(S226)
	S243= PC.Out=addr+4                                         PC-Out(S227)
	S244= IR.Out={16,4,rT,rD,0,sel}                             IR-Out(S232)
	S245= IR.Out31_26=16                                        IR-Out(S232)
	S246= IR.Out25_21=4                                         IR-Out(S232)
	S247= IR.Out20_16=rT                                        IR-Out(S232)
	S248= IR.Out15_11=rD                                        IR-Out(S232)
	S249= IR.Out10_3=0                                          IR-Out(S232)
	S250= IR.Out2_0=sel                                         IR-Out(S232)
	S251= A.Out=a                                               A-Out(S240)
	S252= A.Out1_0={a}[1:0]                                     A-Out(S240)
	S253= A.Out4_0={a}[4:0]                                     A-Out(S240)
	S254= CtrlASIDIn=0                                          Premise(F124)
	S255= CtrlCP0=0                                             Premise(F125)
	S256= CP0[rD]=a                                             CP0-Hold(S220,S255)
	S257= CtrlEPCIn=0                                           Premise(F126)
	S258= CtrlExCodeIn=0                                        Premise(F127)
	S259= CtrlIMMU=0                                            Premise(F128)
	S260= CtrlPC=0                                              Premise(F129)
	S261= CtrlPCInc=0                                           Premise(F130)
	S262= PC[CIA]=addr                                          PC-Hold(S226,S261)
	S263= PC[Out]=addr+4                                        PC-Hold(S227,S260,S261)
	S264= CtrlIAddrReg=0                                        Premise(F131)
	S265= CtrlICache=0                                          Premise(F132)
	S266= ICache[addr]={16,4,rT,rD,0,sel}                       ICache-Hold(S230,S265)
	S267= CtrlIR=0                                              Premise(F133)
	S268= [IR]={16,4,rT,rD,0,sel}                               IR-Hold(S232,S267)
	S269= CtrlICacheReg=0                                       Premise(F134)
	S270= CtrlIMem=0                                            Premise(F135)
	S271= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                   IMem-Hold(S235,S270)
	S272= CtrlIRMux=0                                           Premise(F136)
	S273= CtrlGPR=0                                             Premise(F137)
	S274= GPR[rT]=a                                             GPR-Hold(S238,S273)
	S275= CtrlA=0                                               Premise(F138)
	S276= [A]=a                                                 A-Hold(S240,S275)

POST	S256= CP0[rD]=a                                             CP0-Hold(S220,S255)
	S262= PC[CIA]=addr                                          PC-Hold(S226,S261)
	S263= PC[Out]=addr+4                                        PC-Hold(S227,S260,S261)
	S266= ICache[addr]={16,4,rT,rD,0,sel}                       ICache-Hold(S230,S265)
	S268= [IR]={16,4,rT,rD,0,sel}                               IR-Hold(S232,S267)
	S271= IMem[{pid,addr}]={16,4,rT,rD,0,sel}                   IMem-Hold(S235,S270)
	S274= GPR[rT]=a                                             GPR-Hold(S238,S273)
	S276= [A]=a                                                 A-Hold(S240,S275)

