always @(posedge clk) begin
  if (reset) begin
    q <= 32'h1;
  end else begin
    q <= {q[31:2], q[31:2] ^ q[0]};
  end
endmodule