* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 1 2020 19:52:52

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2621/3520
Used Logic Tile: 362/440
Used IO Cell:    84/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1118
Fanout to Tile: 231

Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 356
Fanout to Tile: 101


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 1 0 0 1 0 0 0 0 0 8 8 2 8 1 8 5 0 0 0 0 0 0   
19|   0 0 0 0 0 7 1 0 7 8 1 8 8 8 8 8 8 8 0 0 0 0 1 0   
18|   0 0 0 0 7 6 7 7 8 8 8 8 8 8 8 8 8 8 0 0 0 1 0 1   
17|   1 0 0 0 8 8 8 8 8 8 8 8 8 2 8 8 8 8 8 2 0 1 3 3   
16|   0 0 8 0 8 8 8 8 8 8 8 5 8 8 8 8 2 8 8 0 0 1 1 1   
15|   0 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 0 4 1 1   
14|   8 8 7 0 8 8 7 8 7 8 8 8 8 8 8 7 7 8 7 5 0 6 5 2   
13|   7 8 8 0 8 8 8 7 8 8 8 6 7 8 8 8 7 6 7 1 0 5 7 8   
12|   8 8 8 0 8 8 8 8 8 8 8 7 8 8 8 8 8 8 8 8 0 8 1 1   
11|   8 8 8 0 8 8 8 8 7 8 8 8 8 8 8 8 7 8 8 8 0 8 8 8   
10|   8 8 8 0 8 8 8 8 8 8 8 7 8 8 7 8 8 8 3 8 0 8 8 8   
 9|   8 8 8 0 8 8 7 8 8 8 8 8 8 8 8 7 8 8 8 8 0 8 6 0   
 8|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 7 8 8 8 8 0 8 3 0   
 7|   7 8 7 0 8 8 8 8 8 8 8 8 8 8 8 7 8 8 7 8 0 7 8 0   
 6|   0 7 8 0 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 0   
 5|   0 0 8 0 8 7 8 7 8 8 8 8 8 8 8 8 8 8 8 6 0 0 8 0   
 4|   0 0 0 0 7 8 7 8 7 8 7 8 8 8 8 8 8 8 8 8 0 8 0 0   
 3|   0 0 0 0 0 8 1 8 8 7 8 8 8 8 8 7 8 8 8 0 0 0 0 0   
 2|   0 0 0 0 0 0 8 7 8 8 7 6 8 8 7 5 8 6 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 8 0 8 8 8 7 7 8 6 8 2 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.24

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  1  0  0  1  0  0  0  0  0 10 16  5 13  2 17 19  0  0  0  0  0  0    
19|     0  0  0  0  0  6  3  0 14 19  4 17 22 17 13 16 17 17  0  0  0  0  2  0    
18|     0  0  0  0 21 20 22 22 18 21 17 15 18 19 12 14 17 14  0  0  0  2  0  2    
17|     1  0  0  0 15 16 17 22 18 19 16 16 16  4 13 11 17 16 13  3  0  2  7  6    
16|     0  0 16  0 19 21 21 21 20 21 21 17 15 17 19 17  4 14 17  0  0  4  2  1    
15|     0 15 22  0 21 13 20 22 21 22 20 22 12 16 18 22 16 18 17 13  0 11  4  2    
14|    18 18 21  0 22 16 22 21 22 18 19 16 16 22 19 17 21 15  9  8  0 10  9  4    
13|    21 17 15  0 22 21 22 22 21 19 19 16 14 21 17 11 19 19 14  4  0 14 18 16    
12|    15 17 21  0 21 22 20 18 18 22 14 14 10 15 16 10 14 16 15 15  0 16  3  3    
11|    19 20 18  0 21 18 22 17 22 21 20 16 18 10 17 19 15 17 19 14  0 18 15 11    
10|    19 15 21  0 19 18 21 21 20 21 21 18 22 20 21 21 21 13  9 19  0 20 19 11    
 9|    19 20 17  0 19 19 21 18 21 22 22 22 22 13 15 21 22 21 18 18  0 18 13  0    
 8|    20 14 20  0 19 21 22 17 21 18 22 20 22 16 22 22 21 17 16 16  0 16  9  0    
 7|    20 22 22  0 22 22 17 21 18 21 21 21 21 19 21 22 16 21 22 16  0 21 16  0    
 6|     0 21 22  0 18 22 20 21 20 22 20 19 19 18 22 21 21 20 20 17  0 15 16  0    
 5|     0  0 17  0 21 22 20 22 19 17 17 22 22 20 21 17 17 19 20 20  0  0 16  0    
 4|     0  0  0  0 22 17 22 15 20 21 22 21 17 18 21 15 18 22 19 18  0 20  0  0    
 3|     0  0  0  0  0 19  4 20 18 17 20 18 18 19 17 21 16 16 21  0  0  0  0  0    
 2|     0  0  0  0  0  0 21 21 19 19 22 19 19 20 21 14 22 17  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0 16  0 18 15 14 18 14 20 17 17  7  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 17.08

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  1  0  0  1  0  0  0  0  0 28 23  6 28  2 24 19  0  0  0  0  0  0    
19|     0  0  0  0  0 23  3  0 25 27  4 32 24 23 25 28 24 32  0  0  0  0  2  0    
18|     0  0  0  0 27 24 28 28 32 26 30 28 26 27 30 29 24 32  0  0  0  2  0  2    
17|     1  0  0  0 31 26 28 32 31 29 31 31 29  4 23 30 23 23 24  5  0  2 10  8    
16|     0  0 32  0 28 28 30 28 26 28 28 18 28 28 28 26  4 27 23  0  0  4  2  1    
15|     0 32 29  0 28 31 31 30 32 29 31 29 23 28 26 25 16 28 24 23  0 13  4  2    
14|    32 28 27  0 29 32 26 26 25 24 29 31 32 32 29 27 28 29 13 14  0 22 12  4    
13|    26 29 31  0 29 28 30 28 26 31 30 21 14 32 24 16 19 22 14  4  0 15 23 16    
12|    30 31 31  0 31 31 28 29 29 26 27 21 26 20 22 19 23 27 28 26  0 29  3  3    
11|    30 30 32  0 29 30 29 30 27 28 28 31 24 25 31 29 25 24 26 26  0 29 29 23    
10|    28 32 31  0 31 32 29 29 27 27 30 24 30 27 26 31 29 18 12 26  0 28 32 26    
 9|    32 30 26  0 30 31 26 29 28 29 29 27 28 27 30 25 31 28 31 32  0 25 21  0    
 8|    28 30 32  0 28 31 29 26 31 26 29 29 26 29 26 26 32 32 32 29  0 29  9  0    
 7|    24 32 28  0 29 30 28 31 31 30 28 29 28 29 28 28 31 31 27 31  0 27 16  0    
 6|     0 27 30  0 30 27 26 28 29 30 28 27 31 25 27 30 31 29 29 31  0 31 16  0    
 5|     0  0 31  0 28 26 29 26 31 29 24 31 27 29 28 30 31 27 28 24  0  0 16  0    
 4|     0  0  0  0 26 31 26 31 25 30 28 31 31 30 30 30 32 27 32 31  0 29  0  0    
 3|     0  0  0  0  0 30  4 31 31 27 31 29 31 30 31 26 32 31 31  0  0  0  0  0    
 2|     0  0  0  0  0  0 31 25 30 30 28 21 29 27 26 20 29 21  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0 31  0 32 30 31 26 28 28 23 31  7  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 25.65

***** Run Time Info *****
Run Time:  2
