This Repository contains SystemVerilog implementation of RISC - V architecture for single cycle.
