Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 18 16:56:38 2024
| Host         : zjuer-xixi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IPCore_timing_summary_routed.rpt -pb IPCore_timing_summary_routed.pb -rpx IPCore_timing_summary_routed.rpx -warn_on_violation
| Design       : IPCore
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.026        0.000                      0                  360        0.120        0.000                      0                  360        1.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}       40.000          25.000          
  clk_out2_DCM_PLL  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_PLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       19.714        0.000                      0                  287        0.120        0.000                      0                  287       19.500        0.000                       0                   212  
  clk_out2_DCM_PLL        1.026        0.000                      0                   43        0.185        0.000                      0                   43        1.500        0.000                       0                    40  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCM_PLL  clk_out2_DCM_PLL        1.257        0.000                      0                   30        0.176        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       19.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.714ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_blue/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        20.137ns  (logic 4.674ns (23.211%)  route 15.463ns (76.789%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/Q
                         net (fo=190, routed)         4.347     2.372    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[7]
    SLICE_X149Y135       LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.496    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8_n_0
    SLICE_X149Y135       MUXF7 (Prop_muxf7_I1_O)      0.245     2.741 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.816     3.557    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X148Y136       LUT6 (Prop_lut6_I1_O)        0.298     3.855 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           1.562     5.417    sync_inst/spo[4]
    SLICE_X152Y152       LUT2 (Prop_lut2_I0_O)        0.153     5.570 r  sync_inst/TMDS_inst_i_20/O
                         net (fo=16, routed)          1.196     6.767    TMDS_inst/encode_blue/numbercnt_d_inst/blue_IBUF[4]
    SLICE_X155Y155       LUT6 (Prop_lut6_I1_O)        0.331     7.098 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3/O
                         net (fo=3, routed)           0.831     7.929    TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3_n_0
    SLICE_X152Y155       LUT3 (Prop_lut3_I2_O)        0.146     8.075 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[7]_i_5/O
                         net (fo=3, routed)           0.844     8.919    TMDS_inst/encode_blue/numbercnt_d_inst/num1d[0]
    SLICE_X154Y155       LUT6 (Prop_lut6_I3_O)        0.328     9.247 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[5]_i_2/O
                         net (fo=9, routed)           1.513    10.760    TMDS_inst/encode_blue/numbercnt_q_inst/blue[6]
    SLICE_X156Y159       LUT6 (Prop_lut6_I1_O)        0.124    10.884 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19/O
                         net (fo=1, routed)           0.161    11.045    TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19_n_0
    SLICE_X156Y159       LUT5 (Prop_lut5_I2_O)        0.124    11.169 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_9/O
                         net (fo=13, routed)          1.366    12.535    TMDS_inst/encode_blue/numbercnt_d_inst/blue[5]
    SLICE_X155Y156       LUT4 (Prop_lut4_I1_O)        0.124    12.659 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7/O
                         net (fo=5, routed)           1.251    13.910    TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7_n_0
    SLICE_X156Y157       LUT3 (Prop_lut3_I1_O)        0.154    14.064 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_1/O
                         net (fo=2, routed)           0.690    14.754    TMDS_inst/encode_blue/numbercnt_d_inst/cnt_reg[3]_4[1]
    SLICE_X156Y157       LUT3 (Prop_lut3_I0_O)        0.327    15.081 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_3/O
                         net (fo=1, routed)           0.000    15.081    TMDS_inst/encode_blue/numbercnt_d_inst_n_49
    SLICE_X156Y157       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.482 r  TMDS_inst/encode_blue/cnt0__23_carry/CO[3]
                         net (fo=1, routed)           0.000    15.482    TMDS_inst/encode_blue/cnt0__23_carry_n_0
    SLICE_X156Y158       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.816 r  TMDS_inst/encode_blue/cnt0__23_carry__0/O[1]
                         net (fo=1, routed)           0.886    16.701    TMDS_inst/encode_blue/numbercnt_d_inst/cnt00_in[5]
    SLICE_X155Y158       LUT6 (Prop_lut6_I3_O)        0.303    17.004 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt_carry__0_i_6/O
                         net (fo=1, routed)           0.000    17.004    TMDS_inst/encode_blue/numbercnt_d_inst_n_16
    SLICE_X155Y158       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.644 r  TMDS_inst/encode_blue/cnt_carry__0/O[3]
                         net (fo=1, routed)           0.000    17.644    TMDS_inst/encode_blue/cnt_carry__0_n_4
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.626    37.827    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[7]/C
                         clock pessimism             -0.437    37.391    
                         clock uncertainty           -0.095    37.296    
    SLICE_X155Y158       FDRE (Setup_fdre_C_D)        0.062    37.358    TMDS_inst/encode_blue/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         37.358    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                 19.714    

Slack (MET) :             19.774ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_blue/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        20.077ns  (logic 4.614ns (22.982%)  route 15.463ns (77.018%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/Q
                         net (fo=190, routed)         4.347     2.372    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[7]
    SLICE_X149Y135       LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.496    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8_n_0
    SLICE_X149Y135       MUXF7 (Prop_muxf7_I1_O)      0.245     2.741 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.816     3.557    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X148Y136       LUT6 (Prop_lut6_I1_O)        0.298     3.855 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           1.562     5.417    sync_inst/spo[4]
    SLICE_X152Y152       LUT2 (Prop_lut2_I0_O)        0.153     5.570 r  sync_inst/TMDS_inst_i_20/O
                         net (fo=16, routed)          1.196     6.767    TMDS_inst/encode_blue/numbercnt_d_inst/blue_IBUF[4]
    SLICE_X155Y155       LUT6 (Prop_lut6_I1_O)        0.331     7.098 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3/O
                         net (fo=3, routed)           0.831     7.929    TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3_n_0
    SLICE_X152Y155       LUT3 (Prop_lut3_I2_O)        0.146     8.075 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[7]_i_5/O
                         net (fo=3, routed)           0.844     8.919    TMDS_inst/encode_blue/numbercnt_d_inst/num1d[0]
    SLICE_X154Y155       LUT6 (Prop_lut6_I3_O)        0.328     9.247 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[5]_i_2/O
                         net (fo=9, routed)           1.513    10.760    TMDS_inst/encode_blue/numbercnt_q_inst/blue[6]
    SLICE_X156Y159       LUT6 (Prop_lut6_I1_O)        0.124    10.884 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19/O
                         net (fo=1, routed)           0.161    11.045    TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19_n_0
    SLICE_X156Y159       LUT5 (Prop_lut5_I2_O)        0.124    11.169 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_9/O
                         net (fo=13, routed)          1.366    12.535    TMDS_inst/encode_blue/numbercnt_d_inst/blue[5]
    SLICE_X155Y156       LUT4 (Prop_lut4_I1_O)        0.124    12.659 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7/O
                         net (fo=5, routed)           1.251    13.910    TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7_n_0
    SLICE_X156Y157       LUT3 (Prop_lut3_I1_O)        0.154    14.064 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_1/O
                         net (fo=2, routed)           0.690    14.754    TMDS_inst/encode_blue/numbercnt_d_inst/cnt_reg[3]_4[1]
    SLICE_X156Y157       LUT3 (Prop_lut3_I0_O)        0.327    15.081 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_3/O
                         net (fo=1, routed)           0.000    15.081    TMDS_inst/encode_blue/numbercnt_d_inst_n_49
    SLICE_X156Y157       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.482 r  TMDS_inst/encode_blue/cnt0__23_carry/CO[3]
                         net (fo=1, routed)           0.000    15.482    TMDS_inst/encode_blue/cnt0__23_carry_n_0
    SLICE_X156Y158       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.816 r  TMDS_inst/encode_blue/cnt0__23_carry__0/O[1]
                         net (fo=1, routed)           0.886    16.701    TMDS_inst/encode_blue/numbercnt_d_inst/cnt00_in[5]
    SLICE_X155Y158       LUT6 (Prop_lut6_I3_O)        0.303    17.004 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt_carry__0_i_6/O
                         net (fo=1, routed)           0.000    17.004    TMDS_inst/encode_blue/numbercnt_d_inst_n_16
    SLICE_X155Y158       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.584 r  TMDS_inst/encode_blue/cnt_carry__0/O[2]
                         net (fo=1, routed)           0.000    17.584    TMDS_inst/encode_blue/cnt_carry__0_n_5
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.626    37.827    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[6]/C
                         clock pessimism             -0.437    37.391    
                         clock uncertainty           -0.095    37.296    
    SLICE_X155Y158       FDRE (Setup_fdre_C_D)        0.062    37.358    TMDS_inst/encode_blue/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.358    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                 19.774    

Slack (MET) :             19.974ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_green/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 4.494ns (22.512%)  route 15.468ns (77.488%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 37.899 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/Q
                         net (fo=187, routed)         4.734     2.760    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[8]
    SLICE_X143Y144       LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.884    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8_n_0
    SLICE_X143Y144       MUXF7 (Prop_muxf7_I1_O)      0.245     3.129 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.724     3.852    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X145Y144       LUT6 (Prop_lut6_I1_O)        0.298     4.150 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           0.986     5.136    sync_inst/spo[10]
    SLICE_X155Y152       LUT2 (Prop_lut2_I0_O)        0.149     5.285 r  sync_inst/TMDS_inst_i_14/O
                         net (fo=20, routed)          1.828     7.113    TMDS_inst/encode_green/numbercnt_d_inst/green_IBUF[2]
    SLICE_X156Y161       LUT6 (Prop_lut6_I0_O)        0.332     7.445 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8/O
                         net (fo=1, routed)           0.861     8.305    TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8_n_0
    SLICE_X156Y162       LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_4/O
                         net (fo=5, routed)           1.129     9.558    TMDS_inst/encode_green/numbercnt_d_inst/num1d[1]
    SLICE_X157Y160       LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__0_carry_i_21/O
                         net (fo=10, routed)          1.039    10.721    TMDS_inst/encode_green/numbercnt_q_inst/green[4]_0
    SLICE_X158Y162       LUT5 (Prop_lut5_I3_O)        0.124    10.845 r  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__0_carry_i_11/O
                         net (fo=2, routed)           0.586    11.431    TMDS_inst/encode_green/numbercnt_q_inst/cnt_reg[3]_0
    SLICE_X159Y162       LUT3 (Prop_lut3_I2_O)        0.150    11.581 f  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__23_carry_i_9/O
                         net (fo=7, routed)           0.837    12.418    TMDS_inst/encode_green/numbercnt_d_inst/green[3]
    SLICE_X161Y162       LUT4 (Prop_lut4_I2_O)        0.326    12.744 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0/O
                         net (fo=5, routed)           1.122    13.866    TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0_n_0
    SLICE_X162Y163       LUT3 (Prop_lut3_I1_O)        0.153    14.019 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_1__0/O
                         net (fo=2, routed)           0.822    14.841    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[3]_2[1]
    SLICE_X162Y163       LUT3 (Prop_lut3_I0_O)        0.331    15.172 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_3__0/O
                         net (fo=1, routed)           0.000    15.172    TMDS_inst/encode_green/numbercnt_d_inst_n_39
    SLICE_X162Y163       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.548 r  TMDS_inst/encode_green/cnt0__23_carry/CO[3]
                         net (fo=1, routed)           0.000    15.548    TMDS_inst/encode_green/cnt0__23_carry_n_0
    SLICE_X162Y164       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.767 r  TMDS_inst/encode_green/cnt0__23_carry__0/O[0]
                         net (fo=1, routed)           0.802    16.569    TMDS_inst/encode_green/numbercnt_d_inst/O[0]
    SLICE_X161Y164       LUT6 (Prop_lut6_I3_O)        0.295    16.864 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    16.864    TMDS_inst/encode_green/numbercnt_d_inst_n_15
    SLICE_X161Y164       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.470 r  TMDS_inst/encode_green/cnt_carry__0/O[3]
                         net (fo=1, routed)           0.000    17.470    TMDS_inst/encode_green/cnt_carry__0_n_4
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.698    37.899    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[7]/C
                         clock pessimism             -0.423    37.477    
                         clock uncertainty           -0.095    37.382    
    SLICE_X161Y164       FDRE (Setup_fdre_C_D)        0.062    37.444    TMDS_inst/encode_green/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -17.470    
  -------------------------------------------------------------------
                         slack                                 19.974    

Slack (MET) :             20.024ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_green/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.913ns  (logic 4.295ns (21.569%)  route 15.618ns (78.431%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 37.899 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/Q
                         net (fo=187, routed)         4.734     2.760    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[8]
    SLICE_X143Y144       LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.884    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8_n_0
    SLICE_X143Y144       MUXF7 (Prop_muxf7_I1_O)      0.245     3.129 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.724     3.852    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X145Y144       LUT6 (Prop_lut6_I1_O)        0.298     4.150 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           0.986     5.136    sync_inst/spo[10]
    SLICE_X155Y152       LUT2 (Prop_lut2_I0_O)        0.149     5.285 r  sync_inst/TMDS_inst_i_14/O
                         net (fo=20, routed)          1.828     7.113    TMDS_inst/encode_green/numbercnt_d_inst/green_IBUF[2]
    SLICE_X156Y161       LUT6 (Prop_lut6_I0_O)        0.332     7.445 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8/O
                         net (fo=1, routed)           0.861     8.305    TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8_n_0
    SLICE_X156Y162       LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_4/O
                         net (fo=5, routed)           1.129     9.558    TMDS_inst/encode_green/numbercnt_d_inst/num1d[1]
    SLICE_X157Y160       LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__0_carry_i_21/O
                         net (fo=10, routed)          1.039    10.721    TMDS_inst/encode_green/numbercnt_q_inst/green[4]_0
    SLICE_X158Y162       LUT5 (Prop_lut5_I3_O)        0.124    10.845 r  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__0_carry_i_11/O
                         net (fo=2, routed)           0.586    11.431    TMDS_inst/encode_green/numbercnt_q_inst/cnt_reg[3]_0
    SLICE_X159Y162       LUT3 (Prop_lut3_I2_O)        0.150    11.581 f  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__23_carry_i_9/O
                         net (fo=7, routed)           0.837    12.418    TMDS_inst/encode_green/numbercnt_d_inst/green[3]
    SLICE_X161Y162       LUT4 (Prop_lut4_I2_O)        0.326    12.744 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0/O
                         net (fo=5, routed)           1.122    13.866    TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0_n_0
    SLICE_X162Y163       LUT3 (Prop_lut3_I1_O)        0.153    14.019 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_1__0/O
                         net (fo=2, routed)           0.822    14.841    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[3]_2[1]
    SLICE_X162Y163       LUT3 (Prop_lut3_I0_O)        0.331    15.172 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_3__0/O
                         net (fo=1, routed)           0.000    15.172    TMDS_inst/encode_green/numbercnt_d_inst_n_39
    SLICE_X162Y163       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.427 r  TMDS_inst/encode_green/cnt0__23_carry/O[3]
                         net (fo=1, routed)           0.951    16.378    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[1][3]
    SLICE_X161Y163       LUT6 (Prop_lut6_I3_O)        0.307    16.685 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt_carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.685    TMDS_inst/encode_green/numbercnt_d_inst_n_35
    SLICE_X161Y163       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.086 r  TMDS_inst/encode_green/cnt_carry/CO[3]
                         net (fo=1, routed)           0.000    17.086    TMDS_inst/encode_green/cnt_carry_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.420 r  TMDS_inst/encode_green/cnt_carry__0/O[1]
                         net (fo=1, routed)           0.000    17.420    TMDS_inst/encode_green/cnt_carry__0_n_6
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.698    37.899    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[5]/C
                         clock pessimism             -0.423    37.477    
                         clock uncertainty           -0.095    37.382    
    SLICE_X161Y164       FDRE (Setup_fdre_C_D)        0.062    37.444    TMDS_inst/encode_green/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 20.024    

Slack (MET) :             20.033ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_green/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.903ns  (logic 4.435ns (22.283%)  route 15.468ns (77.717%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 37.899 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/Q
                         net (fo=187, routed)         4.734     2.760    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[8]
    SLICE_X143Y144       LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.884    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8_n_0
    SLICE_X143Y144       MUXF7 (Prop_muxf7_I1_O)      0.245     3.129 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.724     3.852    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X145Y144       LUT6 (Prop_lut6_I1_O)        0.298     4.150 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           0.986     5.136    sync_inst/spo[10]
    SLICE_X155Y152       LUT2 (Prop_lut2_I0_O)        0.149     5.285 r  sync_inst/TMDS_inst_i_14/O
                         net (fo=20, routed)          1.828     7.113    TMDS_inst/encode_green/numbercnt_d_inst/green_IBUF[2]
    SLICE_X156Y161       LUT6 (Prop_lut6_I0_O)        0.332     7.445 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8/O
                         net (fo=1, routed)           0.861     8.305    TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8_n_0
    SLICE_X156Y162       LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_4/O
                         net (fo=5, routed)           1.129     9.558    TMDS_inst/encode_green/numbercnt_d_inst/num1d[1]
    SLICE_X157Y160       LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__0_carry_i_21/O
                         net (fo=10, routed)          1.039    10.721    TMDS_inst/encode_green/numbercnt_q_inst/green[4]_0
    SLICE_X158Y162       LUT5 (Prop_lut5_I3_O)        0.124    10.845 r  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__0_carry_i_11/O
                         net (fo=2, routed)           0.586    11.431    TMDS_inst/encode_green/numbercnt_q_inst/cnt_reg[3]_0
    SLICE_X159Y162       LUT3 (Prop_lut3_I2_O)        0.150    11.581 f  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__23_carry_i_9/O
                         net (fo=7, routed)           0.837    12.418    TMDS_inst/encode_green/numbercnt_d_inst/green[3]
    SLICE_X161Y162       LUT4 (Prop_lut4_I2_O)        0.326    12.744 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0/O
                         net (fo=5, routed)           1.122    13.866    TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0_n_0
    SLICE_X162Y163       LUT3 (Prop_lut3_I1_O)        0.153    14.019 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_1__0/O
                         net (fo=2, routed)           0.822    14.841    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[3]_2[1]
    SLICE_X162Y163       LUT3 (Prop_lut3_I0_O)        0.331    15.172 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_3__0/O
                         net (fo=1, routed)           0.000    15.172    TMDS_inst/encode_green/numbercnt_d_inst_n_39
    SLICE_X162Y163       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.548 r  TMDS_inst/encode_green/cnt0__23_carry/CO[3]
                         net (fo=1, routed)           0.000    15.548    TMDS_inst/encode_green/cnt0__23_carry_n_0
    SLICE_X162Y164       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.767 r  TMDS_inst/encode_green/cnt0__23_carry__0/O[0]
                         net (fo=1, routed)           0.802    16.569    TMDS_inst/encode_green/numbercnt_d_inst/O[0]
    SLICE_X161Y164       LUT6 (Prop_lut6_I3_O)        0.295    16.864 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    16.864    TMDS_inst/encode_green/numbercnt_d_inst_n_15
    SLICE_X161Y164       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.411 r  TMDS_inst/encode_green/cnt_carry__0/O[2]
                         net (fo=1, routed)           0.000    17.411    TMDS_inst/encode_green/cnt_carry__0_n_5
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.698    37.899    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[6]/C
                         clock pessimism             -0.423    37.477    
                         clock uncertainty           -0.095    37.382    
    SLICE_X161Y164       FDRE (Setup_fdre_C_D)        0.062    37.444    TMDS_inst/encode_green/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -17.411    
  -------------------------------------------------------------------
                         slack                                 20.033    

Slack (MET) :             20.127ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_blue/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.724ns  (logic 4.261ns (21.603%)  route 15.463ns (78.397%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/Q
                         net (fo=190, routed)         4.347     2.372    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[7]
    SLICE_X149Y135       LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.496    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8_n_0
    SLICE_X149Y135       MUXF7 (Prop_muxf7_I1_O)      0.245     2.741 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.816     3.557    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X148Y136       LUT6 (Prop_lut6_I1_O)        0.298     3.855 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           1.562     5.417    sync_inst/spo[4]
    SLICE_X152Y152       LUT2 (Prop_lut2_I0_O)        0.153     5.570 r  sync_inst/TMDS_inst_i_20/O
                         net (fo=16, routed)          1.196     6.767    TMDS_inst/encode_blue/numbercnt_d_inst/blue_IBUF[4]
    SLICE_X155Y155       LUT6 (Prop_lut6_I1_O)        0.331     7.098 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3/O
                         net (fo=3, routed)           0.831     7.929    TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3_n_0
    SLICE_X152Y155       LUT3 (Prop_lut3_I2_O)        0.146     8.075 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[7]_i_5/O
                         net (fo=3, routed)           0.844     8.919    TMDS_inst/encode_blue/numbercnt_d_inst/num1d[0]
    SLICE_X154Y155       LUT6 (Prop_lut6_I3_O)        0.328     9.247 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[5]_i_2/O
                         net (fo=9, routed)           1.513    10.760    TMDS_inst/encode_blue/numbercnt_q_inst/blue[6]
    SLICE_X156Y159       LUT6 (Prop_lut6_I1_O)        0.124    10.884 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19/O
                         net (fo=1, routed)           0.161    11.045    TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19_n_0
    SLICE_X156Y159       LUT5 (Prop_lut5_I2_O)        0.124    11.169 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_9/O
                         net (fo=13, routed)          1.366    12.535    TMDS_inst/encode_blue/numbercnt_d_inst/blue[5]
    SLICE_X155Y156       LUT4 (Prop_lut4_I1_O)        0.124    12.659 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7/O
                         net (fo=5, routed)           1.251    13.910    TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7_n_0
    SLICE_X156Y157       LUT3 (Prop_lut3_I1_O)        0.154    14.064 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_1/O
                         net (fo=2, routed)           0.690    14.754    TMDS_inst/encode_blue/numbercnt_d_inst/cnt_reg[3]_4[1]
    SLICE_X156Y157       LUT3 (Prop_lut3_I0_O)        0.327    15.081 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_3/O
                         net (fo=1, routed)           0.000    15.081    TMDS_inst/encode_blue/numbercnt_d_inst_n_49
    SLICE_X156Y157       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.482 r  TMDS_inst/encode_blue/cnt0__23_carry/CO[3]
                         net (fo=1, routed)           0.000    15.482    TMDS_inst/encode_blue/cnt0__23_carry_n_0
    SLICE_X156Y158       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.816 r  TMDS_inst/encode_blue/cnt0__23_carry__0/O[1]
                         net (fo=1, routed)           0.886    16.701    TMDS_inst/encode_blue/numbercnt_d_inst/cnt00_in[5]
    SLICE_X155Y158       LUT6 (Prop_lut6_I3_O)        0.303    17.004 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt_carry__0_i_6/O
                         net (fo=1, routed)           0.000    17.004    TMDS_inst/encode_blue/numbercnt_d_inst_n_16
    SLICE_X155Y158       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.231 r  TMDS_inst/encode_blue/cnt_carry__0/O[1]
                         net (fo=1, routed)           0.000    17.231    TMDS_inst/encode_blue/cnt_carry__0_n_6
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.626    37.827    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[5]/C
                         clock pessimism             -0.437    37.391    
                         clock uncertainty           -0.095    37.296    
    SLICE_X155Y158       FDRE (Setup_fdre_C_D)        0.062    37.358    TMDS_inst/encode_blue/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         37.358    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 20.127    

Slack (MET) :             20.135ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_green/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 4.184ns (21.129%)  route 15.618ns (78.871%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 37.899 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/Q
                         net (fo=187, routed)         4.734     2.760    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[8]
    SLICE_X143Y144       LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.884    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8_n_0
    SLICE_X143Y144       MUXF7 (Prop_muxf7_I1_O)      0.245     3.129 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.724     3.852    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X145Y144       LUT6 (Prop_lut6_I1_O)        0.298     4.150 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           0.986     5.136    sync_inst/spo[10]
    SLICE_X155Y152       LUT2 (Prop_lut2_I0_O)        0.149     5.285 r  sync_inst/TMDS_inst_i_14/O
                         net (fo=20, routed)          1.828     7.113    TMDS_inst/encode_green/numbercnt_d_inst/green_IBUF[2]
    SLICE_X156Y161       LUT6 (Prop_lut6_I0_O)        0.332     7.445 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8/O
                         net (fo=1, routed)           0.861     8.305    TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8_n_0
    SLICE_X156Y162       LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_4/O
                         net (fo=5, routed)           1.129     9.558    TMDS_inst/encode_green/numbercnt_d_inst/num1d[1]
    SLICE_X157Y160       LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__0_carry_i_21/O
                         net (fo=10, routed)          1.039    10.721    TMDS_inst/encode_green/numbercnt_q_inst/green[4]_0
    SLICE_X158Y162       LUT5 (Prop_lut5_I3_O)        0.124    10.845 r  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__0_carry_i_11/O
                         net (fo=2, routed)           0.586    11.431    TMDS_inst/encode_green/numbercnt_q_inst/cnt_reg[3]_0
    SLICE_X159Y162       LUT3 (Prop_lut3_I2_O)        0.150    11.581 f  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__23_carry_i_9/O
                         net (fo=7, routed)           0.837    12.418    TMDS_inst/encode_green/numbercnt_d_inst/green[3]
    SLICE_X161Y162       LUT4 (Prop_lut4_I2_O)        0.326    12.744 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0/O
                         net (fo=5, routed)           1.122    13.866    TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0_n_0
    SLICE_X162Y163       LUT3 (Prop_lut3_I1_O)        0.153    14.019 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_1__0/O
                         net (fo=2, routed)           0.822    14.841    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[3]_2[1]
    SLICE_X162Y163       LUT3 (Prop_lut3_I0_O)        0.331    15.172 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_3__0/O
                         net (fo=1, routed)           0.000    15.172    TMDS_inst/encode_green/numbercnt_d_inst_n_39
    SLICE_X162Y163       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.427 r  TMDS_inst/encode_green/cnt0__23_carry/O[3]
                         net (fo=1, routed)           0.951    16.378    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[1][3]
    SLICE_X161Y163       LUT6 (Prop_lut6_I3_O)        0.307    16.685 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt_carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.685    TMDS_inst/encode_green/numbercnt_d_inst_n_35
    SLICE_X161Y163       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.086 r  TMDS_inst/encode_green/cnt_carry/CO[3]
                         net (fo=1, routed)           0.000    17.086    TMDS_inst/encode_green/cnt_carry_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.309 r  TMDS_inst/encode_green/cnt_carry__0/O[0]
                         net (fo=1, routed)           0.000    17.309    TMDS_inst/encode_green/cnt_carry__0_n_7
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.698    37.899    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y164       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[4]/C
                         clock pessimism             -0.423    37.477    
                         clock uncertainty           -0.095    37.382    
    SLICE_X161Y164       FDRE (Setup_fdre_C_D)        0.062    37.444    TMDS_inst/encode_green/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 20.135    

Slack (MET) :             20.467ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_blue/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.383ns  (logic 4.174ns (21.534%)  route 15.209ns (78.466%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/Q
                         net (fo=190, routed)         4.347     2.372    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[7]
    SLICE_X149Y135       LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.496    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8_n_0
    SLICE_X149Y135       MUXF7 (Prop_muxf7_I1_O)      0.245     2.741 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.816     3.557    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X148Y136       LUT6 (Prop_lut6_I1_O)        0.298     3.855 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           1.562     5.417    sync_inst/spo[4]
    SLICE_X152Y152       LUT2 (Prop_lut2_I0_O)        0.153     5.570 r  sync_inst/TMDS_inst_i_20/O
                         net (fo=16, routed)          1.196     6.767    TMDS_inst/encode_blue/numbercnt_d_inst/blue_IBUF[4]
    SLICE_X155Y155       LUT6 (Prop_lut6_I1_O)        0.331     7.098 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3/O
                         net (fo=3, routed)           0.831     7.929    TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3_n_0
    SLICE_X152Y155       LUT3 (Prop_lut3_I2_O)        0.146     8.075 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[7]_i_5/O
                         net (fo=3, routed)           0.844     8.919    TMDS_inst/encode_blue/numbercnt_d_inst/num1d[0]
    SLICE_X154Y155       LUT6 (Prop_lut6_I3_O)        0.328     9.247 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[5]_i_2/O
                         net (fo=9, routed)           1.513    10.760    TMDS_inst/encode_blue/numbercnt_q_inst/blue[6]
    SLICE_X156Y159       LUT6 (Prop_lut6_I1_O)        0.124    10.884 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19/O
                         net (fo=1, routed)           0.161    11.045    TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19_n_0
    SLICE_X156Y159       LUT5 (Prop_lut5_I2_O)        0.124    11.169 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_9/O
                         net (fo=13, routed)          1.366    12.535    TMDS_inst/encode_blue/numbercnt_d_inst/blue[5]
    SLICE_X155Y156       LUT4 (Prop_lut4_I1_O)        0.124    12.659 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7/O
                         net (fo=5, routed)           1.251    13.910    TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7_n_0
    SLICE_X156Y157       LUT3 (Prop_lut3_I1_O)        0.154    14.064 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_1/O
                         net (fo=2, routed)           0.690    14.754    TMDS_inst/encode_blue/numbercnt_d_inst/cnt_reg[3]_4[1]
    SLICE_X156Y157       LUT3 (Prop_lut3_I0_O)        0.327    15.081 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_3/O
                         net (fo=1, routed)           0.000    15.081    TMDS_inst/encode_blue/numbercnt_d_inst_n_49
    SLICE_X156Y157       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.329 r  TMDS_inst/encode_blue/cnt0__23_carry/O[3]
                         net (fo=1, routed)           0.632    15.961    TMDS_inst/encode_blue/numbercnt_d_inst/cnt00_in[3]
    SLICE_X155Y157       LUT6 (Prop_lut6_I3_O)        0.306    16.267 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt_carry_i_5/O
                         net (fo=1, routed)           0.000    16.267    TMDS_inst/encode_blue/numbercnt_d_inst_n_37
    SLICE_X155Y157       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.668 r  TMDS_inst/encode_blue/cnt_carry/CO[3]
                         net (fo=1, routed)           0.000    16.668    TMDS_inst/encode_blue/cnt_carry_n_0
    SLICE_X155Y158       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.891 r  TMDS_inst/encode_blue/cnt_carry__0/O[0]
                         net (fo=1, routed)           0.000    16.891    TMDS_inst/encode_blue/cnt_carry__0_n_7
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.626    37.827    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X155Y158       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[4]/C
                         clock pessimism             -0.437    37.391    
                         clock uncertainty           -0.095    37.296    
    SLICE_X155Y158       FDRE (Setup_fdre_C_D)        0.062    37.358    TMDS_inst/encode_blue/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         37.358    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                 20.467    

Slack (MET) :             20.511ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_green/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.426ns  (logic 3.808ns (19.603%)  route 15.618ns (80.397%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 37.899 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]/Q
                         net (fo=187, routed)         4.734     2.760    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[8]
    SLICE_X143Y144       LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.884    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8_n_0
    SLICE_X143Y144       MUXF7 (Prop_muxf7_I1_O)      0.245     3.129 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.724     3.852    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X145Y144       LUT6 (Prop_lut6_I1_O)        0.298     4.150 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           0.986     5.136    sync_inst/spo[10]
    SLICE_X155Y152       LUT2 (Prop_lut2_I0_O)        0.149     5.285 r  sync_inst/TMDS_inst_i_14/O
                         net (fo=20, routed)          1.828     7.113    TMDS_inst/encode_green/numbercnt_d_inst/green_IBUF[2]
    SLICE_X156Y161       LUT6 (Prop_lut6_I0_O)        0.332     7.445 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8/O
                         net (fo=1, routed)           0.861     8.305    TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_8_n_0
    SLICE_X156Y162       LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  TMDS_inst/encode_green/numbercnt_d_inst/q[8]_i_4/O
                         net (fo=5, routed)           1.129     9.558    TMDS_inst/encode_green/numbercnt_d_inst/num1d[1]
    SLICE_X157Y160       LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__0_carry_i_21/O
                         net (fo=10, routed)          1.039    10.721    TMDS_inst/encode_green/numbercnt_q_inst/green[4]_0
    SLICE_X158Y162       LUT5 (Prop_lut5_I3_O)        0.124    10.845 r  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__0_carry_i_11/O
                         net (fo=2, routed)           0.586    11.431    TMDS_inst/encode_green/numbercnt_q_inst/cnt_reg[3]_0
    SLICE_X159Y162       LUT3 (Prop_lut3_I2_O)        0.150    11.581 f  TMDS_inst/encode_green/numbercnt_q_inst/cnt0__23_carry_i_9/O
                         net (fo=7, routed)           0.837    12.418    TMDS_inst/encode_green/numbercnt_d_inst/green[3]
    SLICE_X161Y162       LUT4 (Prop_lut4_I2_O)        0.326    12.744 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0/O
                         net (fo=5, routed)           1.122    13.866    TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_7__0_n_0
    SLICE_X162Y163       LUT3 (Prop_lut3_I1_O)        0.153    14.019 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_1__0/O
                         net (fo=2, routed)           0.822    14.841    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[3]_2[1]
    SLICE_X162Y163       LUT3 (Prop_lut3_I0_O)        0.331    15.172 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt0__23_carry_i_3__0/O
                         net (fo=1, routed)           0.000    15.172    TMDS_inst/encode_green/numbercnt_d_inst_n_39
    SLICE_X162Y163       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.427 r  TMDS_inst/encode_green/cnt0__23_carry/O[3]
                         net (fo=1, routed)           0.951    16.378    TMDS_inst/encode_green/numbercnt_d_inst/cnt_reg[1][3]
    SLICE_X161Y163       LUT6 (Prop_lut6_I3_O)        0.307    16.685 r  TMDS_inst/encode_green/numbercnt_d_inst/cnt_carry_i_5__0/O
                         net (fo=1, routed)           0.000    16.685    TMDS_inst/encode_green/numbercnt_d_inst_n_35
    SLICE_X161Y163       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.933 r  TMDS_inst/encode_green/cnt_carry/O[3]
                         net (fo=1, routed)           0.000    16.933    TMDS_inst/encode_green/cnt_carry_n_4
    SLICE_X161Y163       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.698    37.899    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y163       FDRE                                         r  TMDS_inst/encode_green/cnt_reg[3]/C
                         clock pessimism             -0.423    37.477    
                         clock uncertainty           -0.095    37.382    
    SLICE_X161Y163       FDRE (Setup_fdre_C_D)        0.062    37.444    TMDS_inst/encode_green/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -16.933    
  -------------------------------------------------------------------
                         slack                                 20.511    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/encode_blue/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.007ns  (logic 3.798ns (19.982%)  route 15.209ns (80.018%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 37.827 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.492ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.821    -2.492    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.974 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]/Q
                         net (fo=190, routed)         4.347     2.372    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[7]
    SLICE_X149Y135       LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.496    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_8_n_0
    SLICE_X149Y135       MUXF7 (Prop_muxf7_I1_O)      0.245     2.741 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.816     3.557    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X148Y136       LUT6 (Prop_lut6_I1_O)        0.298     3.855 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           1.562     5.417    sync_inst/spo[4]
    SLICE_X152Y152       LUT2 (Prop_lut2_I0_O)        0.153     5.570 r  sync_inst/TMDS_inst_i_20/O
                         net (fo=16, routed)          1.196     6.767    TMDS_inst/encode_blue/numbercnt_d_inst/blue_IBUF[4]
    SLICE_X155Y155       LUT6 (Prop_lut6_I1_O)        0.331     7.098 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3/O
                         net (fo=3, routed)           0.831     7.929    TMDS_inst/encode_blue/numbercnt_d_inst/q[8]_i_3_n_0
    SLICE_X152Y155       LUT3 (Prop_lut3_I2_O)        0.146     8.075 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[7]_i_5/O
                         net (fo=3, routed)           0.844     8.919    TMDS_inst/encode_blue/numbercnt_d_inst/num1d[0]
    SLICE_X154Y155       LUT6 (Prop_lut6_I3_O)        0.328     9.247 r  TMDS_inst/encode_blue/numbercnt_d_inst/q[5]_i_2/O
                         net (fo=9, routed)           1.513    10.760    TMDS_inst/encode_blue/numbercnt_q_inst/blue[6]
    SLICE_X156Y159       LUT6 (Prop_lut6_I1_O)        0.124    10.884 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19/O
                         net (fo=1, routed)           0.161    11.045    TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_19_n_0
    SLICE_X156Y159       LUT5 (Prop_lut5_I2_O)        0.124    11.169 r  TMDS_inst/encode_blue/numbercnt_q_inst/cnt0__0_carry_i_9/O
                         net (fo=13, routed)          1.366    12.535    TMDS_inst/encode_blue/numbercnt_d_inst/blue[5]
    SLICE_X155Y156       LUT4 (Prop_lut4_I1_O)        0.124    12.659 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7/O
                         net (fo=5, routed)           1.251    13.910    TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_7_n_0
    SLICE_X156Y157       LUT3 (Prop_lut3_I1_O)        0.154    14.064 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_1/O
                         net (fo=2, routed)           0.690    14.754    TMDS_inst/encode_blue/numbercnt_d_inst/cnt_reg[3]_4[1]
    SLICE_X156Y157       LUT3 (Prop_lut3_I0_O)        0.327    15.081 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt0__23_carry_i_3/O
                         net (fo=1, routed)           0.000    15.081    TMDS_inst/encode_blue/numbercnt_d_inst_n_49
    SLICE_X156Y157       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.329 r  TMDS_inst/encode_blue/cnt0__23_carry/O[3]
                         net (fo=1, routed)           0.632    15.961    TMDS_inst/encode_blue/numbercnt_d_inst/cnt00_in[3]
    SLICE_X155Y157       LUT6 (Prop_lut6_I3_O)        0.306    16.267 r  TMDS_inst/encode_blue/numbercnt_d_inst/cnt_carry_i_5/O
                         net (fo=1, routed)           0.000    16.267    TMDS_inst/encode_blue/numbercnt_d_inst_n_37
    SLICE_X155Y157       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.515 r  TMDS_inst/encode_blue/cnt_carry/O[3]
                         net (fo=1, routed)           0.000    16.515    TMDS_inst/encode_blue/cnt_carry_n_4
    SLICE_X155Y157       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.626    37.827    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X155Y157       FDRE                                         r  TMDS_inst/encode_blue/cnt_reg[3]/C
                         clock pessimism             -0.437    37.391    
                         clock uncertainty           -0.095    37.296    
    SLICE_X155Y157       FDRE (Setup_fdre_C_D)        0.062    37.358    TMDS_inst/encode_blue/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         37.358    
                         arrival time                         -16.515    
  -------------------------------------------------------------------
                         slack                                 20.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.226ns (46.407%)  route 0.261ns (53.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.647    -0.588    sync_inst/CLK
    SLICE_X161Y150       FDRE                                         r  sync_inst/PosY_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y150       FDRE (Prop_fdre_C_Q)         0.128    -0.460 f  sync_inst/PosY_reg_reg[9]/Q
                         net (fo=5, routed)           0.261    -0.199    sync_inst/PosY_reg_reg[9]
    SLICE_X163Y149       LUT6 (Prop_lut6_I2_O)        0.098    -0.101 r  sync_inst/PosY_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    sync_inst/PosY_reg[0]_i_1_n_0
    SLICE_X163Y149       FDRE                                         r  sync_inst/PosY_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.922    -0.358    sync_inst/CLK
    SLICE_X163Y149       FDRE                                         r  sync_inst/PosY_reg_reg[0]/C
                         clock pessimism              0.045    -0.313    
    SLICE_X163Y149       FDRE (Hold_fdre_C_D)         0.092    -0.221    sync_inst/PosY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.777%)  route 0.320ns (63.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.648    -0.587    sync_inst/CLK
    SLICE_X157Y149       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=15, routed)          0.150    -0.296    sync_inst/PosX_reg_reg[5]
    SLICE_X158Y150       LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  sync_inst/ROMInst_i_8/O
                         net (fo=22, routed)          0.170    -0.081    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X156Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.919    -0.361    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X156Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]_rep__15/C
                         clock pessimism              0.045    -0.316    
    SLICE_X156Y151       FDRE (Hold_fdre_C_D)         0.072    -0.244    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]_rep__15
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.646    -0.589    sync_inst/CLK
    SLICE_X156Y150       FDRE                                         r  sync_inst/PosX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y150       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  sync_inst/PosX_reg_reg[6]/Q
                         net (fo=14, routed)          0.120    -0.328    sync_inst/PosX_reg_reg[6]
    SLICE_X157Y150       LUT5 (Prop_lut5_I3_O)        0.048    -0.280 r  sync_inst/PosX_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    sync_inst/p_0_in[8]
    SLICE_X157Y150       FDRE                                         r  sync_inst/PosX_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.919    -0.361    sync_inst/CLK
    SLICE_X157Y150       FDRE                                         r  sync_inst/PosX_reg_reg[8]/C
                         clock pessimism             -0.215    -0.576    
    SLICE_X157Y150       FDRE (Hold_fdre_C_D)         0.107    -0.469    sync_inst/PosX_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.216%)  route 0.391ns (67.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.649    -0.586    sync_inst/CLK
    SLICE_X161Y148       FDRE                                         r  sync_inst/PosY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sync_inst/PosY_reg_reg[7]/Q
                         net (fo=6, routed)           0.391    -0.054    sync_inst/PosY_reg_reg[7]
    SLICE_X161Y150       LUT5 (Prop_lut5_I3_O)        0.045    -0.009 r  sync_inst/PosY_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    sync_inst/p_0_in__0[9]
    SLICE_X161Y150       FDRE                                         r  sync_inst/PosY_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.919    -0.360    sync_inst/CLK
    SLICE_X161Y150       FDRE                                         r  sync_inst/PosY_reg_reg[9]/C
                         clock pessimism              0.045    -0.315    
    SLICE_X161Y150       FDRE (Hold_fdre_C_D)         0.107    -0.208    sync_inst/PosY_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.648    -0.587    sync_inst/CLK
    SLICE_X156Y149       FDRE                                         r  sync_inst/PosX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sync_inst/PosX_reg_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.315    sync_inst/PosX_reg_reg[0]
    SLICE_X157Y149       LUT4 (Prop_lut4_I3_O)        0.048    -0.267 r  sync_inst/PosX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sync_inst/PosX_reg[3]_i_1_n_0
    SLICE_X157Y149       FDRE                                         r  sync_inst/PosX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.921    -0.359    sync_inst/CLK
    SLICE_X157Y149       FDRE                                         r  sync_inst/PosX_reg_reg[3]/C
                         clock pessimism             -0.215    -0.574    
    SLICE_X157Y149       FDRE (Hold_fdre_C_D)         0.107    -0.467    sync_inst/PosX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.646    -0.589    sync_inst/CLK
    SLICE_X156Y150       FDRE                                         r  sync_inst/PosX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y150       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  sync_inst/PosX_reg_reg[6]/Q
                         net (fo=14, routed)          0.121    -0.327    sync_inst/PosX_reg_reg[6]
    SLICE_X157Y150       LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  sync_inst/PosX_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    sync_inst/p_0_in[9]
    SLICE_X157Y150       FDRE                                         r  sync_inst/PosX_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.919    -0.361    sync_inst/CLK
    SLICE_X157Y150       FDRE                                         r  sync_inst/PosX_reg_reg[9]/C
                         clock pessimism             -0.215    -0.576    
    SLICE_X157Y150       FDRE (Hold_fdre_C_D)         0.092    -0.484    sync_inst/PosX_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.646    -0.589    sync_inst/CLK
    SLICE_X156Y150       FDRE                                         r  sync_inst/PosX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y150       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  sync_inst/PosX_reg_reg[6]/Q
                         net (fo=14, routed)          0.120    -0.328    sync_inst/PosX_reg_reg[6]
    SLICE_X157Y150       LUT4 (Prop_lut4_I1_O)        0.045    -0.283 r  sync_inst/PosX_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    sync_inst/PosX_reg[7]_i_1_n_0
    SLICE_X157Y150       FDRE                                         r  sync_inst/PosX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.919    -0.361    sync_inst/CLK
    SLICE_X157Y150       FDRE                                         r  sync_inst/PosX_reg_reg[7]/C
                         clock pessimism             -0.215    -0.576    
    SLICE_X157Y150       FDRE (Hold_fdre_C_D)         0.091    -0.485    sync_inst/PosX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.648    -0.587    sync_inst/CLK
    SLICE_X156Y149       FDRE                                         r  sync_inst/PosX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sync_inst/PosX_reg_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.314    sync_inst/PosX_reg_reg[0]
    SLICE_X157Y149       LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  sync_inst/PosX_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sync_inst/PosX_reg[4]_i_1_n_0
    SLICE_X157Y149       FDRE                                         r  sync_inst/PosX_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.921    -0.359    sync_inst/CLK
    SLICE_X157Y149       FDRE                                         r  sync_inst/PosX_reg_reg[4]/C
                         clock pessimism             -0.215    -0.574    
    SLICE_X157Y149       FDRE (Hold_fdre_C_D)         0.092    -0.482    sync_inst/PosX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.648    -0.587    sync_inst/CLK
    SLICE_X156Y149       FDRE                                         r  sync_inst/PosX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sync_inst/PosX_reg_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.315    sync_inst/PosX_reg_reg[0]
    SLICE_X157Y149       LUT3 (Prop_lut3_I1_O)        0.045    -0.270 r  sync_inst/PosX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    sync_inst/PosX_reg[2]_i_1_n_0
    SLICE_X157Y149       FDRE                                         r  sync_inst/PosX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.921    -0.359    sync_inst/CLK
    SLICE_X157Y149       FDRE                                         r  sync_inst/PosX_reg_reg[2]/C
                         clock pessimism             -0.215    -0.574    
    SLICE_X157Y149       FDRE (Hold_fdre_C_D)         0.091    -0.483    sync_inst/PosX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.216%)  route 0.391ns (67.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.649    -0.586    sync_inst/CLK
    SLICE_X161Y148       FDRE                                         r  sync_inst/PosY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sync_inst/PosY_reg_reg[7]/Q
                         net (fo=6, routed)           0.391    -0.054    sync_inst/PosY_reg_reg[7]
    SLICE_X161Y150       LUT4 (Prop_lut4_I1_O)        0.045    -0.009 r  sync_inst/PosY_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    sync_inst/p_0_in__0[8]
    SLICE_X161Y150       FDRE                                         r  sync_inst/PosY_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.919    -0.360    sync_inst/CLK
    SLICE_X161Y150       FDRE                                         r  sync_inst/PosY_reg_reg[8]/C
                         clock pessimism              0.045    -0.315    
    SLICE_X161Y150       FDRE (Hold_fdre_C_D)         0.092    -0.223    sync_inst/PosY_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   DCM_INST/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X157Y140  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X150Y141  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X155Y132  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X156Y132  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X156Y147  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__10/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X155Y157  TMDS_inst/encode_blue/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X155Y157  TMDS_inst/encode_blue/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X155Y157  TMDS_inst/encode_blue/cnt_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X156Y144  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]_rep__19/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X156Y144  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X156Y144  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__19/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X163Y149  sync_inst/PosY_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X161Y148  sync_inst/PosY_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X157Y140  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X150Y141  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X155Y132  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X156Y147  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__10/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X156Y147  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__10/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X157Y140  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X150Y141  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X150Y141  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X155Y132  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X156Y132  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X156Y132  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X155Y157  TMDS_inst/encode_blue/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X155Y157  TMDS_inst/encode_blue/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X155Y157  TMDS_inst/encode_blue/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X155Y157  TMDS_inst/encode_blue/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.745ns (33.087%)  route 1.507ns (66.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.680    -0.243    TMDS_inst/clear
    SLICE_X161Y158       FDRE                                         r  TMDS_inst/bit_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y158       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X161Y158       FDRE (Setup_fdre_C_R)       -0.632     0.783    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.745ns (33.768%)  route 1.461ns (66.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.635    -0.288    TMDS_inst/clear
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.398     1.506    
                         clock uncertainty           -0.065     1.440    
    SLICE_X161Y157       FDRE (Setup_fdre_C_R)       -0.632     0.808    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.745ns (33.768%)  route 1.461ns (66.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.635    -0.288    TMDS_inst/clear
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.398     1.506    
                         clock uncertainty           -0.065     1.440    
    SLICE_X161Y157       FDRE (Setup_fdre_C_R)       -0.632     0.808    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.745ns (33.768%)  route 1.461ns (66.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.635    -0.288    TMDS_inst/clear
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.398     1.506    
                         clock uncertainty           -0.065     1.440    
    SLICE_X161Y157       FDRE (Setup_fdre_C_R)       -0.632     0.808    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.745ns (33.768%)  route 1.461ns (66.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.635    -0.288    TMDS_inst/clear
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.398     1.506    
                         clock uncertainty           -0.065     1.440    
    SLICE_X161Y157       FDRE (Setup_fdre_C_R)       -0.632     0.808    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.745ns (31.893%)  route 1.591ns (68.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 1.900 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.764    -0.159    TMDS_inst/clear
    SLICE_X158Y159       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.699     1.900    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y159       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/C
                         clock pessimism             -0.437     1.464    
                         clock uncertainty           -0.065     1.398    
    SLICE_X158Y159       FDRE (Setup_fdre_C_CE)      -0.372     1.026    TMDS_inst/TmdsBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          1.026    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.745ns (32.568%)  route 1.543ns (67.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 1.901 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.716    -0.207    TMDS_inst/clear
    SLICE_X159Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.700     1.901    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism             -0.437     1.465    
                         clock uncertainty           -0.065     1.399    
    SLICE_X159Y158       FDRE (Setup_fdre_C_CE)      -0.408     0.991    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          0.991    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.745ns (33.235%)  route 1.497ns (66.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.670    -0.253    TMDS_inst/clear
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X160Y158       FDRE (Setup_fdre_C_CE)      -0.408     1.007    TMDS_inst/TmdsGreen_reg[4]
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.745ns (33.235%)  route 1.497ns (66.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.670    -0.253    TMDS_inst/clear
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X160Y158       FDRE (Setup_fdre_C_CE)      -0.408     1.007    TMDS_inst/TmdsGreen_reg[6]
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.745ns (33.235%)  route 1.497ns (66.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.826    -1.249    TMDS_inst/bit_q_reg__1[4]
    SLICE_X161Y157       LUT5 (Prop_lut5_I0_O)        0.326    -0.923 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.670    -0.253    TMDS_inst/clear
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X160Y158       FDRE (Setup_fdre_C_CE)      -0.408     1.007    TMDS_inst/TmdsGreen_reg[7]
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  1.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.233%)  route 0.104ns (35.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.104    -0.346    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y157       LUT6 (Prop_lut6_I4_O)        0.045    -0.301 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000    -0.301    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X160Y157       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y157       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.215    -0.577    
    SLICE_X160Y157       FDRE (Hold_fdre_C_D)         0.092    -0.485    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.517%)  route 0.182ns (49.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.182    -0.267    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y157       LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000    -0.222    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X160Y157       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y157       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.215    -0.577    
    SLICE_X160Y157       FDRE (Hold_fdre_C_D)         0.092    -0.485    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.190ns (50.155%)  route 0.189ns (49.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.189    -0.260    TMDS_inst/bit_q_reg__0[3]
    SLICE_X161Y157       LUT5 (Prop_lut5_I3_O)        0.049    -0.211 r  TMDS_inst/bit_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    TMDS_inst/p_0_in[4]
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.228    -0.590    
    SLICE_X161Y157       FDRE (Hold_fdre_C_D)         0.107    -0.483    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.282%)  route 0.191ns (50.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.191    -0.258    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y157       LUT6 (Prop_lut6_I4_O)        0.045    -0.213 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.213    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X160Y157       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y157       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.215    -0.577    
    SLICE_X160Y157       FDRE (Hold_fdre_C_D)         0.091    -0.486    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.203    -0.246    TMDS_inst/bit_q_reg__0[1]
    SLICE_X161Y157       LUT3 (Prop_lut3_I1_O)        0.042    -0.204 r  TMDS_inst/bit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    TMDS_inst/p_0_in[2]
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.228    -0.590    
    SLICE_X161Y157       FDRE (Hold_fdre_C_D)         0.107    -0.483    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.623%)  route 0.189ns (50.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.189    -0.260    TMDS_inst/bit_q_reg__0[3]
    SLICE_X161Y157       LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  TMDS_inst/bit_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    TMDS_inst/p_0_in[3]
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.228    -0.590    
    SLICE_X161Y157       FDRE (Hold_fdre_C_D)         0.092    -0.498    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.757%)  route 0.203ns (52.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.203    -0.246    TMDS_inst/bit_q_reg__0[1]
    SLICE_X161Y157       LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  TMDS_inst/bit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    TMDS_inst/p_0_in[1]
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.228    -0.590    
    SLICE_X161Y157       FDRE (Hold_fdre_C_D)         0.091    -0.499    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.181%)  route 0.226ns (54.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y158       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.226    -0.223    TMDS_inst/bit_q_reg__0[0]
    SLICE_X161Y158       LUT1 (Prop_lut1_I0_O)        0.045    -0.178 r  TMDS_inst/bit_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    TMDS_inst/p_0_in[0]
    SLICE_X161Y158       FDRE                                         r  TMDS_inst/bit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y158       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.228    -0.590    
    SLICE_X161Y158       FDRE (Hold_fdre_C_D)         0.091    -0.499    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.192ns (33.936%)  route 0.374ns (66.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.183    -0.267    TMDS_inst/bit_q_reg__0[1]
    SLICE_X161Y157       LUT5 (Prop_lut5_I2_O)        0.051    -0.216 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.191    -0.024    TMDS_inst/clear
    SLICE_X159Y157       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.916    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y157       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/C
                         clock pessimism             -0.189    -0.552    
    SLICE_X159Y157       FDRE (Hold_fdre_C_CE)       -0.104    -0.656    TMDS_inst/TmdsBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.192ns (33.936%)  route 0.374ns (66.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y157       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y157       FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.183    -0.267    TMDS_inst/bit_q_reg__0[1]
    SLICE_X161Y157       LUT5 (Prop_lut5_I2_O)        0.051    -0.216 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.191    -0.024    TMDS_inst/clear
    SLICE_X159Y157       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.916    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y157       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/C
                         clock pessimism             -0.189    -0.552    
    SLICE_X159Y157       FDRE (Hold_fdre_C_CE)       -0.104    -0.656    TMDS_inst/TmdsBlue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   TMDS_inst/tmds_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X160Y157  TMDS_inst/TMDSch0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X160Y157  TMDS_inst/TMDSch1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X160Y157  TMDS_inst/TMDSch2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X158Y159  TMDS_inst/TmdsBlue_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y157  TMDS_inst/TmdsBlue_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y159  TMDS_inst/TmdsBlue_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y159  TMDS_inst/TmdsBlue_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y157  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y157  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y157  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y157  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y157  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y157  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y156  TMDS_inst/TmdsBlue_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y156  TMDS_inst/TmdsBlue_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y156  TMDS_inst/TmdsBlue_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X159Y156  TMDS_inst/TmdsBlue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   DCM_INST/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.456ns (20.225%)  route 1.799ns (79.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 1.900 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.497ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.816    -2.497    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y160       FDSE                                         r  TMDS_inst/encode_green/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y160       FDSE (Prop_fdse_C_Q)         0.456    -2.041 r  TMDS_inst/encode_green/q_reg[0]/Q
                         net (fo=1, routed)           1.799    -0.243    TMDS_inst/encode_green_n_9
    SLICE_X159Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.699     1.900    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism             -0.604     1.296    
                         clock uncertainty           -0.215     1.081    
    SLICE_X159Y159       FDRE (Setup_fdre_C_D)       -0.067     1.014    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                          1.014    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.608%)  route 1.757ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 1.902 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.818    -2.495    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X157Y156       FDSE                                         r  TMDS_inst/encode_blue/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y156       FDSE (Prop_fdse_C_Q)         0.456    -2.039 r  TMDS_inst/encode_blue/q_reg[6]/Q
                         net (fo=1, routed)           1.757    -0.283    TMDS_inst/encode_blue_n_4
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.701     1.902    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/C
                         clock pessimism             -0.604     1.298    
                         clock uncertainty           -0.215     1.083    
    SLICE_X159Y156       FDRE (Setup_fdre_C_D)       -0.095     0.988    TMDS_inst/TmdsBlue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.518ns (23.140%)  route 1.721ns (76.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 1.902 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.818    -2.495    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y156       FDSE                                         r  TMDS_inst/encode_red/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y156       FDSE (Prop_fdse_C_Q)         0.518    -1.977 r  TMDS_inst/encode_red/q_reg[3]/Q
                         net (fo=1, routed)           1.721    -0.257    TMDS_inst/encode_red_n_6
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.701     1.902    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/C
                         clock pessimism             -0.604     1.298    
                         clock uncertainty           -0.215     1.083    
    SLICE_X159Y156       FDRE (Setup_fdre_C_D)       -0.047     1.036    TMDS_inst/TmdsRed_reg[3]
  -------------------------------------------------------------------
                         required time                          1.036    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.518ns (23.683%)  route 1.669ns (76.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 1.901 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.817    -2.496    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X158Y157       FDSE                                         r  TMDS_inst/encode_blue/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y157       FDSE (Prop_fdse_C_Q)         0.518    -1.978 r  TMDS_inst/encode_blue/q_reg[2]/Q
                         net (fo=1, routed)           1.669    -0.309    TMDS_inst/encode_blue_n_8
    SLICE_X159Y157       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.700     1.901    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y157       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/C
                         clock pessimism             -0.604     1.297    
                         clock uncertainty           -0.215     1.082    
    SLICE_X159Y157       FDRE (Setup_fdre_C_D)       -0.092     0.990    TMDS_inst/TmdsBlue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.968%)  route 1.719ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 1.904 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.820    -2.493    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y156       FDSE                                         r  TMDS_inst/encode_red/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDSE (Prop_fdse_C_Q)         0.456    -2.037 r  TMDS_inst/encode_red/q_reg[0]/Q
                         net (fo=1, routed)           1.719    -0.319    TMDS_inst/encode_red_n_9
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.703     1.904    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism             -0.604     1.300    
                         clock uncertainty           -0.215     1.085    
    SLICE_X160Y156       FDRE (Setup_fdre_C_D)       -0.095     0.990    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.456ns (20.822%)  route 1.734ns (79.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 1.902 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.497ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.816    -2.497    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y160       FDSE                                         r  TMDS_inst/encode_green/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y160       FDSE (Prop_fdse_C_Q)         0.456    -2.041 r  TMDS_inst/encode_green/q_reg[1]/Q
                         net (fo=1, routed)           1.734    -0.307    TMDS_inst/encode_green_n_8
    SLICE_X160Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.701     1.902    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/C
                         clock pessimism             -0.604     1.298    
                         clock uncertainty           -0.215     1.083    
    SLICE_X160Y159       FDRE (Setup_fdre_C_D)       -0.067     1.016    TMDS_inst/TmdsGreen_reg[1]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.456ns (21.465%)  route 1.668ns (78.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 1.904 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.820    -2.493    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y156       FDSE                                         r  TMDS_inst/encode_red/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDSE (Prop_fdse_C_Q)         0.456    -2.037 r  TMDS_inst/encode_red/q_reg[1]/Q
                         net (fo=1, routed)           1.668    -0.369    TMDS_inst/encode_red_n_8
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.703     1.904    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
                         clock pessimism             -0.604     1.300    
                         clock uncertainty           -0.215     1.085    
    SLICE_X160Y156       FDRE (Setup_fdre_C_D)       -0.093     0.992    TMDS_inst/TmdsRed_reg[1]
  -------------------------------------------------------------------
                         required time                          0.992    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.456ns (21.428%)  route 1.672ns (78.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.818    -2.495    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X160Y160       FDSE                                         r  TMDS_inst/encode_green/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDSE (Prop_fdse_C_Q)         0.456    -2.039 r  TMDS_inst/encode_green/q_reg[4]/Q
                         net (fo=1, routed)           1.672    -0.367    TMDS_inst/encode_green_n_5
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/C
                         clock pessimism             -0.604     1.299    
                         clock uncertainty           -0.215     1.084    
    SLICE_X160Y158       FDRE (Setup_fdre_C_D)       -0.081     1.003    TMDS_inst/TmdsGreen_reg[4]
  -------------------------------------------------------------------
                         required time                          1.003    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.587%)  route 1.656ns (78.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 1.902 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.818    -2.495    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y156       FDSE                                         r  TMDS_inst/encode_blue/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y156       FDSE (Prop_fdse_C_Q)         0.456    -2.039 r  TMDS_inst/encode_blue/q_reg[7]/Q
                         net (fo=1, routed)           1.656    -0.383    TMDS_inst/encode_blue_n_3
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.701     1.902    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/C
                         clock pessimism             -0.604     1.298    
                         clock uncertainty           -0.215     1.083    
    SLICE_X159Y156       FDRE (Setup_fdre_C_D)       -0.093     0.990    TMDS_inst/TmdsBlue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.419ns (21.129%)  route 1.564ns (78.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 1.904 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         1.820    -2.493    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y156       FDSE                                         r  TMDS_inst/encode_red/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y156       FDSE (Prop_fdse_C_Q)         0.419    -2.074 r  TMDS_inst/encode_red/q_reg[8]/Q
                         net (fo=1, routed)           1.564    -0.510    TMDS_inst/encode_red_n_1
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.703     1.904    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/C
                         clock pessimism             -0.604     1.300    
                         clock uncertainty           -0.215     1.085    
    SLICE_X160Y156       FDRE (Setup_fdre_C_D)       -0.216     0.869    TMDS_inst/TmdsRed_reg[8]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  1.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.478%)  route 0.622ns (81.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.644    -0.591    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X160Y160       FDSE                                         r  TMDS_inst/encode_green/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  TMDS_inst/encode_green/q_reg[6]/Q
                         net (fo=1, routed)           0.622     0.172    TMDS_inst/encode_green_n_3
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X160Y158       FDRE (Hold_fdre_C_D)         0.047    -0.004    TMDS_inst/TmdsGreen_reg[6]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.010%)  route 0.642ns (81.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.644    -0.591    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y160       FDRE                                         r  TMDS_inst/encode_green/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y160       FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  TMDS_inst/encode_green/q_reg[9]/Q
                         net (fo=1, routed)           0.642     0.192    TMDS_inst/encode_green_n_0
    SLICE_X160Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X160Y159       FDRE (Hold_fdre_C_D)         0.066     0.015    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.700%)  route 0.656ns (82.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.643    -0.592    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y160       FDSE                                         r  TMDS_inst/encode_green/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y160       FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  TMDS_inst/encode_green/q_reg[3]/Q
                         net (fo=1, routed)           0.656     0.205    TMDS_inst/encode_green_n_6
    SLICE_X159Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.916    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y159       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/C
                         clock pessimism              0.097    -0.267    
                         clock uncertainty            0.215    -0.052    
    SLICE_X159Y159       FDRE (Hold_fdre_C_D)         0.070     0.018    TMDS_inst/TmdsGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.755%)  route 0.653ns (82.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.643    -0.592    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y161       FDSE                                         r  TMDS_inst/encode_green/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y161       FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  TMDS_inst/encode_green/q_reg[5]/Q
                         net (fo=1, routed)           0.653     0.202    TMDS_inst/encode_green_n_4
    SLICE_X159Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.916    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism              0.097    -0.267    
                         clock uncertainty            0.215    -0.052    
    SLICE_X159Y158       FDRE (Hold_fdre_C_D)         0.066     0.014    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.597%)  route 0.660ns (82.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.644    -0.591    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X160Y160       FDSE                                         r  TMDS_inst/encode_green/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  TMDS_inst/encode_green/q_reg[7]/Q
                         net (fo=1, routed)           0.660     0.210    TMDS_inst/encode_green_n_2
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X160Y158       FDRE (Hold_fdre_C_D)         0.072     0.021    TMDS_inst/TmdsGreen_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.359%)  route 0.642ns (79.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.645    -0.590    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X158Y155       FDRE                                         r  TMDS_inst/encode_blue/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y155       FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  TMDS_inst/encode_blue/q_reg[9]/Q
                         net (fo=1, routed)           0.642     0.215    TMDS_inst/encode_blue_n_1
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X159Y156       FDRE (Hold_fdre_C_D)         0.072     0.021    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.148ns (19.361%)  route 0.616ns (80.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.645    -0.590    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X158Y156       FDSE                                         r  TMDS_inst/encode_blue/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y156       FDSE (Prop_fdse_C_Q)         0.148    -0.442 r  TMDS_inst/encode_blue/q_reg[8]/Q
                         net (fo=1, routed)           0.616     0.174    TMDS_inst/encode_blue_n_2
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y156       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X159Y156       FDRE (Hold_fdre_C_D)         0.017    -0.034    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.376%)  route 0.670ns (82.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.644    -0.591    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X157Y159       FDSE                                         r  TMDS_inst/encode_blue/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y159       FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  TMDS_inst/encode_blue/q_reg[4]/Q
                         net (fo=1, routed)           0.670     0.220    TMDS_inst/encode_blue_n_6
    SLICE_X158Y159       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.916    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y159       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/C
                         clock pessimism              0.097    -0.267    
                         clock uncertainty            0.215    -0.052    
    SLICE_X158Y159       FDRE (Hold_fdre_C_D)         0.059     0.007    TMDS_inst/TmdsBlue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.128ns (16.302%)  route 0.657ns (83.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.644    -0.591    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X160Y160       FDSE                                         r  TMDS_inst/encode_green/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDSE (Prop_fdse_C_Q)         0.128    -0.463 r  TMDS_inst/encode_green/q_reg[8]/Q
                         net (fo=1, routed)           0.657     0.194    TMDS_inst/encode_green_n_1
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y158       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X160Y158       FDRE (Hold_fdre_C_D)         0.023    -0.028    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.696%)  route 0.704ns (83.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=211, routed)         0.645    -0.590    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X159Y155       FDRE                                         r  TMDS_inst/encode_red/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y155       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/encode_red/q_reg[9]/Q
                         net (fo=1, routed)           0.704     0.254    TMDS_inst/encode_red_n_0
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.918    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y156       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/C
                         clock pessimism              0.097    -0.265    
                         clock uncertainty            0.215    -0.050    
    SLICE_X160Y156       FDRE (Hold_fdre_C_D)         0.078     0.028    TMDS_inst/TmdsRed_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.226    





