verilog xil_defaultlib --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/5bb9/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/70fd/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/f90c/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/b65a" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \

verilog xlslice_v1_0_1 --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/5bb9/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/70fd/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/f90c/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/b65a" \
"../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ip/design_2_Hist_Gen_Block_0_0/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/5bb9/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/70fd/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/f90c/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/b65a" \
"../../../bd/design_2/ip/design_2_Hist_Gen_Block_0_0/src/Histo1_xlslice_0_0/sim/Histo1_xlslice_0_0.v" \
"../../../bd/design_2/ip/design_2_Hist_Gen_Block_0_0/src/Histo1_xlslice_0_1/sim/Histo1_xlslice_0_1.v" \
"../../../bd/design_2/ip/design_2_Hist_Gen_Block_0_0/src/Histo1_reg_bit_1_0/sim/Histo1_reg_bit_1_0.v" \
"../../../bd/design_2/ip/design_2_ctrl_reg_0/sim/design_2_ctrl_reg_0.v" \
"../../../bd/design_2/ip/design_2_ctrl_reg1_0/sim/design_2_ctrl_reg1_0.v" \
"../../../bd/design_2/ip/design_2_ctrl_reg2_0/sim/design_2_ctrl_reg2_0.v" \
"../../../bd/design_2/ip/design_2_xlconcat_0_1/sim/design_2_xlconcat_0_1.v" \
"../../../bd/design_2/ip/design_2_xlconcat_1_0/sim/design_2_xlconcat_1_0.v" \
"../../../bd/design_2/ip/design_2_FIFO_SIZE_0/sim/design_2_FIFO_SIZE_0.v" \
"../../../bd/design_2/ip/design_2_OLD_fifo_0/sim/design_2_OLD_fifo_0.v" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/sim/bd_ebcc.v" \

sv xil_defaultlib --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/5bb9/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/70fd/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/f90c/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/b65a" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/sim/bd_ebcc_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/sim/bd_ebcc_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/sim/bd_ebcc_m00e_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/sim/bd_ebcc_sawn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/sim/bd_ebcc_swn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/sim/bd_ebcc_sbn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/sim/bd_ebcc_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/sim/bd_ebcc_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/sim/bd_ebcc_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/5bb9/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/70fd/hdl" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/f90c/hdl/verilog" --include "../../../../LAGO_ICTP.srcs/sources_1/bd/design_2/ipshared/b65a" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/sim/bd_ebcc_one_0.v" \
"../../../bd/design_2/ip/design_2_empty_0/sim/design_2_empty_0.v" \
"../../../bd/design_2/ip/design_2_full_0/sim/design_2_full_0.v" \
"../../../bd/design_2/ipshared/9ce3/tlast_gen.v" \
"../../../bd/design_2/ip/design_2_tlast_gen_0_0/sim/design_2_tlast_gen_0_0.v" \
"../../../bd/design_2/ip/design_2_xlconcat_0_0/sim/design_2_xlconcat_0_0.v" \
"../../../bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" \
"../../../bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1.v" \
"../../../bd/design_2/ip/design_2_auto_pc_4/sim/design_2_auto_pc_4.v" \
"../../../bd/design_2/ip/design_2_auto_pc_3/sim/design_2_auto_pc_3.v" \
"../../../bd/design_2/ip/design_2_auto_pc_2/sim/design_2_auto_pc_2.v" \
"../../../bd/design_2/ip/design_2_auto_pc_1/sim/design_2_auto_pc_1.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_5/sim/design_2_auto_pc_5.v" \

verilog xil_defaultlib "glbl.v"

nosort
