

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Mar 12 12:11:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../Lab3/matrixmul.cpp:11]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../Lab3/matrixmul.cpp:9]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../Lab3/matrixmul.cpp:3]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 0, i2 %i" [../Lab3/matrixmul.cpp:9]   --->   Operation 21 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln11 = store i2 0, i2 %j" [../Lab3/matrixmul.cpp:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln9 = br void %Product" [../Lab3/matrixmul.cpp:9]   --->   Operation 23 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../Lab3/matrixmul.cpp:9]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln9 = icmp_eq  i4 %indvar_flatten_load, i4 9" [../Lab3/matrixmul.cpp:9]   --->   Operation 25 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln9_1 = add i4 %indvar_flatten_load, i4 1" [../Lab3/matrixmul.cpp:9]   --->   Operation 26 'add' 'add_ln9_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc29, void %for.end31" [../Lab3/matrixmul.cpp:9]   --->   Operation 27 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../Lab3/matrixmul.cpp:11]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [../Lab3/matrixmul.cpp:9]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.56ns)   --->   "%add_ln9 = add i2 %i_load, i2 1" [../Lab3/matrixmul.cpp:9]   --->   Operation 30 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.56ns)   --->   "%icmp_ln11 = icmp_eq  i2 %j_load, i2 3" [../Lab3/matrixmul.cpp:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln9 = select i1 %icmp_ln11, i2 0, i2 %j_load" [../Lab3/matrixmul.cpp:9]   --->   Operation 32 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i2 %select_ln9" [../Lab3/matrixmul.cpp:15]   --->   Operation 33 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln15_5 = add i4 %zext_ln15_4, i4 6" [../Lab3/matrixmul.cpp:15]   --->   Operation 34 'add' 'add_ln15_5' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i4 %add_ln15_5" [../Lab3/matrixmul.cpp:15]   --->   Operation 35 'zext' 'zext_ln15_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln15_7" [../Lab3/matrixmul.cpp:15]   --->   Operation 36 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 37 'load' 'b_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln9 = store i4 %add_ln9_1, i4 %indvar_flatten" [../Lab3/matrixmul.cpp:9]   --->   Operation 38 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln9_1 = select i1 %icmp_ln11, i2 %add_ln9, i2 %i_load" [../Lab3/matrixmul.cpp:9]   --->   Operation 39 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %select_ln9_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 40 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln9_1, i2 0" [../Lab3/matrixmul.cpp:15]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%sub_ln15 = sub i4 %tmp, i4 %zext_ln15" [../Lab3/matrixmul.cpp:15]   --->   Operation 42 'sub' 'sub_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln15_2 = add i4 %sub_ln15, i4 1" [../Lab3/matrixmul.cpp:15]   --->   Operation 43 'add' 'add_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i4 %add_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 44 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 45 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln15_3 = add i4 %sub_ln15, i4 2" [../Lab3/matrixmul.cpp:15]   --->   Operation 46 'add' 'add_ln15_3' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i4 %add_ln15_3" [../Lab3/matrixmul.cpp:15]   --->   Operation 47 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %zext_ln15_3" [../Lab3/matrixmul.cpp:15]   --->   Operation 48 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 49 'load' 'a_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 50 'load' 'a_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i2 %select_ln9" [../Lab3/matrixmul.cpp:15]   --->   Operation 51 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.65ns)   --->   "%add_ln15_4 = add i3 %zext_ln15_5, i3 3" [../Lab3/matrixmul.cpp:15]   --->   Operation 52 'add' 'add_ln15_4' <Predicate = (!icmp_ln9)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i3 %add_ln15_4" [../Lab3/matrixmul.cpp:15]   --->   Operation 53 'zext' 'zext_ln15_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln15_6" [../Lab3/matrixmul.cpp:15]   --->   Operation 54 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 55 'load' 'b_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 56 'load' 'b_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 57 [1/1] (1.56ns)   --->   "%add_ln11 = add i2 %select_ln9, i2 1" [../Lab3/matrixmul.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 %select_ln9_1, i2 %i" [../Lab3/matrixmul.cpp:9]   --->   Operation 58 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln11 = store i2 %add_ln11, i2 %j" [../Lab3/matrixmul.cpp:11]   --->   Operation 59 'store' 'store_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %sub_ln15" [../Lab3/matrixmul.cpp:15]   --->   Operation 60 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 61 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 62 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 63 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 64 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i8 %a_load_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 65 'sext' 'sext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i2 %select_ln9" [../Lab3/matrixmul.cpp:11]   --->   Operation 66 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln11" [../Lab3/matrixmul.cpp:15]   --->   Operation 67 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln15_6 = add i4 %sub_ln15, i4 %zext_ln15_4" [../Lab3/matrixmul.cpp:15]   --->   Operation 68 'add' 'add_ln15_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 69 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 70 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln15_5 = sext i8 %b_load_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 71 'sext' 'sext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_2 = mul i16 %sext_ln15_5, i16 %sext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 72 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 73 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i8 %a_load_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 74 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 75 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln15_4 = sext i8 %b_load_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 76 'sext' 'sext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_1 = mul i16 %sext_ln15_4, i16 %sext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 77 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_2 = mul i16 %sext_ln15_5, i16 %sext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 78 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i8 %a_load" [../Lab3/matrixmul.cpp:15]   --->   Operation 79 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln15_3 = sext i8 %b_load" [../Lab3/matrixmul.cpp:15]   --->   Operation 80 'sext' 'sext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln15 = mul i16 %sext_ln15_3, i16 %sext_ln15" [../Lab3/matrixmul.cpp:15]   --->   Operation 81 'mul' 'mul_ln15' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_1 = mul i16 %sext_ln15_4, i16 %sext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 82 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_2 = mul i16 %sext_ln15_5, i16 %sext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 83 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i16 %mul_ln15, i16 %mul_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 84 'add' 'add_ln15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [../Lab3/matrixmul.cpp:19]   --->   Operation 96 'ret' 'ret_ln19' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_1 = mul i16 %sext_ln15_4, i16 %sext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 85 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i16 %mul_ln15, i16 %mul_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 86 'add' 'add_ln15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_1 = add i16 %add_ln15, i16 %mul_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 87 'add' 'add_ln15_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i4 %add_ln15_6" [../Lab3/matrixmul.cpp:15]   --->   Operation 90 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln15_8" [../Lab3/matrixmul.cpp:15]   --->   Operation 91 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../Lab3/matrixmul.cpp:11]   --->   Operation 92 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_1 = add i16 %add_ln15, i16 %mul_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 93 'add' 'add_ln15_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln15 = store i16 %add_ln15_1, i4 %res_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 94 'store' 'store_ln15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln11 = br void %Product" [../Lab3/matrixmul.cpp:11]   --->   Operation 95 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.203ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln11', ../Lab3/matrixmul.cpp:11) of constant 0 on local variable 'j', ../Lab3/matrixmul.cpp:11 [16]  (1.588 ns)
	'load' operation 2 bit ('j_load', ../Lab3/matrixmul.cpp:11) on local variable 'j', ../Lab3/matrixmul.cpp:11 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln11', ../Lab3/matrixmul.cpp:11) [29]  (1.565 ns)
	'select' operation 2 bit ('select_ln9', ../Lab3/matrixmul.cpp:9) [30]  (0.993 ns)
	'add' operation 4 bit ('add_ln15_5', ../Lab3/matrixmul.cpp:15) [56]  (1.735 ns)
	'getelementptr' operation 4 bit ('b_addr_2', ../Lab3/matrixmul.cpp:15) [58]  (0.000 ns)
	'load' operation 8 bit ('b_load_2', ../Lab3/matrixmul.cpp:15) on array 'b' [69]  (2.322 ns)

 <State 2>: 6.785ns
The critical path consists of the following:
	'select' operation 2 bit ('select_ln9_1', ../Lab3/matrixmul.cpp:9) [31]  (0.993 ns)
	'sub' operation 4 bit ('sub_ln15', ../Lab3/matrixmul.cpp:15) [34]  (1.735 ns)
	'add' operation 4 bit ('add_ln15_2', ../Lab3/matrixmul.cpp:15) [37]  (1.735 ns)
	'getelementptr' operation 4 bit ('a_addr_1', ../Lab3/matrixmul.cpp:15) [39]  (0.000 ns)
	'load' operation 8 bit ('a_load_1', ../Lab3/matrixmul.cpp:15) on array 'a' [45]  (2.322 ns)

 <State 3>: 3.372ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load_2', ../Lab3/matrixmul.cpp:15) on array 'a' [47]  (2.322 ns)
	'mul' operation 16 bit of DSP[72] ('mul_ln15_2', ../Lab3/matrixmul.cpp:15) [71]  (1.050 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', ../Lab3/matrixmul.cpp:15) on array 'a' [43]  (2.322 ns)

 <State 5>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln15', ../Lab3/matrixmul.cpp:15) [65]  (4.170 ns)
	'add' operation 16 bit of DSP[72] ('add_ln15', ../Lab3/matrixmul.cpp:15) [72]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[72] ('add_ln15', ../Lab3/matrixmul.cpp:15) [72]  (2.100 ns)
	'add' operation 16 bit of DSP[73] ('add_ln15_1', ../Lab3/matrixmul.cpp:15) [73]  (2.100 ns)

 <State 7>: 4.422ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[73] ('add_ln15_1', ../Lab3/matrixmul.cpp:15) [73]  (2.100 ns)
	'store' operation 0 bit ('store_ln15', ../Lab3/matrixmul.cpp:15) of variable 'add_ln15_1', ../Lab3/matrixmul.cpp:15 on array 'res' [74]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
