
Project_2_analog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cd4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08007e88  08007e88  00017e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800835c  0800835c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800835c  0800835c  0001835c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008364  08008364  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008364  08008364  00018364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008368  08008368  00018368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800836c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  200001f4  08008560  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  08008560  0002036c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb38  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002434  00000000  00000000  0002fd5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc8  00000000  00000000  00032190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ed8  00000000  00000000  00033158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002510f  00000000  00000000  00034030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010bc6  00000000  00000000  0005913f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ded95  00000000  00000000  00069d05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00148a9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005404  00000000  00000000  00148aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007e6c 	.word	0x08007e6c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	08007e6c 	.word	0x08007e6c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000f76:	4a38      	ldr	r2, [pc, #224]	; (8001058 <HD44780_Init+0xec>)
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000f7c:	4b37      	ldr	r3, [pc, #220]	; (800105c <HD44780_Init+0xf0>)
 8000f7e:	2208      	movs	r2, #8
 8000f80:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000f82:	4b37      	ldr	r3, [pc, #220]	; (8001060 <HD44780_Init+0xf4>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000f88:	4b33      	ldr	r3, [pc, #204]	; (8001058 <HD44780_Init+0xec>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d907      	bls.n	8000fa0 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000f90:	4b33      	ldr	r3, [pc, #204]	; (8001060 <HD44780_Init+0xf4>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	f043 0308 	orr.w	r3, r3, #8
 8000f98:	b2da      	uxtb	r2, r3
 8000f9a:	4b31      	ldr	r3, [pc, #196]	; (8001060 <HD44780_Init+0xf4>)
 8000f9c:	701a      	strb	r2, [r3, #0]
 8000f9e:	e006      	b.n	8000fae <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000fa0:	4b2f      	ldr	r3, [pc, #188]	; (8001060 <HD44780_Init+0xf4>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4b2d      	ldr	r3, [pc, #180]	; (8001060 <HD44780_Init+0xf4>)
 8000fac:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000fae:	f000 f99d 	bl	80012ec <DelayInit>
  HAL_Delay(50);
 8000fb2:	2032      	movs	r0, #50	; 0x32
 8000fb4:	f001 fa8c 	bl	80024d0 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000fb8:	4b28      	ldr	r3, [pc, #160]	; (800105c <HD44780_Init+0xf0>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f000 f95b 	bl	8001278 <ExpanderWrite>
  HAL_Delay(1000);
 8000fc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fc6:	f001 fa83 	bl	80024d0 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000fca:	2030      	movs	r0, #48	; 0x30
 8000fcc:	f000 f943 	bl	8001256 <Write4Bits>
  DelayUS(4500);
 8000fd0:	f241 1094 	movw	r0, #4500	; 0x1194
 8000fd4:	f000 f9b4 	bl	8001340 <DelayUS>

  Write4Bits(0x03 << 4);
 8000fd8:	2030      	movs	r0, #48	; 0x30
 8000fda:	f000 f93c 	bl	8001256 <Write4Bits>
  DelayUS(4500);
 8000fde:	f241 1094 	movw	r0, #4500	; 0x1194
 8000fe2:	f000 f9ad 	bl	8001340 <DelayUS>

  Write4Bits(0x03 << 4);
 8000fe6:	2030      	movs	r0, #48	; 0x30
 8000fe8:	f000 f935 	bl	8001256 <Write4Bits>
  DelayUS(4500);
 8000fec:	f241 1094 	movw	r0, #4500	; 0x1194
 8000ff0:	f000 f9a6 	bl	8001340 <DelayUS>

  Write4Bits(0x02 << 4);
 8000ff4:	2020      	movs	r0, #32
 8000ff6:	f000 f92e 	bl	8001256 <Write4Bits>
  DelayUS(100);
 8000ffa:	2064      	movs	r0, #100	; 0x64
 8000ffc:	f000 f9a0 	bl	8001340 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001000:	4b17      	ldr	r3, [pc, #92]	; (8001060 <HD44780_Init+0xf4>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	f043 0320 	orr.w	r3, r3, #32
 8001008:	b2db      	uxtb	r3, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f8e6 	bl	80011dc <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001010:	4b14      	ldr	r3, [pc, #80]	; (8001064 <HD44780_Init+0xf8>)
 8001012:	2204      	movs	r2, #4
 8001014:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001016:	f000 f875 	bl	8001104 <HD44780_Display>
  HD44780_Clear();
 800101a:	f000 f82b 	bl	8001074 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800101e:	4b12      	ldr	r3, [pc, #72]	; (8001068 <HD44780_Init+0xfc>)
 8001020:	2202      	movs	r2, #2
 8001022:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001024:	4b10      	ldr	r3, [pc, #64]	; (8001068 <HD44780_Init+0xfc>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	b2db      	uxtb	r3, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f000 f8d4 	bl	80011dc <SendCommand>
  DelayUS(4500);
 8001034:	f241 1094 	movw	r0, #4500	; 0x1194
 8001038:	f000 f982 	bl	8001340 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 800103c:	490b      	ldr	r1, [pc, #44]	; (800106c <HD44780_Init+0x100>)
 800103e:	2000      	movs	r0, #0
 8001040:	f000 f876 	bl	8001130 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001044:	490a      	ldr	r1, [pc, #40]	; (8001070 <HD44780_Init+0x104>)
 8001046:	2001      	movs	r0, #1
 8001048:	f000 f872 	bl	8001130 <HD44780_CreateSpecialChar>

  HD44780_Home();
 800104c:	f000 f81d 	bl	800108a <HD44780_Home>
}
 8001050:	bf00      	nop
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000213 	.word	0x20000213
 800105c:	20000214 	.word	0x20000214
 8001060:	20000210 	.word	0x20000210
 8001064:	20000211 	.word	0x20000211
 8001068:	20000212 	.word	0x20000212
 800106c:	20000000 	.word	0x20000000
 8001070:	20000008 	.word	0x20000008

08001074 <HD44780_Clear>:

void HD44780_Clear()
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001078:	2001      	movs	r0, #1
 800107a:	f000 f8af 	bl	80011dc <SendCommand>
  DelayUS(2000);
 800107e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001082:	f000 f95d 	bl	8001340 <DelayUS>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}

0800108a <HD44780_Home>:

void HD44780_Home()
{
 800108a:	b580      	push	{r7, lr}
 800108c:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800108e:	2002      	movs	r0, #2
 8001090:	f000 f8a4 	bl	80011dc <SendCommand>
  DelayUS(2000);
 8001094:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001098:	f000 f952 	bl	8001340 <DelayUS>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80010a0:	b590      	push	{r4, r7, lr}
 80010a2:	b087      	sub	sp, #28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	460a      	mov	r2, r1
 80010aa:	71fb      	strb	r3, [r7, #7]
 80010ac:	4613      	mov	r3, r2
 80010ae:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <HD44780_SetCursor+0x5c>)
 80010b2:	f107 0408 	add.w	r4, r7, #8
 80010b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80010bc:	4b10      	ldr	r3, [pc, #64]	; (8001100 <HD44780_SetCursor+0x60>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	79ba      	ldrb	r2, [r7, #6]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d303      	bcc.n	80010ce <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 80010c6:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <HD44780_SetCursor+0x60>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80010ce:	79bb      	ldrb	r3, [r7, #6]
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	3318      	adds	r3, #24
 80010d4:	443b      	add	r3, r7
 80010d6:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	4413      	add	r3, r2
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	b25b      	sxtb	r3, r3
 80010e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 f875 	bl	80011dc <SendCommand>
}
 80010f2:	bf00      	nop
 80010f4:	371c      	adds	r7, #28
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd90      	pop	{r4, r7, pc}
 80010fa:	bf00      	nop
 80010fc:	08007e88 	.word	0x08007e88
 8001100:	20000213 	.word	0x20000213

08001104 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <HD44780_Display+0x28>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	f043 0304 	orr.w	r3, r3, #4
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <HD44780_Display+0x28>)
 8001114:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001116:	4b05      	ldr	r3, [pc, #20]	; (800112c <HD44780_Display+0x28>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	f043 0308 	orr.w	r3, r3, #8
 800111e:	b2db      	uxtb	r3, r3
 8001120:	4618      	mov	r0, r3
 8001122:	f000 f85b 	bl	80011dc <SendCommand>
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000211 	.word	0x20000211

08001130 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	6039      	str	r1, [r7, #0]
 800113a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	b25b      	sxtb	r3, r3
 800114a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800114e:	b25b      	sxtb	r3, r3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	4618      	mov	r0, r3
 8001154:	f000 f842 	bl	80011dc <SendCommand>
  for (int i=0; i<8; i++)
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	e009      	b.n	8001172 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	4413      	add	r3, r2
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f846 	bl	80011f8 <SendChar>
  for (int i=0; i<8; i++)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	3301      	adds	r3, #1
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2b07      	cmp	r3, #7
 8001176:	ddf2      	ble.n	800115e <HD44780_CreateSpecialChar+0x2e>
  }
}
 8001178:	bf00      	nop
 800117a:	bf00      	nop
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 800118a:	e006      	b.n	800119a <HD44780_PrintStr+0x18>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	f000 f82f 	bl	80011f8 <SendChar>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1f4      	bne.n	800118c <HD44780_PrintStr+0xa>
}
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <HD44780_NoBacklight>:
  if(new_val) HD44780_Backlight();
  else HD44780_NoBacklight();
}

void HD44780_NoBacklight(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  dpBacklight=LCD_NOBACKLIGHT;
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <HD44780_NoBacklight+0x14>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f000 f85e 	bl	8001278 <ExpanderWrite>
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000214 	.word	0x20000214

080011c4 <HD44780_Backlight>:

void HD44780_Backlight(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 80011c8:	4b03      	ldr	r3, [pc, #12]	; (80011d8 <HD44780_Backlight+0x14>)
 80011ca:	2208      	movs	r2, #8
 80011cc:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 80011ce:	2000      	movs	r0, #0
 80011d0:	f000 f852 	bl	8001278 <ExpanderWrite>
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000214 	.word	0x20000214

080011dc <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 f812 	bl	8001214 <Send>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <SendChar>:

static void SendChar(uint8_t ch)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	2101      	movs	r1, #1
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f804 	bl	8001214 <Send>
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	460a      	mov	r2, r1
 800121e:	71fb      	strb	r3, [r7, #7]
 8001220:	4613      	mov	r3, r2
 8001222:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	f023 030f 	bic.w	r3, r3, #15
 800122a:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	011b      	lsls	r3, r3, #4
 8001230:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001232:	7bfa      	ldrb	r2, [r7, #15]
 8001234:	79bb      	ldrb	r3, [r7, #6]
 8001236:	4313      	orrs	r3, r2
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f000 f80b 	bl	8001256 <Write4Bits>
  Write4Bits((lownib)|mode);
 8001240:	7bba      	ldrb	r2, [r7, #14]
 8001242:	79bb      	ldrb	r3, [r7, #6]
 8001244:	4313      	orrs	r3, r2
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f000 f804 	bl	8001256 <Write4Bits>
}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	4618      	mov	r0, r3
 8001264:	f000 f808 	bl	8001278 <ExpanderWrite>
  PulseEnable(value);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f820 	bl	80012b0 <PulseEnable>
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af02      	add	r7, sp, #8
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <ExpanderWrite+0x30>)
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	4313      	orrs	r3, r2
 800128a:	b2db      	uxtb	r3, r3
 800128c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800128e:	f107 020f 	add.w	r2, r7, #15
 8001292:	230a      	movs	r3, #10
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2301      	movs	r3, #1
 8001298:	217e      	movs	r1, #126	; 0x7e
 800129a:	4804      	ldr	r0, [pc, #16]	; (80012ac <ExpanderWrite+0x34>)
 800129c:	f002 fafc 	bl	8003898 <HAL_I2C_Master_Transmit>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000214 	.word	0x20000214
 80012ac:	20000280 	.word	0x20000280

080012b0 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	f043 0304 	orr.w	r3, r3, #4
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ffd8 	bl	8001278 <ExpanderWrite>
  DelayUS(20);
 80012c8:	2014      	movs	r0, #20
 80012ca:	f000 f839 	bl	8001340 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	f023 0304 	bic.w	r3, r3, #4
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ffce 	bl	8001278 <ExpanderWrite>
  DelayUS(20);
 80012dc:	2014      	movs	r0, #20
 80012de:	f000 f82f 	bl	8001340 <DelayUS>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <DelayInit>:

static void DelayInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80012f0:	4b11      	ldr	r3, [pc, #68]	; (8001338 <DelayInit+0x4c>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	4a10      	ldr	r2, [pc, #64]	; (8001338 <DelayInit+0x4c>)
 80012f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012fa:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 80012fc:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <DelayInit+0x4c>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	4a0d      	ldr	r2, [pc, #52]	; (8001338 <DelayInit+0x4c>)
 8001302:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001306:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <DelayInit+0x50>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a0b      	ldr	r2, [pc, #44]	; (800133c <DelayInit+0x50>)
 800130e:	f023 0301 	bic.w	r3, r3, #1
 8001312:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <DelayInit+0x50>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a08      	ldr	r2, [pc, #32]	; (800133c <DelayInit+0x50>)
 800131a:	f043 0301 	orr.w	r3, r3, #1
 800131e:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001320:	4b06      	ldr	r3, [pc, #24]	; (800133c <DelayInit+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001326:	bf00      	nop
  __ASM volatile ("NOP");
 8001328:	bf00      	nop
  __ASM volatile ("NOP");
 800132a:	bf00      	nop
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000edf0 	.word	0xe000edf0
 800133c:	e0001000 	.word	0xe0001000

08001340 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001340:	b480      	push	{r7}
 8001342:	b087      	sub	sp, #28
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001348:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <DelayUS+0x44>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <DelayUS+0x48>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	0c9a      	lsrs	r2, r3, #18
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	fb02 f303 	mul.w	r3, r2, r3
 800135a:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 800135c:	4b0b      	ldr	r3, [pc, #44]	; (800138c <DelayUS+0x4c>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001362:	4b0a      	ldr	r3, [pc, #40]	; (800138c <DelayUS+0x4c>)
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	429a      	cmp	r2, r3
 8001372:	d8f6      	bhi.n	8001362 <DelayUS+0x22>
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	371c      	adds	r7, #28
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	20000018 	.word	0x20000018
 8001388:	431bde83 	.word	0x431bde83
 800138c:	e0001000 	.word	0xe0001000

08001390 <led_display>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// >>>>>>>>>>>>>> LED Display module <<<<<<<<<<<<<<<<<

void led_display(uint16_t hex_number, int delay){
 8001390:	b5b0      	push	{r4, r5, r7, lr}
 8001392:	b08a      	sub	sp, #40	; 0x28
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	6039      	str	r1, [r7, #0]
 800139a:	80fb      	strh	r3, [r7, #6]
	int pin[] = {GPIO_PIN_4, GPIO_PIN_3, GPIO_PIN_5, GPIO_PIN_8,GPIO_PIN_9, GPIO_PIN_0};
 800139c:	4b23      	ldr	r3, [pc, #140]	; (800142c <led_display+0x9c>)
 800139e:	f107 040c 	add.w	r4, r7, #12
 80013a2:	461d      	mov	r5, r3
 80013a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013ac:	e884 0003 	stmia.w	r4, {r0, r1}
	for(int i=0;i<=4;i++){
 80013b0:	2300      	movs	r3, #0
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24
 80013b4:	e01b      	b.n	80013ee <led_display+0x5e>
	  HAL_GPIO_WritePin(GPIOB, pin[i], (hex_number & (0x01 << i)) >> i);
 80013b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	3328      	adds	r3, #40	; 0x28
 80013bc:	443b      	add	r3, r7
 80013be:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80013c2:	b299      	uxth	r1, r3
 80013c4:	88fa      	ldrh	r2, [r7, #6]
 80013c6:	2001      	movs	r0, #1
 80013c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ca:	fa00 f303 	lsl.w	r3, r0, r3
 80013ce:	401a      	ands	r2, r3
 80013d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d2:	fa42 f303 	asr.w	r3, r2, r3
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	461a      	mov	r2, r3
 80013da:	4815      	ldr	r0, [pc, #84]	; (8001430 <led_display+0xa0>)
 80013dc:	f002 f8c0 	bl	8003560 <HAL_GPIO_WritePin>
	  HAL_Delay(delay);
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f001 f874 	bl	80024d0 <HAL_Delay>
	for(int i=0;i<=4;i++){
 80013e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ea:	3301      	adds	r3, #1
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
 80013ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f0:	2b04      	cmp	r3, #4
 80013f2:	dde0      	ble.n	80013b6 <led_display+0x26>
	}
	if(mode != 3) HAL_GPIO_WritePin(GPIOE, pin[5], (hex_number & (0x01 << 5)) >> 5);
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <led_display+0xa4>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b03      	cmp	r3, #3
 80013fa:	d00c      	beq.n	8001416 <led_display+0x86>
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	b299      	uxth	r1, r3
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	115b      	asrs	r3, r3, #5
 8001404:	b2db      	uxtb	r3, r3
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	480a      	ldr	r0, [pc, #40]	; (8001438 <led_display+0xa8>)
 8001410:	f002 f8a6 	bl	8003560 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(GPIOE, pin[5], 0);
}
 8001414:	e006      	b.n	8001424 <led_display+0x94>
	else HAL_GPIO_WritePin(GPIOE, pin[5], 0);
 8001416:	6a3b      	ldr	r3, [r7, #32]
 8001418:	b29b      	uxth	r3, r3
 800141a:	2200      	movs	r2, #0
 800141c:	4619      	mov	r1, r3
 800141e:	4806      	ldr	r0, [pc, #24]	; (8001438 <led_display+0xa8>)
 8001420:	f002 f89e 	bl	8003560 <HAL_GPIO_WritePin>
}
 8001424:	bf00      	nop
 8001426:	3728      	adds	r7, #40	; 0x28
 8001428:	46bd      	mov	sp, r7
 800142a:	bdb0      	pop	{r4, r5, r7, pc}
 800142c:	08007e98 	.word	0x08007e98
 8001430:	40020400 	.word	0x40020400
 8001434:	20000010 	.word	0x20000010
 8001438:	40021000 	.word	0x40021000

0800143c <clear_lcd>:

// >>>>>>>>>>>>>>> END LED Display module <<<<<<<<<<<<<<<<<<<<

// >>>>>>>>>>>>>>>>> Clear LCD mode change <<<<<<<<<<<<<<<<<<
void clear_lcd(){
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
	if(cls_lcd > 0){
 8001440:	4b09      	ldr	r3, [pc, #36]	; (8001468 <clear_lcd+0x2c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d00c      	beq.n	8001462 <clear_lcd+0x26>
		HD44780_Clear();
 8001448:	f7ff fe14 	bl	8001074 <HD44780_Clear>
		led_display(0x1f, 100);
 800144c:	2164      	movs	r1, #100	; 0x64
 800144e:	201f      	movs	r0, #31
 8001450:	f7ff ff9e 	bl	8001390 <led_display>
		led_display(0x00, 100);
 8001454:	2164      	movs	r1, #100	; 0x64
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff ff9a 	bl	8001390 <led_display>
		cls_lcd = 0;
 800145c:	4b02      	ldr	r3, [pc, #8]	; (8001468 <clear_lcd+0x2c>)
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
	}
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000220 	.word	0x20000220

0800146c <clear_LCDtemp>:
// >>>>>>>>>>>>>>>>> END Clear LCD mode change <<<<<<<<<<<<<<<<<<

// >>>>>>>>>>> temperature module <<<<<<<<<<<<<<<<<<<

void clear_LCDtemp(float temperature, int lcd_status){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	ed87 0a01 	vstr	s0, [r7, #4]
 8001476:	6038      	str	r0, [r7, #0]
	if(temperature > 100) lcd_status = 1;
 8001478:	edd7 7a01 	vldr	s15, [r7, #4]
 800147c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80014b8 <clear_LCDtemp+0x4c>
 8001480:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001488:	dd01      	ble.n	800148e <clear_LCDtemp+0x22>
 800148a:	2301      	movs	r3, #1
 800148c:	603b      	str	r3, [r7, #0]
	if(temperature < 100 && lcd_status == 1){
 800148e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001492:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80014b8 <clear_LCDtemp+0x4c>
 8001496:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d400      	bmi.n	80014a2 <clear_LCDtemp+0x36>
		HD44780_Clear();
		lcd_status = 0;
	}
}
 80014a0:	e006      	b.n	80014b0 <clear_LCDtemp+0x44>
	if(temperature < 100 && lcd_status == 1){
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d103      	bne.n	80014b0 <clear_LCDtemp+0x44>
		HD44780_Clear();
 80014a8:	f7ff fde4 	bl	8001074 <HD44780_Clear>
		lcd_status = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	603b      	str	r3, [r7, #0]
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	42c80000 	.word	0x42c80000
 80014bc:	00000000 	.word	0x00000000

080014c0 <convert_data>:

float convert_data(int raw_data, char mode){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	70fb      	strb	r3, [r7, #3]
	float c = (float)raw_data/36.0;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	ee07 3a90 	vmov	s15, r3
 80014d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014d6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001548 <convert_data+0x88>
 80014da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014de:	edc7 7a03 	vstr	s15, [r7, #12]
	float f = 0;
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	60bb      	str	r3, [r7, #8]
	if(mode == 'C') return c;
 80014e8:	78fb      	ldrb	r3, [r7, #3]
 80014ea:	2b43      	cmp	r3, #67	; 0x43
 80014ec:	d101      	bne.n	80014f2 <convert_data+0x32>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	e01f      	b.n	8001532 <convert_data+0x72>
	if(mode == 'F') return f = (c*1.8) + 32;
 80014f2:	78fb      	ldrb	r3, [r7, #3]
 80014f4:	2b46      	cmp	r3, #70	; 0x46
 80014f6:	d11a      	bne.n	800152e <convert_data+0x6e>
 80014f8:	68f8      	ldr	r0, [r7, #12]
 80014fa:	f7ff f835 	bl	8000568 <__aeabi_f2d>
 80014fe:	a310      	add	r3, pc, #64	; (adr r3, 8001540 <convert_data+0x80>)
 8001500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001504:	f7ff f888 	bl	8000618 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4610      	mov	r0, r2
 800150e:	4619      	mov	r1, r3
 8001510:	f04f 0200 	mov.w	r2, #0
 8001514:	4b0d      	ldr	r3, [pc, #52]	; (800154c <convert_data+0x8c>)
 8001516:	f7fe fec9 	bl	80002ac <__adddf3>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4610      	mov	r0, r2
 8001520:	4619      	mov	r1, r3
 8001522:	f7ff fb51 	bl	8000bc8 <__aeabi_d2f>
 8001526:	4603      	mov	r3, r0
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	e001      	b.n	8001532 <convert_data+0x72>
	return 0.0;
 800152e:	f04f 0300 	mov.w	r3, #0
}
 8001532:	ee07 3a90 	vmov	s15, r3
 8001536:	eeb0 0a67 	vmov.f32	s0, s15
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	cccccccd 	.word	0xcccccccd
 8001544:	3ffccccc 	.word	0x3ffccccc
 8001548:	42100000 	.word	0x42100000
 800154c:	40400000 	.word	0x40400000

08001550 <check_temp>:

uint16_t check_temp(float temperature, char temp_mode){
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	ed87 0a01 	vstr	s0, [r7, #4]
 800155a:	4603      	mov	r3, r0
 800155c:	70fb      	strb	r3, [r7, #3]
	if(temp_mode == 'F') temperature = (temperature - 32)/1.8;
 800155e:	78fb      	ldrb	r3, [r7, #3]
 8001560:	2b46      	cmp	r3, #70	; 0x46
 8001562:	d116      	bne.n	8001592 <check_temp+0x42>
 8001564:	edd7 7a01 	vldr	s15, [r7, #4]
 8001568:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001620 <check_temp+0xd0>
 800156c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001570:	ee17 0a90 	vmov	r0, s15
 8001574:	f7fe fff8 	bl	8000568 <__aeabi_f2d>
 8001578:	a327      	add	r3, pc, #156	; (adr r3, 8001618 <check_temp+0xc8>)
 800157a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157e:	f7ff f975 	bl	800086c <__aeabi_ddiv>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f7ff fb1d 	bl	8000bc8 <__aeabi_d2f>
 800158e:	4603      	mov	r3, r0
 8001590:	607b      	str	r3, [r7, #4]
  	if(temperature >= 40) {
 8001592:	edd7 7a01 	vldr	s15, [r7, #4]
 8001596:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001624 <check_temp+0xd4>
 800159a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800159e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a2:	db0f      	blt.n	80015c4 <check_temp+0x74>
  		if(led_blink >= 500){
 80015a4:	4b20      	ldr	r3, [pc, #128]	; (8001628 <check_temp+0xd8>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80015ac:	d306      	bcc.n	80015bc <check_temp+0x6c>
  			led_blink = 0;
 80015ae:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <check_temp+0xd8>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
  			HD44780_Backlight();
 80015b4:	f7ff fe06 	bl	80011c4 <HD44780_Backlight>
  			return 0x3f;
 80015b8:	233f      	movs	r3, #63	; 0x3f
 80015ba:	e027      	b.n	800160c <check_temp+0xbc>
  		}
  		HD44780_NoBacklight();
 80015bc:	f7ff fdf6 	bl	80011ac <HD44780_NoBacklight>
  		return 0x00;
 80015c0:	2300      	movs	r3, #0
 80015c2:	e023      	b.n	800160c <check_temp+0xbc>
  	}
  	HD44780_Backlight();
 80015c4:	f7ff fdfe 	bl	80011c4 <HD44780_Backlight>
	if(temperature >= 35) return 0x0f;
 80015c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80015cc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800162c <check_temp+0xdc>
 80015d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d8:	db01      	blt.n	80015de <check_temp+0x8e>
 80015da:	230f      	movs	r3, #15
 80015dc:	e016      	b.n	800160c <check_temp+0xbc>
	if(temperature >= 30) return 0x07;
 80015de:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80015e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	db01      	blt.n	80015f4 <check_temp+0xa4>
 80015f0:	2307      	movs	r3, #7
 80015f2:	e00b      	b.n	800160c <check_temp+0xbc>
	if(temperature >= 25) return 0x03;
 80015f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80015f8:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80015fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001604:	db01      	blt.n	800160a <check_temp+0xba>
 8001606:	2303      	movs	r3, #3
 8001608:	e000      	b.n	800160c <check_temp+0xbc>
	return 0x01;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	f3af 8000 	nop.w
 8001618:	cccccccd 	.word	0xcccccccd
 800161c:	3ffccccc 	.word	0x3ffccccc
 8001620:	42000000 	.word	0x42000000
 8001624:	42200000 	.word	0x42200000
 8001628:	20000234 	.word	0x20000234
 800162c:	420c0000 	.word	0x420c0000

08001630 <readTemp>:

int readTemp(){
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
	int raw_data;
	// Read Temperature Sensor
	HAL_ADC_Start(&hadc1);
 8001636:	480a      	ldr	r0, [pc, #40]	; (8001660 <readTemp+0x30>)
 8001638:	f000 ffb2 	bl	80025a0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800163c:	f04f 31ff 	mov.w	r1, #4294967295
 8001640:	4807      	ldr	r0, [pc, #28]	; (8001660 <readTemp+0x30>)
 8001642:	f001 f8a6 	bl	8002792 <HAL_ADC_PollForConversion>
	raw_data = HAL_ADC_GetValue(&hadc1);
 8001646:	4806      	ldr	r0, [pc, #24]	; (8001660 <readTemp+0x30>)
 8001648:	f001 fa68 	bl	8002b1c <HAL_ADC_GetValue>
 800164c:	4603      	mov	r3, r0
 800164e:	607b      	str	r3, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 8001650:	4803      	ldr	r0, [pc, #12]	; (8001660 <readTemp+0x30>)
 8001652:	f001 f86b 	bl	800272c <HAL_ADC_Stop>
	return raw_data;
 8001656:	687b      	ldr	r3, [r7, #4]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000238 	.word	0x20000238

08001664 <temperature>:

void temperature(){
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	; 0x28
 8001668:	af02      	add	r7, sp, #8
	float temperature = 0;
 800166a:	f04f 0300 	mov.w	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
	int lcd_status = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
	char msg[17];
	char temp_mode;

	while(1){
		clear_lcd();
 8001674:	f7ff fee2 	bl	800143c <clear_lcd>
		if(mode != 1 && mode != 2) break;
 8001678:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <temperature+0xc0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d003      	beq.n	8001688 <temperature+0x24>
 8001680:	4b28      	ldr	r3, [pc, #160]	; (8001724 <temperature+0xc0>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b02      	cmp	r3, #2
 8001686:	d147      	bne.n	8001718 <temperature+0xb4>
		if(mode == 1) temp_mode = 'C';
 8001688:	4b26      	ldr	r3, [pc, #152]	; (8001724 <temperature+0xc0>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d102      	bne.n	8001696 <temperature+0x32>
 8001690:	2343      	movs	r3, #67	; 0x43
 8001692:	77fb      	strb	r3, [r7, #31]
 8001694:	e001      	b.n	800169a <temperature+0x36>
		else temp_mode = 'F';
 8001696:	2346      	movs	r3, #70	; 0x46
 8001698:	77fb      	strb	r3, [r7, #31]
//		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
//		raw_data = HAL_ADC_GetValue(&hadc1);
//		HAL_ADC_Stop(&hadc1);

		// Display LCD && LED
		HD44780_SetCursor(0,0);
 800169a:	2100      	movs	r1, #0
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff fcff 	bl	80010a0 <HD44780_SetCursor>
		sprintf(msg, "Temperature (%c)", temp_mode);
 80016a2:	7ffa      	ldrb	r2, [r7, #31]
 80016a4:	463b      	mov	r3, r7
 80016a6:	4920      	ldr	r1, [pc, #128]	; (8001728 <temperature+0xc4>)
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 f973 	bl	8005994 <siprintf>
		HD44780_PrintStr(msg);
 80016ae:	463b      	mov	r3, r7
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fd66 	bl	8001182 <HD44780_PrintStr>
		HD44780_SetCursor(8,1);
 80016b6:	2101      	movs	r1, #1
 80016b8:	2008      	movs	r0, #8
 80016ba:	f7ff fcf1 	bl	80010a0 <HD44780_SetCursor>
		temperature = convert_data(readTemp(), temp_mode);
 80016be:	f7ff ffb7 	bl	8001630 <readTemp>
 80016c2:	4602      	mov	r2, r0
 80016c4:	7ffb      	ldrb	r3, [r7, #31]
 80016c6:	4619      	mov	r1, r3
 80016c8:	4610      	mov	r0, r2
 80016ca:	f7ff fef9 	bl	80014c0 <convert_data>
 80016ce:	ed87 0a06 	vstr	s0, [r7, #24]
		sprintf(msg, "%.2f %c", temperature, temp_mode);
 80016d2:	69b8      	ldr	r0, [r7, #24]
 80016d4:	f7fe ff48 	bl	8000568 <__aeabi_f2d>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	7ff9      	ldrb	r1, [r7, #31]
 80016de:	4638      	mov	r0, r7
 80016e0:	9100      	str	r1, [sp, #0]
 80016e2:	4912      	ldr	r1, [pc, #72]	; (800172c <temperature+0xc8>)
 80016e4:	f004 f956 	bl	8005994 <siprintf>
		HD44780_PrintStr(msg);
 80016e8:	463b      	mov	r3, r7
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fd49 	bl	8001182 <HD44780_PrintStr>
		clear_LCDtemp(temperature, lcd_status);
 80016f0:	6978      	ldr	r0, [r7, #20]
 80016f2:	ed97 0a06 	vldr	s0, [r7, #24]
 80016f6:	f7ff feb9 	bl	800146c <clear_LCDtemp>
		led_display(check_temp(temperature, temp_mode),0);
 80016fa:	7ffb      	ldrb	r3, [r7, #31]
 80016fc:	4618      	mov	r0, r3
 80016fe:	ed97 0a06 	vldr	s0, [r7, #24]
 8001702:	f7ff ff25 	bl	8001550 <check_temp>
 8001706:	4603      	mov	r3, r0
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fe40 	bl	8001390 <led_display>
		HAL_Delay(250);
 8001710:	20fa      	movs	r0, #250	; 0xfa
 8001712:	f000 fedd 	bl	80024d0 <HAL_Delay>
		clear_lcd();
 8001716:	e7ad      	b.n	8001674 <temperature+0x10>
		if(mode != 1 && mode != 2) break;
 8001718:	bf00      	nop
	}
}
 800171a:	bf00      	nop
 800171c:	3720      	adds	r7, #32
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20000010 	.word	0x20000010
 8001728:	08007eb0 	.word	0x08007eb0
 800172c:	08007ec4 	.word	0x08007ec4

08001730 <led_timer>:
// >>>>>>>>>>> END temperature module <<<<<<<<<<<<<<<<<<<


// >>>>>>>>>>>>>> timer module <<<<<<<<<<<

uint16_t led_timer(int seconds){
 8001730:	b580      	push	{r7, lr}
 8001732:	b0a2      	sub	sp, #136	; 0x88
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	if(seconds > 30) seconds %= 30;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2b1e      	cmp	r3, #30
 800173c:	dd0d      	ble.n	800175a <led_timer+0x2a>
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <led_timer+0x6c>)
 8001742:	fb83 1302 	smull	r1, r3, r3, r2
 8001746:	4413      	add	r3, r2
 8001748:	1119      	asrs	r1, r3, #4
 800174a:	17d3      	asrs	r3, r2, #31
 800174c:	1ac9      	subs	r1, r1, r3
 800174e:	460b      	mov	r3, r1
 8001750:	011b      	lsls	r3, r3, #4
 8001752:	1a5b      	subs	r3, r3, r1
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	607b      	str	r3, [r7, #4]
	seconds %= 31;
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <led_timer+0x70>)
 800175e:	fb83 1302 	smull	r1, r3, r3, r2
 8001762:	4413      	add	r3, r2
 8001764:	1119      	asrs	r1, r3, #4
 8001766:	17d3      	asrs	r3, r2, #31
 8001768:	1ac9      	subs	r1, r1, r3
 800176a:	460b      	mov	r3, r1
 800176c:	015b      	lsls	r3, r3, #5
 800176e:	1a5b      	subs	r3, r3, r1
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	607b      	str	r3, [r7, #4]
	int set_hex[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
 8001774:	4a0b      	ldr	r2, [pc, #44]	; (80017a4 <led_timer+0x74>)
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	4611      	mov	r1, r2
 800177c:	227c      	movs	r2, #124	; 0x7c
 800177e:	4618      	mov	r0, r3
 8001780:	f003 fc88 	bl	8005094 <memcpy>
					 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,
					 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18,
					 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e ,0x1f};
	return set_hex[seconds];
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	3388      	adds	r3, #136	; 0x88
 800178a:	443b      	add	r3, r7
 800178c:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001790:	b29b      	uxth	r3, r3
}
 8001792:	4618      	mov	r0, r3
 8001794:	3788      	adds	r7, #136	; 0x88
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	88888889 	.word	0x88888889
 80017a0:	84210843 	.word	0x84210843
 80017a4:	08007ecc 	.word	0x08007ecc

080017a8 <timer>:

void timer(){
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b089      	sub	sp, #36	; 0x24
 80017ac:	af02      	add	r7, sp, #8
	char msg[17];
	sprintf(msg, "Timer!");
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4943      	ldr	r1, [pc, #268]	; (80018c0 <timer+0x118>)
 80017b2:	4618      	mov	r0, r3
 80017b4:	f004 f8ee 	bl	8005994 <siprintf>
	HD44780_SetCursor(5,0);
 80017b8:	2100      	movs	r1, #0
 80017ba:	2005      	movs	r0, #5
 80017bc:	f7ff fc70 	bl	80010a0 <HD44780_SetCursor>
	HD44780_PrintStr(msg);
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fcdd 	bl	8001182 <HD44780_PrintStr>
	sprintf(msg, "%.2d : %.2d : %.2d.%d", hour, minute, seconds, mm_seconds);
 80017c8:	4b3e      	ldr	r3, [pc, #248]	; (80018c4 <timer+0x11c>)
 80017ca:	6819      	ldr	r1, [r3, #0]
 80017cc:	4b3e      	ldr	r3, [pc, #248]	; (80018c8 <timer+0x120>)
 80017ce:	681c      	ldr	r4, [r3, #0]
 80017d0:	4b3e      	ldr	r3, [pc, #248]	; (80018cc <timer+0x124>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a3e      	ldr	r2, [pc, #248]	; (80018d0 <timer+0x128>)
 80017d6:	6812      	ldr	r2, [r2, #0]
 80017d8:	1d38      	adds	r0, r7, #4
 80017da:	9201      	str	r2, [sp, #4]
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	4623      	mov	r3, r4
 80017e0:	460a      	mov	r2, r1
 80017e2:	493c      	ldr	r1, [pc, #240]	; (80018d4 <timer+0x12c>)
 80017e4:	f004 f8d6 	bl	8005994 <siprintf>
	HD44780_SetCursor(0,1);
 80017e8:	2101      	movs	r1, #1
 80017ea:	2000      	movs	r0, #0
 80017ec:	f7ff fc58 	bl	80010a0 <HD44780_SetCursor>
	HD44780_PrintStr(msg);
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fcc5 	bl	8001182 <HD44780_PrintStr>
	led_display(led_timer(seconds),0);
 80017f8:	4b34      	ldr	r3, [pc, #208]	; (80018cc <timer+0x124>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff ff97 	bl	8001730 <led_timer>
 8001802:	4603      	mov	r3, r0
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fdc2 	bl	8001390 <led_display>
	if(minute > 0 && seconds == 0 && mm_seconds <= 100 ) HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, 1);
 800180c:	4b2e      	ldr	r3, [pc, #184]	; (80018c8 <timer+0x120>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d00d      	beq.n	8001830 <timer+0x88>
 8001814:	4b2d      	ldr	r3, [pc, #180]	; (80018cc <timer+0x124>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d109      	bne.n	8001830 <timer+0x88>
 800181c:	4b2c      	ldr	r3, [pc, #176]	; (80018d0 <timer+0x128>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b64      	cmp	r3, #100	; 0x64
 8001822:	d805      	bhi.n	8001830 <timer+0x88>
 8001824:	2201      	movs	r2, #1
 8001826:	2101      	movs	r1, #1
 8001828:	482b      	ldr	r0, [pc, #172]	; (80018d8 <timer+0x130>)
 800182a:	f001 fe99 	bl	8003560 <HAL_GPIO_WritePin>
 800182e:	e01b      	b.n	8001868 <timer+0xc0>
	else if (minute > 0 && seconds == 0 && mm_seconds >= 200 && mm_seconds <= 300) HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, 1);
 8001830:	4b25      	ldr	r3, [pc, #148]	; (80018c8 <timer+0x120>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d012      	beq.n	800185e <timer+0xb6>
 8001838:	4b24      	ldr	r3, [pc, #144]	; (80018cc <timer+0x124>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10e      	bne.n	800185e <timer+0xb6>
 8001840:	4b23      	ldr	r3, [pc, #140]	; (80018d0 <timer+0x128>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2bc7      	cmp	r3, #199	; 0xc7
 8001846:	d90a      	bls.n	800185e <timer+0xb6>
 8001848:	4b21      	ldr	r3, [pc, #132]	; (80018d0 <timer+0x128>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001850:	d805      	bhi.n	800185e <timer+0xb6>
 8001852:	2201      	movs	r2, #1
 8001854:	2101      	movs	r1, #1
 8001856:	4820      	ldr	r0, [pc, #128]	; (80018d8 <timer+0x130>)
 8001858:	f001 fe82 	bl	8003560 <HAL_GPIO_WritePin>
 800185c:	e004      	b.n	8001868 <timer+0xc0>
	else HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2101      	movs	r1, #1
 8001862:	481d      	ldr	r0, [pc, #116]	; (80018d8 <timer+0x130>)
 8001864:	f001 fe7c 	bl	8003560 <HAL_GPIO_WritePin>
//	HAL_ADC_Start(&hadc1);
//	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
//	raw_data = HAL_ADC_GetValue(&hadc1);
//	HAL_ADC_Stop(&hadc1);

	if (convert_data(readTemp(), 'C') >= 40){
 8001868:	f7ff fee2 	bl	8001630 <readTemp>
 800186c:	4603      	mov	r3, r0
 800186e:	2143      	movs	r1, #67	; 0x43
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fe25 	bl	80014c0 <convert_data>
 8001876:	eef0 7a40 	vmov.f32	s15, s0
 800187a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80018dc <timer+0x134>
 800187e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001886:	da00      	bge.n	800188a <timer+0xe2>
		mode++;
		if(mode == 4) mode = 1; // config amount mode here
		mode_count = 0;
		mode_check = 0;
	}
}
 8001888:	e016      	b.n	80018b8 <timer+0x110>
		cls_lcd++;
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <timer+0x138>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	3301      	adds	r3, #1
 8001890:	4a13      	ldr	r2, [pc, #76]	; (80018e0 <timer+0x138>)
 8001892:	6013      	str	r3, [r2, #0]
		mode++;
 8001894:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <timer+0x13c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	3301      	adds	r3, #1
 800189a:	4a12      	ldr	r2, [pc, #72]	; (80018e4 <timer+0x13c>)
 800189c:	6013      	str	r3, [r2, #0]
		if(mode == 4) mode = 1; // config amount mode here
 800189e:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <timer+0x13c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b04      	cmp	r3, #4
 80018a4:	d102      	bne.n	80018ac <timer+0x104>
 80018a6:	4b0f      	ldr	r3, [pc, #60]	; (80018e4 <timer+0x13c>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	601a      	str	r2, [r3, #0]
		mode_count = 0;
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <timer+0x140>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
		mode_check = 0;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <timer+0x144>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
}
 80018b8:	bf00      	nop
 80018ba:	371c      	adds	r7, #28
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd90      	pop	{r4, r7, pc}
 80018c0:	08007f48 	.word	0x08007f48
 80018c4:	20000228 	.word	0x20000228
 80018c8:	2000022c 	.word	0x2000022c
 80018cc:	20000014 	.word	0x20000014
 80018d0:	20000230 	.word	0x20000230
 80018d4:	08007f50 	.word	0x08007f50
 80018d8:	40021000 	.word	0x40021000
 80018dc:	42200000 	.word	0x42200000
 80018e0:	20000220 	.word	0x20000220
 80018e4:	20000010 	.word	0x20000010
 80018e8:	20000218 	.word	0x20000218
 80018ec:	2000021c 	.word	0x2000021c

080018f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018f4:	f000 fd7a 	bl	80023ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f8:	f000 f83a 	bl	8001970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018fc:	f000 f9c6 	bl	8001c8c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001900:	f000 f8e8 	bl	8001ad4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001904:	f000 f894 	bl	8001a30 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001908:	f000 f924 	bl	8001b54 <MX_TIM1_Init>
  MX_TIM2_Init();
 800190c:	f000 f972 	bl	8001bf4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	HD44780_Init(2); // Define row
 8001910:	2002      	movs	r0, #2
 8001912:	f7ff fb2b 	bl	8000f6c <HD44780_Init>
	HD44780_Clear(); // Clear Display
 8001916:	f7ff fbad 	bl	8001074 <HD44780_Clear>
	HD44780_Backlight(); // Turn on Light
 800191a:	f7ff fc53 	bl	80011c4 <HD44780_Backlight>
	HAL_ADC_Start(&hadc1);
 800191e:	4810      	ldr	r0, [pc, #64]	; (8001960 <main+0x70>)
 8001920:	f000 fe3e 	bl	80025a0 <HAL_ADC_Start>


	HAL_TIM_Base_Start_IT(&htim1);
 8001924:	480f      	ldr	r0, [pc, #60]	; (8001964 <main+0x74>)
 8001926:	f002 ff9e 	bl	8004866 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 800192a:	480f      	ldr	r0, [pc, #60]	; (8001968 <main+0x78>)
 800192c:	f002 ff9b 	bl	8004866 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  clear_lcd();
 8001930:	f7ff fd84 	bl	800143c <clear_lcd>
	  if(mode == 1) temperature();
 8001934:	4b0d      	ldr	r3, [pc, #52]	; (800196c <main+0x7c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d102      	bne.n	8001942 <main+0x52>
 800193c:	f7ff fe92 	bl	8001664 <temperature>
 8001940:	e7f6      	b.n	8001930 <main+0x40>
	  else if(mode == 3) timer();
 8001942:	4b0a      	ldr	r3, [pc, #40]	; (800196c <main+0x7c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b03      	cmp	r3, #3
 8001948:	d102      	bne.n	8001950 <main+0x60>
 800194a:	f7ff ff2d 	bl	80017a8 <timer>
 800194e:	e7ef      	b.n	8001930 <main+0x40>
	  else if(mode > 3)
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <main+0x7c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b03      	cmp	r3, #3
 8001956:	d9eb      	bls.n	8001930 <main+0x40>
		  HD44780_Clear();
 8001958:	f7ff fb8c 	bl	8001074 <HD44780_Clear>
	  clear_lcd();
 800195c:	e7e8      	b.n	8001930 <main+0x40>
 800195e:	bf00      	nop
 8001960:	20000238 	.word	0x20000238
 8001964:	200002d4 	.word	0x200002d4
 8001968:	20000314 	.word	0x20000314
 800196c:	20000010 	.word	0x20000010

08001970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b094      	sub	sp, #80	; 0x50
 8001974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001976:	f107 0320 	add.w	r3, r7, #32
 800197a:	2230      	movs	r2, #48	; 0x30
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f003 fb96 	bl	80050b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001984:	f107 030c 	add.w	r3, r7, #12
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001994:	2300      	movs	r3, #0
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <SystemClock_Config+0xb8>)
 800199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199c:	4a22      	ldr	r2, [pc, #136]	; (8001a28 <SystemClock_Config+0xb8>)
 800199e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a2:	6413      	str	r3, [r2, #64]	; 0x40
 80019a4:	4b20      	ldr	r3, [pc, #128]	; (8001a28 <SystemClock_Config+0xb8>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ac:	60bb      	str	r3, [r7, #8]
 80019ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019b0:	2300      	movs	r3, #0
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	4b1d      	ldr	r3, [pc, #116]	; (8001a2c <SystemClock_Config+0xbc>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019bc:	4a1b      	ldr	r2, [pc, #108]	; (8001a2c <SystemClock_Config+0xbc>)
 80019be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <SystemClock_Config+0xbc>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019cc:	607b      	str	r3, [r7, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019d0:	2302      	movs	r3, #2
 80019d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019d4:	2301      	movs	r3, #1
 80019d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019d8:	2310      	movs	r3, #16
 80019da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019dc:	2300      	movs	r3, #0
 80019de:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e0:	f107 0320 	add.w	r3, r7, #32
 80019e4:	4618      	mov	r0, r3
 80019e6:	f002 fad9 	bl	8003f9c <HAL_RCC_OscConfig>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80019f0:	f000 f9fe 	bl	8001df0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f4:	230f      	movs	r3, #15
 80019f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a08:	f107 030c 	add.w	r3, r7, #12
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f002 fd32 	bl	8004478 <HAL_RCC_ClockConfig>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001a1a:	f000 f9e9 	bl	8001df0 <Error_Handler>
  }
}
 8001a1e:	bf00      	nop
 8001a20:	3750      	adds	r7, #80	; 0x50
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40007000 	.word	0x40007000

08001a30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a36:	463b      	mov	r3, r7
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a42:	4b21      	ldr	r3, [pc, #132]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a44:	4a21      	ldr	r2, [pc, #132]	; (8001acc <MX_ADC1_Init+0x9c>)
 8001a46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a48:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a4e:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a54:	4b1c      	ldr	r3, [pc, #112]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a5a:	4b1b      	ldr	r3, [pc, #108]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a60:	4b19      	ldr	r3, [pc, #100]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a68:	4b17      	ldr	r3, [pc, #92]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a6e:	4b16      	ldr	r3, [pc, #88]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a70:	4a17      	ldr	r2, [pc, #92]	; (8001ad0 <MX_ADC1_Init+0xa0>)
 8001a72:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a74:	4b14      	ldr	r3, [pc, #80]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a7a:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a8e:	480e      	ldr	r0, [pc, #56]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001a90:	f000 fd42 	bl	8002518 <HAL_ADC_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a9a:	f000 f9a9 	bl	8001df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aaa:	463b      	mov	r3, r7
 8001aac:	4619      	mov	r1, r3
 8001aae:	4806      	ldr	r0, [pc, #24]	; (8001ac8 <MX_ADC1_Init+0x98>)
 8001ab0:	f001 f860 	bl	8002b74 <HAL_ADC_ConfigChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001aba:	f000 f999 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000238 	.word	0x20000238
 8001acc:	40012000 	.word	0x40012000
 8001ad0:	0f000001 	.word	0x0f000001

08001ad4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001ada:	4a1c      	ldr	r2, [pc, #112]	; (8001b4c <MX_I2C1_Init+0x78>)
 8001adc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ade:	4b1a      	ldr	r3, [pc, #104]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001ae0:	4a1b      	ldr	r2, [pc, #108]	; (8001b50 <MX_I2C1_Init+0x7c>)
 8001ae2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ae4:	4b18      	ldr	r3, [pc, #96]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001aea:	4b17      	ldr	r3, [pc, #92]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001af0:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001af2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001af6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001af8:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001afe:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b04:	4b10      	ldr	r3, [pc, #64]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b0a:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b10:	480d      	ldr	r0, [pc, #52]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001b12:	f001 fd7d 	bl	8003610 <HAL_I2C_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b1c:	f000 f968 	bl	8001df0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b20:	2100      	movs	r1, #0
 8001b22:	4809      	ldr	r0, [pc, #36]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001b24:	f002 f9bf 	bl	8003ea6 <HAL_I2CEx_ConfigAnalogFilter>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001b2e:	f000 f95f 	bl	8001df0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b32:	2100      	movs	r1, #0
 8001b34:	4804      	ldr	r0, [pc, #16]	; (8001b48 <MX_I2C1_Init+0x74>)
 8001b36:	f002 f9f2 	bl	8003f1e <HAL_I2CEx_ConfigDigitalFilter>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001b40:	f000 f956 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000280 	.word	0x20000280
 8001b4c:	40005400 	.word	0x40005400
 8001b50:	000186a0 	.word	0x000186a0

08001b54 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b5a:	f107 0308 	add.w	r3, r7, #8
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b68:	463b      	mov	r3, r7
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b70:	4b1e      	ldr	r3, [pc, #120]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b72:	4a1f      	ldr	r2, [pc, #124]	; (8001bf0 <MX_TIM1_Init+0x9c>)
 8001b74:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8001b76:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b78:	22a0      	movs	r2, #160	; 0xa0
 8001b7a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b88:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b90:	4b16      	ldr	r3, [pc, #88]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b96:	4b15      	ldr	r3, [pc, #84]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b9c:	4813      	ldr	r0, [pc, #76]	; (8001bec <MX_TIM1_Init+0x98>)
 8001b9e:	f002 fe37 	bl	8004810 <HAL_TIM_Base_Init>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001ba8:	f000 f922 	bl	8001df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bb2:	f107 0308 	add.w	r3, r7, #8
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480c      	ldr	r0, [pc, #48]	; (8001bec <MX_TIM1_Init+0x98>)
 8001bba:	f002 ff80 	bl	8004abe <HAL_TIM_ConfigClockSource>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001bc4:	f000 f914 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bd0:	463b      	mov	r3, r7
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_TIM1_Init+0x98>)
 8001bd6:	f003 f9a3 	bl	8004f20 <HAL_TIMEx_MasterConfigSynchronization>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001be0:	f000 f906 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001be4:	bf00      	nop
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	200002d4 	.word	0x200002d4
 8001bf0:	40010000 	.word	0x40010000

08001bf4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bfa:	f107 0308 	add.w	r3, r7, #8
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	609a      	str	r2, [r3, #8]
 8001c06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c08:	463b      	mov	r3, r7
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c10:	4b1d      	ldr	r3, [pc, #116]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16;
 8001c18:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c1a:	2210      	movs	r2, #16
 8001c1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1e:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001c24:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c2c:	4b16      	ldr	r3, [pc, #88]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c38:	4813      	ldr	r0, [pc, #76]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c3a:	f002 fde9 	bl	8004810 <HAL_TIM_Base_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c44:	f000 f8d4 	bl	8001df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c4e:	f107 0308 	add.w	r3, r7, #8
 8001c52:	4619      	mov	r1, r3
 8001c54:	480c      	ldr	r0, [pc, #48]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c56:	f002 ff32 	bl	8004abe <HAL_TIM_ConfigClockSource>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c60:	f000 f8c6 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c64:	2300      	movs	r3, #0
 8001c66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c6c:	463b      	mov	r3, r7
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_TIM2_Init+0x94>)
 8001c72:	f003 f955 	bl	8004f20 <HAL_TIMEx_MasterConfigSynchronization>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c7c:	f000 f8b8 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c80:	bf00      	nop
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000314 	.word	0x20000314

08001c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	; 0x28
 8001c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c92:	f107 0314 	add.w	r3, r7, #20
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
 8001ca0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	4b4c      	ldr	r3, [pc, #304]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	4a4b      	ldr	r2, [pc, #300]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb2:	4b49      	ldr	r3, [pc, #292]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	4b45      	ldr	r3, [pc, #276]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a44      	ldr	r2, [pc, #272]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b42      	ldr	r3, [pc, #264]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	4b3e      	ldr	r3, [pc, #248]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a3d      	ldr	r2, [pc, #244]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b3b      	ldr	r3, [pc, #236]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	607b      	str	r3, [r7, #4]
 8001cfa:	4b37      	ldr	r3, [pc, #220]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a36      	ldr	r2, [pc, #216]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b34      	ldr	r3, [pc, #208]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	603b      	str	r3, [r7, #0]
 8001d16:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a2f      	ldr	r2, [pc, #188]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001d1c:	f043 0310 	orr.w	r3, r3, #16
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b2d      	ldr	r3, [pc, #180]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0310 	and.w	r3, r3, #16
 8001d2a:	603b      	str	r3, [r7, #0]
 8001d2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001d34:	4829      	ldr	r0, [pc, #164]	; (8001ddc <MX_GPIO_Init+0x150>)
 8001d36:	f001 fc13 	bl	8003560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f44f 714e 	mov.w	r1, #824	; 0x338
 8001d40:	4827      	ldr	r0, [pc, #156]	; (8001de0 <MX_GPIO_Init+0x154>)
 8001d42:	f001 fc0d 	bl	8003560 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2101      	movs	r1, #1
 8001d4a:	4826      	ldr	r0, [pc, #152]	; (8001de4 <MX_GPIO_Init+0x158>)
 8001d4c:	f001 fc08 	bl	8003560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d50:	2301      	movs	r3, #1
 8001d52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d54:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <MX_GPIO_Init+0x15c>)
 8001d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4619      	mov	r1, r3
 8001d62:	4822      	ldr	r0, [pc, #136]	; (8001dec <MX_GPIO_Init+0x160>)
 8001d64:	f001 fa50 	bl	8003208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001d68:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4816      	ldr	r0, [pc, #88]	; (8001ddc <MX_GPIO_Init+0x150>)
 8001d82:	f001 fa41 	bl	8003208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8001d86:	f44f 734e 	mov.w	r3, #824	; 0x338
 8001d8a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4810      	ldr	r0, [pc, #64]	; (8001de0 <MX_GPIO_Init+0x154>)
 8001da0:	f001 fa32 	bl	8003208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001da4:	2301      	movs	r3, #1
 8001da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da8:	2301      	movs	r3, #1
 8001daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db0:	2300      	movs	r3, #0
 8001db2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	4619      	mov	r1, r3
 8001dba:	480a      	ldr	r0, [pc, #40]	; (8001de4 <MX_GPIO_Init+0x158>)
 8001dbc:	f001 fa24 	bl	8003208 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	2006      	movs	r0, #6
 8001dc6:	f001 f9e8 	bl	800319a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001dca:	2006      	movs	r0, #6
 8001dcc:	f001 fa01 	bl	80031d2 <HAL_NVIC_EnableIRQ>

}
 8001dd0:	bf00      	nop
 8001dd2:	3728      	adds	r7, #40	; 0x28
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40021800 	.word	0x40021800
 8001de0:	40020400 	.word	0x40020400
 8001de4:	40021000 	.word	0x40021000
 8001de8:	10110000 	.word	0x10110000
 8001dec:	40020000 	.word	0x40020000

08001df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
	...

08001e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0e:	4a0f      	ldr	r2, [pc, #60]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e14:	6453      	str	r3, [r2, #68]	; 0x44
 8001e16:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	603b      	str	r3, [r7, #0]
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	4a08      	ldr	r2, [pc, #32]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e30:	6413      	str	r3, [r2, #64]	; 0x40
 8001e32:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <HAL_MspInit+0x4c>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	40023800 	.word	0x40023800

08001e50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08a      	sub	sp, #40	; 0x28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a1b      	ldr	r2, [pc, #108]	; (8001edc <HAL_ADC_MspInit+0x8c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d12f      	bne.n	8001ed2 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <HAL_ADC_MspInit+0x90>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	4a19      	ldr	r2, [pc, #100]	; (8001ee0 <HAL_ADC_MspInit+0x90>)
 8001e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e80:	6453      	str	r3, [r2, #68]	; 0x44
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <HAL_ADC_MspInit+0x90>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <HAL_ADC_MspInit+0x90>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	4a12      	ldr	r2, [pc, #72]	; (8001ee0 <HAL_ADC_MspInit+0x90>)
 8001e98:	f043 0302 	orr.w	r3, r3, #2
 8001e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <HAL_ADC_MspInit+0x90>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb6:	f107 0314 	add.w	r3, r7, #20
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4809      	ldr	r0, [pc, #36]	; (8001ee4 <HAL_ADC_MspInit+0x94>)
 8001ebe:	f001 f9a3 	bl	8003208 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	2012      	movs	r0, #18
 8001ec8:	f001 f967 	bl	800319a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001ecc:	2012      	movs	r0, #18
 8001ece:	f001 f980 	bl	80031d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ed2:	bf00      	nop
 8001ed4:	3728      	adds	r7, #40	; 0x28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40012000 	.word	0x40012000
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	40020400 	.word	0x40020400

08001ee8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08a      	sub	sp, #40	; 0x28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a19      	ldr	r2, [pc, #100]	; (8001f6c <HAL_I2C_MspInit+0x84>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d12b      	bne.n	8001f62 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	4b18      	ldr	r3, [pc, #96]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f26:	23c0      	movs	r3, #192	; 0xc0
 8001f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f2a:	2312      	movs	r3, #18
 8001f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f32:	2303      	movs	r3, #3
 8001f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f36:	2304      	movs	r3, #4
 8001f38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3a:	f107 0314 	add.w	r3, r7, #20
 8001f3e:	4619      	mov	r1, r3
 8001f40:	480c      	ldr	r0, [pc, #48]	; (8001f74 <HAL_I2C_MspInit+0x8c>)
 8001f42:	f001 f961 	bl	8003208 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	4a08      	ldr	r2, [pc, #32]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f54:	6413      	str	r3, [r2, #64]	; 0x40
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f62:	bf00      	nop
 8001f64:	3728      	adds	r7, #40	; 0x28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40005400 	.word	0x40005400
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40020400 	.word	0x40020400

08001f78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a1c      	ldr	r2, [pc, #112]	; (8001ff8 <HAL_TIM_Base_MspInit+0x80>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d116      	bne.n	8001fb8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <HAL_TIM_Base_MspInit+0x84>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f92:	4a1a      	ldr	r2, [pc, #104]	; (8001ffc <HAL_TIM_Base_MspInit+0x84>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6453      	str	r3, [r2, #68]	; 0x44
 8001f9a:	4b18      	ldr	r3, [pc, #96]	; (8001ffc <HAL_TIM_Base_MspInit+0x84>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	2100      	movs	r1, #0
 8001faa:	2019      	movs	r0, #25
 8001fac:	f001 f8f5 	bl	800319a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001fb0:	2019      	movs	r0, #25
 8001fb2:	f001 f90e 	bl	80031d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fb6:	e01a      	b.n	8001fee <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM2)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc0:	d115      	bne.n	8001fee <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	4b0d      	ldr	r3, [pc, #52]	; (8001ffc <HAL_TIM_Base_MspInit+0x84>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <HAL_TIM_Base_MspInit+0x84>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <HAL_TIM_Base_MspInit+0x84>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	201c      	movs	r0, #28
 8001fe4:	f001 f8d9 	bl	800319a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fe8:	201c      	movs	r0, #28
 8001fea:	f001 f8f2 	bl	80031d2 <HAL_NVIC_EnableIRQ>
}
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	40023800 	.word	0x40023800

08002000 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800200e:	b480      	push	{r7}
 8002010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002012:	e7fe      	b.n	8002012 <HardFault_Handler+0x4>

08002014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002018:	e7fe      	b.n	8002018 <MemManage_Handler+0x4>

0800201a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800201a:	b480      	push	{r7}
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800201e:	e7fe      	b.n	800201e <BusFault_Handler+0x4>

08002020 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002024:	e7fe      	b.n	8002024 <UsageFault_Handler+0x4>

08002026 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002026:	b480      	push	{r7}
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002038:	bf00      	nop
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002042:	b480      	push	{r7}
 8002044:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002054:	f000 fa1c 	bl	8002490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}

0800205c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	mode_check++;
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <EXTI0_IRQHandler+0x18>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	4a03      	ldr	r2, [pc, #12]	; (8002074 <EXTI0_IRQHandler+0x18>)
 8002068:	6013      	str	r3, [r2, #0]

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800206a:	2001      	movs	r0, #1
 800206c:	f001 faac 	bl	80035c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}
 8002074:	2000021c 	.word	0x2000021c

08002078 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800207c:	4802      	ldr	r0, [pc, #8]	; (8002088 <ADC_IRQHandler+0x10>)
 800207e:	f000 fc0c 	bl	800289a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000238 	.word	0x20000238

0800208c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void) //check every 10 mm_seconds
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

	HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_13);
 8002090:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002094:	4828      	ldr	r0, [pc, #160]	; (8002138 <TIM1_UP_TIM10_IRQHandler+0xac>)
 8002096:	f001 fa7c 	bl	8003592 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_14);
 800209a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800209e:	4826      	ldr	r0, [pc, #152]	; (8002138 <TIM1_UP_TIM10_IRQHandler+0xac>)
 80020a0:	f001 fa77 	bl	8003592 <HAL_GPIO_TogglePin>

//	interrupt
	if(mode_check != 0){
 80020a4:	4b25      	ldr	r3, [pc, #148]	; (800213c <TIM1_UP_TIM10_IRQHandler+0xb0>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d017      	beq.n	80020dc <TIM1_UP_TIM10_IRQHandler+0x50>
		mode_count++;
 80020ac:	4b24      	ldr	r3, [pc, #144]	; (8002140 <TIM1_UP_TIM10_IRQHandler+0xb4>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	3301      	adds	r3, #1
 80020b2:	4a23      	ldr	r2, [pc, #140]	; (8002140 <TIM1_UP_TIM10_IRQHandler+0xb4>)
 80020b4:	6013      	str	r3, [r2, #0]

		//   >>> pause or play <<<<< /*timer mode*/
		if(mode == 3 && mode_count == 1){ // change mode == timer mode
 80020b6:	4b23      	ldr	r3, [pc, #140]	; (8002144 <TIM1_UP_TIM10_IRQHandler+0xb8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b03      	cmp	r3, #3
 80020bc:	d10e      	bne.n	80020dc <TIM1_UP_TIM10_IRQHandler+0x50>
 80020be:	4b20      	ldr	r3, [pc, #128]	; (8002140 <TIM1_UP_TIM10_IRQHandler+0xb4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d10a      	bne.n	80020dc <TIM1_UP_TIM10_IRQHandler+0x50>
			if(timer_start == 0) timer_start = 1;
 80020c6:	4b20      	ldr	r3, [pc, #128]	; (8002148 <TIM1_UP_TIM10_IRQHandler+0xbc>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d103      	bne.n	80020d6 <TIM1_UP_TIM10_IRQHandler+0x4a>
 80020ce:	4b1e      	ldr	r3, [pc, #120]	; (8002148 <TIM1_UP_TIM10_IRQHandler+0xbc>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	e002      	b.n	80020dc <TIM1_UP_TIM10_IRQHandler+0x50>
			else timer_start = 0;
 80020d6:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <TIM1_UP_TIM10_IRQHandler+0xbc>)
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
		}
	}
	if(mode_count < 50 && mode_check >= 2){
 80020dc:	4b18      	ldr	r3, [pc, #96]	; (8002140 <TIM1_UP_TIM10_IRQHandler+0xb4>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b31      	cmp	r3, #49	; 0x31
 80020e2:	d81a      	bhi.n	800211a <TIM1_UP_TIM10_IRQHandler+0x8e>
 80020e4:	4b15      	ldr	r3, [pc, #84]	; (800213c <TIM1_UP_TIM10_IRQHandler+0xb0>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d916      	bls.n	800211a <TIM1_UP_TIM10_IRQHandler+0x8e>
		cls_lcd++;
 80020ec:	4b17      	ldr	r3, [pc, #92]	; (800214c <TIM1_UP_TIM10_IRQHandler+0xc0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	3301      	adds	r3, #1
 80020f2:	4a16      	ldr	r2, [pc, #88]	; (800214c <TIM1_UP_TIM10_IRQHandler+0xc0>)
 80020f4:	6013      	str	r3, [r2, #0]
		mode++;
 80020f6:	4b13      	ldr	r3, [pc, #76]	; (8002144 <TIM1_UP_TIM10_IRQHandler+0xb8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	3301      	adds	r3, #1
 80020fc:	4a11      	ldr	r2, [pc, #68]	; (8002144 <TIM1_UP_TIM10_IRQHandler+0xb8>)
 80020fe:	6013      	str	r3, [r2, #0]
		if(mode == 4) mode = 1; // config amount mode here
 8002100:	4b10      	ldr	r3, [pc, #64]	; (8002144 <TIM1_UP_TIM10_IRQHandler+0xb8>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b04      	cmp	r3, #4
 8002106:	d102      	bne.n	800210e <TIM1_UP_TIM10_IRQHandler+0x82>
 8002108:	4b0e      	ldr	r3, [pc, #56]	; (8002144 <TIM1_UP_TIM10_IRQHandler+0xb8>)
 800210a:	2201      	movs	r2, #1
 800210c:	601a      	str	r2, [r3, #0]
		mode_count = 0;
 800210e:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <TIM1_UP_TIM10_IRQHandler+0xb4>)
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
		mode_check = 0;
 8002114:	4b09      	ldr	r3, [pc, #36]	; (800213c <TIM1_UP_TIM10_IRQHandler+0xb0>)
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
	}
	if(mode_count == 50) {
 800211a:	4b09      	ldr	r3, [pc, #36]	; (8002140 <TIM1_UP_TIM10_IRQHandler+0xb4>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b32      	cmp	r3, #50	; 0x32
 8002120:	d105      	bne.n	800212e <TIM1_UP_TIM10_IRQHandler+0xa2>
		mode_count = 0;
 8002122:	4b07      	ldr	r3, [pc, #28]	; (8002140 <TIM1_UP_TIM10_IRQHandler+0xb4>)
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
		mode_check =0;
 8002128:	4b04      	ldr	r3, [pc, #16]	; (800213c <TIM1_UP_TIM10_IRQHandler+0xb0>)
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
	}

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800212e:	4808      	ldr	r0, [pc, #32]	; (8002150 <TIM1_UP_TIM10_IRQHandler+0xc4>)
 8002130:	f002 fbbd 	bl	80048ae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002134:	bf00      	nop
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40021800 	.word	0x40021800
 800213c:	2000021c 	.word	0x2000021c
 8002140:	20000218 	.word	0x20000218
 8002144:	20000010 	.word	0x20000010
 8002148:	20000224 	.word	0x20000224
 800214c:	20000220 	.word	0x20000220
 8002150:	200002d4 	.word	0x200002d4

08002154 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void) //check every 1 mm_seconds
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	// timer //
	if(timer_start == 1){
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <TIM2_IRQHandler+0x84>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d130      	bne.n	80021c2 <TIM2_IRQHandler+0x6e>
		if(mm_seconds == 1000){
 8002160:	4b1e      	ldr	r3, [pc, #120]	; (80021dc <TIM2_IRQHandler+0x88>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002168:	d107      	bne.n	800217a <TIM2_IRQHandler+0x26>
			seconds++;
 800216a:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <TIM2_IRQHandler+0x8c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	3301      	adds	r3, #1
 8002170:	4a1b      	ldr	r2, [pc, #108]	; (80021e0 <TIM2_IRQHandler+0x8c>)
 8002172:	6013      	str	r3, [r2, #0]
			mm_seconds = 0;
 8002174:	4b19      	ldr	r3, [pc, #100]	; (80021dc <TIM2_IRQHandler+0x88>)
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
		}
		if (seconds == 60){
 800217a:	4b19      	ldr	r3, [pc, #100]	; (80021e0 <TIM2_IRQHandler+0x8c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b3c      	cmp	r3, #60	; 0x3c
 8002180:	d107      	bne.n	8002192 <TIM2_IRQHandler+0x3e>
			minute++;
 8002182:	4b18      	ldr	r3, [pc, #96]	; (80021e4 <TIM2_IRQHandler+0x90>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	3301      	adds	r3, #1
 8002188:	4a16      	ldr	r2, [pc, #88]	; (80021e4 <TIM2_IRQHandler+0x90>)
 800218a:	6013      	str	r3, [r2, #0]
			seconds = 0;
 800218c:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <TIM2_IRQHandler+0x8c>)
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
		}
		if (minute == 60){
 8002192:	4b14      	ldr	r3, [pc, #80]	; (80021e4 <TIM2_IRQHandler+0x90>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2b3c      	cmp	r3, #60	; 0x3c
 8002198:	d107      	bne.n	80021aa <TIM2_IRQHandler+0x56>
			hour++;
 800219a:	4b13      	ldr	r3, [pc, #76]	; (80021e8 <TIM2_IRQHandler+0x94>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	3301      	adds	r3, #1
 80021a0:	4a11      	ldr	r2, [pc, #68]	; (80021e8 <TIM2_IRQHandler+0x94>)
 80021a2:	6013      	str	r3, [r2, #0]
			minute = 0;
 80021a4:	4b0f      	ldr	r3, [pc, #60]	; (80021e4 <TIM2_IRQHandler+0x90>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
		}
		if (hour == 24){
 80021aa:	4b0f      	ldr	r3, [pc, #60]	; (80021e8 <TIM2_IRQHandler+0x94>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b18      	cmp	r3, #24
 80021b0:	d102      	bne.n	80021b8 <TIM2_IRQHandler+0x64>
			hour = 0;
 80021b2:	4b0d      	ldr	r3, [pc, #52]	; (80021e8 <TIM2_IRQHandler+0x94>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
		}
		mm_seconds++;
 80021b8:	4b08      	ldr	r3, [pc, #32]	; (80021dc <TIM2_IRQHandler+0x88>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	3301      	adds	r3, #1
 80021be:	4a07      	ldr	r2, [pc, #28]	; (80021dc <TIM2_IRQHandler+0x88>)
 80021c0:	6013      	str	r3, [r2, #0]
	}

	//temperature led module
	led_blink++;
 80021c2:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <TIM2_IRQHandler+0x98>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	3301      	adds	r3, #1
 80021c8:	4a08      	ldr	r2, [pc, #32]	; (80021ec <TIM2_IRQHandler+0x98>)
 80021ca:	6013      	str	r3, [r2, #0]

	/* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021cc:	4808      	ldr	r0, [pc, #32]	; (80021f0 <TIM2_IRQHandler+0x9c>)
 80021ce:	f002 fb6e 	bl	80048ae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000224 	.word	0x20000224
 80021dc:	20000230 	.word	0x20000230
 80021e0:	20000014 	.word	0x20000014
 80021e4:	2000022c 	.word	0x2000022c
 80021e8:	20000228 	.word	0x20000228
 80021ec:	20000234 	.word	0x20000234
 80021f0:	20000314 	.word	0x20000314

080021f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
	return 1;
 80021f8:	2301      	movs	r3, #1
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <_kill>:

int _kill(int pid, int sig)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800220e:	f002 ff17 	bl	8005040 <__errno>
 8002212:	4603      	mov	r3, r0
 8002214:	2216      	movs	r2, #22
 8002216:	601a      	str	r2, [r3, #0]
	return -1;
 8002218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800221c:	4618      	mov	r0, r3
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <_exit>:

void _exit (int status)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800222c:	f04f 31ff 	mov.w	r1, #4294967295
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff ffe7 	bl	8002204 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002236:	e7fe      	b.n	8002236 <_exit+0x12>

08002238 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	e00a      	b.n	8002260 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800224a:	f3af 8000 	nop.w
 800224e:	4601      	mov	r1, r0
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	60ba      	str	r2, [r7, #8]
 8002256:	b2ca      	uxtb	r2, r1
 8002258:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	3301      	adds	r3, #1
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	697a      	ldr	r2, [r7, #20]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	429a      	cmp	r2, r3
 8002266:	dbf0      	blt.n	800224a <_read+0x12>
	}

return len;
 8002268:	687b      	ldr	r3, [r7, #4]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3718      	adds	r7, #24
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	b086      	sub	sp, #24
 8002276:	af00      	add	r7, sp, #0
 8002278:	60f8      	str	r0, [r7, #12]
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	e009      	b.n	8002298 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	1c5a      	adds	r2, r3, #1
 8002288:	60ba      	str	r2, [r7, #8]
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	3301      	adds	r3, #1
 8002296:	617b      	str	r3, [r7, #20]
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	429a      	cmp	r2, r3
 800229e:	dbf1      	blt.n	8002284 <_write+0x12>
	}
	return len;
 80022a0:	687b      	ldr	r3, [r7, #4]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <_close>:

int _close(int file)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
	return -1;
 80022b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022d2:	605a      	str	r2, [r3, #4]
	return 0;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <_isatty>:

int _isatty(int file)
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
	return 1;
 80022ea:	2301      	movs	r3, #1
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
	return 0;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <_sbrk+0x50>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d102      	bne.n	800232a <_sbrk+0x16>
		heap_end = &end;
 8002324:	4b0f      	ldr	r3, [pc, #60]	; (8002364 <_sbrk+0x50>)
 8002326:	4a10      	ldr	r2, [pc, #64]	; (8002368 <_sbrk+0x54>)
 8002328:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800232a:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <_sbrk+0x50>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002330:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <_sbrk+0x50>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4413      	add	r3, r2
 8002338:	466a      	mov	r2, sp
 800233a:	4293      	cmp	r3, r2
 800233c:	d907      	bls.n	800234e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800233e:	f002 fe7f 	bl	8005040 <__errno>
 8002342:	4603      	mov	r3, r0
 8002344:	220c      	movs	r2, #12
 8002346:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002348:	f04f 33ff 	mov.w	r3, #4294967295
 800234c:	e006      	b.n	800235c <_sbrk+0x48>
	}

	heap_end += incr;
 800234e:	4b05      	ldr	r3, [pc, #20]	; (8002364 <_sbrk+0x50>)
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4413      	add	r3, r2
 8002356:	4a03      	ldr	r2, [pc, #12]	; (8002364 <_sbrk+0x50>)
 8002358:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800235a:	68fb      	ldr	r3, [r7, #12]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000354 	.word	0x20000354
 8002368:	20000370 	.word	0x20000370

0800236c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002370:	4b08      	ldr	r3, [pc, #32]	; (8002394 <SystemInit+0x28>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002376:	4a07      	ldr	r2, [pc, #28]	; (8002394 <SystemInit+0x28>)
 8002378:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800237c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002380:	4b04      	ldr	r3, [pc, #16]	; (8002394 <SystemInit+0x28>)
 8002382:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002386:	609a      	str	r2, [r3, #8]
#endif
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002398:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023d0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800239c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800239e:	e003      	b.n	80023a8 <LoopCopyDataInit>

080023a0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80023a0:	4b0c      	ldr	r3, [pc, #48]	; (80023d4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80023a2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80023a4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80023a6:	3104      	adds	r1, #4

080023a8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80023a8:	480b      	ldr	r0, [pc, #44]	; (80023d8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80023aa:	4b0c      	ldr	r3, [pc, #48]	; (80023dc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80023ac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80023ae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80023b0:	d3f6      	bcc.n	80023a0 <CopyDataInit>
  ldr  r2, =_sbss
 80023b2:	4a0b      	ldr	r2, [pc, #44]	; (80023e0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80023b4:	e002      	b.n	80023bc <LoopFillZerobss>

080023b6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80023b6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80023b8:	f842 3b04 	str.w	r3, [r2], #4

080023bc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80023bc:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80023be:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80023c0:	d3f9      	bcc.n	80023b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023c2:	f7ff ffd3 	bl	800236c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023c6:	f002 fe41 	bl	800504c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ca:	f7ff fa91 	bl	80018f0 <main>
  bx  lr    
 80023ce:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80023d0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80023d4:	0800836c 	.word	0x0800836c
  ldr  r0, =_sdata
 80023d8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80023dc:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 80023e0:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 80023e4:	2000036c 	.word	0x2000036c

080023e8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e8:	e7fe      	b.n	80023e8 <CAN1_RX0_IRQHandler>
	...

080023ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023f0:	4b0e      	ldr	r3, [pc, #56]	; (800242c <HAL_Init+0x40>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a0d      	ldr	r2, [pc, #52]	; (800242c <HAL_Init+0x40>)
 80023f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023fc:	4b0b      	ldr	r3, [pc, #44]	; (800242c <HAL_Init+0x40>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a0a      	ldr	r2, [pc, #40]	; (800242c <HAL_Init+0x40>)
 8002402:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002406:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002408:	4b08      	ldr	r3, [pc, #32]	; (800242c <HAL_Init+0x40>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a07      	ldr	r2, [pc, #28]	; (800242c <HAL_Init+0x40>)
 800240e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002412:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002414:	2003      	movs	r0, #3
 8002416:	f000 feb5 	bl	8003184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800241a:	2000      	movs	r0, #0
 800241c:	f000 f808 	bl	8002430 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002420:	f7ff fcee 	bl	8001e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40023c00 	.word	0x40023c00

08002430 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002438:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_InitTick+0x54>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	4b12      	ldr	r3, [pc, #72]	; (8002488 <HAL_InitTick+0x58>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	4619      	mov	r1, r3
 8002442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002446:	fbb3 f3f1 	udiv	r3, r3, r1
 800244a:	fbb2 f3f3 	udiv	r3, r2, r3
 800244e:	4618      	mov	r0, r3
 8002450:	f000 fecd 	bl	80031ee <HAL_SYSTICK_Config>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e00e      	b.n	800247c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b0f      	cmp	r3, #15
 8002462:	d80a      	bhi.n	800247a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002464:	2200      	movs	r2, #0
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f000 fe95 	bl	800319a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002470:	4a06      	ldr	r2, [pc, #24]	; (800248c <HAL_InitTick+0x5c>)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
 8002478:	e000      	b.n	800247c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
}
 800247c:	4618      	mov	r0, r3
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20000018 	.word	0x20000018
 8002488:	20000020 	.word	0x20000020
 800248c:	2000001c 	.word	0x2000001c

08002490 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <HAL_IncTick+0x20>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_IncTick+0x24>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4413      	add	r3, r2
 80024a0:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <HAL_IncTick+0x24>)
 80024a2:	6013      	str	r3, [r2, #0]
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	20000020 	.word	0x20000020
 80024b4:	20000358 	.word	0x20000358

080024b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return uwTick;
 80024bc:	4b03      	ldr	r3, [pc, #12]	; (80024cc <HAL_GetTick+0x14>)
 80024be:	681b      	ldr	r3, [r3, #0]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	20000358 	.word	0x20000358

080024d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d8:	f7ff ffee 	bl	80024b8 <HAL_GetTick>
 80024dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e8:	d005      	beq.n	80024f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ea:	4b0a      	ldr	r3, [pc, #40]	; (8002514 <HAL_Delay+0x44>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4413      	add	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024f6:	bf00      	nop
 80024f8:	f7ff ffde 	bl	80024b8 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	429a      	cmp	r2, r3
 8002506:	d8f7      	bhi.n	80024f8 <HAL_Delay+0x28>
  {
  }
}
 8002508:	bf00      	nop
 800250a:	bf00      	nop
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000020 	.word	0x20000020

08002518 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002520:	2300      	movs	r3, #0
 8002522:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e033      	b.n	8002596 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002532:	2b00      	cmp	r3, #0
 8002534:	d109      	bne.n	800254a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff fc8a 	bl	8001e50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f003 0310 	and.w	r3, r3, #16
 8002552:	2b00      	cmp	r3, #0
 8002554:	d118      	bne.n	8002588 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800255e:	f023 0302 	bic.w	r3, r3, #2
 8002562:	f043 0202 	orr.w	r2, r3, #2
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 fc34 	bl	8002dd8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257a:	f023 0303 	bic.w	r3, r3, #3
 800257e:	f043 0201 	orr.w	r2, r3, #1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	641a      	str	r2, [r3, #64]	; 0x40
 8002586:	e001      	b.n	800258c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002594:	7bfb      	ldrb	r3, [r7, #15]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_Start+0x1a>
 80025b6:	2302      	movs	r3, #2
 80025b8:	e0a5      	b.n	8002706 <HAL_ADC_Start+0x166>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d018      	beq.n	8002602 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f042 0201 	orr.w	r2, r2, #1
 80025de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025e0:	4b4c      	ldr	r3, [pc, #304]	; (8002714 <HAL_ADC_Start+0x174>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a4c      	ldr	r2, [pc, #304]	; (8002718 <HAL_ADC_Start+0x178>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	0c9a      	lsrs	r2, r3, #18
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80025f4:	e002      	b.n	80025fc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f9      	bne.n	80025f6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b01      	cmp	r3, #1
 800260e:	d179      	bne.n	8002704 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800262e:	2b00      	cmp	r3, #0
 8002630:	d007      	beq.n	8002642 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800263a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800264a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264e:	d106      	bne.n	800265e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002654:	f023 0206 	bic.w	r2, r3, #6
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	645a      	str	r2, [r3, #68]	; 0x44
 800265c:	e002      	b.n	8002664 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800266c:	4b2b      	ldr	r3, [pc, #172]	; (800271c <HAL_ADC_Start+0x17c>)
 800266e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002678:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 031f 	and.w	r3, r3, #31
 8002682:	2b00      	cmp	r3, #0
 8002684:	d12a      	bne.n	80026dc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a25      	ldr	r2, [pc, #148]	; (8002720 <HAL_ADC_Start+0x180>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d015      	beq.n	80026bc <HAL_ADC_Start+0x11c>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a23      	ldr	r2, [pc, #140]	; (8002724 <HAL_ADC_Start+0x184>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d105      	bne.n	80026a6 <HAL_ADC_Start+0x106>
 800269a:	4b20      	ldr	r3, [pc, #128]	; (800271c <HAL_ADC_Start+0x17c>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f003 031f 	and.w	r3, r3, #31
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00a      	beq.n	80026bc <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a1f      	ldr	r2, [pc, #124]	; (8002728 <HAL_ADC_Start+0x188>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d129      	bne.n	8002704 <HAL_ADC_Start+0x164>
 80026b0:	4b1a      	ldr	r3, [pc, #104]	; (800271c <HAL_ADC_Start+0x17c>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 0310 	and.w	r3, r3, #16
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d123      	bne.n	8002704 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d11c      	bne.n	8002704 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	e013      	b.n	8002704 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a0f      	ldr	r2, [pc, #60]	; (8002720 <HAL_ADC_Start+0x180>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d10e      	bne.n	8002704 <HAL_ADC_Start+0x164>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d107      	bne.n	8002704 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002702:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	20000018 	.word	0x20000018
 8002718:	431bde83 	.word	0x431bde83
 800271c:	40012300 	.word	0x40012300
 8002720:	40012000 	.word	0x40012000
 8002724:	40012100 	.word	0x40012100
 8002728:	40012200 	.word	0x40012200

0800272c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800273a:	2b01      	cmp	r3, #1
 800273c:	d101      	bne.n	8002742 <HAL_ADC_Stop+0x16>
 800273e:	2302      	movs	r3, #2
 8002740:	e021      	b.n	8002786 <HAL_ADC_Stop+0x5a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 0201 	bic.w	r2, r2, #1
 8002758:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b00      	cmp	r3, #0
 8002766:	d109      	bne.n	800277c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002770:	f023 0301 	bic.w	r3, r3, #1
 8002774:	f043 0201 	orr.w	r2, r3, #1
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr

08002792 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
 800279a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ae:	d113      	bne.n	80027d8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80027ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027be:	d10b      	bne.n	80027d8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f043 0220 	orr.w	r2, r3, #32
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e05c      	b.n	8002892 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80027d8:	f7ff fe6e 	bl	80024b8 <HAL_GetTick>
 80027dc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027de:	e01a      	b.n	8002816 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e6:	d016      	beq.n	8002816 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d007      	beq.n	80027fe <HAL_ADC_PollForConversion+0x6c>
 80027ee:	f7ff fe63 	bl	80024b8 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d20b      	bcs.n	8002816 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002802:	f043 0204 	orr.w	r2, r3, #4
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e03d      	b.n	8002892 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b02      	cmp	r3, #2
 8002822:	d1dd      	bne.n	80027e0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f06f 0212 	mvn.w	r2, #18
 800282c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d123      	bne.n	8002890 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800284c:	2b00      	cmp	r3, #0
 800284e:	d11f      	bne.n	8002890 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002856:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800285a:	2b00      	cmp	r3, #0
 800285c:	d006      	beq.n	800286c <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002868:	2b00      	cmp	r3, #0
 800286a:	d111      	bne.n	8002890 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002870:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002888:	f043 0201 	orr.w	r2, r3, #1
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b084      	sub	sp, #16
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	2300      	movs	r3, #0
 80028a8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	bf0c      	ite	eq
 80028b8:	2301      	moveq	r3, #1
 80028ba:	2300      	movne	r3, #0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b20      	cmp	r3, #32
 80028cc:	bf0c      	ite	eq
 80028ce:	2301      	moveq	r3, #1
 80028d0:	2300      	movne	r3, #0
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d049      	beq.n	8002970 <HAL_ADC_IRQHandler+0xd6>
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d046      	beq.n	8002970 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f003 0310 	and.w	r3, r3, #16
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d105      	bne.n	80028fa <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d12b      	bne.n	8002960 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800290c:	2b00      	cmp	r3, #0
 800290e:	d127      	bne.n	8002960 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002916:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800291a:	2b00      	cmp	r3, #0
 800291c:	d006      	beq.n	800292c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002928:	2b00      	cmp	r3, #0
 800292a:	d119      	bne.n	8002960 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f022 0220 	bic.w	r2, r2, #32
 800293a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002940:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d105      	bne.n	8002960 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	f043 0201 	orr.w	r2, r3, #1
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f000 f8e8 	bl	8002b36 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f06f 0212 	mvn.w	r2, #18
 800296e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0304 	and.w	r3, r3, #4
 800297a:	2b04      	cmp	r3, #4
 800297c:	bf0c      	ite	eq
 800297e:	2301      	moveq	r3, #1
 8002980:	2300      	movne	r3, #0
 8002982:	b2db      	uxtb	r3, r3
 8002984:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002990:	2b80      	cmp	r3, #128	; 0x80
 8002992:	bf0c      	ite	eq
 8002994:	2301      	moveq	r3, #1
 8002996:	2300      	movne	r3, #0
 8002998:	b2db      	uxtb	r3, r3
 800299a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d057      	beq.n	8002a52 <HAL_ADC_IRQHandler+0x1b8>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d054      	beq.n	8002a52 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	f003 0310 	and.w	r3, r3, #16
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d105      	bne.n	80029c0 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d139      	bne.n	8002a42 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d006      	beq.n	80029ea <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d12b      	bne.n	8002a42 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d124      	bne.n	8002a42 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d11d      	bne.n	8002a42 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d119      	bne.n	8002a42 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a1c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d105      	bne.n	8002a42 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 fac4 	bl	8002fd0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f06f 020c 	mvn.w	r2, #12
 8002a50:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	bf0c      	ite	eq
 8002a60:	2301      	moveq	r3, #1
 8002a62:	2300      	movne	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a72:	2b40      	cmp	r3, #64	; 0x40
 8002a74:	bf0c      	ite	eq
 8002a76:	2301      	moveq	r3, #1
 8002a78:	2300      	movne	r3, #0
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d017      	beq.n	8002ab4 <HAL_ADC_IRQHandler+0x21a>
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d014      	beq.n	8002ab4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d10d      	bne.n	8002ab4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 f850 	bl	8002b4a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f06f 0201 	mvn.w	r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b20      	cmp	r3, #32
 8002ac0:	bf0c      	ite	eq
 8002ac2:	2301      	moveq	r3, #1
 8002ac4:	2300      	movne	r3, #0
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ad4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ad8:	bf0c      	ite	eq
 8002ada:	2301      	moveq	r3, #1
 8002adc:	2300      	movne	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d015      	beq.n	8002b14 <HAL_ADC_IRQHandler+0x27a>
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d012      	beq.n	8002b14 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af2:	f043 0202 	orr.w	r2, r3, #2
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f06f 0220 	mvn.w	r2, #32
 8002b02:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f82a 	bl	8002b5e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f06f 0220 	mvn.w	r2, #32
 8002b12:	601a      	str	r2, [r3, #0]
  }
}
 8002b14:	bf00      	nop
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
	...

08002b74 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d101      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x1c>
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	e113      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x244>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b09      	cmp	r3, #9
 8002b9e:	d925      	bls.n	8002bec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68d9      	ldr	r1, [r3, #12]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	461a      	mov	r2, r3
 8002bae:	4613      	mov	r3, r2
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	4413      	add	r3, r2
 8002bb4:	3b1e      	subs	r3, #30
 8002bb6:	2207      	movs	r2, #7
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43da      	mvns	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	400a      	ands	r2, r1
 8002bc4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68d9      	ldr	r1, [r3, #12]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	4603      	mov	r3, r0
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	4403      	add	r3, r0
 8002bde:	3b1e      	subs	r3, #30
 8002be0:	409a      	lsls	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	430a      	orrs	r2, r1
 8002be8:	60da      	str	r2, [r3, #12]
 8002bea:	e022      	b.n	8002c32 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6919      	ldr	r1, [r3, #16]
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	4413      	add	r3, r2
 8002c00:	2207      	movs	r2, #7
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43da      	mvns	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	400a      	ands	r2, r1
 8002c0e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6919      	ldr	r1, [r3, #16]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	689a      	ldr	r2, [r3, #8]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	4618      	mov	r0, r3
 8002c22:	4603      	mov	r3, r0
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4403      	add	r3, r0
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b06      	cmp	r3, #6
 8002c38:	d824      	bhi.n	8002c84 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	4613      	mov	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	4413      	add	r3, r2
 8002c4a:	3b05      	subs	r3, #5
 8002c4c:	221f      	movs	r2, #31
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43da      	mvns	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	400a      	ands	r2, r1
 8002c5a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	4618      	mov	r0, r3
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	4413      	add	r3, r2
 8002c74:	3b05      	subs	r3, #5
 8002c76:	fa00 f203 	lsl.w	r2, r0, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	635a      	str	r2, [r3, #52]	; 0x34
 8002c82:	e04c      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b0c      	cmp	r3, #12
 8002c8a:	d824      	bhi.n	8002cd6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685a      	ldr	r2, [r3, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4413      	add	r3, r2
 8002c9c:	3b23      	subs	r3, #35	; 0x23
 8002c9e:	221f      	movs	r2, #31
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	43da      	mvns	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	400a      	ands	r2, r1
 8002cac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	4618      	mov	r0, r3
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3b23      	subs	r3, #35	; 0x23
 8002cc8:	fa00 f203 	lsl.w	r2, r0, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
 8002cd4:	e023      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685a      	ldr	r2, [r3, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	3b41      	subs	r3, #65	; 0x41
 8002ce8:	221f      	movs	r2, #31
 8002cea:	fa02 f303 	lsl.w	r3, r2, r3
 8002cee:	43da      	mvns	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	400a      	ands	r2, r1
 8002cf6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	4618      	mov	r0, r3
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685a      	ldr	r2, [r3, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	3b41      	subs	r3, #65	; 0x41
 8002d12:	fa00 f203 	lsl.w	r2, r0, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d1e:	4b29      	ldr	r3, [pc, #164]	; (8002dc4 <HAL_ADC_ConfigChannel+0x250>)
 8002d20:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a28      	ldr	r2, [pc, #160]	; (8002dc8 <HAL_ADC_ConfigChannel+0x254>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d10f      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x1d8>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b12      	cmp	r3, #18
 8002d32:	d10b      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a1d      	ldr	r2, [pc, #116]	; (8002dc8 <HAL_ADC_ConfigChannel+0x254>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d12b      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x23a>
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a1c      	ldr	r2, [pc, #112]	; (8002dcc <HAL_ADC_ConfigChannel+0x258>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d003      	beq.n	8002d68 <HAL_ADC_ConfigChannel+0x1f4>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b11      	cmp	r3, #17
 8002d66:	d122      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a11      	ldr	r2, [pc, #68]	; (8002dcc <HAL_ADC_ConfigChannel+0x258>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d111      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d8a:	4b11      	ldr	r3, [pc, #68]	; (8002dd0 <HAL_ADC_ConfigChannel+0x25c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a11      	ldr	r2, [pc, #68]	; (8002dd4 <HAL_ADC_ConfigChannel+0x260>)
 8002d90:	fba2 2303 	umull	r2, r3, r2, r3
 8002d94:	0c9a      	lsrs	r2, r3, #18
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002da0:	e002      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	3b01      	subs	r3, #1
 8002da6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f9      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3714      	adds	r7, #20
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	40012300 	.word	0x40012300
 8002dc8:	40012000 	.word	0x40012000
 8002dcc:	10000012 	.word	0x10000012
 8002dd0:	20000018 	.word	0x20000018
 8002dd4:	431bde83 	.word	0x431bde83

08002dd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002de0:	4b79      	ldr	r3, [pc, #484]	; (8002fc8 <ADC_Init+0x1f0>)
 8002de2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6859      	ldr	r1, [r3, #4]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	021a      	lsls	r2, r3, #8
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6859      	ldr	r1, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6899      	ldr	r1, [r3, #8]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68da      	ldr	r2, [r3, #12]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	4a58      	ldr	r2, [pc, #352]	; (8002fcc <ADC_Init+0x1f4>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d022      	beq.n	8002eb6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6899      	ldr	r1, [r3, #8]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ea0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6899      	ldr	r1, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	e00f      	b.n	8002ed6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ec4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ed4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 0202 	bic.w	r2, r2, #2
 8002ee4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6899      	ldr	r1, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	7e1b      	ldrb	r3, [r3, #24]
 8002ef0:	005a      	lsls	r2, r3, #1
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d01b      	beq.n	8002f3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f12:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6859      	ldr	r1, [r3, #4]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	035a      	lsls	r2, r3, #13
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	e007      	b.n	8002f4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	051a      	lsls	r2, r3, #20
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	6899      	ldr	r1, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f8e:	025a      	lsls	r2, r3, #9
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fa6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6899      	ldr	r1, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	029a      	lsls	r2, r3, #10
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	609a      	str	r2, [r3, #8]
}
 8002fbc:	bf00      	nop
 8002fbe:	3714      	adds	r7, #20
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	40012300 	.word	0x40012300
 8002fcc:	0f000001 	.word	0x0f000001

08002fd0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003000:	4013      	ands	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800300c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003016:	4a04      	ldr	r2, [pc, #16]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	60d3      	str	r3, [r2, #12]
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003030:	4b04      	ldr	r3, [pc, #16]	; (8003044 <__NVIC_GetPriorityGrouping+0x18>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	f003 0307 	and.w	r3, r3, #7
}
 800303a:	4618      	mov	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	2b00      	cmp	r3, #0
 8003058:	db0b      	blt.n	8003072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	4907      	ldr	r1, [pc, #28]	; (8003080 <__NVIC_EnableIRQ+0x38>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2001      	movs	r0, #1
 800306a:	fa00 f202 	lsl.w	r2, r0, r2
 800306e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	e000e100 	.word	0xe000e100

08003084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	6039      	str	r1, [r7, #0]
 800308e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	2b00      	cmp	r3, #0
 8003096:	db0a      	blt.n	80030ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	b2da      	uxtb	r2, r3
 800309c:	490c      	ldr	r1, [pc, #48]	; (80030d0 <__NVIC_SetPriority+0x4c>)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	0112      	lsls	r2, r2, #4
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	440b      	add	r3, r1
 80030a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030ac:	e00a      	b.n	80030c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	4908      	ldr	r1, [pc, #32]	; (80030d4 <__NVIC_SetPriority+0x50>)
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	3b04      	subs	r3, #4
 80030bc:	0112      	lsls	r2, r2, #4
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	440b      	add	r3, r1
 80030c2:	761a      	strb	r2, [r3, #24]
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	e000e100 	.word	0xe000e100
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d8:	b480      	push	{r7}
 80030da:	b089      	sub	sp, #36	; 0x24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f1c3 0307 	rsb	r3, r3, #7
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	bf28      	it	cs
 80030f6:	2304      	movcs	r3, #4
 80030f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3304      	adds	r3, #4
 80030fe:	2b06      	cmp	r3, #6
 8003100:	d902      	bls.n	8003108 <NVIC_EncodePriority+0x30>
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3b03      	subs	r3, #3
 8003106:	e000      	b.n	800310a <NVIC_EncodePriority+0x32>
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	f04f 32ff 	mov.w	r2, #4294967295
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43da      	mvns	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	401a      	ands	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003120:	f04f 31ff 	mov.w	r1, #4294967295
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43d9      	mvns	r1, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003130:	4313      	orrs	r3, r2
         );
}
 8003132:	4618      	mov	r0, r3
 8003134:	3724      	adds	r7, #36	; 0x24
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
	...

08003140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3b01      	subs	r3, #1
 800314c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003150:	d301      	bcc.n	8003156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003152:	2301      	movs	r3, #1
 8003154:	e00f      	b.n	8003176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003156:	4a0a      	ldr	r2, [pc, #40]	; (8003180 <SysTick_Config+0x40>)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3b01      	subs	r3, #1
 800315c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800315e:	210f      	movs	r1, #15
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	f7ff ff8e 	bl	8003084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003168:	4b05      	ldr	r3, [pc, #20]	; (8003180 <SysTick_Config+0x40>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800316e:	4b04      	ldr	r3, [pc, #16]	; (8003180 <SysTick_Config+0x40>)
 8003170:	2207      	movs	r2, #7
 8003172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	e000e010 	.word	0xe000e010

08003184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff ff29 	bl	8002fe4 <__NVIC_SetPriorityGrouping>
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800319a:	b580      	push	{r7, lr}
 800319c:	b086      	sub	sp, #24
 800319e:	af00      	add	r7, sp, #0
 80031a0:	4603      	mov	r3, r0
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
 80031a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031ac:	f7ff ff3e 	bl	800302c <__NVIC_GetPriorityGrouping>
 80031b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	6978      	ldr	r0, [r7, #20]
 80031b8:	f7ff ff8e 	bl	80030d8 <NVIC_EncodePriority>
 80031bc:	4602      	mov	r2, r0
 80031be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031c2:	4611      	mov	r1, r2
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff5d 	bl	8003084 <__NVIC_SetPriority>
}
 80031ca:	bf00      	nop
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	4603      	mov	r3, r0
 80031da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff31 	bl	8003048 <__NVIC_EnableIRQ>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff ffa2 	bl	8003140 <SysTick_Config>
 80031fc:	4603      	mov	r3, r0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003208:	b480      	push	{r7}
 800320a:	b089      	sub	sp, #36	; 0x24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003216:	2300      	movs	r3, #0
 8003218:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800321a:	2300      	movs	r3, #0
 800321c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800321e:	2300      	movs	r3, #0
 8003220:	61fb      	str	r3, [r7, #28]
 8003222:	e177      	b.n	8003514 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003224:	2201      	movs	r2, #1
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	4013      	ands	r3, r2
 8003236:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	429a      	cmp	r2, r3
 800323e:	f040 8166 	bne.w	800350e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d00b      	beq.n	8003262 <HAL_GPIO_Init+0x5a>
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b02      	cmp	r3, #2
 8003250:	d007      	beq.n	8003262 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003256:	2b11      	cmp	r3, #17
 8003258:	d003      	beq.n	8003262 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b12      	cmp	r3, #18
 8003260:	d130      	bne.n	80032c4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	2203      	movs	r2, #3
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4013      	ands	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003298:	2201      	movs	r2, #1
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	091b      	lsrs	r3, r3, #4
 80032ae:	f003 0201 	and.w	r2, r3, #1
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	2203      	movs	r2, #3
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	43db      	mvns	r3, r3
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4013      	ands	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d003      	beq.n	8003304 <HAL_GPIO_Init+0xfc>
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b12      	cmp	r3, #18
 8003302:	d123      	bne.n	800334c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	08da      	lsrs	r2, r3, #3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3208      	adds	r2, #8
 800330c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003310:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	220f      	movs	r2, #15
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	4313      	orrs	r3, r2
 800333c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	08da      	lsrs	r2, r3, #3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3208      	adds	r2, #8
 8003346:	69b9      	ldr	r1, [r7, #24]
 8003348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	2203      	movs	r2, #3
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 0203 	and.w	r2, r3, #3
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 80c0 	beq.w	800350e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	4b66      	ldr	r3, [pc, #408]	; (800352c <HAL_GPIO_Init+0x324>)
 8003394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003396:	4a65      	ldr	r2, [pc, #404]	; (800352c <HAL_GPIO_Init+0x324>)
 8003398:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800339c:	6453      	str	r3, [r2, #68]	; 0x44
 800339e:	4b63      	ldr	r3, [pc, #396]	; (800352c <HAL_GPIO_Init+0x324>)
 80033a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033aa:	4a61      	ldr	r2, [pc, #388]	; (8003530 <HAL_GPIO_Init+0x328>)
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	089b      	lsrs	r3, r3, #2
 80033b0:	3302      	adds	r3, #2
 80033b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	220f      	movs	r2, #15
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43db      	mvns	r3, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4013      	ands	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a58      	ldr	r2, [pc, #352]	; (8003534 <HAL_GPIO_Init+0x32c>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d037      	beq.n	8003446 <HAL_GPIO_Init+0x23e>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a57      	ldr	r2, [pc, #348]	; (8003538 <HAL_GPIO_Init+0x330>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d031      	beq.n	8003442 <HAL_GPIO_Init+0x23a>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a56      	ldr	r2, [pc, #344]	; (800353c <HAL_GPIO_Init+0x334>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d02b      	beq.n	800343e <HAL_GPIO_Init+0x236>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a55      	ldr	r2, [pc, #340]	; (8003540 <HAL_GPIO_Init+0x338>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d025      	beq.n	800343a <HAL_GPIO_Init+0x232>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a54      	ldr	r2, [pc, #336]	; (8003544 <HAL_GPIO_Init+0x33c>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d01f      	beq.n	8003436 <HAL_GPIO_Init+0x22e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a53      	ldr	r2, [pc, #332]	; (8003548 <HAL_GPIO_Init+0x340>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d019      	beq.n	8003432 <HAL_GPIO_Init+0x22a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a52      	ldr	r2, [pc, #328]	; (800354c <HAL_GPIO_Init+0x344>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d013      	beq.n	800342e <HAL_GPIO_Init+0x226>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a51      	ldr	r2, [pc, #324]	; (8003550 <HAL_GPIO_Init+0x348>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d00d      	beq.n	800342a <HAL_GPIO_Init+0x222>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a50      	ldr	r2, [pc, #320]	; (8003554 <HAL_GPIO_Init+0x34c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d007      	beq.n	8003426 <HAL_GPIO_Init+0x21e>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a4f      	ldr	r2, [pc, #316]	; (8003558 <HAL_GPIO_Init+0x350>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d101      	bne.n	8003422 <HAL_GPIO_Init+0x21a>
 800341e:	2309      	movs	r3, #9
 8003420:	e012      	b.n	8003448 <HAL_GPIO_Init+0x240>
 8003422:	230a      	movs	r3, #10
 8003424:	e010      	b.n	8003448 <HAL_GPIO_Init+0x240>
 8003426:	2308      	movs	r3, #8
 8003428:	e00e      	b.n	8003448 <HAL_GPIO_Init+0x240>
 800342a:	2307      	movs	r3, #7
 800342c:	e00c      	b.n	8003448 <HAL_GPIO_Init+0x240>
 800342e:	2306      	movs	r3, #6
 8003430:	e00a      	b.n	8003448 <HAL_GPIO_Init+0x240>
 8003432:	2305      	movs	r3, #5
 8003434:	e008      	b.n	8003448 <HAL_GPIO_Init+0x240>
 8003436:	2304      	movs	r3, #4
 8003438:	e006      	b.n	8003448 <HAL_GPIO_Init+0x240>
 800343a:	2303      	movs	r3, #3
 800343c:	e004      	b.n	8003448 <HAL_GPIO_Init+0x240>
 800343e:	2302      	movs	r3, #2
 8003440:	e002      	b.n	8003448 <HAL_GPIO_Init+0x240>
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <HAL_GPIO_Init+0x240>
 8003446:	2300      	movs	r3, #0
 8003448:	69fa      	ldr	r2, [r7, #28]
 800344a:	f002 0203 	and.w	r2, r2, #3
 800344e:	0092      	lsls	r2, r2, #2
 8003450:	4093      	lsls	r3, r2
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4313      	orrs	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003458:	4935      	ldr	r1, [pc, #212]	; (8003530 <HAL_GPIO_Init+0x328>)
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	089b      	lsrs	r3, r3, #2
 800345e:	3302      	adds	r3, #2
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003466:	4b3d      	ldr	r3, [pc, #244]	; (800355c <HAL_GPIO_Init+0x354>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	43db      	mvns	r3, r3
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	4013      	ands	r3, r2
 8003474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	4313      	orrs	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800348a:	4a34      	ldr	r2, [pc, #208]	; (800355c <HAL_GPIO_Init+0x354>)
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003490:	4b32      	ldr	r3, [pc, #200]	; (800355c <HAL_GPIO_Init+0x354>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	43db      	mvns	r3, r3
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4013      	ands	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034b4:	4a29      	ldr	r2, [pc, #164]	; (800355c <HAL_GPIO_Init+0x354>)
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ba:	4b28      	ldr	r3, [pc, #160]	; (800355c <HAL_GPIO_Init+0x354>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034de:	4a1f      	ldr	r2, [pc, #124]	; (800355c <HAL_GPIO_Init+0x354>)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034e4:	4b1d      	ldr	r3, [pc, #116]	; (800355c <HAL_GPIO_Init+0x354>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003508:	4a14      	ldr	r2, [pc, #80]	; (800355c <HAL_GPIO_Init+0x354>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	3301      	adds	r3, #1
 8003512:	61fb      	str	r3, [r7, #28]
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	2b0f      	cmp	r3, #15
 8003518:	f67f ae84 	bls.w	8003224 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800351c:	bf00      	nop
 800351e:	bf00      	nop
 8003520:	3724      	adds	r7, #36	; 0x24
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40023800 	.word	0x40023800
 8003530:	40013800 	.word	0x40013800
 8003534:	40020000 	.word	0x40020000
 8003538:	40020400 	.word	0x40020400
 800353c:	40020800 	.word	0x40020800
 8003540:	40020c00 	.word	0x40020c00
 8003544:	40021000 	.word	0x40021000
 8003548:	40021400 	.word	0x40021400
 800354c:	40021800 	.word	0x40021800
 8003550:	40021c00 	.word	0x40021c00
 8003554:	40022000 	.word	0x40022000
 8003558:	40022400 	.word	0x40022400
 800355c:	40013c00 	.word	0x40013c00

08003560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	460b      	mov	r3, r1
 800356a:	807b      	strh	r3, [r7, #2]
 800356c:	4613      	mov	r3, r2
 800356e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003570:	787b      	ldrb	r3, [r7, #1]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003576:	887a      	ldrh	r2, [r7, #2]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800357c:	e003      	b.n	8003586 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800357e:	887b      	ldrh	r3, [r7, #2]
 8003580:	041a      	lsls	r2, r3, #16
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	619a      	str	r2, [r3, #24]
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	460b      	mov	r3, r1
 800359c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	695a      	ldr	r2, [r3, #20]
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	401a      	ands	r2, r3
 80035a6:	887b      	ldrh	r3, [r7, #2]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d104      	bne.n	80035b6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80035ac:	887b      	ldrh	r3, [r7, #2]
 80035ae:	041a      	lsls	r2, r3, #16
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80035b4:	e002      	b.n	80035bc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80035b6:	887a      	ldrh	r2, [r7, #2]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	619a      	str	r2, [r3, #24]
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80035d2:	4b08      	ldr	r3, [pc, #32]	; (80035f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035d4:	695a      	ldr	r2, [r3, #20]
 80035d6:	88fb      	ldrh	r3, [r7, #6]
 80035d8:	4013      	ands	r3, r2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d006      	beq.n	80035ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035de:	4a05      	ldr	r2, [pc, #20]	; (80035f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035e4:	88fb      	ldrh	r3, [r7, #6]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 f806 	bl	80035f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80035ec:	bf00      	nop
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40013c00 	.word	0x40013c00

080035f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
	...

08003610 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e12b      	b.n	800387a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d106      	bne.n	800363c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7fe fc56 	bl	8001ee8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2224      	movs	r2, #36	; 0x24
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f022 0201 	bic.w	r2, r2, #1
 8003652:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003662:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003672:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003674:	f001 f8b8 	bl	80047e8 <HAL_RCC_GetPCLK1Freq>
 8003678:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4a81      	ldr	r2, [pc, #516]	; (8003884 <HAL_I2C_Init+0x274>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d807      	bhi.n	8003694 <HAL_I2C_Init+0x84>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4a80      	ldr	r2, [pc, #512]	; (8003888 <HAL_I2C_Init+0x278>)
 8003688:	4293      	cmp	r3, r2
 800368a:	bf94      	ite	ls
 800368c:	2301      	movls	r3, #1
 800368e:	2300      	movhi	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	e006      	b.n	80036a2 <HAL_I2C_Init+0x92>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	4a7d      	ldr	r2, [pc, #500]	; (800388c <HAL_I2C_Init+0x27c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	bf94      	ite	ls
 800369c:	2301      	movls	r3, #1
 800369e:	2300      	movhi	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e0e7      	b.n	800387a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	4a78      	ldr	r2, [pc, #480]	; (8003890 <HAL_I2C_Init+0x280>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	0c9b      	lsrs	r3, r3, #18
 80036b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	4a6a      	ldr	r2, [pc, #424]	; (8003884 <HAL_I2C_Init+0x274>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d802      	bhi.n	80036e4 <HAL_I2C_Init+0xd4>
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	3301      	adds	r3, #1
 80036e2:	e009      	b.n	80036f8 <HAL_I2C_Init+0xe8>
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036ea:	fb02 f303 	mul.w	r3, r2, r3
 80036ee:	4a69      	ldr	r2, [pc, #420]	; (8003894 <HAL_I2C_Init+0x284>)
 80036f0:	fba2 2303 	umull	r2, r3, r2, r3
 80036f4:	099b      	lsrs	r3, r3, #6
 80036f6:	3301      	adds	r3, #1
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6812      	ldr	r2, [r2, #0]
 80036fc:	430b      	orrs	r3, r1
 80036fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800370a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	495c      	ldr	r1, [pc, #368]	; (8003884 <HAL_I2C_Init+0x274>)
 8003714:	428b      	cmp	r3, r1
 8003716:	d819      	bhi.n	800374c <HAL_I2C_Init+0x13c>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	1e59      	subs	r1, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	fbb1 f3f3 	udiv	r3, r1, r3
 8003726:	1c59      	adds	r1, r3, #1
 8003728:	f640 73fc 	movw	r3, #4092	; 0xffc
 800372c:	400b      	ands	r3, r1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <HAL_I2C_Init+0x138>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	1e59      	subs	r1, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003740:	3301      	adds	r3, #1
 8003742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003746:	e051      	b.n	80037ec <HAL_I2C_Init+0x1dc>
 8003748:	2304      	movs	r3, #4
 800374a:	e04f      	b.n	80037ec <HAL_I2C_Init+0x1dc>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d111      	bne.n	8003778 <HAL_I2C_Init+0x168>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	1e58      	subs	r0, r3, #1
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6859      	ldr	r1, [r3, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	440b      	add	r3, r1
 8003762:	fbb0 f3f3 	udiv	r3, r0, r3
 8003766:	3301      	adds	r3, #1
 8003768:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376c:	2b00      	cmp	r3, #0
 800376e:	bf0c      	ite	eq
 8003770:	2301      	moveq	r3, #1
 8003772:	2300      	movne	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	e012      	b.n	800379e <HAL_I2C_Init+0x18e>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1e58      	subs	r0, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6859      	ldr	r1, [r3, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	0099      	lsls	r1, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	fbb0 f3f3 	udiv	r3, r0, r3
 800378e:	3301      	adds	r3, #1
 8003790:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003794:	2b00      	cmp	r3, #0
 8003796:	bf0c      	ite	eq
 8003798:	2301      	moveq	r3, #1
 800379a:	2300      	movne	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <HAL_I2C_Init+0x196>
 80037a2:	2301      	movs	r3, #1
 80037a4:	e022      	b.n	80037ec <HAL_I2C_Init+0x1dc>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10e      	bne.n	80037cc <HAL_I2C_Init+0x1bc>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	1e58      	subs	r0, r3, #1
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6859      	ldr	r1, [r3, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	440b      	add	r3, r1
 80037bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80037c0:	3301      	adds	r3, #1
 80037c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037ca:	e00f      	b.n	80037ec <HAL_I2C_Init+0x1dc>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	1e58      	subs	r0, r3, #1
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6859      	ldr	r1, [r3, #4]
 80037d4:	460b      	mov	r3, r1
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	0099      	lsls	r1, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	fbb0 f3f3 	udiv	r3, r0, r3
 80037e2:	3301      	adds	r3, #1
 80037e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037ec:	6879      	ldr	r1, [r7, #4]
 80037ee:	6809      	ldr	r1, [r1, #0]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69da      	ldr	r2, [r3, #28]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	431a      	orrs	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	430a      	orrs	r2, r1
 800380e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800381a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6911      	ldr	r1, [r2, #16]
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	68d2      	ldr	r2, [r2, #12]
 8003826:	4311      	orrs	r1, r2
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	430b      	orrs	r3, r1
 800382e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	695a      	ldr	r2, [r3, #20]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f042 0201 	orr.w	r2, r2, #1
 800385a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2220      	movs	r2, #32
 8003866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	000186a0 	.word	0x000186a0
 8003888:	001e847f 	.word	0x001e847f
 800388c:	003d08ff 	.word	0x003d08ff
 8003890:	431bde83 	.word	0x431bde83
 8003894:	10624dd3 	.word	0x10624dd3

08003898 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b088      	sub	sp, #32
 800389c:	af02      	add	r7, sp, #8
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	607a      	str	r2, [r7, #4]
 80038a2:	461a      	mov	r2, r3
 80038a4:	460b      	mov	r3, r1
 80038a6:	817b      	strh	r3, [r7, #10]
 80038a8:	4613      	mov	r3, r2
 80038aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038ac:	f7fe fe04 	bl	80024b8 <HAL_GetTick>
 80038b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	f040 80e0 	bne.w	8003a80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	2319      	movs	r3, #25
 80038c6:	2201      	movs	r2, #1
 80038c8:	4970      	ldr	r1, [pc, #448]	; (8003a8c <HAL_I2C_Master_Transmit+0x1f4>)
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 f964 	bl	8003b98 <I2C_WaitOnFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038d6:	2302      	movs	r3, #2
 80038d8:	e0d3      	b.n	8003a82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_I2C_Master_Transmit+0x50>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e0cc      	b.n	8003a82 <HAL_I2C_Master_Transmit+0x1ea>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d007      	beq.n	800390e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f042 0201 	orr.w	r2, r2, #1
 800390c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800391c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2221      	movs	r2, #33	; 0x21
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2210      	movs	r2, #16
 800392a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	893a      	ldrh	r2, [r7, #8]
 800393e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4a50      	ldr	r2, [pc, #320]	; (8003a90 <HAL_I2C_Master_Transmit+0x1f8>)
 800394e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003950:	8979      	ldrh	r1, [r7, #10]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	6a3a      	ldr	r2, [r7, #32]
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 f89c 	bl	8003a94 <I2C_MasterRequestWrite>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e08d      	b.n	8003a82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003966:	2300      	movs	r3, #0
 8003968:	613b      	str	r3, [r7, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	613b      	str	r3, [r7, #16]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	613b      	str	r3, [r7, #16]
 800397a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800397c:	e066      	b.n	8003a4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	6a39      	ldr	r1, [r7, #32]
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f9de 	bl	8003d44 <I2C_WaitOnTXEFlagUntilTimeout>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00d      	beq.n	80039aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	2b04      	cmp	r3, #4
 8003994:	d107      	bne.n	80039a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e06b      	b.n	8003a82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ae:	781a      	ldrb	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ba:	1c5a      	adds	r2, r3, #1
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	3b01      	subs	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	695b      	ldr	r3, [r3, #20]
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	2b04      	cmp	r3, #4
 80039e6:	d11b      	bne.n	8003a20 <HAL_I2C_Master_Transmit+0x188>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d017      	beq.n	8003a20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	781a      	ldrb	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	1c5a      	adds	r2, r3, #1
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	6a39      	ldr	r1, [r7, #32]
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f000 f9ce 	bl	8003dc6 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00d      	beq.n	8003a4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a34:	2b04      	cmp	r3, #4
 8003a36:	d107      	bne.n	8003a48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e01a      	b.n	8003a82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d194      	bne.n	800397e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	e000      	b.n	8003a82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a80:	2302      	movs	r3, #2
  }
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3718      	adds	r7, #24
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	00100002 	.word	0x00100002
 8003a90:	ffff0000 	.word	0xffff0000

08003a94 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d006      	beq.n	8003abe <I2C_MasterRequestWrite+0x2a>
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d003      	beq.n	8003abe <I2C_MasterRequestWrite+0x2a>
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003abc:	d108      	bne.n	8003ad0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003acc:	601a      	str	r2, [r3, #0]
 8003ace:	e00b      	b.n	8003ae8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad4:	2b12      	cmp	r3, #18
 8003ad6:	d107      	bne.n	8003ae8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ae6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 f84f 	bl	8003b98 <I2C_WaitOnFlagUntilTimeout>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00d      	beq.n	8003b1c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b0e:	d103      	bne.n	8003b18 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e035      	b.n	8003b88 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b24:	d108      	bne.n	8003b38 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b26:	897b      	ldrh	r3, [r7, #10]
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b34:	611a      	str	r2, [r3, #16]
 8003b36:	e01b      	b.n	8003b70 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b38:	897b      	ldrh	r3, [r7, #10]
 8003b3a:	11db      	asrs	r3, r3, #7
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	f003 0306 	and.w	r3, r3, #6
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	f063 030f 	orn	r3, r3, #15
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	490e      	ldr	r1, [pc, #56]	; (8003b90 <I2C_MasterRequestWrite+0xfc>)
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 f875 	bl	8003c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e010      	b.n	8003b88 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b66:	897b      	ldrh	r3, [r7, #10]
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	4907      	ldr	r1, [pc, #28]	; (8003b94 <I2C_MasterRequestWrite+0x100>)
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 f865 	bl	8003c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e000      	b.n	8003b88 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3718      	adds	r7, #24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	00010008 	.word	0x00010008
 8003b94:	00010002 	.word	0x00010002

08003b98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ba8:	e025      	b.n	8003bf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb0:	d021      	beq.n	8003bf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bb2:	f7fe fc81 	bl	80024b8 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d302      	bcc.n	8003bc8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d116      	bne.n	8003bf6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f043 0220 	orr.w	r2, r3, #32
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e023      	b.n	8003c3e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	0c1b      	lsrs	r3, r3, #16
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d10d      	bne.n	8003c1c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	43da      	mvns	r2, r3
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	bf0c      	ite	eq
 8003c12:	2301      	moveq	r3, #1
 8003c14:	2300      	movne	r3, #0
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	461a      	mov	r2, r3
 8003c1a:	e00c      	b.n	8003c36 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	43da      	mvns	r2, r3
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	4013      	ands	r3, r2
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	bf0c      	ite	eq
 8003c2e:	2301      	moveq	r3, #1
 8003c30:	2300      	movne	r3, #0
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	461a      	mov	r2, r3
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d0b6      	beq.n	8003baa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}

08003c46 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b084      	sub	sp, #16
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	60f8      	str	r0, [r7, #12]
 8003c4e:	60b9      	str	r1, [r7, #8]
 8003c50:	607a      	str	r2, [r7, #4]
 8003c52:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c54:	e051      	b.n	8003cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c64:	d123      	bne.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c74:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c7e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f043 0204 	orr.w	r2, r3, #4
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e046      	b.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb4:	d021      	beq.n	8003cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb6:	f7fe fbff 	bl	80024b8 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d302      	bcc.n	8003ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d116      	bne.n	8003cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	f043 0220 	orr.w	r2, r3, #32
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e020      	b.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	0c1b      	lsrs	r3, r3, #16
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d10c      	bne.n	8003d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	bf14      	ite	ne
 8003d16:	2301      	movne	r3, #1
 8003d18:	2300      	moveq	r3, #0
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	e00b      	b.n	8003d36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	43da      	mvns	r2, r3
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bf14      	ite	ne
 8003d30:	2301      	movne	r3, #1
 8003d32:	2300      	moveq	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d18d      	bne.n	8003c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d50:	e02d      	b.n	8003dae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 f878 	bl	8003e48 <I2C_IsAcknowledgeFailed>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e02d      	b.n	8003dbe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d68:	d021      	beq.n	8003dae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d6a:	f7fe fba5 	bl	80024b8 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d302      	bcc.n	8003d80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d116      	bne.n	8003dae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f043 0220 	orr.w	r2, r3, #32
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e007      	b.n	8003dbe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	695b      	ldr	r3, [r3, #20]
 8003db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db8:	2b80      	cmp	r3, #128	; 0x80
 8003dba:	d1ca      	bne.n	8003d52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b084      	sub	sp, #16
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	60f8      	str	r0, [r7, #12]
 8003dce:	60b9      	str	r1, [r7, #8]
 8003dd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dd2:	e02d      	b.n	8003e30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 f837 	bl	8003e48 <I2C_IsAcknowledgeFailed>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e02d      	b.n	8003e40 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dea:	d021      	beq.n	8003e30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dec:	f7fe fb64 	bl	80024b8 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d302      	bcc.n	8003e02 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d116      	bne.n	8003e30 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1c:	f043 0220 	orr.w	r2, r3, #32
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e007      	b.n	8003e40 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d1ca      	bne.n	8003dd4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e5e:	d11b      	bne.n	8003e98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e84:	f043 0204 	orr.w	r2, r3, #4
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e000      	b.n	8003e9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
 8003eae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b20      	cmp	r3, #32
 8003eba:	d129      	bne.n	8003f10 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2224      	movs	r2, #36	; 0x24
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0201 	bic.w	r2, r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0210 	bic.w	r2, r2, #16
 8003ee2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 0201 	orr.w	r2, r2, #1
 8003f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2220      	movs	r2, #32
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	e000      	b.n	8003f12 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003f10:	2302      	movs	r3, #2
  }
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b085      	sub	sp, #20
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b20      	cmp	r3, #32
 8003f36:	d12a      	bne.n	8003f8e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2224      	movs	r2, #36	; 0x24
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0201 	bic.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003f58:	89fb      	ldrh	r3, [r7, #14]
 8003f5a:	f023 030f 	bic.w	r3, r3, #15
 8003f5e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	89fb      	ldrh	r3, [r7, #14]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	89fa      	ldrh	r2, [r7, #14]
 8003f70:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f042 0201 	orr.w	r2, r2, #1
 8003f80:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2220      	movs	r2, #32
 8003f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	e000      	b.n	8003f90 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003f8e:	2302      	movs	r3, #2
  }
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3714      	adds	r7, #20
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e25e      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d075      	beq.n	80040a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fba:	4b88      	ldr	r3, [pc, #544]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
 8003fc2:	2b04      	cmp	r3, #4
 8003fc4:	d00c      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fc6:	4b85      	ldr	r3, [pc, #532]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d112      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fd2:	4b82      	ldr	r3, [pc, #520]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fde:	d10b      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe0:	4b7e      	ldr	r3, [pc, #504]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d05b      	beq.n	80040a4 <HAL_RCC_OscConfig+0x108>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d157      	bne.n	80040a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e239      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004000:	d106      	bne.n	8004010 <HAL_RCC_OscConfig+0x74>
 8004002:	4b76      	ldr	r3, [pc, #472]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a75      	ldr	r2, [pc, #468]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	e01d      	b.n	800404c <HAL_RCC_OscConfig+0xb0>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004018:	d10c      	bne.n	8004034 <HAL_RCC_OscConfig+0x98>
 800401a:	4b70      	ldr	r3, [pc, #448]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a6f      	ldr	r2, [pc, #444]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004020:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	4b6d      	ldr	r3, [pc, #436]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a6c      	ldr	r2, [pc, #432]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800402c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	e00b      	b.n	800404c <HAL_RCC_OscConfig+0xb0>
 8004034:	4b69      	ldr	r3, [pc, #420]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a68      	ldr	r2, [pc, #416]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800403a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	4b66      	ldr	r3, [pc, #408]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a65      	ldr	r2, [pc, #404]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004046:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800404a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d013      	beq.n	800407c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004054:	f7fe fa30 	bl	80024b8 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800405c:	f7fe fa2c 	bl	80024b8 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b64      	cmp	r3, #100	; 0x64
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e1fe      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800406e:	4b5b      	ldr	r3, [pc, #364]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0xc0>
 800407a:	e014      	b.n	80040a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407c:	f7fe fa1c 	bl	80024b8 <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004084:	f7fe fa18 	bl	80024b8 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b64      	cmp	r3, #100	; 0x64
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e1ea      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004096:	4b51      	ldr	r3, [pc, #324]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0xe8>
 80040a2:	e000      	b.n	80040a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d063      	beq.n	800417a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040b2:	4b4a      	ldr	r3, [pc, #296]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 030c 	and.w	r3, r3, #12
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00b      	beq.n	80040d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040be:	4b47      	ldr	r3, [pc, #284]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d11c      	bne.n	8004104 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ca:	4b44      	ldr	r3, [pc, #272]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d116      	bne.n	8004104 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040d6:	4b41      	ldr	r3, [pc, #260]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d005      	beq.n	80040ee <HAL_RCC_OscConfig+0x152>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d001      	beq.n	80040ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e1be      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ee:	4b3b      	ldr	r3, [pc, #236]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	4937      	ldr	r1, [pc, #220]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004102:	e03a      	b.n	800417a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d020      	beq.n	800414e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800410c:	4b34      	ldr	r3, [pc, #208]	; (80041e0 <HAL_RCC_OscConfig+0x244>)
 800410e:	2201      	movs	r2, #1
 8004110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004112:	f7fe f9d1 	bl	80024b8 <HAL_GetTick>
 8004116:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004118:	e008      	b.n	800412c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800411a:	f7fe f9cd 	bl	80024b8 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d901      	bls.n	800412c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e19f      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800412c:	4b2b      	ldr	r3, [pc, #172]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f0      	beq.n	800411a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004138:	4b28      	ldr	r3, [pc, #160]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4925      	ldr	r1, [pc, #148]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004148:	4313      	orrs	r3, r2
 800414a:	600b      	str	r3, [r1, #0]
 800414c:	e015      	b.n	800417a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800414e:	4b24      	ldr	r3, [pc, #144]	; (80041e0 <HAL_RCC_OscConfig+0x244>)
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7fe f9b0 	bl	80024b8 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800415c:	f7fe f9ac 	bl	80024b8 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e17e      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800416e:	4b1b      	ldr	r3, [pc, #108]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f0      	bne.n	800415c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d036      	beq.n	80041f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d016      	beq.n	80041bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800418e:	4b15      	ldr	r3, [pc, #84]	; (80041e4 <HAL_RCC_OscConfig+0x248>)
 8004190:	2201      	movs	r2, #1
 8004192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004194:	f7fe f990 	bl	80024b8 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800419c:	f7fe f98c 	bl	80024b8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e15e      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ae:	4b0b      	ldr	r3, [pc, #44]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80041b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d0f0      	beq.n	800419c <HAL_RCC_OscConfig+0x200>
 80041ba:	e01b      	b.n	80041f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041bc:	4b09      	ldr	r3, [pc, #36]	; (80041e4 <HAL_RCC_OscConfig+0x248>)
 80041be:	2200      	movs	r2, #0
 80041c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041c2:	f7fe f979 	bl	80024b8 <HAL_GetTick>
 80041c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c8:	e00e      	b.n	80041e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041ca:	f7fe f975 	bl	80024b8 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d907      	bls.n	80041e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e147      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
 80041dc:	40023800 	.word	0x40023800
 80041e0:	42470000 	.word	0x42470000
 80041e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041e8:	4b88      	ldr	r3, [pc, #544]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80041ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1ea      	bne.n	80041ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 8097 	beq.w	8004330 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004202:	2300      	movs	r3, #0
 8004204:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004206:	4b81      	ldr	r3, [pc, #516]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10f      	bne.n	8004232 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004212:	2300      	movs	r3, #0
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	4b7d      	ldr	r3, [pc, #500]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421a:	4a7c      	ldr	r2, [pc, #496]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800421c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004220:	6413      	str	r3, [r2, #64]	; 0x40
 8004222:	4b7a      	ldr	r3, [pc, #488]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800422a:	60bb      	str	r3, [r7, #8]
 800422c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800422e:	2301      	movs	r3, #1
 8004230:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004232:	4b77      	ldr	r3, [pc, #476]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800423a:	2b00      	cmp	r3, #0
 800423c:	d118      	bne.n	8004270 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800423e:	4b74      	ldr	r3, [pc, #464]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a73      	ldr	r2, [pc, #460]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004248:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800424a:	f7fe f935 	bl	80024b8 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004252:	f7fe f931 	bl	80024b8 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e103      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004264:	4b6a      	ldr	r3, [pc, #424]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0f0      	beq.n	8004252 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d106      	bne.n	8004286 <HAL_RCC_OscConfig+0x2ea>
 8004278:	4b64      	ldr	r3, [pc, #400]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427c:	4a63      	ldr	r2, [pc, #396]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800427e:	f043 0301 	orr.w	r3, r3, #1
 8004282:	6713      	str	r3, [r2, #112]	; 0x70
 8004284:	e01c      	b.n	80042c0 <HAL_RCC_OscConfig+0x324>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	2b05      	cmp	r3, #5
 800428c:	d10c      	bne.n	80042a8 <HAL_RCC_OscConfig+0x30c>
 800428e:	4b5f      	ldr	r3, [pc, #380]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004292:	4a5e      	ldr	r2, [pc, #376]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004294:	f043 0304 	orr.w	r3, r3, #4
 8004298:	6713      	str	r3, [r2, #112]	; 0x70
 800429a:	4b5c      	ldr	r3, [pc, #368]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800429c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429e:	4a5b      	ldr	r2, [pc, #364]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042a0:	f043 0301 	orr.w	r3, r3, #1
 80042a4:	6713      	str	r3, [r2, #112]	; 0x70
 80042a6:	e00b      	b.n	80042c0 <HAL_RCC_OscConfig+0x324>
 80042a8:	4b58      	ldr	r3, [pc, #352]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ac:	4a57      	ldr	r2, [pc, #348]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042ae:	f023 0301 	bic.w	r3, r3, #1
 80042b2:	6713      	str	r3, [r2, #112]	; 0x70
 80042b4:	4b55      	ldr	r3, [pc, #340]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b8:	4a54      	ldr	r2, [pc, #336]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042ba:	f023 0304 	bic.w	r3, r3, #4
 80042be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d015      	beq.n	80042f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c8:	f7fe f8f6 	bl	80024b8 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042ce:	e00a      	b.n	80042e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042d0:	f7fe f8f2 	bl	80024b8 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	; 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e0c2      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042e6:	4b49      	ldr	r3, [pc, #292]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d0ee      	beq.n	80042d0 <HAL_RCC_OscConfig+0x334>
 80042f2:	e014      	b.n	800431e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f4:	f7fe f8e0 	bl	80024b8 <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042fa:	e00a      	b.n	8004312 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042fc:	f7fe f8dc 	bl	80024b8 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	f241 3288 	movw	r2, #5000	; 0x1388
 800430a:	4293      	cmp	r3, r2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e0ac      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004312:	4b3e      	ldr	r3, [pc, #248]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1ee      	bne.n	80042fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800431e:	7dfb      	ldrb	r3, [r7, #23]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d105      	bne.n	8004330 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004324:	4b39      	ldr	r3, [pc, #228]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004328:	4a38      	ldr	r2, [pc, #224]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800432a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800432e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 8098 	beq.w	800446a <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800433a:	4b34      	ldr	r3, [pc, #208]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f003 030c 	and.w	r3, r3, #12
 8004342:	2b08      	cmp	r3, #8
 8004344:	d05c      	beq.n	8004400 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	2b02      	cmp	r3, #2
 800434c:	d141      	bne.n	80043d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434e:	4b31      	ldr	r3, [pc, #196]	; (8004414 <HAL_RCC_OscConfig+0x478>)
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fe f8b0 	bl	80024b8 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800435c:	f7fe f8ac 	bl	80024b8 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e07e      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436e:	4b27      	ldr	r3, [pc, #156]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f0      	bne.n	800435c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	69da      	ldr	r2, [r3, #28]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a1b      	ldr	r3, [r3, #32]
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	019b      	lsls	r3, r3, #6
 800438a:	431a      	orrs	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004390:	085b      	lsrs	r3, r3, #1
 8004392:	3b01      	subs	r3, #1
 8004394:	041b      	lsls	r3, r3, #16
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439c:	061b      	lsls	r3, r3, #24
 800439e:	491b      	ldr	r1, [pc, #108]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043a4:	4b1b      	ldr	r3, [pc, #108]	; (8004414 <HAL_RCC_OscConfig+0x478>)
 80043a6:	2201      	movs	r2, #1
 80043a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043aa:	f7fe f885 	bl	80024b8 <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043b0:	e008      	b.n	80043c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b2:	f7fe f881 	bl	80024b8 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e053      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c4:	4b11      	ldr	r3, [pc, #68]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0f0      	beq.n	80043b2 <HAL_RCC_OscConfig+0x416>
 80043d0:	e04b      	b.n	800446a <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d2:	4b10      	ldr	r3, [pc, #64]	; (8004414 <HAL_RCC_OscConfig+0x478>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d8:	f7fe f86e 	bl	80024b8 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e0:	f7fe f86a 	bl	80024b8 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e03c      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f2:	4b06      	ldr	r3, [pc, #24]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0x444>
 80043fe:	e034      	b.n	800446a <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d107      	bne.n	8004418 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e02f      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
 800440c:	40023800 	.word	0x40023800
 8004410:	40007000 	.word	0x40007000
 8004414:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004418:	4b16      	ldr	r3, [pc, #88]	; (8004474 <HAL_RCC_OscConfig+0x4d8>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	429a      	cmp	r2, r3
 800442a:	d11c      	bne.n	8004466 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004436:	429a      	cmp	r2, r3
 8004438:	d115      	bne.n	8004466 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004440:	4013      	ands	r3, r2
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004446:	4293      	cmp	r3, r2
 8004448:	d10d      	bne.n	8004466 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004454:	429a      	cmp	r2, r3
 8004456:	d106      	bne.n	8004466 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004462:	429a      	cmp	r2, r3
 8004464:	d001      	beq.n	800446a <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e000      	b.n	800446c <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40023800 	.word	0x40023800

08004478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0cc      	b.n	8004626 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800448c:	4b68      	ldr	r3, [pc, #416]	; (8004630 <HAL_RCC_ClockConfig+0x1b8>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 030f 	and.w	r3, r3, #15
 8004494:	683a      	ldr	r2, [r7, #0]
 8004496:	429a      	cmp	r2, r3
 8004498:	d90c      	bls.n	80044b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800449a:	4b65      	ldr	r3, [pc, #404]	; (8004630 <HAL_RCC_ClockConfig+0x1b8>)
 800449c:	683a      	ldr	r2, [r7, #0]
 800449e:	b2d2      	uxtb	r2, r2
 80044a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a2:	4b63      	ldr	r3, [pc, #396]	; (8004630 <HAL_RCC_ClockConfig+0x1b8>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	683a      	ldr	r2, [r7, #0]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d001      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e0b8      	b.n	8004626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d020      	beq.n	8004502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0304 	and.w	r3, r3, #4
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d005      	beq.n	80044d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044cc:	4b59      	ldr	r3, [pc, #356]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	4a58      	ldr	r2, [pc, #352]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80044d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d005      	beq.n	80044f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044e4:	4b53      	ldr	r3, [pc, #332]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	4a52      	ldr	r2, [pc, #328]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80044ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044f0:	4b50      	ldr	r3, [pc, #320]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	494d      	ldr	r1, [pc, #308]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d044      	beq.n	8004598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d107      	bne.n	8004526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004516:	4b47      	ldr	r3, [pc, #284]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d119      	bne.n	8004556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e07f      	b.n	8004626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	2b02      	cmp	r3, #2
 800452c:	d003      	beq.n	8004536 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004532:	2b03      	cmp	r3, #3
 8004534:	d107      	bne.n	8004546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004536:	4b3f      	ldr	r3, [pc, #252]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d109      	bne.n	8004556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e06f      	b.n	8004626 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004546:	4b3b      	ldr	r3, [pc, #236]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e067      	b.n	8004626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004556:	4b37      	ldr	r3, [pc, #220]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f023 0203 	bic.w	r2, r3, #3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	4934      	ldr	r1, [pc, #208]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 8004564:	4313      	orrs	r3, r2
 8004566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004568:	f7fd ffa6 	bl	80024b8 <HAL_GetTick>
 800456c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456e:	e00a      	b.n	8004586 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004570:	f7fd ffa2 	bl	80024b8 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	f241 3288 	movw	r2, #5000	; 0x1388
 800457e:	4293      	cmp	r3, r2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e04f      	b.n	8004626 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004586:	4b2b      	ldr	r3, [pc, #172]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 020c 	and.w	r2, r3, #12
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	429a      	cmp	r2, r3
 8004596:	d1eb      	bne.n	8004570 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004598:	4b25      	ldr	r3, [pc, #148]	; (8004630 <HAL_RCC_ClockConfig+0x1b8>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 030f 	and.w	r3, r3, #15
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d20c      	bcs.n	80045c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a6:	4b22      	ldr	r3, [pc, #136]	; (8004630 <HAL_RCC_ClockConfig+0x1b8>)
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ae:	4b20      	ldr	r3, [pc, #128]	; (8004630 <HAL_RCC_ClockConfig+0x1b8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d001      	beq.n	80045c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e032      	b.n	8004626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d008      	beq.n	80045de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045cc:	4b19      	ldr	r3, [pc, #100]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	4916      	ldr	r1, [pc, #88]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0308 	and.w	r3, r3, #8
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d009      	beq.n	80045fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ea:	4b12      	ldr	r3, [pc, #72]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	00db      	lsls	r3, r3, #3
 80045f8:	490e      	ldr	r1, [pc, #56]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045fe:	f000 f821 	bl	8004644 <HAL_RCC_GetSysClockFreq>
 8004602:	4602      	mov	r2, r0
 8004604:	4b0b      	ldr	r3, [pc, #44]	; (8004634 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	091b      	lsrs	r3, r3, #4
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	490a      	ldr	r1, [pc, #40]	; (8004638 <HAL_RCC_ClockConfig+0x1c0>)
 8004610:	5ccb      	ldrb	r3, [r1, r3]
 8004612:	fa22 f303 	lsr.w	r3, r2, r3
 8004616:	4a09      	ldr	r2, [pc, #36]	; (800463c <HAL_RCC_ClockConfig+0x1c4>)
 8004618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800461a:	4b09      	ldr	r3, [pc, #36]	; (8004640 <HAL_RCC_ClockConfig+0x1c8>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4618      	mov	r0, r3
 8004620:	f7fd ff06 	bl	8002430 <HAL_InitTick>

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	40023c00 	.word	0x40023c00
 8004634:	40023800 	.word	0x40023800
 8004638:	08007f68 	.word	0x08007f68
 800463c:	20000018 	.word	0x20000018
 8004640:	2000001c 	.word	0x2000001c

08004644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004648:	b090      	sub	sp, #64	; 0x40
 800464a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	637b      	str	r3, [r7, #52]	; 0x34
 8004650:	2300      	movs	r3, #0
 8004652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004654:	2300      	movs	r3, #0
 8004656:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004658:	2300      	movs	r3, #0
 800465a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800465c:	4b59      	ldr	r3, [pc, #356]	; (80047c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 030c 	and.w	r3, r3, #12
 8004664:	2b08      	cmp	r3, #8
 8004666:	d00d      	beq.n	8004684 <HAL_RCC_GetSysClockFreq+0x40>
 8004668:	2b08      	cmp	r3, #8
 800466a:	f200 80a1 	bhi.w	80047b0 <HAL_RCC_GetSysClockFreq+0x16c>
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <HAL_RCC_GetSysClockFreq+0x34>
 8004672:	2b04      	cmp	r3, #4
 8004674:	d003      	beq.n	800467e <HAL_RCC_GetSysClockFreq+0x3a>
 8004676:	e09b      	b.n	80047b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004678:	4b53      	ldr	r3, [pc, #332]	; (80047c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800467a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800467c:	e09b      	b.n	80047b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800467e:	4b53      	ldr	r3, [pc, #332]	; (80047cc <HAL_RCC_GetSysClockFreq+0x188>)
 8004680:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004682:	e098      	b.n	80047b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004684:	4b4f      	ldr	r3, [pc, #316]	; (80047c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800468c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800468e:	4b4d      	ldr	r3, [pc, #308]	; (80047c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d028      	beq.n	80046ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800469a:	4b4a      	ldr	r3, [pc, #296]	; (80047c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	099b      	lsrs	r3, r3, #6
 80046a0:	2200      	movs	r2, #0
 80046a2:	623b      	str	r3, [r7, #32]
 80046a4:	627a      	str	r2, [r7, #36]	; 0x24
 80046a6:	6a3b      	ldr	r3, [r7, #32]
 80046a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80046ac:	2100      	movs	r1, #0
 80046ae:	4b47      	ldr	r3, [pc, #284]	; (80047cc <HAL_RCC_GetSysClockFreq+0x188>)
 80046b0:	fb03 f201 	mul.w	r2, r3, r1
 80046b4:	2300      	movs	r3, #0
 80046b6:	fb00 f303 	mul.w	r3, r0, r3
 80046ba:	4413      	add	r3, r2
 80046bc:	4a43      	ldr	r2, [pc, #268]	; (80047cc <HAL_RCC_GetSysClockFreq+0x188>)
 80046be:	fba0 1202 	umull	r1, r2, r0, r2
 80046c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80046c4:	460a      	mov	r2, r1
 80046c6:	62ba      	str	r2, [r7, #40]	; 0x28
 80046c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046ca:	4413      	add	r3, r2
 80046cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046d0:	2200      	movs	r2, #0
 80046d2:	61bb      	str	r3, [r7, #24]
 80046d4:	61fa      	str	r2, [r7, #28]
 80046d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80046de:	f7fc fac3 	bl	8000c68 <__aeabi_uldivmod>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	4613      	mov	r3, r2
 80046e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046ea:	e053      	b.n	8004794 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ec:	4b35      	ldr	r3, [pc, #212]	; (80047c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	099b      	lsrs	r3, r3, #6
 80046f2:	2200      	movs	r2, #0
 80046f4:	613b      	str	r3, [r7, #16]
 80046f6:	617a      	str	r2, [r7, #20]
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80046fe:	f04f 0b00 	mov.w	fp, #0
 8004702:	4652      	mov	r2, sl
 8004704:	465b      	mov	r3, fp
 8004706:	f04f 0000 	mov.w	r0, #0
 800470a:	f04f 0100 	mov.w	r1, #0
 800470e:	0159      	lsls	r1, r3, #5
 8004710:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004714:	0150      	lsls	r0, r2, #5
 8004716:	4602      	mov	r2, r0
 8004718:	460b      	mov	r3, r1
 800471a:	ebb2 080a 	subs.w	r8, r2, sl
 800471e:	eb63 090b 	sbc.w	r9, r3, fp
 8004722:	f04f 0200 	mov.w	r2, #0
 8004726:	f04f 0300 	mov.w	r3, #0
 800472a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800472e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004732:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004736:	ebb2 0408 	subs.w	r4, r2, r8
 800473a:	eb63 0509 	sbc.w	r5, r3, r9
 800473e:	f04f 0200 	mov.w	r2, #0
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	00eb      	lsls	r3, r5, #3
 8004748:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800474c:	00e2      	lsls	r2, r4, #3
 800474e:	4614      	mov	r4, r2
 8004750:	461d      	mov	r5, r3
 8004752:	eb14 030a 	adds.w	r3, r4, sl
 8004756:	603b      	str	r3, [r7, #0]
 8004758:	eb45 030b 	adc.w	r3, r5, fp
 800475c:	607b      	str	r3, [r7, #4]
 800475e:	f04f 0200 	mov.w	r2, #0
 8004762:	f04f 0300 	mov.w	r3, #0
 8004766:	e9d7 4500 	ldrd	r4, r5, [r7]
 800476a:	4629      	mov	r1, r5
 800476c:	028b      	lsls	r3, r1, #10
 800476e:	4621      	mov	r1, r4
 8004770:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004774:	4621      	mov	r1, r4
 8004776:	028a      	lsls	r2, r1, #10
 8004778:	4610      	mov	r0, r2
 800477a:	4619      	mov	r1, r3
 800477c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800477e:	2200      	movs	r2, #0
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	60fa      	str	r2, [r7, #12]
 8004784:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004788:	f7fc fa6e 	bl	8000c68 <__aeabi_uldivmod>
 800478c:	4602      	mov	r2, r0
 800478e:	460b      	mov	r3, r1
 8004790:	4613      	mov	r3, r2
 8004792:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004794:	4b0b      	ldr	r3, [pc, #44]	; (80047c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	0c1b      	lsrs	r3, r3, #16
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	3301      	adds	r3, #1
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80047a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80047ae:	e002      	b.n	80047b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047b0:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80047b2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80047b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3740      	adds	r7, #64	; 0x40
 80047bc:	46bd      	mov	sp, r7
 80047be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047c2:	bf00      	nop
 80047c4:	40023800 	.word	0x40023800
 80047c8:	00f42400 	.word	0x00f42400
 80047cc:	017d7840 	.word	0x017d7840

080047d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047d4:	4b03      	ldr	r3, [pc, #12]	; (80047e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80047d6:	681b      	ldr	r3, [r3, #0]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	20000018 	.word	0x20000018

080047e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80047ec:	f7ff fff0 	bl	80047d0 <HAL_RCC_GetHCLKFreq>
 80047f0:	4602      	mov	r2, r0
 80047f2:	4b05      	ldr	r3, [pc, #20]	; (8004808 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	0a9b      	lsrs	r3, r3, #10
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	4903      	ldr	r1, [pc, #12]	; (800480c <HAL_RCC_GetPCLK1Freq+0x24>)
 80047fe:	5ccb      	ldrb	r3, [r1, r3]
 8004800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004804:	4618      	mov	r0, r3
 8004806:	bd80      	pop	{r7, pc}
 8004808:	40023800 	.word	0x40023800
 800480c:	08007f78 	.word	0x08007f78

08004810 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e01d      	b.n	800485e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d106      	bne.n	800483c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7fd fb9e 	bl	8001f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2202      	movs	r2, #2
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	3304      	adds	r3, #4
 800484c:	4619      	mov	r1, r3
 800484e:	4610      	mov	r0, r2
 8004850:	f000 fa2c 	bl	8004cac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004866:	b480      	push	{r7}
 8004868:	b085      	sub	sp, #20
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68da      	ldr	r2, [r3, #12]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0201 	orr.w	r2, r2, #1
 800487c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2b06      	cmp	r3, #6
 800488e:	d007      	beq.n	80048a0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 0201 	orr.w	r2, r2, #1
 800489e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr

080048ae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b082      	sub	sp, #8
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	f003 0302 	and.w	r3, r3, #2
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d122      	bne.n	800490a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d11b      	bne.n	800490a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f06f 0202 	mvn.w	r2, #2
 80048da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	f003 0303 	and.w	r3, r3, #3
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 f9bc 	bl	8004c6e <HAL_TIM_IC_CaptureCallback>
 80048f6:	e005      	b.n	8004904 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 f9ae 	bl	8004c5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 f9bf 	bl	8004c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b04      	cmp	r3, #4
 8004916:	d122      	bne.n	800495e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	f003 0304 	and.w	r3, r3, #4
 8004922:	2b04      	cmp	r3, #4
 8004924:	d11b      	bne.n	800495e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f06f 0204 	mvn.w	r2, #4
 800492e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 f992 	bl	8004c6e <HAL_TIM_IC_CaptureCallback>
 800494a:	e005      	b.n	8004958 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f984 	bl	8004c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f995 	bl	8004c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	f003 0308 	and.w	r3, r3, #8
 8004968:	2b08      	cmp	r3, #8
 800496a:	d122      	bne.n	80049b2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	f003 0308 	and.w	r3, r3, #8
 8004976:	2b08      	cmp	r3, #8
 8004978:	d11b      	bne.n	80049b2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f06f 0208 	mvn.w	r2, #8
 8004982:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2204      	movs	r2, #4
 8004988:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	69db      	ldr	r3, [r3, #28]
 8004990:	f003 0303 	and.w	r3, r3, #3
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 f968 	bl	8004c6e <HAL_TIM_IC_CaptureCallback>
 800499e:	e005      	b.n	80049ac <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 f95a 	bl	8004c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 f96b 	bl	8004c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	f003 0310 	and.w	r3, r3, #16
 80049bc:	2b10      	cmp	r3, #16
 80049be:	d122      	bne.n	8004a06 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	f003 0310 	and.w	r3, r3, #16
 80049ca:	2b10      	cmp	r3, #16
 80049cc:	d11b      	bne.n	8004a06 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f06f 0210 	mvn.w	r2, #16
 80049d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2208      	movs	r2, #8
 80049dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f93e 	bl	8004c6e <HAL_TIM_IC_CaptureCallback>
 80049f2:	e005      	b.n	8004a00 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f930 	bl	8004c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f941 	bl	8004c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d10e      	bne.n	8004a32 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d107      	bne.n	8004a32 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f06f 0201 	mvn.w	r2, #1
 8004a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f90a 	bl	8004c46 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3c:	2b80      	cmp	r3, #128	; 0x80
 8004a3e:	d10e      	bne.n	8004a5e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a4a:	2b80      	cmp	r3, #128	; 0x80
 8004a4c:	d107      	bne.n	8004a5e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 fae7 	bl	800502c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a68:	2b40      	cmp	r3, #64	; 0x40
 8004a6a:	d10e      	bne.n	8004a8a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a76:	2b40      	cmp	r3, #64	; 0x40
 8004a78:	d107      	bne.n	8004a8a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f906 	bl	8004c96 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f003 0320 	and.w	r3, r3, #32
 8004a94:	2b20      	cmp	r3, #32
 8004a96:	d10e      	bne.n	8004ab6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	f003 0320 	and.w	r3, r3, #32
 8004aa2:	2b20      	cmp	r3, #32
 8004aa4:	d107      	bne.n	8004ab6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f06f 0220 	mvn.w	r2, #32
 8004aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f000 fab1 	bl	8005018 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ab6:	bf00      	nop
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b084      	sub	sp, #16
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
 8004ac6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d101      	bne.n	8004ad6 <HAL_TIM_ConfigClockSource+0x18>
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	e0b3      	b.n	8004c3e <HAL_TIM_ConfigClockSource+0x180>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2202      	movs	r2, #2
 8004ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004af4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004afc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b0e:	d03e      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0xd0>
 8004b10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b14:	f200 8087 	bhi.w	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b1c:	f000 8085 	beq.w	8004c2a <HAL_TIM_ConfigClockSource+0x16c>
 8004b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b24:	d87f      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b26:	2b70      	cmp	r3, #112	; 0x70
 8004b28:	d01a      	beq.n	8004b60 <HAL_TIM_ConfigClockSource+0xa2>
 8004b2a:	2b70      	cmp	r3, #112	; 0x70
 8004b2c:	d87b      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b2e:	2b60      	cmp	r3, #96	; 0x60
 8004b30:	d050      	beq.n	8004bd4 <HAL_TIM_ConfigClockSource+0x116>
 8004b32:	2b60      	cmp	r3, #96	; 0x60
 8004b34:	d877      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b36:	2b50      	cmp	r3, #80	; 0x50
 8004b38:	d03c      	beq.n	8004bb4 <HAL_TIM_ConfigClockSource+0xf6>
 8004b3a:	2b50      	cmp	r3, #80	; 0x50
 8004b3c:	d873      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b3e:	2b40      	cmp	r3, #64	; 0x40
 8004b40:	d058      	beq.n	8004bf4 <HAL_TIM_ConfigClockSource+0x136>
 8004b42:	2b40      	cmp	r3, #64	; 0x40
 8004b44:	d86f      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b46:	2b30      	cmp	r3, #48	; 0x30
 8004b48:	d064      	beq.n	8004c14 <HAL_TIM_ConfigClockSource+0x156>
 8004b4a:	2b30      	cmp	r3, #48	; 0x30
 8004b4c:	d86b      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b4e:	2b20      	cmp	r3, #32
 8004b50:	d060      	beq.n	8004c14 <HAL_TIM_ConfigClockSource+0x156>
 8004b52:	2b20      	cmp	r3, #32
 8004b54:	d867      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d05c      	beq.n	8004c14 <HAL_TIM_ConfigClockSource+0x156>
 8004b5a:	2b10      	cmp	r3, #16
 8004b5c:	d05a      	beq.n	8004c14 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004b5e:	e062      	b.n	8004c26 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	6899      	ldr	r1, [r3, #8]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	f000 f9b6 	bl	8004ee0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b82:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	609a      	str	r2, [r3, #8]
      break;
 8004b8c:	e04e      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6818      	ldr	r0, [r3, #0]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	6899      	ldr	r1, [r3, #8]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f000 f99f 	bl	8004ee0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	689a      	ldr	r2, [r3, #8]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bb0:	609a      	str	r2, [r3, #8]
      break;
 8004bb2:	e03b      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6818      	ldr	r0, [r3, #0]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	6859      	ldr	r1, [r3, #4]
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	f000 f913 	bl	8004dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2150      	movs	r1, #80	; 0x50
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f000 f96c 	bl	8004eaa <TIM_ITRx_SetConfig>
      break;
 8004bd2:	e02b      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6818      	ldr	r0, [r3, #0]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	6859      	ldr	r1, [r3, #4]
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	461a      	mov	r2, r3
 8004be2:	f000 f932 	bl	8004e4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2160      	movs	r1, #96	; 0x60
 8004bec:	4618      	mov	r0, r3
 8004bee:	f000 f95c 	bl	8004eaa <TIM_ITRx_SetConfig>
      break;
 8004bf2:	e01b      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6818      	ldr	r0, [r3, #0]
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	6859      	ldr	r1, [r3, #4]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	461a      	mov	r2, r3
 8004c02:	f000 f8f3 	bl	8004dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2140      	movs	r1, #64	; 0x40
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 f94c 	bl	8004eaa <TIM_ITRx_SetConfig>
      break;
 8004c12:	e00b      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	4610      	mov	r0, r2
 8004c20:	f000 f943 	bl	8004eaa <TIM_ITRx_SetConfig>
      break;
 8004c24:	e002      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004c26:	bf00      	nop
 8004c28:	e000      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004c2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004c4e:	bf00      	nop
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b083      	sub	sp, #12
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b083      	sub	sp, #12
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
	...

08004cac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a40      	ldr	r2, [pc, #256]	; (8004dc0 <TIM_Base_SetConfig+0x114>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d013      	beq.n	8004cec <TIM_Base_SetConfig+0x40>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cca:	d00f      	beq.n	8004cec <TIM_Base_SetConfig+0x40>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a3d      	ldr	r2, [pc, #244]	; (8004dc4 <TIM_Base_SetConfig+0x118>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d00b      	beq.n	8004cec <TIM_Base_SetConfig+0x40>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a3c      	ldr	r2, [pc, #240]	; (8004dc8 <TIM_Base_SetConfig+0x11c>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d007      	beq.n	8004cec <TIM_Base_SetConfig+0x40>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a3b      	ldr	r2, [pc, #236]	; (8004dcc <TIM_Base_SetConfig+0x120>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d003      	beq.n	8004cec <TIM_Base_SetConfig+0x40>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a3a      	ldr	r2, [pc, #232]	; (8004dd0 <TIM_Base_SetConfig+0x124>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d108      	bne.n	8004cfe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a2f      	ldr	r2, [pc, #188]	; (8004dc0 <TIM_Base_SetConfig+0x114>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d02b      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d0c:	d027      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a2c      	ldr	r2, [pc, #176]	; (8004dc4 <TIM_Base_SetConfig+0x118>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d023      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a2b      	ldr	r2, [pc, #172]	; (8004dc8 <TIM_Base_SetConfig+0x11c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d01f      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a2a      	ldr	r2, [pc, #168]	; (8004dcc <TIM_Base_SetConfig+0x120>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d01b      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a29      	ldr	r2, [pc, #164]	; (8004dd0 <TIM_Base_SetConfig+0x124>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d017      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a28      	ldr	r2, [pc, #160]	; (8004dd4 <TIM_Base_SetConfig+0x128>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d013      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a27      	ldr	r2, [pc, #156]	; (8004dd8 <TIM_Base_SetConfig+0x12c>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d00f      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a26      	ldr	r2, [pc, #152]	; (8004ddc <TIM_Base_SetConfig+0x130>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d00b      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a25      	ldr	r2, [pc, #148]	; (8004de0 <TIM_Base_SetConfig+0x134>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d007      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a24      	ldr	r2, [pc, #144]	; (8004de4 <TIM_Base_SetConfig+0x138>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d003      	beq.n	8004d5e <TIM_Base_SetConfig+0xb2>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a23      	ldr	r2, [pc, #140]	; (8004de8 <TIM_Base_SetConfig+0x13c>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d108      	bne.n	8004d70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a0a      	ldr	r2, [pc, #40]	; (8004dc0 <TIM_Base_SetConfig+0x114>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d003      	beq.n	8004da4 <TIM_Base_SetConfig+0xf8>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a0c      	ldr	r2, [pc, #48]	; (8004dd0 <TIM_Base_SetConfig+0x124>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d103      	bne.n	8004dac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	691a      	ldr	r2, [r3, #16]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	615a      	str	r2, [r3, #20]
}
 8004db2:	bf00      	nop
 8004db4:	3714      	adds	r7, #20
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	40010000 	.word	0x40010000
 8004dc4:	40000400 	.word	0x40000400
 8004dc8:	40000800 	.word	0x40000800
 8004dcc:	40000c00 	.word	0x40000c00
 8004dd0:	40010400 	.word	0x40010400
 8004dd4:	40014000 	.word	0x40014000
 8004dd8:	40014400 	.word	0x40014400
 8004ddc:	40014800 	.word	0x40014800
 8004de0:	40001800 	.word	0x40001800
 8004de4:	40001c00 	.word	0x40001c00
 8004de8:	40002000 	.word	0x40002000

08004dec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b087      	sub	sp, #28
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	f023 0201 	bic.w	r2, r3, #1
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	011b      	lsls	r3, r3, #4
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f023 030a 	bic.w	r3, r3, #10
 8004e28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	621a      	str	r2, [r3, #32]
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b087      	sub	sp, #28
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	60f8      	str	r0, [r7, #12]
 8004e52:	60b9      	str	r1, [r7, #8]
 8004e54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	f023 0210 	bic.w	r2, r3, #16
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	031b      	lsls	r3, r3, #12
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	621a      	str	r2, [r3, #32]
}
 8004e9e:	bf00      	nop
 8004ea0:	371c      	adds	r7, #28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr

08004eaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b085      	sub	sp, #20
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
 8004eb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f043 0307 	orr.w	r3, r3, #7
 8004ecc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	609a      	str	r2, [r3, #8]
}
 8004ed4:	bf00      	nop
 8004ed6:	3714      	adds	r7, #20
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
 8004eec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004efa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	021a      	lsls	r2, r3, #8
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	431a      	orrs	r2, r3
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	609a      	str	r2, [r3, #8]
}
 8004f14:	bf00      	nop
 8004f16:	371c      	adds	r7, #28
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d101      	bne.n	8004f38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f34:	2302      	movs	r3, #2
 8004f36:	e05a      	b.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2202      	movs	r2, #2
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a21      	ldr	r2, [pc, #132]	; (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d022      	beq.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f84:	d01d      	beq.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a1d      	ldr	r2, [pc, #116]	; (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d018      	beq.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a1b      	ldr	r2, [pc, #108]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d013      	beq.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a1a      	ldr	r2, [pc, #104]	; (8005008 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00e      	beq.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a18      	ldr	r2, [pc, #96]	; (800500c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d009      	beq.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a17      	ldr	r2, [pc, #92]	; (8005010 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d004      	beq.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a15      	ldr	r2, [pc, #84]	; (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d10c      	bne.n	8004fdc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3714      	adds	r7, #20
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	40010000 	.word	0x40010000
 8005000:	40000400 	.word	0x40000400
 8005004:	40000800 	.word	0x40000800
 8005008:	40000c00 	.word	0x40000c00
 800500c:	40010400 	.word	0x40010400
 8005010:	40014000 	.word	0x40014000
 8005014:	40001800 	.word	0x40001800

08005018 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <__errno>:
 8005040:	4b01      	ldr	r3, [pc, #4]	; (8005048 <__errno+0x8>)
 8005042:	6818      	ldr	r0, [r3, #0]
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	20000024 	.word	0x20000024

0800504c <__libc_init_array>:
 800504c:	b570      	push	{r4, r5, r6, lr}
 800504e:	4d0d      	ldr	r5, [pc, #52]	; (8005084 <__libc_init_array+0x38>)
 8005050:	4c0d      	ldr	r4, [pc, #52]	; (8005088 <__libc_init_array+0x3c>)
 8005052:	1b64      	subs	r4, r4, r5
 8005054:	10a4      	asrs	r4, r4, #2
 8005056:	2600      	movs	r6, #0
 8005058:	42a6      	cmp	r6, r4
 800505a:	d109      	bne.n	8005070 <__libc_init_array+0x24>
 800505c:	4d0b      	ldr	r5, [pc, #44]	; (800508c <__libc_init_array+0x40>)
 800505e:	4c0c      	ldr	r4, [pc, #48]	; (8005090 <__libc_init_array+0x44>)
 8005060:	f002 ff04 	bl	8007e6c <_init>
 8005064:	1b64      	subs	r4, r4, r5
 8005066:	10a4      	asrs	r4, r4, #2
 8005068:	2600      	movs	r6, #0
 800506a:	42a6      	cmp	r6, r4
 800506c:	d105      	bne.n	800507a <__libc_init_array+0x2e>
 800506e:	bd70      	pop	{r4, r5, r6, pc}
 8005070:	f855 3b04 	ldr.w	r3, [r5], #4
 8005074:	4798      	blx	r3
 8005076:	3601      	adds	r6, #1
 8005078:	e7ee      	b.n	8005058 <__libc_init_array+0xc>
 800507a:	f855 3b04 	ldr.w	r3, [r5], #4
 800507e:	4798      	blx	r3
 8005080:	3601      	adds	r6, #1
 8005082:	e7f2      	b.n	800506a <__libc_init_array+0x1e>
 8005084:	08008364 	.word	0x08008364
 8005088:	08008364 	.word	0x08008364
 800508c:	08008364 	.word	0x08008364
 8005090:	08008368 	.word	0x08008368

08005094 <memcpy>:
 8005094:	440a      	add	r2, r1
 8005096:	4291      	cmp	r1, r2
 8005098:	f100 33ff 	add.w	r3, r0, #4294967295
 800509c:	d100      	bne.n	80050a0 <memcpy+0xc>
 800509e:	4770      	bx	lr
 80050a0:	b510      	push	{r4, lr}
 80050a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050aa:	4291      	cmp	r1, r2
 80050ac:	d1f9      	bne.n	80050a2 <memcpy+0xe>
 80050ae:	bd10      	pop	{r4, pc}

080050b0 <memset>:
 80050b0:	4402      	add	r2, r0
 80050b2:	4603      	mov	r3, r0
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d100      	bne.n	80050ba <memset+0xa>
 80050b8:	4770      	bx	lr
 80050ba:	f803 1b01 	strb.w	r1, [r3], #1
 80050be:	e7f9      	b.n	80050b4 <memset+0x4>

080050c0 <__cvt>:
 80050c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050c4:	ec55 4b10 	vmov	r4, r5, d0
 80050c8:	2d00      	cmp	r5, #0
 80050ca:	460e      	mov	r6, r1
 80050cc:	4619      	mov	r1, r3
 80050ce:	462b      	mov	r3, r5
 80050d0:	bfbb      	ittet	lt
 80050d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80050d6:	461d      	movlt	r5, r3
 80050d8:	2300      	movge	r3, #0
 80050da:	232d      	movlt	r3, #45	; 0x2d
 80050dc:	700b      	strb	r3, [r1, #0]
 80050de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80050e4:	4691      	mov	r9, r2
 80050e6:	f023 0820 	bic.w	r8, r3, #32
 80050ea:	bfbc      	itt	lt
 80050ec:	4622      	movlt	r2, r4
 80050ee:	4614      	movlt	r4, r2
 80050f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050f4:	d005      	beq.n	8005102 <__cvt+0x42>
 80050f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80050fa:	d100      	bne.n	80050fe <__cvt+0x3e>
 80050fc:	3601      	adds	r6, #1
 80050fe:	2102      	movs	r1, #2
 8005100:	e000      	b.n	8005104 <__cvt+0x44>
 8005102:	2103      	movs	r1, #3
 8005104:	ab03      	add	r3, sp, #12
 8005106:	9301      	str	r3, [sp, #4]
 8005108:	ab02      	add	r3, sp, #8
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	ec45 4b10 	vmov	d0, r4, r5
 8005110:	4653      	mov	r3, sl
 8005112:	4632      	mov	r2, r6
 8005114:	f000 fcec 	bl	8005af0 <_dtoa_r>
 8005118:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800511c:	4607      	mov	r7, r0
 800511e:	d102      	bne.n	8005126 <__cvt+0x66>
 8005120:	f019 0f01 	tst.w	r9, #1
 8005124:	d022      	beq.n	800516c <__cvt+0xac>
 8005126:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800512a:	eb07 0906 	add.w	r9, r7, r6
 800512e:	d110      	bne.n	8005152 <__cvt+0x92>
 8005130:	783b      	ldrb	r3, [r7, #0]
 8005132:	2b30      	cmp	r3, #48	; 0x30
 8005134:	d10a      	bne.n	800514c <__cvt+0x8c>
 8005136:	2200      	movs	r2, #0
 8005138:	2300      	movs	r3, #0
 800513a:	4620      	mov	r0, r4
 800513c:	4629      	mov	r1, r5
 800513e:	f7fb fcd3 	bl	8000ae8 <__aeabi_dcmpeq>
 8005142:	b918      	cbnz	r0, 800514c <__cvt+0x8c>
 8005144:	f1c6 0601 	rsb	r6, r6, #1
 8005148:	f8ca 6000 	str.w	r6, [sl]
 800514c:	f8da 3000 	ldr.w	r3, [sl]
 8005150:	4499      	add	r9, r3
 8005152:	2200      	movs	r2, #0
 8005154:	2300      	movs	r3, #0
 8005156:	4620      	mov	r0, r4
 8005158:	4629      	mov	r1, r5
 800515a:	f7fb fcc5 	bl	8000ae8 <__aeabi_dcmpeq>
 800515e:	b108      	cbz	r0, 8005164 <__cvt+0xa4>
 8005160:	f8cd 900c 	str.w	r9, [sp, #12]
 8005164:	2230      	movs	r2, #48	; 0x30
 8005166:	9b03      	ldr	r3, [sp, #12]
 8005168:	454b      	cmp	r3, r9
 800516a:	d307      	bcc.n	800517c <__cvt+0xbc>
 800516c:	9b03      	ldr	r3, [sp, #12]
 800516e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005170:	1bdb      	subs	r3, r3, r7
 8005172:	4638      	mov	r0, r7
 8005174:	6013      	str	r3, [r2, #0]
 8005176:	b004      	add	sp, #16
 8005178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800517c:	1c59      	adds	r1, r3, #1
 800517e:	9103      	str	r1, [sp, #12]
 8005180:	701a      	strb	r2, [r3, #0]
 8005182:	e7f0      	b.n	8005166 <__cvt+0xa6>

08005184 <__exponent>:
 8005184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005186:	4603      	mov	r3, r0
 8005188:	2900      	cmp	r1, #0
 800518a:	bfb8      	it	lt
 800518c:	4249      	neglt	r1, r1
 800518e:	f803 2b02 	strb.w	r2, [r3], #2
 8005192:	bfb4      	ite	lt
 8005194:	222d      	movlt	r2, #45	; 0x2d
 8005196:	222b      	movge	r2, #43	; 0x2b
 8005198:	2909      	cmp	r1, #9
 800519a:	7042      	strb	r2, [r0, #1]
 800519c:	dd2a      	ble.n	80051f4 <__exponent+0x70>
 800519e:	f10d 0407 	add.w	r4, sp, #7
 80051a2:	46a4      	mov	ip, r4
 80051a4:	270a      	movs	r7, #10
 80051a6:	46a6      	mov	lr, r4
 80051a8:	460a      	mov	r2, r1
 80051aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80051ae:	fb07 1516 	mls	r5, r7, r6, r1
 80051b2:	3530      	adds	r5, #48	; 0x30
 80051b4:	2a63      	cmp	r2, #99	; 0x63
 80051b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80051ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80051be:	4631      	mov	r1, r6
 80051c0:	dcf1      	bgt.n	80051a6 <__exponent+0x22>
 80051c2:	3130      	adds	r1, #48	; 0x30
 80051c4:	f1ae 0502 	sub.w	r5, lr, #2
 80051c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80051cc:	1c44      	adds	r4, r0, #1
 80051ce:	4629      	mov	r1, r5
 80051d0:	4561      	cmp	r1, ip
 80051d2:	d30a      	bcc.n	80051ea <__exponent+0x66>
 80051d4:	f10d 0209 	add.w	r2, sp, #9
 80051d8:	eba2 020e 	sub.w	r2, r2, lr
 80051dc:	4565      	cmp	r5, ip
 80051de:	bf88      	it	hi
 80051e0:	2200      	movhi	r2, #0
 80051e2:	4413      	add	r3, r2
 80051e4:	1a18      	subs	r0, r3, r0
 80051e6:	b003      	add	sp, #12
 80051e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80051f2:	e7ed      	b.n	80051d0 <__exponent+0x4c>
 80051f4:	2330      	movs	r3, #48	; 0x30
 80051f6:	3130      	adds	r1, #48	; 0x30
 80051f8:	7083      	strb	r3, [r0, #2]
 80051fa:	70c1      	strb	r1, [r0, #3]
 80051fc:	1d03      	adds	r3, r0, #4
 80051fe:	e7f1      	b.n	80051e4 <__exponent+0x60>

08005200 <_printf_float>:
 8005200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005204:	ed2d 8b02 	vpush	{d8}
 8005208:	b08d      	sub	sp, #52	; 0x34
 800520a:	460c      	mov	r4, r1
 800520c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005210:	4616      	mov	r6, r2
 8005212:	461f      	mov	r7, r3
 8005214:	4605      	mov	r5, r0
 8005216:	f001 fa59 	bl	80066cc <_localeconv_r>
 800521a:	f8d0 a000 	ldr.w	sl, [r0]
 800521e:	4650      	mov	r0, sl
 8005220:	f7fa ffe6 	bl	80001f0 <strlen>
 8005224:	2300      	movs	r3, #0
 8005226:	930a      	str	r3, [sp, #40]	; 0x28
 8005228:	6823      	ldr	r3, [r4, #0]
 800522a:	9305      	str	r3, [sp, #20]
 800522c:	f8d8 3000 	ldr.w	r3, [r8]
 8005230:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005234:	3307      	adds	r3, #7
 8005236:	f023 0307 	bic.w	r3, r3, #7
 800523a:	f103 0208 	add.w	r2, r3, #8
 800523e:	f8c8 2000 	str.w	r2, [r8]
 8005242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005246:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800524a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800524e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005252:	9307      	str	r3, [sp, #28]
 8005254:	f8cd 8018 	str.w	r8, [sp, #24]
 8005258:	ee08 0a10 	vmov	s16, r0
 800525c:	4b9f      	ldr	r3, [pc, #636]	; (80054dc <_printf_float+0x2dc>)
 800525e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005262:	f04f 32ff 	mov.w	r2, #4294967295
 8005266:	f7fb fc71 	bl	8000b4c <__aeabi_dcmpun>
 800526a:	bb88      	cbnz	r0, 80052d0 <_printf_float+0xd0>
 800526c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005270:	4b9a      	ldr	r3, [pc, #616]	; (80054dc <_printf_float+0x2dc>)
 8005272:	f04f 32ff 	mov.w	r2, #4294967295
 8005276:	f7fb fc4b 	bl	8000b10 <__aeabi_dcmple>
 800527a:	bb48      	cbnz	r0, 80052d0 <_printf_float+0xd0>
 800527c:	2200      	movs	r2, #0
 800527e:	2300      	movs	r3, #0
 8005280:	4640      	mov	r0, r8
 8005282:	4649      	mov	r1, r9
 8005284:	f7fb fc3a 	bl	8000afc <__aeabi_dcmplt>
 8005288:	b110      	cbz	r0, 8005290 <_printf_float+0x90>
 800528a:	232d      	movs	r3, #45	; 0x2d
 800528c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005290:	4b93      	ldr	r3, [pc, #588]	; (80054e0 <_printf_float+0x2e0>)
 8005292:	4894      	ldr	r0, [pc, #592]	; (80054e4 <_printf_float+0x2e4>)
 8005294:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005298:	bf94      	ite	ls
 800529a:	4698      	movls	r8, r3
 800529c:	4680      	movhi	r8, r0
 800529e:	2303      	movs	r3, #3
 80052a0:	6123      	str	r3, [r4, #16]
 80052a2:	9b05      	ldr	r3, [sp, #20]
 80052a4:	f023 0204 	bic.w	r2, r3, #4
 80052a8:	6022      	str	r2, [r4, #0]
 80052aa:	f04f 0900 	mov.w	r9, #0
 80052ae:	9700      	str	r7, [sp, #0]
 80052b0:	4633      	mov	r3, r6
 80052b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80052b4:	4621      	mov	r1, r4
 80052b6:	4628      	mov	r0, r5
 80052b8:	f000 f9d8 	bl	800566c <_printf_common>
 80052bc:	3001      	adds	r0, #1
 80052be:	f040 8090 	bne.w	80053e2 <_printf_float+0x1e2>
 80052c2:	f04f 30ff 	mov.w	r0, #4294967295
 80052c6:	b00d      	add	sp, #52	; 0x34
 80052c8:	ecbd 8b02 	vpop	{d8}
 80052cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052d0:	4642      	mov	r2, r8
 80052d2:	464b      	mov	r3, r9
 80052d4:	4640      	mov	r0, r8
 80052d6:	4649      	mov	r1, r9
 80052d8:	f7fb fc38 	bl	8000b4c <__aeabi_dcmpun>
 80052dc:	b140      	cbz	r0, 80052f0 <_printf_float+0xf0>
 80052de:	464b      	mov	r3, r9
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	bfbc      	itt	lt
 80052e4:	232d      	movlt	r3, #45	; 0x2d
 80052e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80052ea:	487f      	ldr	r0, [pc, #508]	; (80054e8 <_printf_float+0x2e8>)
 80052ec:	4b7f      	ldr	r3, [pc, #508]	; (80054ec <_printf_float+0x2ec>)
 80052ee:	e7d1      	b.n	8005294 <_printf_float+0x94>
 80052f0:	6863      	ldr	r3, [r4, #4]
 80052f2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80052f6:	9206      	str	r2, [sp, #24]
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	d13f      	bne.n	800537c <_printf_float+0x17c>
 80052fc:	2306      	movs	r3, #6
 80052fe:	6063      	str	r3, [r4, #4]
 8005300:	9b05      	ldr	r3, [sp, #20]
 8005302:	6861      	ldr	r1, [r4, #4]
 8005304:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005308:	2300      	movs	r3, #0
 800530a:	9303      	str	r3, [sp, #12]
 800530c:	ab0a      	add	r3, sp, #40	; 0x28
 800530e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005312:	ab09      	add	r3, sp, #36	; 0x24
 8005314:	ec49 8b10 	vmov	d0, r8, r9
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	6022      	str	r2, [r4, #0]
 800531c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005320:	4628      	mov	r0, r5
 8005322:	f7ff fecd 	bl	80050c0 <__cvt>
 8005326:	9b06      	ldr	r3, [sp, #24]
 8005328:	9909      	ldr	r1, [sp, #36]	; 0x24
 800532a:	2b47      	cmp	r3, #71	; 0x47
 800532c:	4680      	mov	r8, r0
 800532e:	d108      	bne.n	8005342 <_printf_float+0x142>
 8005330:	1cc8      	adds	r0, r1, #3
 8005332:	db02      	blt.n	800533a <_printf_float+0x13a>
 8005334:	6863      	ldr	r3, [r4, #4]
 8005336:	4299      	cmp	r1, r3
 8005338:	dd41      	ble.n	80053be <_printf_float+0x1be>
 800533a:	f1ab 0b02 	sub.w	fp, fp, #2
 800533e:	fa5f fb8b 	uxtb.w	fp, fp
 8005342:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005346:	d820      	bhi.n	800538a <_printf_float+0x18a>
 8005348:	3901      	subs	r1, #1
 800534a:	465a      	mov	r2, fp
 800534c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005350:	9109      	str	r1, [sp, #36]	; 0x24
 8005352:	f7ff ff17 	bl	8005184 <__exponent>
 8005356:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005358:	1813      	adds	r3, r2, r0
 800535a:	2a01      	cmp	r2, #1
 800535c:	4681      	mov	r9, r0
 800535e:	6123      	str	r3, [r4, #16]
 8005360:	dc02      	bgt.n	8005368 <_printf_float+0x168>
 8005362:	6822      	ldr	r2, [r4, #0]
 8005364:	07d2      	lsls	r2, r2, #31
 8005366:	d501      	bpl.n	800536c <_printf_float+0x16c>
 8005368:	3301      	adds	r3, #1
 800536a:	6123      	str	r3, [r4, #16]
 800536c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005370:	2b00      	cmp	r3, #0
 8005372:	d09c      	beq.n	80052ae <_printf_float+0xae>
 8005374:	232d      	movs	r3, #45	; 0x2d
 8005376:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800537a:	e798      	b.n	80052ae <_printf_float+0xae>
 800537c:	9a06      	ldr	r2, [sp, #24]
 800537e:	2a47      	cmp	r2, #71	; 0x47
 8005380:	d1be      	bne.n	8005300 <_printf_float+0x100>
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1bc      	bne.n	8005300 <_printf_float+0x100>
 8005386:	2301      	movs	r3, #1
 8005388:	e7b9      	b.n	80052fe <_printf_float+0xfe>
 800538a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800538e:	d118      	bne.n	80053c2 <_printf_float+0x1c2>
 8005390:	2900      	cmp	r1, #0
 8005392:	6863      	ldr	r3, [r4, #4]
 8005394:	dd0b      	ble.n	80053ae <_printf_float+0x1ae>
 8005396:	6121      	str	r1, [r4, #16]
 8005398:	b913      	cbnz	r3, 80053a0 <_printf_float+0x1a0>
 800539a:	6822      	ldr	r2, [r4, #0]
 800539c:	07d0      	lsls	r0, r2, #31
 800539e:	d502      	bpl.n	80053a6 <_printf_float+0x1a6>
 80053a0:	3301      	adds	r3, #1
 80053a2:	440b      	add	r3, r1
 80053a4:	6123      	str	r3, [r4, #16]
 80053a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80053a8:	f04f 0900 	mov.w	r9, #0
 80053ac:	e7de      	b.n	800536c <_printf_float+0x16c>
 80053ae:	b913      	cbnz	r3, 80053b6 <_printf_float+0x1b6>
 80053b0:	6822      	ldr	r2, [r4, #0]
 80053b2:	07d2      	lsls	r2, r2, #31
 80053b4:	d501      	bpl.n	80053ba <_printf_float+0x1ba>
 80053b6:	3302      	adds	r3, #2
 80053b8:	e7f4      	b.n	80053a4 <_printf_float+0x1a4>
 80053ba:	2301      	movs	r3, #1
 80053bc:	e7f2      	b.n	80053a4 <_printf_float+0x1a4>
 80053be:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80053c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053c4:	4299      	cmp	r1, r3
 80053c6:	db05      	blt.n	80053d4 <_printf_float+0x1d4>
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	6121      	str	r1, [r4, #16]
 80053cc:	07d8      	lsls	r0, r3, #31
 80053ce:	d5ea      	bpl.n	80053a6 <_printf_float+0x1a6>
 80053d0:	1c4b      	adds	r3, r1, #1
 80053d2:	e7e7      	b.n	80053a4 <_printf_float+0x1a4>
 80053d4:	2900      	cmp	r1, #0
 80053d6:	bfd4      	ite	le
 80053d8:	f1c1 0202 	rsble	r2, r1, #2
 80053dc:	2201      	movgt	r2, #1
 80053de:	4413      	add	r3, r2
 80053e0:	e7e0      	b.n	80053a4 <_printf_float+0x1a4>
 80053e2:	6823      	ldr	r3, [r4, #0]
 80053e4:	055a      	lsls	r2, r3, #21
 80053e6:	d407      	bmi.n	80053f8 <_printf_float+0x1f8>
 80053e8:	6923      	ldr	r3, [r4, #16]
 80053ea:	4642      	mov	r2, r8
 80053ec:	4631      	mov	r1, r6
 80053ee:	4628      	mov	r0, r5
 80053f0:	47b8      	blx	r7
 80053f2:	3001      	adds	r0, #1
 80053f4:	d12c      	bne.n	8005450 <_printf_float+0x250>
 80053f6:	e764      	b.n	80052c2 <_printf_float+0xc2>
 80053f8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053fc:	f240 80e0 	bls.w	80055c0 <_printf_float+0x3c0>
 8005400:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005404:	2200      	movs	r2, #0
 8005406:	2300      	movs	r3, #0
 8005408:	f7fb fb6e 	bl	8000ae8 <__aeabi_dcmpeq>
 800540c:	2800      	cmp	r0, #0
 800540e:	d034      	beq.n	800547a <_printf_float+0x27a>
 8005410:	4a37      	ldr	r2, [pc, #220]	; (80054f0 <_printf_float+0x2f0>)
 8005412:	2301      	movs	r3, #1
 8005414:	4631      	mov	r1, r6
 8005416:	4628      	mov	r0, r5
 8005418:	47b8      	blx	r7
 800541a:	3001      	adds	r0, #1
 800541c:	f43f af51 	beq.w	80052c2 <_printf_float+0xc2>
 8005420:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005424:	429a      	cmp	r2, r3
 8005426:	db02      	blt.n	800542e <_printf_float+0x22e>
 8005428:	6823      	ldr	r3, [r4, #0]
 800542a:	07d8      	lsls	r0, r3, #31
 800542c:	d510      	bpl.n	8005450 <_printf_float+0x250>
 800542e:	ee18 3a10 	vmov	r3, s16
 8005432:	4652      	mov	r2, sl
 8005434:	4631      	mov	r1, r6
 8005436:	4628      	mov	r0, r5
 8005438:	47b8      	blx	r7
 800543a:	3001      	adds	r0, #1
 800543c:	f43f af41 	beq.w	80052c2 <_printf_float+0xc2>
 8005440:	f04f 0800 	mov.w	r8, #0
 8005444:	f104 091a 	add.w	r9, r4, #26
 8005448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800544a:	3b01      	subs	r3, #1
 800544c:	4543      	cmp	r3, r8
 800544e:	dc09      	bgt.n	8005464 <_printf_float+0x264>
 8005450:	6823      	ldr	r3, [r4, #0]
 8005452:	079b      	lsls	r3, r3, #30
 8005454:	f100 8105 	bmi.w	8005662 <_printf_float+0x462>
 8005458:	68e0      	ldr	r0, [r4, #12]
 800545a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800545c:	4298      	cmp	r0, r3
 800545e:	bfb8      	it	lt
 8005460:	4618      	movlt	r0, r3
 8005462:	e730      	b.n	80052c6 <_printf_float+0xc6>
 8005464:	2301      	movs	r3, #1
 8005466:	464a      	mov	r2, r9
 8005468:	4631      	mov	r1, r6
 800546a:	4628      	mov	r0, r5
 800546c:	47b8      	blx	r7
 800546e:	3001      	adds	r0, #1
 8005470:	f43f af27 	beq.w	80052c2 <_printf_float+0xc2>
 8005474:	f108 0801 	add.w	r8, r8, #1
 8005478:	e7e6      	b.n	8005448 <_printf_float+0x248>
 800547a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800547c:	2b00      	cmp	r3, #0
 800547e:	dc39      	bgt.n	80054f4 <_printf_float+0x2f4>
 8005480:	4a1b      	ldr	r2, [pc, #108]	; (80054f0 <_printf_float+0x2f0>)
 8005482:	2301      	movs	r3, #1
 8005484:	4631      	mov	r1, r6
 8005486:	4628      	mov	r0, r5
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	f43f af19 	beq.w	80052c2 <_printf_float+0xc2>
 8005490:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005494:	4313      	orrs	r3, r2
 8005496:	d102      	bne.n	800549e <_printf_float+0x29e>
 8005498:	6823      	ldr	r3, [r4, #0]
 800549a:	07d9      	lsls	r1, r3, #31
 800549c:	d5d8      	bpl.n	8005450 <_printf_float+0x250>
 800549e:	ee18 3a10 	vmov	r3, s16
 80054a2:	4652      	mov	r2, sl
 80054a4:	4631      	mov	r1, r6
 80054a6:	4628      	mov	r0, r5
 80054a8:	47b8      	blx	r7
 80054aa:	3001      	adds	r0, #1
 80054ac:	f43f af09 	beq.w	80052c2 <_printf_float+0xc2>
 80054b0:	f04f 0900 	mov.w	r9, #0
 80054b4:	f104 0a1a 	add.w	sl, r4, #26
 80054b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ba:	425b      	negs	r3, r3
 80054bc:	454b      	cmp	r3, r9
 80054be:	dc01      	bgt.n	80054c4 <_printf_float+0x2c4>
 80054c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054c2:	e792      	b.n	80053ea <_printf_float+0x1ea>
 80054c4:	2301      	movs	r3, #1
 80054c6:	4652      	mov	r2, sl
 80054c8:	4631      	mov	r1, r6
 80054ca:	4628      	mov	r0, r5
 80054cc:	47b8      	blx	r7
 80054ce:	3001      	adds	r0, #1
 80054d0:	f43f aef7 	beq.w	80052c2 <_printf_float+0xc2>
 80054d4:	f109 0901 	add.w	r9, r9, #1
 80054d8:	e7ee      	b.n	80054b8 <_printf_float+0x2b8>
 80054da:	bf00      	nop
 80054dc:	7fefffff 	.word	0x7fefffff
 80054e0:	08007f84 	.word	0x08007f84
 80054e4:	08007f88 	.word	0x08007f88
 80054e8:	08007f90 	.word	0x08007f90
 80054ec:	08007f8c 	.word	0x08007f8c
 80054f0:	08007f94 	.word	0x08007f94
 80054f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054f8:	429a      	cmp	r2, r3
 80054fa:	bfa8      	it	ge
 80054fc:	461a      	movge	r2, r3
 80054fe:	2a00      	cmp	r2, #0
 8005500:	4691      	mov	r9, r2
 8005502:	dc37      	bgt.n	8005574 <_printf_float+0x374>
 8005504:	f04f 0b00 	mov.w	fp, #0
 8005508:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800550c:	f104 021a 	add.w	r2, r4, #26
 8005510:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005512:	9305      	str	r3, [sp, #20]
 8005514:	eba3 0309 	sub.w	r3, r3, r9
 8005518:	455b      	cmp	r3, fp
 800551a:	dc33      	bgt.n	8005584 <_printf_float+0x384>
 800551c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005520:	429a      	cmp	r2, r3
 8005522:	db3b      	blt.n	800559c <_printf_float+0x39c>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	07da      	lsls	r2, r3, #31
 8005528:	d438      	bmi.n	800559c <_printf_float+0x39c>
 800552a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800552c:	9a05      	ldr	r2, [sp, #20]
 800552e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005530:	1a9a      	subs	r2, r3, r2
 8005532:	eba3 0901 	sub.w	r9, r3, r1
 8005536:	4591      	cmp	r9, r2
 8005538:	bfa8      	it	ge
 800553a:	4691      	movge	r9, r2
 800553c:	f1b9 0f00 	cmp.w	r9, #0
 8005540:	dc35      	bgt.n	80055ae <_printf_float+0x3ae>
 8005542:	f04f 0800 	mov.w	r8, #0
 8005546:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800554a:	f104 0a1a 	add.w	sl, r4, #26
 800554e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005552:	1a9b      	subs	r3, r3, r2
 8005554:	eba3 0309 	sub.w	r3, r3, r9
 8005558:	4543      	cmp	r3, r8
 800555a:	f77f af79 	ble.w	8005450 <_printf_float+0x250>
 800555e:	2301      	movs	r3, #1
 8005560:	4652      	mov	r2, sl
 8005562:	4631      	mov	r1, r6
 8005564:	4628      	mov	r0, r5
 8005566:	47b8      	blx	r7
 8005568:	3001      	adds	r0, #1
 800556a:	f43f aeaa 	beq.w	80052c2 <_printf_float+0xc2>
 800556e:	f108 0801 	add.w	r8, r8, #1
 8005572:	e7ec      	b.n	800554e <_printf_float+0x34e>
 8005574:	4613      	mov	r3, r2
 8005576:	4631      	mov	r1, r6
 8005578:	4642      	mov	r2, r8
 800557a:	4628      	mov	r0, r5
 800557c:	47b8      	blx	r7
 800557e:	3001      	adds	r0, #1
 8005580:	d1c0      	bne.n	8005504 <_printf_float+0x304>
 8005582:	e69e      	b.n	80052c2 <_printf_float+0xc2>
 8005584:	2301      	movs	r3, #1
 8005586:	4631      	mov	r1, r6
 8005588:	4628      	mov	r0, r5
 800558a:	9205      	str	r2, [sp, #20]
 800558c:	47b8      	blx	r7
 800558e:	3001      	adds	r0, #1
 8005590:	f43f ae97 	beq.w	80052c2 <_printf_float+0xc2>
 8005594:	9a05      	ldr	r2, [sp, #20]
 8005596:	f10b 0b01 	add.w	fp, fp, #1
 800559a:	e7b9      	b.n	8005510 <_printf_float+0x310>
 800559c:	ee18 3a10 	vmov	r3, s16
 80055a0:	4652      	mov	r2, sl
 80055a2:	4631      	mov	r1, r6
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b8      	blx	r7
 80055a8:	3001      	adds	r0, #1
 80055aa:	d1be      	bne.n	800552a <_printf_float+0x32a>
 80055ac:	e689      	b.n	80052c2 <_printf_float+0xc2>
 80055ae:	9a05      	ldr	r2, [sp, #20]
 80055b0:	464b      	mov	r3, r9
 80055b2:	4442      	add	r2, r8
 80055b4:	4631      	mov	r1, r6
 80055b6:	4628      	mov	r0, r5
 80055b8:	47b8      	blx	r7
 80055ba:	3001      	adds	r0, #1
 80055bc:	d1c1      	bne.n	8005542 <_printf_float+0x342>
 80055be:	e680      	b.n	80052c2 <_printf_float+0xc2>
 80055c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055c2:	2a01      	cmp	r2, #1
 80055c4:	dc01      	bgt.n	80055ca <_printf_float+0x3ca>
 80055c6:	07db      	lsls	r3, r3, #31
 80055c8:	d538      	bpl.n	800563c <_printf_float+0x43c>
 80055ca:	2301      	movs	r3, #1
 80055cc:	4642      	mov	r2, r8
 80055ce:	4631      	mov	r1, r6
 80055d0:	4628      	mov	r0, r5
 80055d2:	47b8      	blx	r7
 80055d4:	3001      	adds	r0, #1
 80055d6:	f43f ae74 	beq.w	80052c2 <_printf_float+0xc2>
 80055da:	ee18 3a10 	vmov	r3, s16
 80055de:	4652      	mov	r2, sl
 80055e0:	4631      	mov	r1, r6
 80055e2:	4628      	mov	r0, r5
 80055e4:	47b8      	blx	r7
 80055e6:	3001      	adds	r0, #1
 80055e8:	f43f ae6b 	beq.w	80052c2 <_printf_float+0xc2>
 80055ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80055f0:	2200      	movs	r2, #0
 80055f2:	2300      	movs	r3, #0
 80055f4:	f7fb fa78 	bl	8000ae8 <__aeabi_dcmpeq>
 80055f8:	b9d8      	cbnz	r0, 8005632 <_printf_float+0x432>
 80055fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055fc:	f108 0201 	add.w	r2, r8, #1
 8005600:	3b01      	subs	r3, #1
 8005602:	4631      	mov	r1, r6
 8005604:	4628      	mov	r0, r5
 8005606:	47b8      	blx	r7
 8005608:	3001      	adds	r0, #1
 800560a:	d10e      	bne.n	800562a <_printf_float+0x42a>
 800560c:	e659      	b.n	80052c2 <_printf_float+0xc2>
 800560e:	2301      	movs	r3, #1
 8005610:	4652      	mov	r2, sl
 8005612:	4631      	mov	r1, r6
 8005614:	4628      	mov	r0, r5
 8005616:	47b8      	blx	r7
 8005618:	3001      	adds	r0, #1
 800561a:	f43f ae52 	beq.w	80052c2 <_printf_float+0xc2>
 800561e:	f108 0801 	add.w	r8, r8, #1
 8005622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005624:	3b01      	subs	r3, #1
 8005626:	4543      	cmp	r3, r8
 8005628:	dcf1      	bgt.n	800560e <_printf_float+0x40e>
 800562a:	464b      	mov	r3, r9
 800562c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005630:	e6dc      	b.n	80053ec <_printf_float+0x1ec>
 8005632:	f04f 0800 	mov.w	r8, #0
 8005636:	f104 0a1a 	add.w	sl, r4, #26
 800563a:	e7f2      	b.n	8005622 <_printf_float+0x422>
 800563c:	2301      	movs	r3, #1
 800563e:	4642      	mov	r2, r8
 8005640:	e7df      	b.n	8005602 <_printf_float+0x402>
 8005642:	2301      	movs	r3, #1
 8005644:	464a      	mov	r2, r9
 8005646:	4631      	mov	r1, r6
 8005648:	4628      	mov	r0, r5
 800564a:	47b8      	blx	r7
 800564c:	3001      	adds	r0, #1
 800564e:	f43f ae38 	beq.w	80052c2 <_printf_float+0xc2>
 8005652:	f108 0801 	add.w	r8, r8, #1
 8005656:	68e3      	ldr	r3, [r4, #12]
 8005658:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800565a:	1a5b      	subs	r3, r3, r1
 800565c:	4543      	cmp	r3, r8
 800565e:	dcf0      	bgt.n	8005642 <_printf_float+0x442>
 8005660:	e6fa      	b.n	8005458 <_printf_float+0x258>
 8005662:	f04f 0800 	mov.w	r8, #0
 8005666:	f104 0919 	add.w	r9, r4, #25
 800566a:	e7f4      	b.n	8005656 <_printf_float+0x456>

0800566c <_printf_common>:
 800566c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005670:	4616      	mov	r6, r2
 8005672:	4699      	mov	r9, r3
 8005674:	688a      	ldr	r2, [r1, #8]
 8005676:	690b      	ldr	r3, [r1, #16]
 8005678:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800567c:	4293      	cmp	r3, r2
 800567e:	bfb8      	it	lt
 8005680:	4613      	movlt	r3, r2
 8005682:	6033      	str	r3, [r6, #0]
 8005684:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005688:	4607      	mov	r7, r0
 800568a:	460c      	mov	r4, r1
 800568c:	b10a      	cbz	r2, 8005692 <_printf_common+0x26>
 800568e:	3301      	adds	r3, #1
 8005690:	6033      	str	r3, [r6, #0]
 8005692:	6823      	ldr	r3, [r4, #0]
 8005694:	0699      	lsls	r1, r3, #26
 8005696:	bf42      	ittt	mi
 8005698:	6833      	ldrmi	r3, [r6, #0]
 800569a:	3302      	addmi	r3, #2
 800569c:	6033      	strmi	r3, [r6, #0]
 800569e:	6825      	ldr	r5, [r4, #0]
 80056a0:	f015 0506 	ands.w	r5, r5, #6
 80056a4:	d106      	bne.n	80056b4 <_printf_common+0x48>
 80056a6:	f104 0a19 	add.w	sl, r4, #25
 80056aa:	68e3      	ldr	r3, [r4, #12]
 80056ac:	6832      	ldr	r2, [r6, #0]
 80056ae:	1a9b      	subs	r3, r3, r2
 80056b0:	42ab      	cmp	r3, r5
 80056b2:	dc26      	bgt.n	8005702 <_printf_common+0x96>
 80056b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056b8:	1e13      	subs	r3, r2, #0
 80056ba:	6822      	ldr	r2, [r4, #0]
 80056bc:	bf18      	it	ne
 80056be:	2301      	movne	r3, #1
 80056c0:	0692      	lsls	r2, r2, #26
 80056c2:	d42b      	bmi.n	800571c <_printf_common+0xb0>
 80056c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056c8:	4649      	mov	r1, r9
 80056ca:	4638      	mov	r0, r7
 80056cc:	47c0      	blx	r8
 80056ce:	3001      	adds	r0, #1
 80056d0:	d01e      	beq.n	8005710 <_printf_common+0xa4>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	68e5      	ldr	r5, [r4, #12]
 80056d6:	6832      	ldr	r2, [r6, #0]
 80056d8:	f003 0306 	and.w	r3, r3, #6
 80056dc:	2b04      	cmp	r3, #4
 80056de:	bf08      	it	eq
 80056e0:	1aad      	subeq	r5, r5, r2
 80056e2:	68a3      	ldr	r3, [r4, #8]
 80056e4:	6922      	ldr	r2, [r4, #16]
 80056e6:	bf0c      	ite	eq
 80056e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056ec:	2500      	movne	r5, #0
 80056ee:	4293      	cmp	r3, r2
 80056f0:	bfc4      	itt	gt
 80056f2:	1a9b      	subgt	r3, r3, r2
 80056f4:	18ed      	addgt	r5, r5, r3
 80056f6:	2600      	movs	r6, #0
 80056f8:	341a      	adds	r4, #26
 80056fa:	42b5      	cmp	r5, r6
 80056fc:	d11a      	bne.n	8005734 <_printf_common+0xc8>
 80056fe:	2000      	movs	r0, #0
 8005700:	e008      	b.n	8005714 <_printf_common+0xa8>
 8005702:	2301      	movs	r3, #1
 8005704:	4652      	mov	r2, sl
 8005706:	4649      	mov	r1, r9
 8005708:	4638      	mov	r0, r7
 800570a:	47c0      	blx	r8
 800570c:	3001      	adds	r0, #1
 800570e:	d103      	bne.n	8005718 <_printf_common+0xac>
 8005710:	f04f 30ff 	mov.w	r0, #4294967295
 8005714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005718:	3501      	adds	r5, #1
 800571a:	e7c6      	b.n	80056aa <_printf_common+0x3e>
 800571c:	18e1      	adds	r1, r4, r3
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	2030      	movs	r0, #48	; 0x30
 8005722:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005726:	4422      	add	r2, r4
 8005728:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800572c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005730:	3302      	adds	r3, #2
 8005732:	e7c7      	b.n	80056c4 <_printf_common+0x58>
 8005734:	2301      	movs	r3, #1
 8005736:	4622      	mov	r2, r4
 8005738:	4649      	mov	r1, r9
 800573a:	4638      	mov	r0, r7
 800573c:	47c0      	blx	r8
 800573e:	3001      	adds	r0, #1
 8005740:	d0e6      	beq.n	8005710 <_printf_common+0xa4>
 8005742:	3601      	adds	r6, #1
 8005744:	e7d9      	b.n	80056fa <_printf_common+0x8e>
	...

08005748 <_printf_i>:
 8005748:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800574c:	7e0f      	ldrb	r7, [r1, #24]
 800574e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005750:	2f78      	cmp	r7, #120	; 0x78
 8005752:	4691      	mov	r9, r2
 8005754:	4680      	mov	r8, r0
 8005756:	460c      	mov	r4, r1
 8005758:	469a      	mov	sl, r3
 800575a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800575e:	d807      	bhi.n	8005770 <_printf_i+0x28>
 8005760:	2f62      	cmp	r7, #98	; 0x62
 8005762:	d80a      	bhi.n	800577a <_printf_i+0x32>
 8005764:	2f00      	cmp	r7, #0
 8005766:	f000 80d8 	beq.w	800591a <_printf_i+0x1d2>
 800576a:	2f58      	cmp	r7, #88	; 0x58
 800576c:	f000 80a3 	beq.w	80058b6 <_printf_i+0x16e>
 8005770:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005774:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005778:	e03a      	b.n	80057f0 <_printf_i+0xa8>
 800577a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800577e:	2b15      	cmp	r3, #21
 8005780:	d8f6      	bhi.n	8005770 <_printf_i+0x28>
 8005782:	a101      	add	r1, pc, #4	; (adr r1, 8005788 <_printf_i+0x40>)
 8005784:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005788:	080057e1 	.word	0x080057e1
 800578c:	080057f5 	.word	0x080057f5
 8005790:	08005771 	.word	0x08005771
 8005794:	08005771 	.word	0x08005771
 8005798:	08005771 	.word	0x08005771
 800579c:	08005771 	.word	0x08005771
 80057a0:	080057f5 	.word	0x080057f5
 80057a4:	08005771 	.word	0x08005771
 80057a8:	08005771 	.word	0x08005771
 80057ac:	08005771 	.word	0x08005771
 80057b0:	08005771 	.word	0x08005771
 80057b4:	08005901 	.word	0x08005901
 80057b8:	08005825 	.word	0x08005825
 80057bc:	080058e3 	.word	0x080058e3
 80057c0:	08005771 	.word	0x08005771
 80057c4:	08005771 	.word	0x08005771
 80057c8:	08005923 	.word	0x08005923
 80057cc:	08005771 	.word	0x08005771
 80057d0:	08005825 	.word	0x08005825
 80057d4:	08005771 	.word	0x08005771
 80057d8:	08005771 	.word	0x08005771
 80057dc:	080058eb 	.word	0x080058eb
 80057e0:	682b      	ldr	r3, [r5, #0]
 80057e2:	1d1a      	adds	r2, r3, #4
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	602a      	str	r2, [r5, #0]
 80057e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057f0:	2301      	movs	r3, #1
 80057f2:	e0a3      	b.n	800593c <_printf_i+0x1f4>
 80057f4:	6820      	ldr	r0, [r4, #0]
 80057f6:	6829      	ldr	r1, [r5, #0]
 80057f8:	0606      	lsls	r6, r0, #24
 80057fa:	f101 0304 	add.w	r3, r1, #4
 80057fe:	d50a      	bpl.n	8005816 <_printf_i+0xce>
 8005800:	680e      	ldr	r6, [r1, #0]
 8005802:	602b      	str	r3, [r5, #0]
 8005804:	2e00      	cmp	r6, #0
 8005806:	da03      	bge.n	8005810 <_printf_i+0xc8>
 8005808:	232d      	movs	r3, #45	; 0x2d
 800580a:	4276      	negs	r6, r6
 800580c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005810:	485e      	ldr	r0, [pc, #376]	; (800598c <_printf_i+0x244>)
 8005812:	230a      	movs	r3, #10
 8005814:	e019      	b.n	800584a <_printf_i+0x102>
 8005816:	680e      	ldr	r6, [r1, #0]
 8005818:	602b      	str	r3, [r5, #0]
 800581a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800581e:	bf18      	it	ne
 8005820:	b236      	sxthne	r6, r6
 8005822:	e7ef      	b.n	8005804 <_printf_i+0xbc>
 8005824:	682b      	ldr	r3, [r5, #0]
 8005826:	6820      	ldr	r0, [r4, #0]
 8005828:	1d19      	adds	r1, r3, #4
 800582a:	6029      	str	r1, [r5, #0]
 800582c:	0601      	lsls	r1, r0, #24
 800582e:	d501      	bpl.n	8005834 <_printf_i+0xec>
 8005830:	681e      	ldr	r6, [r3, #0]
 8005832:	e002      	b.n	800583a <_printf_i+0xf2>
 8005834:	0646      	lsls	r6, r0, #25
 8005836:	d5fb      	bpl.n	8005830 <_printf_i+0xe8>
 8005838:	881e      	ldrh	r6, [r3, #0]
 800583a:	4854      	ldr	r0, [pc, #336]	; (800598c <_printf_i+0x244>)
 800583c:	2f6f      	cmp	r7, #111	; 0x6f
 800583e:	bf0c      	ite	eq
 8005840:	2308      	moveq	r3, #8
 8005842:	230a      	movne	r3, #10
 8005844:	2100      	movs	r1, #0
 8005846:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800584a:	6865      	ldr	r5, [r4, #4]
 800584c:	60a5      	str	r5, [r4, #8]
 800584e:	2d00      	cmp	r5, #0
 8005850:	bfa2      	ittt	ge
 8005852:	6821      	ldrge	r1, [r4, #0]
 8005854:	f021 0104 	bicge.w	r1, r1, #4
 8005858:	6021      	strge	r1, [r4, #0]
 800585a:	b90e      	cbnz	r6, 8005860 <_printf_i+0x118>
 800585c:	2d00      	cmp	r5, #0
 800585e:	d04d      	beq.n	80058fc <_printf_i+0x1b4>
 8005860:	4615      	mov	r5, r2
 8005862:	fbb6 f1f3 	udiv	r1, r6, r3
 8005866:	fb03 6711 	mls	r7, r3, r1, r6
 800586a:	5dc7      	ldrb	r7, [r0, r7]
 800586c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005870:	4637      	mov	r7, r6
 8005872:	42bb      	cmp	r3, r7
 8005874:	460e      	mov	r6, r1
 8005876:	d9f4      	bls.n	8005862 <_printf_i+0x11a>
 8005878:	2b08      	cmp	r3, #8
 800587a:	d10b      	bne.n	8005894 <_printf_i+0x14c>
 800587c:	6823      	ldr	r3, [r4, #0]
 800587e:	07de      	lsls	r6, r3, #31
 8005880:	d508      	bpl.n	8005894 <_printf_i+0x14c>
 8005882:	6923      	ldr	r3, [r4, #16]
 8005884:	6861      	ldr	r1, [r4, #4]
 8005886:	4299      	cmp	r1, r3
 8005888:	bfde      	ittt	le
 800588a:	2330      	movle	r3, #48	; 0x30
 800588c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005890:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005894:	1b52      	subs	r2, r2, r5
 8005896:	6122      	str	r2, [r4, #16]
 8005898:	f8cd a000 	str.w	sl, [sp]
 800589c:	464b      	mov	r3, r9
 800589e:	aa03      	add	r2, sp, #12
 80058a0:	4621      	mov	r1, r4
 80058a2:	4640      	mov	r0, r8
 80058a4:	f7ff fee2 	bl	800566c <_printf_common>
 80058a8:	3001      	adds	r0, #1
 80058aa:	d14c      	bne.n	8005946 <_printf_i+0x1fe>
 80058ac:	f04f 30ff 	mov.w	r0, #4294967295
 80058b0:	b004      	add	sp, #16
 80058b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058b6:	4835      	ldr	r0, [pc, #212]	; (800598c <_printf_i+0x244>)
 80058b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058bc:	6829      	ldr	r1, [r5, #0]
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80058c4:	6029      	str	r1, [r5, #0]
 80058c6:	061d      	lsls	r5, r3, #24
 80058c8:	d514      	bpl.n	80058f4 <_printf_i+0x1ac>
 80058ca:	07df      	lsls	r7, r3, #31
 80058cc:	bf44      	itt	mi
 80058ce:	f043 0320 	orrmi.w	r3, r3, #32
 80058d2:	6023      	strmi	r3, [r4, #0]
 80058d4:	b91e      	cbnz	r6, 80058de <_printf_i+0x196>
 80058d6:	6823      	ldr	r3, [r4, #0]
 80058d8:	f023 0320 	bic.w	r3, r3, #32
 80058dc:	6023      	str	r3, [r4, #0]
 80058de:	2310      	movs	r3, #16
 80058e0:	e7b0      	b.n	8005844 <_printf_i+0xfc>
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	f043 0320 	orr.w	r3, r3, #32
 80058e8:	6023      	str	r3, [r4, #0]
 80058ea:	2378      	movs	r3, #120	; 0x78
 80058ec:	4828      	ldr	r0, [pc, #160]	; (8005990 <_printf_i+0x248>)
 80058ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80058f2:	e7e3      	b.n	80058bc <_printf_i+0x174>
 80058f4:	0659      	lsls	r1, r3, #25
 80058f6:	bf48      	it	mi
 80058f8:	b2b6      	uxthmi	r6, r6
 80058fa:	e7e6      	b.n	80058ca <_printf_i+0x182>
 80058fc:	4615      	mov	r5, r2
 80058fe:	e7bb      	b.n	8005878 <_printf_i+0x130>
 8005900:	682b      	ldr	r3, [r5, #0]
 8005902:	6826      	ldr	r6, [r4, #0]
 8005904:	6961      	ldr	r1, [r4, #20]
 8005906:	1d18      	adds	r0, r3, #4
 8005908:	6028      	str	r0, [r5, #0]
 800590a:	0635      	lsls	r5, r6, #24
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	d501      	bpl.n	8005914 <_printf_i+0x1cc>
 8005910:	6019      	str	r1, [r3, #0]
 8005912:	e002      	b.n	800591a <_printf_i+0x1d2>
 8005914:	0670      	lsls	r0, r6, #25
 8005916:	d5fb      	bpl.n	8005910 <_printf_i+0x1c8>
 8005918:	8019      	strh	r1, [r3, #0]
 800591a:	2300      	movs	r3, #0
 800591c:	6123      	str	r3, [r4, #16]
 800591e:	4615      	mov	r5, r2
 8005920:	e7ba      	b.n	8005898 <_printf_i+0x150>
 8005922:	682b      	ldr	r3, [r5, #0]
 8005924:	1d1a      	adds	r2, r3, #4
 8005926:	602a      	str	r2, [r5, #0]
 8005928:	681d      	ldr	r5, [r3, #0]
 800592a:	6862      	ldr	r2, [r4, #4]
 800592c:	2100      	movs	r1, #0
 800592e:	4628      	mov	r0, r5
 8005930:	f7fa fc66 	bl	8000200 <memchr>
 8005934:	b108      	cbz	r0, 800593a <_printf_i+0x1f2>
 8005936:	1b40      	subs	r0, r0, r5
 8005938:	6060      	str	r0, [r4, #4]
 800593a:	6863      	ldr	r3, [r4, #4]
 800593c:	6123      	str	r3, [r4, #16]
 800593e:	2300      	movs	r3, #0
 8005940:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005944:	e7a8      	b.n	8005898 <_printf_i+0x150>
 8005946:	6923      	ldr	r3, [r4, #16]
 8005948:	462a      	mov	r2, r5
 800594a:	4649      	mov	r1, r9
 800594c:	4640      	mov	r0, r8
 800594e:	47d0      	blx	sl
 8005950:	3001      	adds	r0, #1
 8005952:	d0ab      	beq.n	80058ac <_printf_i+0x164>
 8005954:	6823      	ldr	r3, [r4, #0]
 8005956:	079b      	lsls	r3, r3, #30
 8005958:	d413      	bmi.n	8005982 <_printf_i+0x23a>
 800595a:	68e0      	ldr	r0, [r4, #12]
 800595c:	9b03      	ldr	r3, [sp, #12]
 800595e:	4298      	cmp	r0, r3
 8005960:	bfb8      	it	lt
 8005962:	4618      	movlt	r0, r3
 8005964:	e7a4      	b.n	80058b0 <_printf_i+0x168>
 8005966:	2301      	movs	r3, #1
 8005968:	4632      	mov	r2, r6
 800596a:	4649      	mov	r1, r9
 800596c:	4640      	mov	r0, r8
 800596e:	47d0      	blx	sl
 8005970:	3001      	adds	r0, #1
 8005972:	d09b      	beq.n	80058ac <_printf_i+0x164>
 8005974:	3501      	adds	r5, #1
 8005976:	68e3      	ldr	r3, [r4, #12]
 8005978:	9903      	ldr	r1, [sp, #12]
 800597a:	1a5b      	subs	r3, r3, r1
 800597c:	42ab      	cmp	r3, r5
 800597e:	dcf2      	bgt.n	8005966 <_printf_i+0x21e>
 8005980:	e7eb      	b.n	800595a <_printf_i+0x212>
 8005982:	2500      	movs	r5, #0
 8005984:	f104 0619 	add.w	r6, r4, #25
 8005988:	e7f5      	b.n	8005976 <_printf_i+0x22e>
 800598a:	bf00      	nop
 800598c:	08007f96 	.word	0x08007f96
 8005990:	08007fa7 	.word	0x08007fa7

08005994 <siprintf>:
 8005994:	b40e      	push	{r1, r2, r3}
 8005996:	b500      	push	{lr}
 8005998:	b09c      	sub	sp, #112	; 0x70
 800599a:	ab1d      	add	r3, sp, #116	; 0x74
 800599c:	9002      	str	r0, [sp, #8]
 800599e:	9006      	str	r0, [sp, #24]
 80059a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80059a4:	4809      	ldr	r0, [pc, #36]	; (80059cc <siprintf+0x38>)
 80059a6:	9107      	str	r1, [sp, #28]
 80059a8:	9104      	str	r1, [sp, #16]
 80059aa:	4909      	ldr	r1, [pc, #36]	; (80059d0 <siprintf+0x3c>)
 80059ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80059b0:	9105      	str	r1, [sp, #20]
 80059b2:	6800      	ldr	r0, [r0, #0]
 80059b4:	9301      	str	r3, [sp, #4]
 80059b6:	a902      	add	r1, sp, #8
 80059b8:	f001 fb6a 	bl	8007090 <_svfiprintf_r>
 80059bc:	9b02      	ldr	r3, [sp, #8]
 80059be:	2200      	movs	r2, #0
 80059c0:	701a      	strb	r2, [r3, #0]
 80059c2:	b01c      	add	sp, #112	; 0x70
 80059c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80059c8:	b003      	add	sp, #12
 80059ca:	4770      	bx	lr
 80059cc:	20000024 	.word	0x20000024
 80059d0:	ffff0208 	.word	0xffff0208

080059d4 <quorem>:
 80059d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d8:	6903      	ldr	r3, [r0, #16]
 80059da:	690c      	ldr	r4, [r1, #16]
 80059dc:	42a3      	cmp	r3, r4
 80059de:	4607      	mov	r7, r0
 80059e0:	f2c0 8081 	blt.w	8005ae6 <quorem+0x112>
 80059e4:	3c01      	subs	r4, #1
 80059e6:	f101 0814 	add.w	r8, r1, #20
 80059ea:	f100 0514 	add.w	r5, r0, #20
 80059ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059f2:	9301      	str	r3, [sp, #4]
 80059f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80059f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059fc:	3301      	adds	r3, #1
 80059fe:	429a      	cmp	r2, r3
 8005a00:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005a04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a08:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a0c:	d331      	bcc.n	8005a72 <quorem+0x9e>
 8005a0e:	f04f 0e00 	mov.w	lr, #0
 8005a12:	4640      	mov	r0, r8
 8005a14:	46ac      	mov	ip, r5
 8005a16:	46f2      	mov	sl, lr
 8005a18:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a1c:	b293      	uxth	r3, r2
 8005a1e:	fb06 e303 	mla	r3, r6, r3, lr
 8005a22:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	ebaa 0303 	sub.w	r3, sl, r3
 8005a2c:	f8dc a000 	ldr.w	sl, [ip]
 8005a30:	0c12      	lsrs	r2, r2, #16
 8005a32:	fa13 f38a 	uxtah	r3, r3, sl
 8005a36:	fb06 e202 	mla	r2, r6, r2, lr
 8005a3a:	9300      	str	r3, [sp, #0]
 8005a3c:	9b00      	ldr	r3, [sp, #0]
 8005a3e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a42:	b292      	uxth	r2, r2
 8005a44:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005a48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a4c:	f8bd 3000 	ldrh.w	r3, [sp]
 8005a50:	4581      	cmp	r9, r0
 8005a52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a56:	f84c 3b04 	str.w	r3, [ip], #4
 8005a5a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a5e:	d2db      	bcs.n	8005a18 <quorem+0x44>
 8005a60:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a64:	b92b      	cbnz	r3, 8005a72 <quorem+0x9e>
 8005a66:	9b01      	ldr	r3, [sp, #4]
 8005a68:	3b04      	subs	r3, #4
 8005a6a:	429d      	cmp	r5, r3
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	d32e      	bcc.n	8005ace <quorem+0xfa>
 8005a70:	613c      	str	r4, [r7, #16]
 8005a72:	4638      	mov	r0, r7
 8005a74:	f001 f8b8 	bl	8006be8 <__mcmp>
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	db24      	blt.n	8005ac6 <quorem+0xf2>
 8005a7c:	3601      	adds	r6, #1
 8005a7e:	4628      	mov	r0, r5
 8005a80:	f04f 0c00 	mov.w	ip, #0
 8005a84:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a88:	f8d0 e000 	ldr.w	lr, [r0]
 8005a8c:	b293      	uxth	r3, r2
 8005a8e:	ebac 0303 	sub.w	r3, ip, r3
 8005a92:	0c12      	lsrs	r2, r2, #16
 8005a94:	fa13 f38e 	uxtah	r3, r3, lr
 8005a98:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005aa6:	45c1      	cmp	r9, r8
 8005aa8:	f840 3b04 	str.w	r3, [r0], #4
 8005aac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005ab0:	d2e8      	bcs.n	8005a84 <quorem+0xb0>
 8005ab2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ab6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005aba:	b922      	cbnz	r2, 8005ac6 <quorem+0xf2>
 8005abc:	3b04      	subs	r3, #4
 8005abe:	429d      	cmp	r5, r3
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	d30a      	bcc.n	8005ada <quorem+0x106>
 8005ac4:	613c      	str	r4, [r7, #16]
 8005ac6:	4630      	mov	r0, r6
 8005ac8:	b003      	add	sp, #12
 8005aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ace:	6812      	ldr	r2, [r2, #0]
 8005ad0:	3b04      	subs	r3, #4
 8005ad2:	2a00      	cmp	r2, #0
 8005ad4:	d1cc      	bne.n	8005a70 <quorem+0x9c>
 8005ad6:	3c01      	subs	r4, #1
 8005ad8:	e7c7      	b.n	8005a6a <quorem+0x96>
 8005ada:	6812      	ldr	r2, [r2, #0]
 8005adc:	3b04      	subs	r3, #4
 8005ade:	2a00      	cmp	r2, #0
 8005ae0:	d1f0      	bne.n	8005ac4 <quorem+0xf0>
 8005ae2:	3c01      	subs	r4, #1
 8005ae4:	e7eb      	b.n	8005abe <quorem+0xea>
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	e7ee      	b.n	8005ac8 <quorem+0xf4>
 8005aea:	0000      	movs	r0, r0
 8005aec:	0000      	movs	r0, r0
	...

08005af0 <_dtoa_r>:
 8005af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af4:	ed2d 8b04 	vpush	{d8-d9}
 8005af8:	ec57 6b10 	vmov	r6, r7, d0
 8005afc:	b093      	sub	sp, #76	; 0x4c
 8005afe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005b00:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005b04:	9106      	str	r1, [sp, #24]
 8005b06:	ee10 aa10 	vmov	sl, s0
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	9209      	str	r2, [sp, #36]	; 0x24
 8005b0e:	930c      	str	r3, [sp, #48]	; 0x30
 8005b10:	46bb      	mov	fp, r7
 8005b12:	b975      	cbnz	r5, 8005b32 <_dtoa_r+0x42>
 8005b14:	2010      	movs	r0, #16
 8005b16:	f000 fddd 	bl	80066d4 <malloc>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	6260      	str	r0, [r4, #36]	; 0x24
 8005b1e:	b920      	cbnz	r0, 8005b2a <_dtoa_r+0x3a>
 8005b20:	4ba7      	ldr	r3, [pc, #668]	; (8005dc0 <_dtoa_r+0x2d0>)
 8005b22:	21ea      	movs	r1, #234	; 0xea
 8005b24:	48a7      	ldr	r0, [pc, #668]	; (8005dc4 <_dtoa_r+0x2d4>)
 8005b26:	f001 fbc3 	bl	80072b0 <__assert_func>
 8005b2a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b2e:	6005      	str	r5, [r0, #0]
 8005b30:	60c5      	str	r5, [r0, #12]
 8005b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b34:	6819      	ldr	r1, [r3, #0]
 8005b36:	b151      	cbz	r1, 8005b4e <_dtoa_r+0x5e>
 8005b38:	685a      	ldr	r2, [r3, #4]
 8005b3a:	604a      	str	r2, [r1, #4]
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	4093      	lsls	r3, r2
 8005b40:	608b      	str	r3, [r1, #8]
 8005b42:	4620      	mov	r0, r4
 8005b44:	f000 fe0e 	bl	8006764 <_Bfree>
 8005b48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	1e3b      	subs	r3, r7, #0
 8005b50:	bfaa      	itet	ge
 8005b52:	2300      	movge	r3, #0
 8005b54:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005b58:	f8c8 3000 	strge.w	r3, [r8]
 8005b5c:	4b9a      	ldr	r3, [pc, #616]	; (8005dc8 <_dtoa_r+0x2d8>)
 8005b5e:	bfbc      	itt	lt
 8005b60:	2201      	movlt	r2, #1
 8005b62:	f8c8 2000 	strlt.w	r2, [r8]
 8005b66:	ea33 030b 	bics.w	r3, r3, fp
 8005b6a:	d11b      	bne.n	8005ba4 <_dtoa_r+0xb4>
 8005b6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b6e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b78:	4333      	orrs	r3, r6
 8005b7a:	f000 8592 	beq.w	80066a2 <_dtoa_r+0xbb2>
 8005b7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b80:	b963      	cbnz	r3, 8005b9c <_dtoa_r+0xac>
 8005b82:	4b92      	ldr	r3, [pc, #584]	; (8005dcc <_dtoa_r+0x2dc>)
 8005b84:	e022      	b.n	8005bcc <_dtoa_r+0xdc>
 8005b86:	4b92      	ldr	r3, [pc, #584]	; (8005dd0 <_dtoa_r+0x2e0>)
 8005b88:	9301      	str	r3, [sp, #4]
 8005b8a:	3308      	adds	r3, #8
 8005b8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	9801      	ldr	r0, [sp, #4]
 8005b92:	b013      	add	sp, #76	; 0x4c
 8005b94:	ecbd 8b04 	vpop	{d8-d9}
 8005b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9c:	4b8b      	ldr	r3, [pc, #556]	; (8005dcc <_dtoa_r+0x2dc>)
 8005b9e:	9301      	str	r3, [sp, #4]
 8005ba0:	3303      	adds	r3, #3
 8005ba2:	e7f3      	b.n	8005b8c <_dtoa_r+0x9c>
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	4650      	mov	r0, sl
 8005baa:	4659      	mov	r1, fp
 8005bac:	f7fa ff9c 	bl	8000ae8 <__aeabi_dcmpeq>
 8005bb0:	ec4b ab19 	vmov	d9, sl, fp
 8005bb4:	4680      	mov	r8, r0
 8005bb6:	b158      	cbz	r0, 8005bd0 <_dtoa_r+0xe0>
 8005bb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005bba:	2301      	movs	r3, #1
 8005bbc:	6013      	str	r3, [r2, #0]
 8005bbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 856b 	beq.w	800669c <_dtoa_r+0xbac>
 8005bc6:	4883      	ldr	r0, [pc, #524]	; (8005dd4 <_dtoa_r+0x2e4>)
 8005bc8:	6018      	str	r0, [r3, #0]
 8005bca:	1e43      	subs	r3, r0, #1
 8005bcc:	9301      	str	r3, [sp, #4]
 8005bce:	e7df      	b.n	8005b90 <_dtoa_r+0xa0>
 8005bd0:	ec4b ab10 	vmov	d0, sl, fp
 8005bd4:	aa10      	add	r2, sp, #64	; 0x40
 8005bd6:	a911      	add	r1, sp, #68	; 0x44
 8005bd8:	4620      	mov	r0, r4
 8005bda:	f001 f8ab 	bl	8006d34 <__d2b>
 8005bde:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005be2:	ee08 0a10 	vmov	s16, r0
 8005be6:	2d00      	cmp	r5, #0
 8005be8:	f000 8084 	beq.w	8005cf4 <_dtoa_r+0x204>
 8005bec:	ee19 3a90 	vmov	r3, s19
 8005bf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bf4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005bf8:	4656      	mov	r6, sl
 8005bfa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005bfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005c02:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005c06:	4b74      	ldr	r3, [pc, #464]	; (8005dd8 <_dtoa_r+0x2e8>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	4639      	mov	r1, r7
 8005c0e:	f7fa fb4b 	bl	80002a8 <__aeabi_dsub>
 8005c12:	a365      	add	r3, pc, #404	; (adr r3, 8005da8 <_dtoa_r+0x2b8>)
 8005c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c18:	f7fa fcfe 	bl	8000618 <__aeabi_dmul>
 8005c1c:	a364      	add	r3, pc, #400	; (adr r3, 8005db0 <_dtoa_r+0x2c0>)
 8005c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c22:	f7fa fb43 	bl	80002ac <__adddf3>
 8005c26:	4606      	mov	r6, r0
 8005c28:	4628      	mov	r0, r5
 8005c2a:	460f      	mov	r7, r1
 8005c2c:	f7fa fc8a 	bl	8000544 <__aeabi_i2d>
 8005c30:	a361      	add	r3, pc, #388	; (adr r3, 8005db8 <_dtoa_r+0x2c8>)
 8005c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c36:	f7fa fcef 	bl	8000618 <__aeabi_dmul>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4630      	mov	r0, r6
 8005c40:	4639      	mov	r1, r7
 8005c42:	f7fa fb33 	bl	80002ac <__adddf3>
 8005c46:	4606      	mov	r6, r0
 8005c48:	460f      	mov	r7, r1
 8005c4a:	f7fa ff95 	bl	8000b78 <__aeabi_d2iz>
 8005c4e:	2200      	movs	r2, #0
 8005c50:	9000      	str	r0, [sp, #0]
 8005c52:	2300      	movs	r3, #0
 8005c54:	4630      	mov	r0, r6
 8005c56:	4639      	mov	r1, r7
 8005c58:	f7fa ff50 	bl	8000afc <__aeabi_dcmplt>
 8005c5c:	b150      	cbz	r0, 8005c74 <_dtoa_r+0x184>
 8005c5e:	9800      	ldr	r0, [sp, #0]
 8005c60:	f7fa fc70 	bl	8000544 <__aeabi_i2d>
 8005c64:	4632      	mov	r2, r6
 8005c66:	463b      	mov	r3, r7
 8005c68:	f7fa ff3e 	bl	8000ae8 <__aeabi_dcmpeq>
 8005c6c:	b910      	cbnz	r0, 8005c74 <_dtoa_r+0x184>
 8005c6e:	9b00      	ldr	r3, [sp, #0]
 8005c70:	3b01      	subs	r3, #1
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	9b00      	ldr	r3, [sp, #0]
 8005c76:	2b16      	cmp	r3, #22
 8005c78:	d85a      	bhi.n	8005d30 <_dtoa_r+0x240>
 8005c7a:	9a00      	ldr	r2, [sp, #0]
 8005c7c:	4b57      	ldr	r3, [pc, #348]	; (8005ddc <_dtoa_r+0x2ec>)
 8005c7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	ec51 0b19 	vmov	r0, r1, d9
 8005c8a:	f7fa ff37 	bl	8000afc <__aeabi_dcmplt>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	d050      	beq.n	8005d34 <_dtoa_r+0x244>
 8005c92:	9b00      	ldr	r3, [sp, #0]
 8005c94:	3b01      	subs	r3, #1
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	2300      	movs	r3, #0
 8005c9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c9e:	1b5d      	subs	r5, r3, r5
 8005ca0:	1e6b      	subs	r3, r5, #1
 8005ca2:	9305      	str	r3, [sp, #20]
 8005ca4:	bf45      	ittet	mi
 8005ca6:	f1c5 0301 	rsbmi	r3, r5, #1
 8005caa:	9304      	strmi	r3, [sp, #16]
 8005cac:	2300      	movpl	r3, #0
 8005cae:	2300      	movmi	r3, #0
 8005cb0:	bf4c      	ite	mi
 8005cb2:	9305      	strmi	r3, [sp, #20]
 8005cb4:	9304      	strpl	r3, [sp, #16]
 8005cb6:	9b00      	ldr	r3, [sp, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	db3d      	blt.n	8005d38 <_dtoa_r+0x248>
 8005cbc:	9b05      	ldr	r3, [sp, #20]
 8005cbe:	9a00      	ldr	r2, [sp, #0]
 8005cc0:	920a      	str	r2, [sp, #40]	; 0x28
 8005cc2:	4413      	add	r3, r2
 8005cc4:	9305      	str	r3, [sp, #20]
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	9307      	str	r3, [sp, #28]
 8005cca:	9b06      	ldr	r3, [sp, #24]
 8005ccc:	2b09      	cmp	r3, #9
 8005cce:	f200 8089 	bhi.w	8005de4 <_dtoa_r+0x2f4>
 8005cd2:	2b05      	cmp	r3, #5
 8005cd4:	bfc4      	itt	gt
 8005cd6:	3b04      	subgt	r3, #4
 8005cd8:	9306      	strgt	r3, [sp, #24]
 8005cda:	9b06      	ldr	r3, [sp, #24]
 8005cdc:	f1a3 0302 	sub.w	r3, r3, #2
 8005ce0:	bfcc      	ite	gt
 8005ce2:	2500      	movgt	r5, #0
 8005ce4:	2501      	movle	r5, #1
 8005ce6:	2b03      	cmp	r3, #3
 8005ce8:	f200 8087 	bhi.w	8005dfa <_dtoa_r+0x30a>
 8005cec:	e8df f003 	tbb	[pc, r3]
 8005cf0:	59383a2d 	.word	0x59383a2d
 8005cf4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005cf8:	441d      	add	r5, r3
 8005cfa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005cfe:	2b20      	cmp	r3, #32
 8005d00:	bfc1      	itttt	gt
 8005d02:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005d06:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005d0a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005d0e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005d12:	bfda      	itte	le
 8005d14:	f1c3 0320 	rsble	r3, r3, #32
 8005d18:	fa06 f003 	lslle.w	r0, r6, r3
 8005d1c:	4318      	orrgt	r0, r3
 8005d1e:	f7fa fc01 	bl	8000524 <__aeabi_ui2d>
 8005d22:	2301      	movs	r3, #1
 8005d24:	4606      	mov	r6, r0
 8005d26:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005d2a:	3d01      	subs	r5, #1
 8005d2c:	930e      	str	r3, [sp, #56]	; 0x38
 8005d2e:	e76a      	b.n	8005c06 <_dtoa_r+0x116>
 8005d30:	2301      	movs	r3, #1
 8005d32:	e7b2      	b.n	8005c9a <_dtoa_r+0x1aa>
 8005d34:	900b      	str	r0, [sp, #44]	; 0x2c
 8005d36:	e7b1      	b.n	8005c9c <_dtoa_r+0x1ac>
 8005d38:	9b04      	ldr	r3, [sp, #16]
 8005d3a:	9a00      	ldr	r2, [sp, #0]
 8005d3c:	1a9b      	subs	r3, r3, r2
 8005d3e:	9304      	str	r3, [sp, #16]
 8005d40:	4253      	negs	r3, r2
 8005d42:	9307      	str	r3, [sp, #28]
 8005d44:	2300      	movs	r3, #0
 8005d46:	930a      	str	r3, [sp, #40]	; 0x28
 8005d48:	e7bf      	b.n	8005cca <_dtoa_r+0x1da>
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	9308      	str	r3, [sp, #32]
 8005d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	dc55      	bgt.n	8005e00 <_dtoa_r+0x310>
 8005d54:	2301      	movs	r3, #1
 8005d56:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	9209      	str	r2, [sp, #36]	; 0x24
 8005d5e:	e00c      	b.n	8005d7a <_dtoa_r+0x28a>
 8005d60:	2301      	movs	r3, #1
 8005d62:	e7f3      	b.n	8005d4c <_dtoa_r+0x25c>
 8005d64:	2300      	movs	r3, #0
 8005d66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d68:	9308      	str	r3, [sp, #32]
 8005d6a:	9b00      	ldr	r3, [sp, #0]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	9302      	str	r3, [sp, #8]
 8005d70:	3301      	adds	r3, #1
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	9303      	str	r3, [sp, #12]
 8005d76:	bfb8      	it	lt
 8005d78:	2301      	movlt	r3, #1
 8005d7a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	6042      	str	r2, [r0, #4]
 8005d80:	2204      	movs	r2, #4
 8005d82:	f102 0614 	add.w	r6, r2, #20
 8005d86:	429e      	cmp	r6, r3
 8005d88:	6841      	ldr	r1, [r0, #4]
 8005d8a:	d93d      	bls.n	8005e08 <_dtoa_r+0x318>
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f000 fca9 	bl	80066e4 <_Balloc>
 8005d92:	9001      	str	r0, [sp, #4]
 8005d94:	2800      	cmp	r0, #0
 8005d96:	d13b      	bne.n	8005e10 <_dtoa_r+0x320>
 8005d98:	4b11      	ldr	r3, [pc, #68]	; (8005de0 <_dtoa_r+0x2f0>)
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005da0:	e6c0      	b.n	8005b24 <_dtoa_r+0x34>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e7df      	b.n	8005d66 <_dtoa_r+0x276>
 8005da6:	bf00      	nop
 8005da8:	636f4361 	.word	0x636f4361
 8005dac:	3fd287a7 	.word	0x3fd287a7
 8005db0:	8b60c8b3 	.word	0x8b60c8b3
 8005db4:	3fc68a28 	.word	0x3fc68a28
 8005db8:	509f79fb 	.word	0x509f79fb
 8005dbc:	3fd34413 	.word	0x3fd34413
 8005dc0:	08007fc5 	.word	0x08007fc5
 8005dc4:	08007fdc 	.word	0x08007fdc
 8005dc8:	7ff00000 	.word	0x7ff00000
 8005dcc:	08007fc1 	.word	0x08007fc1
 8005dd0:	08007fb8 	.word	0x08007fb8
 8005dd4:	08007f95 	.word	0x08007f95
 8005dd8:	3ff80000 	.word	0x3ff80000
 8005ddc:	080080d0 	.word	0x080080d0
 8005de0:	08008037 	.word	0x08008037
 8005de4:	2501      	movs	r5, #1
 8005de6:	2300      	movs	r3, #0
 8005de8:	9306      	str	r3, [sp, #24]
 8005dea:	9508      	str	r5, [sp, #32]
 8005dec:	f04f 33ff 	mov.w	r3, #4294967295
 8005df0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005df4:	2200      	movs	r2, #0
 8005df6:	2312      	movs	r3, #18
 8005df8:	e7b0      	b.n	8005d5c <_dtoa_r+0x26c>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	9308      	str	r3, [sp, #32]
 8005dfe:	e7f5      	b.n	8005dec <_dtoa_r+0x2fc>
 8005e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e02:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005e06:	e7b8      	b.n	8005d7a <_dtoa_r+0x28a>
 8005e08:	3101      	adds	r1, #1
 8005e0a:	6041      	str	r1, [r0, #4]
 8005e0c:	0052      	lsls	r2, r2, #1
 8005e0e:	e7b8      	b.n	8005d82 <_dtoa_r+0x292>
 8005e10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e12:	9a01      	ldr	r2, [sp, #4]
 8005e14:	601a      	str	r2, [r3, #0]
 8005e16:	9b03      	ldr	r3, [sp, #12]
 8005e18:	2b0e      	cmp	r3, #14
 8005e1a:	f200 809d 	bhi.w	8005f58 <_dtoa_r+0x468>
 8005e1e:	2d00      	cmp	r5, #0
 8005e20:	f000 809a 	beq.w	8005f58 <_dtoa_r+0x468>
 8005e24:	9b00      	ldr	r3, [sp, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	dd32      	ble.n	8005e90 <_dtoa_r+0x3a0>
 8005e2a:	4ab7      	ldr	r2, [pc, #732]	; (8006108 <_dtoa_r+0x618>)
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005e34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e38:	9b00      	ldr	r3, [sp, #0]
 8005e3a:	05d8      	lsls	r0, r3, #23
 8005e3c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005e40:	d516      	bpl.n	8005e70 <_dtoa_r+0x380>
 8005e42:	4bb2      	ldr	r3, [pc, #712]	; (800610c <_dtoa_r+0x61c>)
 8005e44:	ec51 0b19 	vmov	r0, r1, d9
 8005e48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e4c:	f7fa fd0e 	bl	800086c <__aeabi_ddiv>
 8005e50:	f007 070f 	and.w	r7, r7, #15
 8005e54:	4682      	mov	sl, r0
 8005e56:	468b      	mov	fp, r1
 8005e58:	2503      	movs	r5, #3
 8005e5a:	4eac      	ldr	r6, [pc, #688]	; (800610c <_dtoa_r+0x61c>)
 8005e5c:	b957      	cbnz	r7, 8005e74 <_dtoa_r+0x384>
 8005e5e:	4642      	mov	r2, r8
 8005e60:	464b      	mov	r3, r9
 8005e62:	4650      	mov	r0, sl
 8005e64:	4659      	mov	r1, fp
 8005e66:	f7fa fd01 	bl	800086c <__aeabi_ddiv>
 8005e6a:	4682      	mov	sl, r0
 8005e6c:	468b      	mov	fp, r1
 8005e6e:	e028      	b.n	8005ec2 <_dtoa_r+0x3d2>
 8005e70:	2502      	movs	r5, #2
 8005e72:	e7f2      	b.n	8005e5a <_dtoa_r+0x36a>
 8005e74:	07f9      	lsls	r1, r7, #31
 8005e76:	d508      	bpl.n	8005e8a <_dtoa_r+0x39a>
 8005e78:	4640      	mov	r0, r8
 8005e7a:	4649      	mov	r1, r9
 8005e7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e80:	f7fa fbca 	bl	8000618 <__aeabi_dmul>
 8005e84:	3501      	adds	r5, #1
 8005e86:	4680      	mov	r8, r0
 8005e88:	4689      	mov	r9, r1
 8005e8a:	107f      	asrs	r7, r7, #1
 8005e8c:	3608      	adds	r6, #8
 8005e8e:	e7e5      	b.n	8005e5c <_dtoa_r+0x36c>
 8005e90:	f000 809b 	beq.w	8005fca <_dtoa_r+0x4da>
 8005e94:	9b00      	ldr	r3, [sp, #0]
 8005e96:	4f9d      	ldr	r7, [pc, #628]	; (800610c <_dtoa_r+0x61c>)
 8005e98:	425e      	negs	r6, r3
 8005e9a:	4b9b      	ldr	r3, [pc, #620]	; (8006108 <_dtoa_r+0x618>)
 8005e9c:	f006 020f 	and.w	r2, r6, #15
 8005ea0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea8:	ec51 0b19 	vmov	r0, r1, d9
 8005eac:	f7fa fbb4 	bl	8000618 <__aeabi_dmul>
 8005eb0:	1136      	asrs	r6, r6, #4
 8005eb2:	4682      	mov	sl, r0
 8005eb4:	468b      	mov	fp, r1
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	2502      	movs	r5, #2
 8005eba:	2e00      	cmp	r6, #0
 8005ebc:	d17a      	bne.n	8005fb4 <_dtoa_r+0x4c4>
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1d3      	bne.n	8005e6a <_dtoa_r+0x37a>
 8005ec2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f000 8082 	beq.w	8005fce <_dtoa_r+0x4de>
 8005eca:	4b91      	ldr	r3, [pc, #580]	; (8006110 <_dtoa_r+0x620>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	4650      	mov	r0, sl
 8005ed0:	4659      	mov	r1, fp
 8005ed2:	f7fa fe13 	bl	8000afc <__aeabi_dcmplt>
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	d079      	beq.n	8005fce <_dtoa_r+0x4de>
 8005eda:	9b03      	ldr	r3, [sp, #12]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d076      	beq.n	8005fce <_dtoa_r+0x4de>
 8005ee0:	9b02      	ldr	r3, [sp, #8]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	dd36      	ble.n	8005f54 <_dtoa_r+0x464>
 8005ee6:	9b00      	ldr	r3, [sp, #0]
 8005ee8:	4650      	mov	r0, sl
 8005eea:	4659      	mov	r1, fp
 8005eec:	1e5f      	subs	r7, r3, #1
 8005eee:	2200      	movs	r2, #0
 8005ef0:	4b88      	ldr	r3, [pc, #544]	; (8006114 <_dtoa_r+0x624>)
 8005ef2:	f7fa fb91 	bl	8000618 <__aeabi_dmul>
 8005ef6:	9e02      	ldr	r6, [sp, #8]
 8005ef8:	4682      	mov	sl, r0
 8005efa:	468b      	mov	fp, r1
 8005efc:	3501      	adds	r5, #1
 8005efe:	4628      	mov	r0, r5
 8005f00:	f7fa fb20 	bl	8000544 <__aeabi_i2d>
 8005f04:	4652      	mov	r2, sl
 8005f06:	465b      	mov	r3, fp
 8005f08:	f7fa fb86 	bl	8000618 <__aeabi_dmul>
 8005f0c:	4b82      	ldr	r3, [pc, #520]	; (8006118 <_dtoa_r+0x628>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f7fa f9cc 	bl	80002ac <__adddf3>
 8005f14:	46d0      	mov	r8, sl
 8005f16:	46d9      	mov	r9, fp
 8005f18:	4682      	mov	sl, r0
 8005f1a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005f1e:	2e00      	cmp	r6, #0
 8005f20:	d158      	bne.n	8005fd4 <_dtoa_r+0x4e4>
 8005f22:	4b7e      	ldr	r3, [pc, #504]	; (800611c <_dtoa_r+0x62c>)
 8005f24:	2200      	movs	r2, #0
 8005f26:	4640      	mov	r0, r8
 8005f28:	4649      	mov	r1, r9
 8005f2a:	f7fa f9bd 	bl	80002a8 <__aeabi_dsub>
 8005f2e:	4652      	mov	r2, sl
 8005f30:	465b      	mov	r3, fp
 8005f32:	4680      	mov	r8, r0
 8005f34:	4689      	mov	r9, r1
 8005f36:	f7fa fdff 	bl	8000b38 <__aeabi_dcmpgt>
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	f040 8295 	bne.w	800646a <_dtoa_r+0x97a>
 8005f40:	4652      	mov	r2, sl
 8005f42:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005f46:	4640      	mov	r0, r8
 8005f48:	4649      	mov	r1, r9
 8005f4a:	f7fa fdd7 	bl	8000afc <__aeabi_dcmplt>
 8005f4e:	2800      	cmp	r0, #0
 8005f50:	f040 8289 	bne.w	8006466 <_dtoa_r+0x976>
 8005f54:	ec5b ab19 	vmov	sl, fp, d9
 8005f58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f2c0 8148 	blt.w	80061f0 <_dtoa_r+0x700>
 8005f60:	9a00      	ldr	r2, [sp, #0]
 8005f62:	2a0e      	cmp	r2, #14
 8005f64:	f300 8144 	bgt.w	80061f0 <_dtoa_r+0x700>
 8005f68:	4b67      	ldr	r3, [pc, #412]	; (8006108 <_dtoa_r+0x618>)
 8005f6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f280 80d5 	bge.w	8006124 <_dtoa_r+0x634>
 8005f7a:	9b03      	ldr	r3, [sp, #12]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f300 80d1 	bgt.w	8006124 <_dtoa_r+0x634>
 8005f82:	f040 826f 	bne.w	8006464 <_dtoa_r+0x974>
 8005f86:	4b65      	ldr	r3, [pc, #404]	; (800611c <_dtoa_r+0x62c>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	4640      	mov	r0, r8
 8005f8c:	4649      	mov	r1, r9
 8005f8e:	f7fa fb43 	bl	8000618 <__aeabi_dmul>
 8005f92:	4652      	mov	r2, sl
 8005f94:	465b      	mov	r3, fp
 8005f96:	f7fa fdc5 	bl	8000b24 <__aeabi_dcmpge>
 8005f9a:	9e03      	ldr	r6, [sp, #12]
 8005f9c:	4637      	mov	r7, r6
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	f040 8245 	bne.w	800642e <_dtoa_r+0x93e>
 8005fa4:	9d01      	ldr	r5, [sp, #4]
 8005fa6:	2331      	movs	r3, #49	; 0x31
 8005fa8:	f805 3b01 	strb.w	r3, [r5], #1
 8005fac:	9b00      	ldr	r3, [sp, #0]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	9300      	str	r3, [sp, #0]
 8005fb2:	e240      	b.n	8006436 <_dtoa_r+0x946>
 8005fb4:	07f2      	lsls	r2, r6, #31
 8005fb6:	d505      	bpl.n	8005fc4 <_dtoa_r+0x4d4>
 8005fb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fbc:	f7fa fb2c 	bl	8000618 <__aeabi_dmul>
 8005fc0:	3501      	adds	r5, #1
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	1076      	asrs	r6, r6, #1
 8005fc6:	3708      	adds	r7, #8
 8005fc8:	e777      	b.n	8005eba <_dtoa_r+0x3ca>
 8005fca:	2502      	movs	r5, #2
 8005fcc:	e779      	b.n	8005ec2 <_dtoa_r+0x3d2>
 8005fce:	9f00      	ldr	r7, [sp, #0]
 8005fd0:	9e03      	ldr	r6, [sp, #12]
 8005fd2:	e794      	b.n	8005efe <_dtoa_r+0x40e>
 8005fd4:	9901      	ldr	r1, [sp, #4]
 8005fd6:	4b4c      	ldr	r3, [pc, #304]	; (8006108 <_dtoa_r+0x618>)
 8005fd8:	4431      	add	r1, r6
 8005fda:	910d      	str	r1, [sp, #52]	; 0x34
 8005fdc:	9908      	ldr	r1, [sp, #32]
 8005fde:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005fe2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005fe6:	2900      	cmp	r1, #0
 8005fe8:	d043      	beq.n	8006072 <_dtoa_r+0x582>
 8005fea:	494d      	ldr	r1, [pc, #308]	; (8006120 <_dtoa_r+0x630>)
 8005fec:	2000      	movs	r0, #0
 8005fee:	f7fa fc3d 	bl	800086c <__aeabi_ddiv>
 8005ff2:	4652      	mov	r2, sl
 8005ff4:	465b      	mov	r3, fp
 8005ff6:	f7fa f957 	bl	80002a8 <__aeabi_dsub>
 8005ffa:	9d01      	ldr	r5, [sp, #4]
 8005ffc:	4682      	mov	sl, r0
 8005ffe:	468b      	mov	fp, r1
 8006000:	4649      	mov	r1, r9
 8006002:	4640      	mov	r0, r8
 8006004:	f7fa fdb8 	bl	8000b78 <__aeabi_d2iz>
 8006008:	4606      	mov	r6, r0
 800600a:	f7fa fa9b 	bl	8000544 <__aeabi_i2d>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4640      	mov	r0, r8
 8006014:	4649      	mov	r1, r9
 8006016:	f7fa f947 	bl	80002a8 <__aeabi_dsub>
 800601a:	3630      	adds	r6, #48	; 0x30
 800601c:	f805 6b01 	strb.w	r6, [r5], #1
 8006020:	4652      	mov	r2, sl
 8006022:	465b      	mov	r3, fp
 8006024:	4680      	mov	r8, r0
 8006026:	4689      	mov	r9, r1
 8006028:	f7fa fd68 	bl	8000afc <__aeabi_dcmplt>
 800602c:	2800      	cmp	r0, #0
 800602e:	d163      	bne.n	80060f8 <_dtoa_r+0x608>
 8006030:	4642      	mov	r2, r8
 8006032:	464b      	mov	r3, r9
 8006034:	4936      	ldr	r1, [pc, #216]	; (8006110 <_dtoa_r+0x620>)
 8006036:	2000      	movs	r0, #0
 8006038:	f7fa f936 	bl	80002a8 <__aeabi_dsub>
 800603c:	4652      	mov	r2, sl
 800603e:	465b      	mov	r3, fp
 8006040:	f7fa fd5c 	bl	8000afc <__aeabi_dcmplt>
 8006044:	2800      	cmp	r0, #0
 8006046:	f040 80b5 	bne.w	80061b4 <_dtoa_r+0x6c4>
 800604a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800604c:	429d      	cmp	r5, r3
 800604e:	d081      	beq.n	8005f54 <_dtoa_r+0x464>
 8006050:	4b30      	ldr	r3, [pc, #192]	; (8006114 <_dtoa_r+0x624>)
 8006052:	2200      	movs	r2, #0
 8006054:	4650      	mov	r0, sl
 8006056:	4659      	mov	r1, fp
 8006058:	f7fa fade 	bl	8000618 <__aeabi_dmul>
 800605c:	4b2d      	ldr	r3, [pc, #180]	; (8006114 <_dtoa_r+0x624>)
 800605e:	4682      	mov	sl, r0
 8006060:	468b      	mov	fp, r1
 8006062:	4640      	mov	r0, r8
 8006064:	4649      	mov	r1, r9
 8006066:	2200      	movs	r2, #0
 8006068:	f7fa fad6 	bl	8000618 <__aeabi_dmul>
 800606c:	4680      	mov	r8, r0
 800606e:	4689      	mov	r9, r1
 8006070:	e7c6      	b.n	8006000 <_dtoa_r+0x510>
 8006072:	4650      	mov	r0, sl
 8006074:	4659      	mov	r1, fp
 8006076:	f7fa facf 	bl	8000618 <__aeabi_dmul>
 800607a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800607c:	9d01      	ldr	r5, [sp, #4]
 800607e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006080:	4682      	mov	sl, r0
 8006082:	468b      	mov	fp, r1
 8006084:	4649      	mov	r1, r9
 8006086:	4640      	mov	r0, r8
 8006088:	f7fa fd76 	bl	8000b78 <__aeabi_d2iz>
 800608c:	4606      	mov	r6, r0
 800608e:	f7fa fa59 	bl	8000544 <__aeabi_i2d>
 8006092:	3630      	adds	r6, #48	; 0x30
 8006094:	4602      	mov	r2, r0
 8006096:	460b      	mov	r3, r1
 8006098:	4640      	mov	r0, r8
 800609a:	4649      	mov	r1, r9
 800609c:	f7fa f904 	bl	80002a8 <__aeabi_dsub>
 80060a0:	f805 6b01 	strb.w	r6, [r5], #1
 80060a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060a6:	429d      	cmp	r5, r3
 80060a8:	4680      	mov	r8, r0
 80060aa:	4689      	mov	r9, r1
 80060ac:	f04f 0200 	mov.w	r2, #0
 80060b0:	d124      	bne.n	80060fc <_dtoa_r+0x60c>
 80060b2:	4b1b      	ldr	r3, [pc, #108]	; (8006120 <_dtoa_r+0x630>)
 80060b4:	4650      	mov	r0, sl
 80060b6:	4659      	mov	r1, fp
 80060b8:	f7fa f8f8 	bl	80002ac <__adddf3>
 80060bc:	4602      	mov	r2, r0
 80060be:	460b      	mov	r3, r1
 80060c0:	4640      	mov	r0, r8
 80060c2:	4649      	mov	r1, r9
 80060c4:	f7fa fd38 	bl	8000b38 <__aeabi_dcmpgt>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	d173      	bne.n	80061b4 <_dtoa_r+0x6c4>
 80060cc:	4652      	mov	r2, sl
 80060ce:	465b      	mov	r3, fp
 80060d0:	4913      	ldr	r1, [pc, #76]	; (8006120 <_dtoa_r+0x630>)
 80060d2:	2000      	movs	r0, #0
 80060d4:	f7fa f8e8 	bl	80002a8 <__aeabi_dsub>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	4640      	mov	r0, r8
 80060de:	4649      	mov	r1, r9
 80060e0:	f7fa fd0c 	bl	8000afc <__aeabi_dcmplt>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	f43f af35 	beq.w	8005f54 <_dtoa_r+0x464>
 80060ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80060ec:	1e6b      	subs	r3, r5, #1
 80060ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80060f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060f4:	2b30      	cmp	r3, #48	; 0x30
 80060f6:	d0f8      	beq.n	80060ea <_dtoa_r+0x5fa>
 80060f8:	9700      	str	r7, [sp, #0]
 80060fa:	e049      	b.n	8006190 <_dtoa_r+0x6a0>
 80060fc:	4b05      	ldr	r3, [pc, #20]	; (8006114 <_dtoa_r+0x624>)
 80060fe:	f7fa fa8b 	bl	8000618 <__aeabi_dmul>
 8006102:	4680      	mov	r8, r0
 8006104:	4689      	mov	r9, r1
 8006106:	e7bd      	b.n	8006084 <_dtoa_r+0x594>
 8006108:	080080d0 	.word	0x080080d0
 800610c:	080080a8 	.word	0x080080a8
 8006110:	3ff00000 	.word	0x3ff00000
 8006114:	40240000 	.word	0x40240000
 8006118:	401c0000 	.word	0x401c0000
 800611c:	40140000 	.word	0x40140000
 8006120:	3fe00000 	.word	0x3fe00000
 8006124:	9d01      	ldr	r5, [sp, #4]
 8006126:	4656      	mov	r6, sl
 8006128:	465f      	mov	r7, fp
 800612a:	4642      	mov	r2, r8
 800612c:	464b      	mov	r3, r9
 800612e:	4630      	mov	r0, r6
 8006130:	4639      	mov	r1, r7
 8006132:	f7fa fb9b 	bl	800086c <__aeabi_ddiv>
 8006136:	f7fa fd1f 	bl	8000b78 <__aeabi_d2iz>
 800613a:	4682      	mov	sl, r0
 800613c:	f7fa fa02 	bl	8000544 <__aeabi_i2d>
 8006140:	4642      	mov	r2, r8
 8006142:	464b      	mov	r3, r9
 8006144:	f7fa fa68 	bl	8000618 <__aeabi_dmul>
 8006148:	4602      	mov	r2, r0
 800614a:	460b      	mov	r3, r1
 800614c:	4630      	mov	r0, r6
 800614e:	4639      	mov	r1, r7
 8006150:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006154:	f7fa f8a8 	bl	80002a8 <__aeabi_dsub>
 8006158:	f805 6b01 	strb.w	r6, [r5], #1
 800615c:	9e01      	ldr	r6, [sp, #4]
 800615e:	9f03      	ldr	r7, [sp, #12]
 8006160:	1bae      	subs	r6, r5, r6
 8006162:	42b7      	cmp	r7, r6
 8006164:	4602      	mov	r2, r0
 8006166:	460b      	mov	r3, r1
 8006168:	d135      	bne.n	80061d6 <_dtoa_r+0x6e6>
 800616a:	f7fa f89f 	bl	80002ac <__adddf3>
 800616e:	4642      	mov	r2, r8
 8006170:	464b      	mov	r3, r9
 8006172:	4606      	mov	r6, r0
 8006174:	460f      	mov	r7, r1
 8006176:	f7fa fcdf 	bl	8000b38 <__aeabi_dcmpgt>
 800617a:	b9d0      	cbnz	r0, 80061b2 <_dtoa_r+0x6c2>
 800617c:	4642      	mov	r2, r8
 800617e:	464b      	mov	r3, r9
 8006180:	4630      	mov	r0, r6
 8006182:	4639      	mov	r1, r7
 8006184:	f7fa fcb0 	bl	8000ae8 <__aeabi_dcmpeq>
 8006188:	b110      	cbz	r0, 8006190 <_dtoa_r+0x6a0>
 800618a:	f01a 0f01 	tst.w	sl, #1
 800618e:	d110      	bne.n	80061b2 <_dtoa_r+0x6c2>
 8006190:	4620      	mov	r0, r4
 8006192:	ee18 1a10 	vmov	r1, s16
 8006196:	f000 fae5 	bl	8006764 <_Bfree>
 800619a:	2300      	movs	r3, #0
 800619c:	9800      	ldr	r0, [sp, #0]
 800619e:	702b      	strb	r3, [r5, #0]
 80061a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061a2:	3001      	adds	r0, #1
 80061a4:	6018      	str	r0, [r3, #0]
 80061a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f43f acf1 	beq.w	8005b90 <_dtoa_r+0xa0>
 80061ae:	601d      	str	r5, [r3, #0]
 80061b0:	e4ee      	b.n	8005b90 <_dtoa_r+0xa0>
 80061b2:	9f00      	ldr	r7, [sp, #0]
 80061b4:	462b      	mov	r3, r5
 80061b6:	461d      	mov	r5, r3
 80061b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061bc:	2a39      	cmp	r2, #57	; 0x39
 80061be:	d106      	bne.n	80061ce <_dtoa_r+0x6de>
 80061c0:	9a01      	ldr	r2, [sp, #4]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d1f7      	bne.n	80061b6 <_dtoa_r+0x6c6>
 80061c6:	9901      	ldr	r1, [sp, #4]
 80061c8:	2230      	movs	r2, #48	; 0x30
 80061ca:	3701      	adds	r7, #1
 80061cc:	700a      	strb	r2, [r1, #0]
 80061ce:	781a      	ldrb	r2, [r3, #0]
 80061d0:	3201      	adds	r2, #1
 80061d2:	701a      	strb	r2, [r3, #0]
 80061d4:	e790      	b.n	80060f8 <_dtoa_r+0x608>
 80061d6:	4ba6      	ldr	r3, [pc, #664]	; (8006470 <_dtoa_r+0x980>)
 80061d8:	2200      	movs	r2, #0
 80061da:	f7fa fa1d 	bl	8000618 <__aeabi_dmul>
 80061de:	2200      	movs	r2, #0
 80061e0:	2300      	movs	r3, #0
 80061e2:	4606      	mov	r6, r0
 80061e4:	460f      	mov	r7, r1
 80061e6:	f7fa fc7f 	bl	8000ae8 <__aeabi_dcmpeq>
 80061ea:	2800      	cmp	r0, #0
 80061ec:	d09d      	beq.n	800612a <_dtoa_r+0x63a>
 80061ee:	e7cf      	b.n	8006190 <_dtoa_r+0x6a0>
 80061f0:	9a08      	ldr	r2, [sp, #32]
 80061f2:	2a00      	cmp	r2, #0
 80061f4:	f000 80d7 	beq.w	80063a6 <_dtoa_r+0x8b6>
 80061f8:	9a06      	ldr	r2, [sp, #24]
 80061fa:	2a01      	cmp	r2, #1
 80061fc:	f300 80ba 	bgt.w	8006374 <_dtoa_r+0x884>
 8006200:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006202:	2a00      	cmp	r2, #0
 8006204:	f000 80b2 	beq.w	800636c <_dtoa_r+0x87c>
 8006208:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800620c:	9e07      	ldr	r6, [sp, #28]
 800620e:	9d04      	ldr	r5, [sp, #16]
 8006210:	9a04      	ldr	r2, [sp, #16]
 8006212:	441a      	add	r2, r3
 8006214:	9204      	str	r2, [sp, #16]
 8006216:	9a05      	ldr	r2, [sp, #20]
 8006218:	2101      	movs	r1, #1
 800621a:	441a      	add	r2, r3
 800621c:	4620      	mov	r0, r4
 800621e:	9205      	str	r2, [sp, #20]
 8006220:	f000 fb58 	bl	80068d4 <__i2b>
 8006224:	4607      	mov	r7, r0
 8006226:	2d00      	cmp	r5, #0
 8006228:	dd0c      	ble.n	8006244 <_dtoa_r+0x754>
 800622a:	9b05      	ldr	r3, [sp, #20]
 800622c:	2b00      	cmp	r3, #0
 800622e:	dd09      	ble.n	8006244 <_dtoa_r+0x754>
 8006230:	42ab      	cmp	r3, r5
 8006232:	9a04      	ldr	r2, [sp, #16]
 8006234:	bfa8      	it	ge
 8006236:	462b      	movge	r3, r5
 8006238:	1ad2      	subs	r2, r2, r3
 800623a:	9204      	str	r2, [sp, #16]
 800623c:	9a05      	ldr	r2, [sp, #20]
 800623e:	1aed      	subs	r5, r5, r3
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	9305      	str	r3, [sp, #20]
 8006244:	9b07      	ldr	r3, [sp, #28]
 8006246:	b31b      	cbz	r3, 8006290 <_dtoa_r+0x7a0>
 8006248:	9b08      	ldr	r3, [sp, #32]
 800624a:	2b00      	cmp	r3, #0
 800624c:	f000 80af 	beq.w	80063ae <_dtoa_r+0x8be>
 8006250:	2e00      	cmp	r6, #0
 8006252:	dd13      	ble.n	800627c <_dtoa_r+0x78c>
 8006254:	4639      	mov	r1, r7
 8006256:	4632      	mov	r2, r6
 8006258:	4620      	mov	r0, r4
 800625a:	f000 fbfb 	bl	8006a54 <__pow5mult>
 800625e:	ee18 2a10 	vmov	r2, s16
 8006262:	4601      	mov	r1, r0
 8006264:	4607      	mov	r7, r0
 8006266:	4620      	mov	r0, r4
 8006268:	f000 fb4a 	bl	8006900 <__multiply>
 800626c:	ee18 1a10 	vmov	r1, s16
 8006270:	4680      	mov	r8, r0
 8006272:	4620      	mov	r0, r4
 8006274:	f000 fa76 	bl	8006764 <_Bfree>
 8006278:	ee08 8a10 	vmov	s16, r8
 800627c:	9b07      	ldr	r3, [sp, #28]
 800627e:	1b9a      	subs	r2, r3, r6
 8006280:	d006      	beq.n	8006290 <_dtoa_r+0x7a0>
 8006282:	ee18 1a10 	vmov	r1, s16
 8006286:	4620      	mov	r0, r4
 8006288:	f000 fbe4 	bl	8006a54 <__pow5mult>
 800628c:	ee08 0a10 	vmov	s16, r0
 8006290:	2101      	movs	r1, #1
 8006292:	4620      	mov	r0, r4
 8006294:	f000 fb1e 	bl	80068d4 <__i2b>
 8006298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800629a:	2b00      	cmp	r3, #0
 800629c:	4606      	mov	r6, r0
 800629e:	f340 8088 	ble.w	80063b2 <_dtoa_r+0x8c2>
 80062a2:	461a      	mov	r2, r3
 80062a4:	4601      	mov	r1, r0
 80062a6:	4620      	mov	r0, r4
 80062a8:	f000 fbd4 	bl	8006a54 <__pow5mult>
 80062ac:	9b06      	ldr	r3, [sp, #24]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	4606      	mov	r6, r0
 80062b2:	f340 8081 	ble.w	80063b8 <_dtoa_r+0x8c8>
 80062b6:	f04f 0800 	mov.w	r8, #0
 80062ba:	6933      	ldr	r3, [r6, #16]
 80062bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80062c0:	6918      	ldr	r0, [r3, #16]
 80062c2:	f000 fab7 	bl	8006834 <__hi0bits>
 80062c6:	f1c0 0020 	rsb	r0, r0, #32
 80062ca:	9b05      	ldr	r3, [sp, #20]
 80062cc:	4418      	add	r0, r3
 80062ce:	f010 001f 	ands.w	r0, r0, #31
 80062d2:	f000 8092 	beq.w	80063fa <_dtoa_r+0x90a>
 80062d6:	f1c0 0320 	rsb	r3, r0, #32
 80062da:	2b04      	cmp	r3, #4
 80062dc:	f340 808a 	ble.w	80063f4 <_dtoa_r+0x904>
 80062e0:	f1c0 001c 	rsb	r0, r0, #28
 80062e4:	9b04      	ldr	r3, [sp, #16]
 80062e6:	4403      	add	r3, r0
 80062e8:	9304      	str	r3, [sp, #16]
 80062ea:	9b05      	ldr	r3, [sp, #20]
 80062ec:	4403      	add	r3, r0
 80062ee:	4405      	add	r5, r0
 80062f0:	9305      	str	r3, [sp, #20]
 80062f2:	9b04      	ldr	r3, [sp, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	dd07      	ble.n	8006308 <_dtoa_r+0x818>
 80062f8:	ee18 1a10 	vmov	r1, s16
 80062fc:	461a      	mov	r2, r3
 80062fe:	4620      	mov	r0, r4
 8006300:	f000 fc02 	bl	8006b08 <__lshift>
 8006304:	ee08 0a10 	vmov	s16, r0
 8006308:	9b05      	ldr	r3, [sp, #20]
 800630a:	2b00      	cmp	r3, #0
 800630c:	dd05      	ble.n	800631a <_dtoa_r+0x82a>
 800630e:	4631      	mov	r1, r6
 8006310:	461a      	mov	r2, r3
 8006312:	4620      	mov	r0, r4
 8006314:	f000 fbf8 	bl	8006b08 <__lshift>
 8006318:	4606      	mov	r6, r0
 800631a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800631c:	2b00      	cmp	r3, #0
 800631e:	d06e      	beq.n	80063fe <_dtoa_r+0x90e>
 8006320:	ee18 0a10 	vmov	r0, s16
 8006324:	4631      	mov	r1, r6
 8006326:	f000 fc5f 	bl	8006be8 <__mcmp>
 800632a:	2800      	cmp	r0, #0
 800632c:	da67      	bge.n	80063fe <_dtoa_r+0x90e>
 800632e:	9b00      	ldr	r3, [sp, #0]
 8006330:	3b01      	subs	r3, #1
 8006332:	ee18 1a10 	vmov	r1, s16
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	220a      	movs	r2, #10
 800633a:	2300      	movs	r3, #0
 800633c:	4620      	mov	r0, r4
 800633e:	f000 fa33 	bl	80067a8 <__multadd>
 8006342:	9b08      	ldr	r3, [sp, #32]
 8006344:	ee08 0a10 	vmov	s16, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	f000 81b1 	beq.w	80066b0 <_dtoa_r+0xbc0>
 800634e:	2300      	movs	r3, #0
 8006350:	4639      	mov	r1, r7
 8006352:	220a      	movs	r2, #10
 8006354:	4620      	mov	r0, r4
 8006356:	f000 fa27 	bl	80067a8 <__multadd>
 800635a:	9b02      	ldr	r3, [sp, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	4607      	mov	r7, r0
 8006360:	f300 808e 	bgt.w	8006480 <_dtoa_r+0x990>
 8006364:	9b06      	ldr	r3, [sp, #24]
 8006366:	2b02      	cmp	r3, #2
 8006368:	dc51      	bgt.n	800640e <_dtoa_r+0x91e>
 800636a:	e089      	b.n	8006480 <_dtoa_r+0x990>
 800636c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800636e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006372:	e74b      	b.n	800620c <_dtoa_r+0x71c>
 8006374:	9b03      	ldr	r3, [sp, #12]
 8006376:	1e5e      	subs	r6, r3, #1
 8006378:	9b07      	ldr	r3, [sp, #28]
 800637a:	42b3      	cmp	r3, r6
 800637c:	bfbf      	itttt	lt
 800637e:	9b07      	ldrlt	r3, [sp, #28]
 8006380:	9607      	strlt	r6, [sp, #28]
 8006382:	1af2      	sublt	r2, r6, r3
 8006384:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006386:	bfb6      	itet	lt
 8006388:	189b      	addlt	r3, r3, r2
 800638a:	1b9e      	subge	r6, r3, r6
 800638c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800638e:	9b03      	ldr	r3, [sp, #12]
 8006390:	bfb8      	it	lt
 8006392:	2600      	movlt	r6, #0
 8006394:	2b00      	cmp	r3, #0
 8006396:	bfb7      	itett	lt
 8006398:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800639c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80063a0:	1a9d      	sublt	r5, r3, r2
 80063a2:	2300      	movlt	r3, #0
 80063a4:	e734      	b.n	8006210 <_dtoa_r+0x720>
 80063a6:	9e07      	ldr	r6, [sp, #28]
 80063a8:	9d04      	ldr	r5, [sp, #16]
 80063aa:	9f08      	ldr	r7, [sp, #32]
 80063ac:	e73b      	b.n	8006226 <_dtoa_r+0x736>
 80063ae:	9a07      	ldr	r2, [sp, #28]
 80063b0:	e767      	b.n	8006282 <_dtoa_r+0x792>
 80063b2:	9b06      	ldr	r3, [sp, #24]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	dc18      	bgt.n	80063ea <_dtoa_r+0x8fa>
 80063b8:	f1ba 0f00 	cmp.w	sl, #0
 80063bc:	d115      	bne.n	80063ea <_dtoa_r+0x8fa>
 80063be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80063c2:	b993      	cbnz	r3, 80063ea <_dtoa_r+0x8fa>
 80063c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80063c8:	0d1b      	lsrs	r3, r3, #20
 80063ca:	051b      	lsls	r3, r3, #20
 80063cc:	b183      	cbz	r3, 80063f0 <_dtoa_r+0x900>
 80063ce:	9b04      	ldr	r3, [sp, #16]
 80063d0:	3301      	adds	r3, #1
 80063d2:	9304      	str	r3, [sp, #16]
 80063d4:	9b05      	ldr	r3, [sp, #20]
 80063d6:	3301      	adds	r3, #1
 80063d8:	9305      	str	r3, [sp, #20]
 80063da:	f04f 0801 	mov.w	r8, #1
 80063de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	f47f af6a 	bne.w	80062ba <_dtoa_r+0x7ca>
 80063e6:	2001      	movs	r0, #1
 80063e8:	e76f      	b.n	80062ca <_dtoa_r+0x7da>
 80063ea:	f04f 0800 	mov.w	r8, #0
 80063ee:	e7f6      	b.n	80063de <_dtoa_r+0x8ee>
 80063f0:	4698      	mov	r8, r3
 80063f2:	e7f4      	b.n	80063de <_dtoa_r+0x8ee>
 80063f4:	f43f af7d 	beq.w	80062f2 <_dtoa_r+0x802>
 80063f8:	4618      	mov	r0, r3
 80063fa:	301c      	adds	r0, #28
 80063fc:	e772      	b.n	80062e4 <_dtoa_r+0x7f4>
 80063fe:	9b03      	ldr	r3, [sp, #12]
 8006400:	2b00      	cmp	r3, #0
 8006402:	dc37      	bgt.n	8006474 <_dtoa_r+0x984>
 8006404:	9b06      	ldr	r3, [sp, #24]
 8006406:	2b02      	cmp	r3, #2
 8006408:	dd34      	ble.n	8006474 <_dtoa_r+0x984>
 800640a:	9b03      	ldr	r3, [sp, #12]
 800640c:	9302      	str	r3, [sp, #8]
 800640e:	9b02      	ldr	r3, [sp, #8]
 8006410:	b96b      	cbnz	r3, 800642e <_dtoa_r+0x93e>
 8006412:	4631      	mov	r1, r6
 8006414:	2205      	movs	r2, #5
 8006416:	4620      	mov	r0, r4
 8006418:	f000 f9c6 	bl	80067a8 <__multadd>
 800641c:	4601      	mov	r1, r0
 800641e:	4606      	mov	r6, r0
 8006420:	ee18 0a10 	vmov	r0, s16
 8006424:	f000 fbe0 	bl	8006be8 <__mcmp>
 8006428:	2800      	cmp	r0, #0
 800642a:	f73f adbb 	bgt.w	8005fa4 <_dtoa_r+0x4b4>
 800642e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006430:	9d01      	ldr	r5, [sp, #4]
 8006432:	43db      	mvns	r3, r3
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	f04f 0800 	mov.w	r8, #0
 800643a:	4631      	mov	r1, r6
 800643c:	4620      	mov	r0, r4
 800643e:	f000 f991 	bl	8006764 <_Bfree>
 8006442:	2f00      	cmp	r7, #0
 8006444:	f43f aea4 	beq.w	8006190 <_dtoa_r+0x6a0>
 8006448:	f1b8 0f00 	cmp.w	r8, #0
 800644c:	d005      	beq.n	800645a <_dtoa_r+0x96a>
 800644e:	45b8      	cmp	r8, r7
 8006450:	d003      	beq.n	800645a <_dtoa_r+0x96a>
 8006452:	4641      	mov	r1, r8
 8006454:	4620      	mov	r0, r4
 8006456:	f000 f985 	bl	8006764 <_Bfree>
 800645a:	4639      	mov	r1, r7
 800645c:	4620      	mov	r0, r4
 800645e:	f000 f981 	bl	8006764 <_Bfree>
 8006462:	e695      	b.n	8006190 <_dtoa_r+0x6a0>
 8006464:	2600      	movs	r6, #0
 8006466:	4637      	mov	r7, r6
 8006468:	e7e1      	b.n	800642e <_dtoa_r+0x93e>
 800646a:	9700      	str	r7, [sp, #0]
 800646c:	4637      	mov	r7, r6
 800646e:	e599      	b.n	8005fa4 <_dtoa_r+0x4b4>
 8006470:	40240000 	.word	0x40240000
 8006474:	9b08      	ldr	r3, [sp, #32]
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80ca 	beq.w	8006610 <_dtoa_r+0xb20>
 800647c:	9b03      	ldr	r3, [sp, #12]
 800647e:	9302      	str	r3, [sp, #8]
 8006480:	2d00      	cmp	r5, #0
 8006482:	dd05      	ble.n	8006490 <_dtoa_r+0x9a0>
 8006484:	4639      	mov	r1, r7
 8006486:	462a      	mov	r2, r5
 8006488:	4620      	mov	r0, r4
 800648a:	f000 fb3d 	bl	8006b08 <__lshift>
 800648e:	4607      	mov	r7, r0
 8006490:	f1b8 0f00 	cmp.w	r8, #0
 8006494:	d05b      	beq.n	800654e <_dtoa_r+0xa5e>
 8006496:	6879      	ldr	r1, [r7, #4]
 8006498:	4620      	mov	r0, r4
 800649a:	f000 f923 	bl	80066e4 <_Balloc>
 800649e:	4605      	mov	r5, r0
 80064a0:	b928      	cbnz	r0, 80064ae <_dtoa_r+0x9be>
 80064a2:	4b87      	ldr	r3, [pc, #540]	; (80066c0 <_dtoa_r+0xbd0>)
 80064a4:	4602      	mov	r2, r0
 80064a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80064aa:	f7ff bb3b 	b.w	8005b24 <_dtoa_r+0x34>
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	3202      	adds	r2, #2
 80064b2:	0092      	lsls	r2, r2, #2
 80064b4:	f107 010c 	add.w	r1, r7, #12
 80064b8:	300c      	adds	r0, #12
 80064ba:	f7fe fdeb 	bl	8005094 <memcpy>
 80064be:	2201      	movs	r2, #1
 80064c0:	4629      	mov	r1, r5
 80064c2:	4620      	mov	r0, r4
 80064c4:	f000 fb20 	bl	8006b08 <__lshift>
 80064c8:	9b01      	ldr	r3, [sp, #4]
 80064ca:	f103 0901 	add.w	r9, r3, #1
 80064ce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80064d2:	4413      	add	r3, r2
 80064d4:	9305      	str	r3, [sp, #20]
 80064d6:	f00a 0301 	and.w	r3, sl, #1
 80064da:	46b8      	mov	r8, r7
 80064dc:	9304      	str	r3, [sp, #16]
 80064de:	4607      	mov	r7, r0
 80064e0:	4631      	mov	r1, r6
 80064e2:	ee18 0a10 	vmov	r0, s16
 80064e6:	f7ff fa75 	bl	80059d4 <quorem>
 80064ea:	4641      	mov	r1, r8
 80064ec:	9002      	str	r0, [sp, #8]
 80064ee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80064f2:	ee18 0a10 	vmov	r0, s16
 80064f6:	f000 fb77 	bl	8006be8 <__mcmp>
 80064fa:	463a      	mov	r2, r7
 80064fc:	9003      	str	r0, [sp, #12]
 80064fe:	4631      	mov	r1, r6
 8006500:	4620      	mov	r0, r4
 8006502:	f000 fb8d 	bl	8006c20 <__mdiff>
 8006506:	68c2      	ldr	r2, [r0, #12]
 8006508:	f109 3bff 	add.w	fp, r9, #4294967295
 800650c:	4605      	mov	r5, r0
 800650e:	bb02      	cbnz	r2, 8006552 <_dtoa_r+0xa62>
 8006510:	4601      	mov	r1, r0
 8006512:	ee18 0a10 	vmov	r0, s16
 8006516:	f000 fb67 	bl	8006be8 <__mcmp>
 800651a:	4602      	mov	r2, r0
 800651c:	4629      	mov	r1, r5
 800651e:	4620      	mov	r0, r4
 8006520:	9207      	str	r2, [sp, #28]
 8006522:	f000 f91f 	bl	8006764 <_Bfree>
 8006526:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800652a:	ea43 0102 	orr.w	r1, r3, r2
 800652e:	9b04      	ldr	r3, [sp, #16]
 8006530:	430b      	orrs	r3, r1
 8006532:	464d      	mov	r5, r9
 8006534:	d10f      	bne.n	8006556 <_dtoa_r+0xa66>
 8006536:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800653a:	d02a      	beq.n	8006592 <_dtoa_r+0xaa2>
 800653c:	9b03      	ldr	r3, [sp, #12]
 800653e:	2b00      	cmp	r3, #0
 8006540:	dd02      	ble.n	8006548 <_dtoa_r+0xa58>
 8006542:	9b02      	ldr	r3, [sp, #8]
 8006544:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006548:	f88b a000 	strb.w	sl, [fp]
 800654c:	e775      	b.n	800643a <_dtoa_r+0x94a>
 800654e:	4638      	mov	r0, r7
 8006550:	e7ba      	b.n	80064c8 <_dtoa_r+0x9d8>
 8006552:	2201      	movs	r2, #1
 8006554:	e7e2      	b.n	800651c <_dtoa_r+0xa2c>
 8006556:	9b03      	ldr	r3, [sp, #12]
 8006558:	2b00      	cmp	r3, #0
 800655a:	db04      	blt.n	8006566 <_dtoa_r+0xa76>
 800655c:	9906      	ldr	r1, [sp, #24]
 800655e:	430b      	orrs	r3, r1
 8006560:	9904      	ldr	r1, [sp, #16]
 8006562:	430b      	orrs	r3, r1
 8006564:	d122      	bne.n	80065ac <_dtoa_r+0xabc>
 8006566:	2a00      	cmp	r2, #0
 8006568:	ddee      	ble.n	8006548 <_dtoa_r+0xa58>
 800656a:	ee18 1a10 	vmov	r1, s16
 800656e:	2201      	movs	r2, #1
 8006570:	4620      	mov	r0, r4
 8006572:	f000 fac9 	bl	8006b08 <__lshift>
 8006576:	4631      	mov	r1, r6
 8006578:	ee08 0a10 	vmov	s16, r0
 800657c:	f000 fb34 	bl	8006be8 <__mcmp>
 8006580:	2800      	cmp	r0, #0
 8006582:	dc03      	bgt.n	800658c <_dtoa_r+0xa9c>
 8006584:	d1e0      	bne.n	8006548 <_dtoa_r+0xa58>
 8006586:	f01a 0f01 	tst.w	sl, #1
 800658a:	d0dd      	beq.n	8006548 <_dtoa_r+0xa58>
 800658c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006590:	d1d7      	bne.n	8006542 <_dtoa_r+0xa52>
 8006592:	2339      	movs	r3, #57	; 0x39
 8006594:	f88b 3000 	strb.w	r3, [fp]
 8006598:	462b      	mov	r3, r5
 800659a:	461d      	mov	r5, r3
 800659c:	3b01      	subs	r3, #1
 800659e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80065a2:	2a39      	cmp	r2, #57	; 0x39
 80065a4:	d071      	beq.n	800668a <_dtoa_r+0xb9a>
 80065a6:	3201      	adds	r2, #1
 80065a8:	701a      	strb	r2, [r3, #0]
 80065aa:	e746      	b.n	800643a <_dtoa_r+0x94a>
 80065ac:	2a00      	cmp	r2, #0
 80065ae:	dd07      	ble.n	80065c0 <_dtoa_r+0xad0>
 80065b0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80065b4:	d0ed      	beq.n	8006592 <_dtoa_r+0xaa2>
 80065b6:	f10a 0301 	add.w	r3, sl, #1
 80065ba:	f88b 3000 	strb.w	r3, [fp]
 80065be:	e73c      	b.n	800643a <_dtoa_r+0x94a>
 80065c0:	9b05      	ldr	r3, [sp, #20]
 80065c2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80065c6:	4599      	cmp	r9, r3
 80065c8:	d047      	beq.n	800665a <_dtoa_r+0xb6a>
 80065ca:	ee18 1a10 	vmov	r1, s16
 80065ce:	2300      	movs	r3, #0
 80065d0:	220a      	movs	r2, #10
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 f8e8 	bl	80067a8 <__multadd>
 80065d8:	45b8      	cmp	r8, r7
 80065da:	ee08 0a10 	vmov	s16, r0
 80065de:	f04f 0300 	mov.w	r3, #0
 80065e2:	f04f 020a 	mov.w	r2, #10
 80065e6:	4641      	mov	r1, r8
 80065e8:	4620      	mov	r0, r4
 80065ea:	d106      	bne.n	80065fa <_dtoa_r+0xb0a>
 80065ec:	f000 f8dc 	bl	80067a8 <__multadd>
 80065f0:	4680      	mov	r8, r0
 80065f2:	4607      	mov	r7, r0
 80065f4:	f109 0901 	add.w	r9, r9, #1
 80065f8:	e772      	b.n	80064e0 <_dtoa_r+0x9f0>
 80065fa:	f000 f8d5 	bl	80067a8 <__multadd>
 80065fe:	4639      	mov	r1, r7
 8006600:	4680      	mov	r8, r0
 8006602:	2300      	movs	r3, #0
 8006604:	220a      	movs	r2, #10
 8006606:	4620      	mov	r0, r4
 8006608:	f000 f8ce 	bl	80067a8 <__multadd>
 800660c:	4607      	mov	r7, r0
 800660e:	e7f1      	b.n	80065f4 <_dtoa_r+0xb04>
 8006610:	9b03      	ldr	r3, [sp, #12]
 8006612:	9302      	str	r3, [sp, #8]
 8006614:	9d01      	ldr	r5, [sp, #4]
 8006616:	ee18 0a10 	vmov	r0, s16
 800661a:	4631      	mov	r1, r6
 800661c:	f7ff f9da 	bl	80059d4 <quorem>
 8006620:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006624:	9b01      	ldr	r3, [sp, #4]
 8006626:	f805 ab01 	strb.w	sl, [r5], #1
 800662a:	1aea      	subs	r2, r5, r3
 800662c:	9b02      	ldr	r3, [sp, #8]
 800662e:	4293      	cmp	r3, r2
 8006630:	dd09      	ble.n	8006646 <_dtoa_r+0xb56>
 8006632:	ee18 1a10 	vmov	r1, s16
 8006636:	2300      	movs	r3, #0
 8006638:	220a      	movs	r2, #10
 800663a:	4620      	mov	r0, r4
 800663c:	f000 f8b4 	bl	80067a8 <__multadd>
 8006640:	ee08 0a10 	vmov	s16, r0
 8006644:	e7e7      	b.n	8006616 <_dtoa_r+0xb26>
 8006646:	9b02      	ldr	r3, [sp, #8]
 8006648:	2b00      	cmp	r3, #0
 800664a:	bfc8      	it	gt
 800664c:	461d      	movgt	r5, r3
 800664e:	9b01      	ldr	r3, [sp, #4]
 8006650:	bfd8      	it	le
 8006652:	2501      	movle	r5, #1
 8006654:	441d      	add	r5, r3
 8006656:	f04f 0800 	mov.w	r8, #0
 800665a:	ee18 1a10 	vmov	r1, s16
 800665e:	2201      	movs	r2, #1
 8006660:	4620      	mov	r0, r4
 8006662:	f000 fa51 	bl	8006b08 <__lshift>
 8006666:	4631      	mov	r1, r6
 8006668:	ee08 0a10 	vmov	s16, r0
 800666c:	f000 fabc 	bl	8006be8 <__mcmp>
 8006670:	2800      	cmp	r0, #0
 8006672:	dc91      	bgt.n	8006598 <_dtoa_r+0xaa8>
 8006674:	d102      	bne.n	800667c <_dtoa_r+0xb8c>
 8006676:	f01a 0f01 	tst.w	sl, #1
 800667a:	d18d      	bne.n	8006598 <_dtoa_r+0xaa8>
 800667c:	462b      	mov	r3, r5
 800667e:	461d      	mov	r5, r3
 8006680:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006684:	2a30      	cmp	r2, #48	; 0x30
 8006686:	d0fa      	beq.n	800667e <_dtoa_r+0xb8e>
 8006688:	e6d7      	b.n	800643a <_dtoa_r+0x94a>
 800668a:	9a01      	ldr	r2, [sp, #4]
 800668c:	429a      	cmp	r2, r3
 800668e:	d184      	bne.n	800659a <_dtoa_r+0xaaa>
 8006690:	9b00      	ldr	r3, [sp, #0]
 8006692:	3301      	adds	r3, #1
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	2331      	movs	r3, #49	; 0x31
 8006698:	7013      	strb	r3, [r2, #0]
 800669a:	e6ce      	b.n	800643a <_dtoa_r+0x94a>
 800669c:	4b09      	ldr	r3, [pc, #36]	; (80066c4 <_dtoa_r+0xbd4>)
 800669e:	f7ff ba95 	b.w	8005bcc <_dtoa_r+0xdc>
 80066a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f47f aa6e 	bne.w	8005b86 <_dtoa_r+0x96>
 80066aa:	4b07      	ldr	r3, [pc, #28]	; (80066c8 <_dtoa_r+0xbd8>)
 80066ac:	f7ff ba8e 	b.w	8005bcc <_dtoa_r+0xdc>
 80066b0:	9b02      	ldr	r3, [sp, #8]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	dcae      	bgt.n	8006614 <_dtoa_r+0xb24>
 80066b6:	9b06      	ldr	r3, [sp, #24]
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	f73f aea8 	bgt.w	800640e <_dtoa_r+0x91e>
 80066be:	e7a9      	b.n	8006614 <_dtoa_r+0xb24>
 80066c0:	08008037 	.word	0x08008037
 80066c4:	08007f94 	.word	0x08007f94
 80066c8:	08007fb8 	.word	0x08007fb8

080066cc <_localeconv_r>:
 80066cc:	4800      	ldr	r0, [pc, #0]	; (80066d0 <_localeconv_r+0x4>)
 80066ce:	4770      	bx	lr
 80066d0:	20000178 	.word	0x20000178

080066d4 <malloc>:
 80066d4:	4b02      	ldr	r3, [pc, #8]	; (80066e0 <malloc+0xc>)
 80066d6:	4601      	mov	r1, r0
 80066d8:	6818      	ldr	r0, [r3, #0]
 80066da:	f000 bc09 	b.w	8006ef0 <_malloc_r>
 80066de:	bf00      	nop
 80066e0:	20000024 	.word	0x20000024

080066e4 <_Balloc>:
 80066e4:	b570      	push	{r4, r5, r6, lr}
 80066e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80066e8:	4604      	mov	r4, r0
 80066ea:	460d      	mov	r5, r1
 80066ec:	b976      	cbnz	r6, 800670c <_Balloc+0x28>
 80066ee:	2010      	movs	r0, #16
 80066f0:	f7ff fff0 	bl	80066d4 <malloc>
 80066f4:	4602      	mov	r2, r0
 80066f6:	6260      	str	r0, [r4, #36]	; 0x24
 80066f8:	b920      	cbnz	r0, 8006704 <_Balloc+0x20>
 80066fa:	4b18      	ldr	r3, [pc, #96]	; (800675c <_Balloc+0x78>)
 80066fc:	4818      	ldr	r0, [pc, #96]	; (8006760 <_Balloc+0x7c>)
 80066fe:	2166      	movs	r1, #102	; 0x66
 8006700:	f000 fdd6 	bl	80072b0 <__assert_func>
 8006704:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006708:	6006      	str	r6, [r0, #0]
 800670a:	60c6      	str	r6, [r0, #12]
 800670c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800670e:	68f3      	ldr	r3, [r6, #12]
 8006710:	b183      	cbz	r3, 8006734 <_Balloc+0x50>
 8006712:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800671a:	b9b8      	cbnz	r0, 800674c <_Balloc+0x68>
 800671c:	2101      	movs	r1, #1
 800671e:	fa01 f605 	lsl.w	r6, r1, r5
 8006722:	1d72      	adds	r2, r6, #5
 8006724:	0092      	lsls	r2, r2, #2
 8006726:	4620      	mov	r0, r4
 8006728:	f000 fb60 	bl	8006dec <_calloc_r>
 800672c:	b160      	cbz	r0, 8006748 <_Balloc+0x64>
 800672e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006732:	e00e      	b.n	8006752 <_Balloc+0x6e>
 8006734:	2221      	movs	r2, #33	; 0x21
 8006736:	2104      	movs	r1, #4
 8006738:	4620      	mov	r0, r4
 800673a:	f000 fb57 	bl	8006dec <_calloc_r>
 800673e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006740:	60f0      	str	r0, [r6, #12]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1e4      	bne.n	8006712 <_Balloc+0x2e>
 8006748:	2000      	movs	r0, #0
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	6802      	ldr	r2, [r0, #0]
 800674e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006752:	2300      	movs	r3, #0
 8006754:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006758:	e7f7      	b.n	800674a <_Balloc+0x66>
 800675a:	bf00      	nop
 800675c:	08007fc5 	.word	0x08007fc5
 8006760:	08008048 	.word	0x08008048

08006764 <_Bfree>:
 8006764:	b570      	push	{r4, r5, r6, lr}
 8006766:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006768:	4605      	mov	r5, r0
 800676a:	460c      	mov	r4, r1
 800676c:	b976      	cbnz	r6, 800678c <_Bfree+0x28>
 800676e:	2010      	movs	r0, #16
 8006770:	f7ff ffb0 	bl	80066d4 <malloc>
 8006774:	4602      	mov	r2, r0
 8006776:	6268      	str	r0, [r5, #36]	; 0x24
 8006778:	b920      	cbnz	r0, 8006784 <_Bfree+0x20>
 800677a:	4b09      	ldr	r3, [pc, #36]	; (80067a0 <_Bfree+0x3c>)
 800677c:	4809      	ldr	r0, [pc, #36]	; (80067a4 <_Bfree+0x40>)
 800677e:	218a      	movs	r1, #138	; 0x8a
 8006780:	f000 fd96 	bl	80072b0 <__assert_func>
 8006784:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006788:	6006      	str	r6, [r0, #0]
 800678a:	60c6      	str	r6, [r0, #12]
 800678c:	b13c      	cbz	r4, 800679e <_Bfree+0x3a>
 800678e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006790:	6862      	ldr	r2, [r4, #4]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006798:	6021      	str	r1, [r4, #0]
 800679a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800679e:	bd70      	pop	{r4, r5, r6, pc}
 80067a0:	08007fc5 	.word	0x08007fc5
 80067a4:	08008048 	.word	0x08008048

080067a8 <__multadd>:
 80067a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ac:	690d      	ldr	r5, [r1, #16]
 80067ae:	4607      	mov	r7, r0
 80067b0:	460c      	mov	r4, r1
 80067b2:	461e      	mov	r6, r3
 80067b4:	f101 0c14 	add.w	ip, r1, #20
 80067b8:	2000      	movs	r0, #0
 80067ba:	f8dc 3000 	ldr.w	r3, [ip]
 80067be:	b299      	uxth	r1, r3
 80067c0:	fb02 6101 	mla	r1, r2, r1, r6
 80067c4:	0c1e      	lsrs	r6, r3, #16
 80067c6:	0c0b      	lsrs	r3, r1, #16
 80067c8:	fb02 3306 	mla	r3, r2, r6, r3
 80067cc:	b289      	uxth	r1, r1
 80067ce:	3001      	adds	r0, #1
 80067d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80067d4:	4285      	cmp	r5, r0
 80067d6:	f84c 1b04 	str.w	r1, [ip], #4
 80067da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80067de:	dcec      	bgt.n	80067ba <__multadd+0x12>
 80067e0:	b30e      	cbz	r6, 8006826 <__multadd+0x7e>
 80067e2:	68a3      	ldr	r3, [r4, #8]
 80067e4:	42ab      	cmp	r3, r5
 80067e6:	dc19      	bgt.n	800681c <__multadd+0x74>
 80067e8:	6861      	ldr	r1, [r4, #4]
 80067ea:	4638      	mov	r0, r7
 80067ec:	3101      	adds	r1, #1
 80067ee:	f7ff ff79 	bl	80066e4 <_Balloc>
 80067f2:	4680      	mov	r8, r0
 80067f4:	b928      	cbnz	r0, 8006802 <__multadd+0x5a>
 80067f6:	4602      	mov	r2, r0
 80067f8:	4b0c      	ldr	r3, [pc, #48]	; (800682c <__multadd+0x84>)
 80067fa:	480d      	ldr	r0, [pc, #52]	; (8006830 <__multadd+0x88>)
 80067fc:	21b5      	movs	r1, #181	; 0xb5
 80067fe:	f000 fd57 	bl	80072b0 <__assert_func>
 8006802:	6922      	ldr	r2, [r4, #16]
 8006804:	3202      	adds	r2, #2
 8006806:	f104 010c 	add.w	r1, r4, #12
 800680a:	0092      	lsls	r2, r2, #2
 800680c:	300c      	adds	r0, #12
 800680e:	f7fe fc41 	bl	8005094 <memcpy>
 8006812:	4621      	mov	r1, r4
 8006814:	4638      	mov	r0, r7
 8006816:	f7ff ffa5 	bl	8006764 <_Bfree>
 800681a:	4644      	mov	r4, r8
 800681c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006820:	3501      	adds	r5, #1
 8006822:	615e      	str	r6, [r3, #20]
 8006824:	6125      	str	r5, [r4, #16]
 8006826:	4620      	mov	r0, r4
 8006828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800682c:	08008037 	.word	0x08008037
 8006830:	08008048 	.word	0x08008048

08006834 <__hi0bits>:
 8006834:	0c03      	lsrs	r3, r0, #16
 8006836:	041b      	lsls	r3, r3, #16
 8006838:	b9d3      	cbnz	r3, 8006870 <__hi0bits+0x3c>
 800683a:	0400      	lsls	r0, r0, #16
 800683c:	2310      	movs	r3, #16
 800683e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006842:	bf04      	itt	eq
 8006844:	0200      	lsleq	r0, r0, #8
 8006846:	3308      	addeq	r3, #8
 8006848:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800684c:	bf04      	itt	eq
 800684e:	0100      	lsleq	r0, r0, #4
 8006850:	3304      	addeq	r3, #4
 8006852:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006856:	bf04      	itt	eq
 8006858:	0080      	lsleq	r0, r0, #2
 800685a:	3302      	addeq	r3, #2
 800685c:	2800      	cmp	r0, #0
 800685e:	db05      	blt.n	800686c <__hi0bits+0x38>
 8006860:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006864:	f103 0301 	add.w	r3, r3, #1
 8006868:	bf08      	it	eq
 800686a:	2320      	moveq	r3, #32
 800686c:	4618      	mov	r0, r3
 800686e:	4770      	bx	lr
 8006870:	2300      	movs	r3, #0
 8006872:	e7e4      	b.n	800683e <__hi0bits+0xa>

08006874 <__lo0bits>:
 8006874:	6803      	ldr	r3, [r0, #0]
 8006876:	f013 0207 	ands.w	r2, r3, #7
 800687a:	4601      	mov	r1, r0
 800687c:	d00b      	beq.n	8006896 <__lo0bits+0x22>
 800687e:	07da      	lsls	r2, r3, #31
 8006880:	d423      	bmi.n	80068ca <__lo0bits+0x56>
 8006882:	0798      	lsls	r0, r3, #30
 8006884:	bf49      	itett	mi
 8006886:	085b      	lsrmi	r3, r3, #1
 8006888:	089b      	lsrpl	r3, r3, #2
 800688a:	2001      	movmi	r0, #1
 800688c:	600b      	strmi	r3, [r1, #0]
 800688e:	bf5c      	itt	pl
 8006890:	600b      	strpl	r3, [r1, #0]
 8006892:	2002      	movpl	r0, #2
 8006894:	4770      	bx	lr
 8006896:	b298      	uxth	r0, r3
 8006898:	b9a8      	cbnz	r0, 80068c6 <__lo0bits+0x52>
 800689a:	0c1b      	lsrs	r3, r3, #16
 800689c:	2010      	movs	r0, #16
 800689e:	b2da      	uxtb	r2, r3
 80068a0:	b90a      	cbnz	r2, 80068a6 <__lo0bits+0x32>
 80068a2:	3008      	adds	r0, #8
 80068a4:	0a1b      	lsrs	r3, r3, #8
 80068a6:	071a      	lsls	r2, r3, #28
 80068a8:	bf04      	itt	eq
 80068aa:	091b      	lsreq	r3, r3, #4
 80068ac:	3004      	addeq	r0, #4
 80068ae:	079a      	lsls	r2, r3, #30
 80068b0:	bf04      	itt	eq
 80068b2:	089b      	lsreq	r3, r3, #2
 80068b4:	3002      	addeq	r0, #2
 80068b6:	07da      	lsls	r2, r3, #31
 80068b8:	d403      	bmi.n	80068c2 <__lo0bits+0x4e>
 80068ba:	085b      	lsrs	r3, r3, #1
 80068bc:	f100 0001 	add.w	r0, r0, #1
 80068c0:	d005      	beq.n	80068ce <__lo0bits+0x5a>
 80068c2:	600b      	str	r3, [r1, #0]
 80068c4:	4770      	bx	lr
 80068c6:	4610      	mov	r0, r2
 80068c8:	e7e9      	b.n	800689e <__lo0bits+0x2a>
 80068ca:	2000      	movs	r0, #0
 80068cc:	4770      	bx	lr
 80068ce:	2020      	movs	r0, #32
 80068d0:	4770      	bx	lr
	...

080068d4 <__i2b>:
 80068d4:	b510      	push	{r4, lr}
 80068d6:	460c      	mov	r4, r1
 80068d8:	2101      	movs	r1, #1
 80068da:	f7ff ff03 	bl	80066e4 <_Balloc>
 80068de:	4602      	mov	r2, r0
 80068e0:	b928      	cbnz	r0, 80068ee <__i2b+0x1a>
 80068e2:	4b05      	ldr	r3, [pc, #20]	; (80068f8 <__i2b+0x24>)
 80068e4:	4805      	ldr	r0, [pc, #20]	; (80068fc <__i2b+0x28>)
 80068e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80068ea:	f000 fce1 	bl	80072b0 <__assert_func>
 80068ee:	2301      	movs	r3, #1
 80068f0:	6144      	str	r4, [r0, #20]
 80068f2:	6103      	str	r3, [r0, #16]
 80068f4:	bd10      	pop	{r4, pc}
 80068f6:	bf00      	nop
 80068f8:	08008037 	.word	0x08008037
 80068fc:	08008048 	.word	0x08008048

08006900 <__multiply>:
 8006900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	4691      	mov	r9, r2
 8006906:	690a      	ldr	r2, [r1, #16]
 8006908:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800690c:	429a      	cmp	r2, r3
 800690e:	bfb8      	it	lt
 8006910:	460b      	movlt	r3, r1
 8006912:	460c      	mov	r4, r1
 8006914:	bfbc      	itt	lt
 8006916:	464c      	movlt	r4, r9
 8006918:	4699      	movlt	r9, r3
 800691a:	6927      	ldr	r7, [r4, #16]
 800691c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006920:	68a3      	ldr	r3, [r4, #8]
 8006922:	6861      	ldr	r1, [r4, #4]
 8006924:	eb07 060a 	add.w	r6, r7, sl
 8006928:	42b3      	cmp	r3, r6
 800692a:	b085      	sub	sp, #20
 800692c:	bfb8      	it	lt
 800692e:	3101      	addlt	r1, #1
 8006930:	f7ff fed8 	bl	80066e4 <_Balloc>
 8006934:	b930      	cbnz	r0, 8006944 <__multiply+0x44>
 8006936:	4602      	mov	r2, r0
 8006938:	4b44      	ldr	r3, [pc, #272]	; (8006a4c <__multiply+0x14c>)
 800693a:	4845      	ldr	r0, [pc, #276]	; (8006a50 <__multiply+0x150>)
 800693c:	f240 115d 	movw	r1, #349	; 0x15d
 8006940:	f000 fcb6 	bl	80072b0 <__assert_func>
 8006944:	f100 0514 	add.w	r5, r0, #20
 8006948:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800694c:	462b      	mov	r3, r5
 800694e:	2200      	movs	r2, #0
 8006950:	4543      	cmp	r3, r8
 8006952:	d321      	bcc.n	8006998 <__multiply+0x98>
 8006954:	f104 0314 	add.w	r3, r4, #20
 8006958:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800695c:	f109 0314 	add.w	r3, r9, #20
 8006960:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006964:	9202      	str	r2, [sp, #8]
 8006966:	1b3a      	subs	r2, r7, r4
 8006968:	3a15      	subs	r2, #21
 800696a:	f022 0203 	bic.w	r2, r2, #3
 800696e:	3204      	adds	r2, #4
 8006970:	f104 0115 	add.w	r1, r4, #21
 8006974:	428f      	cmp	r7, r1
 8006976:	bf38      	it	cc
 8006978:	2204      	movcc	r2, #4
 800697a:	9201      	str	r2, [sp, #4]
 800697c:	9a02      	ldr	r2, [sp, #8]
 800697e:	9303      	str	r3, [sp, #12]
 8006980:	429a      	cmp	r2, r3
 8006982:	d80c      	bhi.n	800699e <__multiply+0x9e>
 8006984:	2e00      	cmp	r6, #0
 8006986:	dd03      	ble.n	8006990 <__multiply+0x90>
 8006988:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800698c:	2b00      	cmp	r3, #0
 800698e:	d05a      	beq.n	8006a46 <__multiply+0x146>
 8006990:	6106      	str	r6, [r0, #16]
 8006992:	b005      	add	sp, #20
 8006994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006998:	f843 2b04 	str.w	r2, [r3], #4
 800699c:	e7d8      	b.n	8006950 <__multiply+0x50>
 800699e:	f8b3 a000 	ldrh.w	sl, [r3]
 80069a2:	f1ba 0f00 	cmp.w	sl, #0
 80069a6:	d024      	beq.n	80069f2 <__multiply+0xf2>
 80069a8:	f104 0e14 	add.w	lr, r4, #20
 80069ac:	46a9      	mov	r9, r5
 80069ae:	f04f 0c00 	mov.w	ip, #0
 80069b2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80069b6:	f8d9 1000 	ldr.w	r1, [r9]
 80069ba:	fa1f fb82 	uxth.w	fp, r2
 80069be:	b289      	uxth	r1, r1
 80069c0:	fb0a 110b 	mla	r1, sl, fp, r1
 80069c4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80069c8:	f8d9 2000 	ldr.w	r2, [r9]
 80069cc:	4461      	add	r1, ip
 80069ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80069d2:	fb0a c20b 	mla	r2, sl, fp, ip
 80069d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80069da:	b289      	uxth	r1, r1
 80069dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80069e0:	4577      	cmp	r7, lr
 80069e2:	f849 1b04 	str.w	r1, [r9], #4
 80069e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80069ea:	d8e2      	bhi.n	80069b2 <__multiply+0xb2>
 80069ec:	9a01      	ldr	r2, [sp, #4]
 80069ee:	f845 c002 	str.w	ip, [r5, r2]
 80069f2:	9a03      	ldr	r2, [sp, #12]
 80069f4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80069f8:	3304      	adds	r3, #4
 80069fa:	f1b9 0f00 	cmp.w	r9, #0
 80069fe:	d020      	beq.n	8006a42 <__multiply+0x142>
 8006a00:	6829      	ldr	r1, [r5, #0]
 8006a02:	f104 0c14 	add.w	ip, r4, #20
 8006a06:	46ae      	mov	lr, r5
 8006a08:	f04f 0a00 	mov.w	sl, #0
 8006a0c:	f8bc b000 	ldrh.w	fp, [ip]
 8006a10:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006a14:	fb09 220b 	mla	r2, r9, fp, r2
 8006a18:	4492      	add	sl, r2
 8006a1a:	b289      	uxth	r1, r1
 8006a1c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006a20:	f84e 1b04 	str.w	r1, [lr], #4
 8006a24:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006a28:	f8be 1000 	ldrh.w	r1, [lr]
 8006a2c:	0c12      	lsrs	r2, r2, #16
 8006a2e:	fb09 1102 	mla	r1, r9, r2, r1
 8006a32:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006a36:	4567      	cmp	r7, ip
 8006a38:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006a3c:	d8e6      	bhi.n	8006a0c <__multiply+0x10c>
 8006a3e:	9a01      	ldr	r2, [sp, #4]
 8006a40:	50a9      	str	r1, [r5, r2]
 8006a42:	3504      	adds	r5, #4
 8006a44:	e79a      	b.n	800697c <__multiply+0x7c>
 8006a46:	3e01      	subs	r6, #1
 8006a48:	e79c      	b.n	8006984 <__multiply+0x84>
 8006a4a:	bf00      	nop
 8006a4c:	08008037 	.word	0x08008037
 8006a50:	08008048 	.word	0x08008048

08006a54 <__pow5mult>:
 8006a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a58:	4615      	mov	r5, r2
 8006a5a:	f012 0203 	ands.w	r2, r2, #3
 8006a5e:	4606      	mov	r6, r0
 8006a60:	460f      	mov	r7, r1
 8006a62:	d007      	beq.n	8006a74 <__pow5mult+0x20>
 8006a64:	4c25      	ldr	r4, [pc, #148]	; (8006afc <__pow5mult+0xa8>)
 8006a66:	3a01      	subs	r2, #1
 8006a68:	2300      	movs	r3, #0
 8006a6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a6e:	f7ff fe9b 	bl	80067a8 <__multadd>
 8006a72:	4607      	mov	r7, r0
 8006a74:	10ad      	asrs	r5, r5, #2
 8006a76:	d03d      	beq.n	8006af4 <__pow5mult+0xa0>
 8006a78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006a7a:	b97c      	cbnz	r4, 8006a9c <__pow5mult+0x48>
 8006a7c:	2010      	movs	r0, #16
 8006a7e:	f7ff fe29 	bl	80066d4 <malloc>
 8006a82:	4602      	mov	r2, r0
 8006a84:	6270      	str	r0, [r6, #36]	; 0x24
 8006a86:	b928      	cbnz	r0, 8006a94 <__pow5mult+0x40>
 8006a88:	4b1d      	ldr	r3, [pc, #116]	; (8006b00 <__pow5mult+0xac>)
 8006a8a:	481e      	ldr	r0, [pc, #120]	; (8006b04 <__pow5mult+0xb0>)
 8006a8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006a90:	f000 fc0e 	bl	80072b0 <__assert_func>
 8006a94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a98:	6004      	str	r4, [r0, #0]
 8006a9a:	60c4      	str	r4, [r0, #12]
 8006a9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006aa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006aa4:	b94c      	cbnz	r4, 8006aba <__pow5mult+0x66>
 8006aa6:	f240 2171 	movw	r1, #625	; 0x271
 8006aaa:	4630      	mov	r0, r6
 8006aac:	f7ff ff12 	bl	80068d4 <__i2b>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	6003      	str	r3, [r0, #0]
 8006aba:	f04f 0900 	mov.w	r9, #0
 8006abe:	07eb      	lsls	r3, r5, #31
 8006ac0:	d50a      	bpl.n	8006ad8 <__pow5mult+0x84>
 8006ac2:	4639      	mov	r1, r7
 8006ac4:	4622      	mov	r2, r4
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	f7ff ff1a 	bl	8006900 <__multiply>
 8006acc:	4639      	mov	r1, r7
 8006ace:	4680      	mov	r8, r0
 8006ad0:	4630      	mov	r0, r6
 8006ad2:	f7ff fe47 	bl	8006764 <_Bfree>
 8006ad6:	4647      	mov	r7, r8
 8006ad8:	106d      	asrs	r5, r5, #1
 8006ada:	d00b      	beq.n	8006af4 <__pow5mult+0xa0>
 8006adc:	6820      	ldr	r0, [r4, #0]
 8006ade:	b938      	cbnz	r0, 8006af0 <__pow5mult+0x9c>
 8006ae0:	4622      	mov	r2, r4
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f7ff ff0b 	bl	8006900 <__multiply>
 8006aea:	6020      	str	r0, [r4, #0]
 8006aec:	f8c0 9000 	str.w	r9, [r0]
 8006af0:	4604      	mov	r4, r0
 8006af2:	e7e4      	b.n	8006abe <__pow5mult+0x6a>
 8006af4:	4638      	mov	r0, r7
 8006af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006afa:	bf00      	nop
 8006afc:	08008198 	.word	0x08008198
 8006b00:	08007fc5 	.word	0x08007fc5
 8006b04:	08008048 	.word	0x08008048

08006b08 <__lshift>:
 8006b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b0c:	460c      	mov	r4, r1
 8006b0e:	6849      	ldr	r1, [r1, #4]
 8006b10:	6923      	ldr	r3, [r4, #16]
 8006b12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b16:	68a3      	ldr	r3, [r4, #8]
 8006b18:	4607      	mov	r7, r0
 8006b1a:	4691      	mov	r9, r2
 8006b1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b20:	f108 0601 	add.w	r6, r8, #1
 8006b24:	42b3      	cmp	r3, r6
 8006b26:	db0b      	blt.n	8006b40 <__lshift+0x38>
 8006b28:	4638      	mov	r0, r7
 8006b2a:	f7ff fddb 	bl	80066e4 <_Balloc>
 8006b2e:	4605      	mov	r5, r0
 8006b30:	b948      	cbnz	r0, 8006b46 <__lshift+0x3e>
 8006b32:	4602      	mov	r2, r0
 8006b34:	4b2a      	ldr	r3, [pc, #168]	; (8006be0 <__lshift+0xd8>)
 8006b36:	482b      	ldr	r0, [pc, #172]	; (8006be4 <__lshift+0xdc>)
 8006b38:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006b3c:	f000 fbb8 	bl	80072b0 <__assert_func>
 8006b40:	3101      	adds	r1, #1
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	e7ee      	b.n	8006b24 <__lshift+0x1c>
 8006b46:	2300      	movs	r3, #0
 8006b48:	f100 0114 	add.w	r1, r0, #20
 8006b4c:	f100 0210 	add.w	r2, r0, #16
 8006b50:	4618      	mov	r0, r3
 8006b52:	4553      	cmp	r3, sl
 8006b54:	db37      	blt.n	8006bc6 <__lshift+0xbe>
 8006b56:	6920      	ldr	r0, [r4, #16]
 8006b58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b5c:	f104 0314 	add.w	r3, r4, #20
 8006b60:	f019 091f 	ands.w	r9, r9, #31
 8006b64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b68:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006b6c:	d02f      	beq.n	8006bce <__lshift+0xc6>
 8006b6e:	f1c9 0e20 	rsb	lr, r9, #32
 8006b72:	468a      	mov	sl, r1
 8006b74:	f04f 0c00 	mov.w	ip, #0
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	fa02 f209 	lsl.w	r2, r2, r9
 8006b7e:	ea42 020c 	orr.w	r2, r2, ip
 8006b82:	f84a 2b04 	str.w	r2, [sl], #4
 8006b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b8a:	4298      	cmp	r0, r3
 8006b8c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006b90:	d8f2      	bhi.n	8006b78 <__lshift+0x70>
 8006b92:	1b03      	subs	r3, r0, r4
 8006b94:	3b15      	subs	r3, #21
 8006b96:	f023 0303 	bic.w	r3, r3, #3
 8006b9a:	3304      	adds	r3, #4
 8006b9c:	f104 0215 	add.w	r2, r4, #21
 8006ba0:	4290      	cmp	r0, r2
 8006ba2:	bf38      	it	cc
 8006ba4:	2304      	movcc	r3, #4
 8006ba6:	f841 c003 	str.w	ip, [r1, r3]
 8006baa:	f1bc 0f00 	cmp.w	ip, #0
 8006bae:	d001      	beq.n	8006bb4 <__lshift+0xac>
 8006bb0:	f108 0602 	add.w	r6, r8, #2
 8006bb4:	3e01      	subs	r6, #1
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	612e      	str	r6, [r5, #16]
 8006bba:	4621      	mov	r1, r4
 8006bbc:	f7ff fdd2 	bl	8006764 <_Bfree>
 8006bc0:	4628      	mov	r0, r5
 8006bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bca:	3301      	adds	r3, #1
 8006bcc:	e7c1      	b.n	8006b52 <__lshift+0x4a>
 8006bce:	3904      	subs	r1, #4
 8006bd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bd4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006bd8:	4298      	cmp	r0, r3
 8006bda:	d8f9      	bhi.n	8006bd0 <__lshift+0xc8>
 8006bdc:	e7ea      	b.n	8006bb4 <__lshift+0xac>
 8006bde:	bf00      	nop
 8006be0:	08008037 	.word	0x08008037
 8006be4:	08008048 	.word	0x08008048

08006be8 <__mcmp>:
 8006be8:	b530      	push	{r4, r5, lr}
 8006bea:	6902      	ldr	r2, [r0, #16]
 8006bec:	690c      	ldr	r4, [r1, #16]
 8006bee:	1b12      	subs	r2, r2, r4
 8006bf0:	d10e      	bne.n	8006c10 <__mcmp+0x28>
 8006bf2:	f100 0314 	add.w	r3, r0, #20
 8006bf6:	3114      	adds	r1, #20
 8006bf8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006bfc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006c00:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006c04:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006c08:	42a5      	cmp	r5, r4
 8006c0a:	d003      	beq.n	8006c14 <__mcmp+0x2c>
 8006c0c:	d305      	bcc.n	8006c1a <__mcmp+0x32>
 8006c0e:	2201      	movs	r2, #1
 8006c10:	4610      	mov	r0, r2
 8006c12:	bd30      	pop	{r4, r5, pc}
 8006c14:	4283      	cmp	r3, r0
 8006c16:	d3f3      	bcc.n	8006c00 <__mcmp+0x18>
 8006c18:	e7fa      	b.n	8006c10 <__mcmp+0x28>
 8006c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c1e:	e7f7      	b.n	8006c10 <__mcmp+0x28>

08006c20 <__mdiff>:
 8006c20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c24:	460c      	mov	r4, r1
 8006c26:	4606      	mov	r6, r0
 8006c28:	4611      	mov	r1, r2
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	4690      	mov	r8, r2
 8006c2e:	f7ff ffdb 	bl	8006be8 <__mcmp>
 8006c32:	1e05      	subs	r5, r0, #0
 8006c34:	d110      	bne.n	8006c58 <__mdiff+0x38>
 8006c36:	4629      	mov	r1, r5
 8006c38:	4630      	mov	r0, r6
 8006c3a:	f7ff fd53 	bl	80066e4 <_Balloc>
 8006c3e:	b930      	cbnz	r0, 8006c4e <__mdiff+0x2e>
 8006c40:	4b3a      	ldr	r3, [pc, #232]	; (8006d2c <__mdiff+0x10c>)
 8006c42:	4602      	mov	r2, r0
 8006c44:	f240 2132 	movw	r1, #562	; 0x232
 8006c48:	4839      	ldr	r0, [pc, #228]	; (8006d30 <__mdiff+0x110>)
 8006c4a:	f000 fb31 	bl	80072b0 <__assert_func>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c58:	bfa4      	itt	ge
 8006c5a:	4643      	movge	r3, r8
 8006c5c:	46a0      	movge	r8, r4
 8006c5e:	4630      	mov	r0, r6
 8006c60:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c64:	bfa6      	itte	ge
 8006c66:	461c      	movge	r4, r3
 8006c68:	2500      	movge	r5, #0
 8006c6a:	2501      	movlt	r5, #1
 8006c6c:	f7ff fd3a 	bl	80066e4 <_Balloc>
 8006c70:	b920      	cbnz	r0, 8006c7c <__mdiff+0x5c>
 8006c72:	4b2e      	ldr	r3, [pc, #184]	; (8006d2c <__mdiff+0x10c>)
 8006c74:	4602      	mov	r2, r0
 8006c76:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006c7a:	e7e5      	b.n	8006c48 <__mdiff+0x28>
 8006c7c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006c80:	6926      	ldr	r6, [r4, #16]
 8006c82:	60c5      	str	r5, [r0, #12]
 8006c84:	f104 0914 	add.w	r9, r4, #20
 8006c88:	f108 0514 	add.w	r5, r8, #20
 8006c8c:	f100 0e14 	add.w	lr, r0, #20
 8006c90:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006c94:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006c98:	f108 0210 	add.w	r2, r8, #16
 8006c9c:	46f2      	mov	sl, lr
 8006c9e:	2100      	movs	r1, #0
 8006ca0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ca4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ca8:	fa1f f883 	uxth.w	r8, r3
 8006cac:	fa11 f18b 	uxtah	r1, r1, fp
 8006cb0:	0c1b      	lsrs	r3, r3, #16
 8006cb2:	eba1 0808 	sub.w	r8, r1, r8
 8006cb6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006cba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006cbe:	fa1f f888 	uxth.w	r8, r8
 8006cc2:	1419      	asrs	r1, r3, #16
 8006cc4:	454e      	cmp	r6, r9
 8006cc6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006cca:	f84a 3b04 	str.w	r3, [sl], #4
 8006cce:	d8e7      	bhi.n	8006ca0 <__mdiff+0x80>
 8006cd0:	1b33      	subs	r3, r6, r4
 8006cd2:	3b15      	subs	r3, #21
 8006cd4:	f023 0303 	bic.w	r3, r3, #3
 8006cd8:	3304      	adds	r3, #4
 8006cda:	3415      	adds	r4, #21
 8006cdc:	42a6      	cmp	r6, r4
 8006cde:	bf38      	it	cc
 8006ce0:	2304      	movcc	r3, #4
 8006ce2:	441d      	add	r5, r3
 8006ce4:	4473      	add	r3, lr
 8006ce6:	469e      	mov	lr, r3
 8006ce8:	462e      	mov	r6, r5
 8006cea:	4566      	cmp	r6, ip
 8006cec:	d30e      	bcc.n	8006d0c <__mdiff+0xec>
 8006cee:	f10c 0203 	add.w	r2, ip, #3
 8006cf2:	1b52      	subs	r2, r2, r5
 8006cf4:	f022 0203 	bic.w	r2, r2, #3
 8006cf8:	3d03      	subs	r5, #3
 8006cfa:	45ac      	cmp	ip, r5
 8006cfc:	bf38      	it	cc
 8006cfe:	2200      	movcc	r2, #0
 8006d00:	441a      	add	r2, r3
 8006d02:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006d06:	b17b      	cbz	r3, 8006d28 <__mdiff+0x108>
 8006d08:	6107      	str	r7, [r0, #16]
 8006d0a:	e7a3      	b.n	8006c54 <__mdiff+0x34>
 8006d0c:	f856 8b04 	ldr.w	r8, [r6], #4
 8006d10:	fa11 f288 	uxtah	r2, r1, r8
 8006d14:	1414      	asrs	r4, r2, #16
 8006d16:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006d1a:	b292      	uxth	r2, r2
 8006d1c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006d20:	f84e 2b04 	str.w	r2, [lr], #4
 8006d24:	1421      	asrs	r1, r4, #16
 8006d26:	e7e0      	b.n	8006cea <__mdiff+0xca>
 8006d28:	3f01      	subs	r7, #1
 8006d2a:	e7ea      	b.n	8006d02 <__mdiff+0xe2>
 8006d2c:	08008037 	.word	0x08008037
 8006d30:	08008048 	.word	0x08008048

08006d34 <__d2b>:
 8006d34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d38:	4689      	mov	r9, r1
 8006d3a:	2101      	movs	r1, #1
 8006d3c:	ec57 6b10 	vmov	r6, r7, d0
 8006d40:	4690      	mov	r8, r2
 8006d42:	f7ff fccf 	bl	80066e4 <_Balloc>
 8006d46:	4604      	mov	r4, r0
 8006d48:	b930      	cbnz	r0, 8006d58 <__d2b+0x24>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	4b25      	ldr	r3, [pc, #148]	; (8006de4 <__d2b+0xb0>)
 8006d4e:	4826      	ldr	r0, [pc, #152]	; (8006de8 <__d2b+0xb4>)
 8006d50:	f240 310a 	movw	r1, #778	; 0x30a
 8006d54:	f000 faac 	bl	80072b0 <__assert_func>
 8006d58:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006d5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d60:	bb35      	cbnz	r5, 8006db0 <__d2b+0x7c>
 8006d62:	2e00      	cmp	r6, #0
 8006d64:	9301      	str	r3, [sp, #4]
 8006d66:	d028      	beq.n	8006dba <__d2b+0x86>
 8006d68:	4668      	mov	r0, sp
 8006d6a:	9600      	str	r6, [sp, #0]
 8006d6c:	f7ff fd82 	bl	8006874 <__lo0bits>
 8006d70:	9900      	ldr	r1, [sp, #0]
 8006d72:	b300      	cbz	r0, 8006db6 <__d2b+0x82>
 8006d74:	9a01      	ldr	r2, [sp, #4]
 8006d76:	f1c0 0320 	rsb	r3, r0, #32
 8006d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d7e:	430b      	orrs	r3, r1
 8006d80:	40c2      	lsrs	r2, r0
 8006d82:	6163      	str	r3, [r4, #20]
 8006d84:	9201      	str	r2, [sp, #4]
 8006d86:	9b01      	ldr	r3, [sp, #4]
 8006d88:	61a3      	str	r3, [r4, #24]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	bf14      	ite	ne
 8006d8e:	2202      	movne	r2, #2
 8006d90:	2201      	moveq	r2, #1
 8006d92:	6122      	str	r2, [r4, #16]
 8006d94:	b1d5      	cbz	r5, 8006dcc <__d2b+0x98>
 8006d96:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d9a:	4405      	add	r5, r0
 8006d9c:	f8c9 5000 	str.w	r5, [r9]
 8006da0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006da4:	f8c8 0000 	str.w	r0, [r8]
 8006da8:	4620      	mov	r0, r4
 8006daa:	b003      	add	sp, #12
 8006dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006db0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006db4:	e7d5      	b.n	8006d62 <__d2b+0x2e>
 8006db6:	6161      	str	r1, [r4, #20]
 8006db8:	e7e5      	b.n	8006d86 <__d2b+0x52>
 8006dba:	a801      	add	r0, sp, #4
 8006dbc:	f7ff fd5a 	bl	8006874 <__lo0bits>
 8006dc0:	9b01      	ldr	r3, [sp, #4]
 8006dc2:	6163      	str	r3, [r4, #20]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	6122      	str	r2, [r4, #16]
 8006dc8:	3020      	adds	r0, #32
 8006dca:	e7e3      	b.n	8006d94 <__d2b+0x60>
 8006dcc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006dd0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006dd4:	f8c9 0000 	str.w	r0, [r9]
 8006dd8:	6918      	ldr	r0, [r3, #16]
 8006dda:	f7ff fd2b 	bl	8006834 <__hi0bits>
 8006dde:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006de2:	e7df      	b.n	8006da4 <__d2b+0x70>
 8006de4:	08008037 	.word	0x08008037
 8006de8:	08008048 	.word	0x08008048

08006dec <_calloc_r>:
 8006dec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dee:	fba1 2402 	umull	r2, r4, r1, r2
 8006df2:	b94c      	cbnz	r4, 8006e08 <_calloc_r+0x1c>
 8006df4:	4611      	mov	r1, r2
 8006df6:	9201      	str	r2, [sp, #4]
 8006df8:	f000 f87a 	bl	8006ef0 <_malloc_r>
 8006dfc:	9a01      	ldr	r2, [sp, #4]
 8006dfe:	4605      	mov	r5, r0
 8006e00:	b930      	cbnz	r0, 8006e10 <_calloc_r+0x24>
 8006e02:	4628      	mov	r0, r5
 8006e04:	b003      	add	sp, #12
 8006e06:	bd30      	pop	{r4, r5, pc}
 8006e08:	220c      	movs	r2, #12
 8006e0a:	6002      	str	r2, [r0, #0]
 8006e0c:	2500      	movs	r5, #0
 8006e0e:	e7f8      	b.n	8006e02 <_calloc_r+0x16>
 8006e10:	4621      	mov	r1, r4
 8006e12:	f7fe f94d 	bl	80050b0 <memset>
 8006e16:	e7f4      	b.n	8006e02 <_calloc_r+0x16>

08006e18 <_free_r>:
 8006e18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e1a:	2900      	cmp	r1, #0
 8006e1c:	d044      	beq.n	8006ea8 <_free_r+0x90>
 8006e1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e22:	9001      	str	r0, [sp, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f1a1 0404 	sub.w	r4, r1, #4
 8006e2a:	bfb8      	it	lt
 8006e2c:	18e4      	addlt	r4, r4, r3
 8006e2e:	f000 fa9b 	bl	8007368 <__malloc_lock>
 8006e32:	4a1e      	ldr	r2, [pc, #120]	; (8006eac <_free_r+0x94>)
 8006e34:	9801      	ldr	r0, [sp, #4]
 8006e36:	6813      	ldr	r3, [r2, #0]
 8006e38:	b933      	cbnz	r3, 8006e48 <_free_r+0x30>
 8006e3a:	6063      	str	r3, [r4, #4]
 8006e3c:	6014      	str	r4, [r2, #0]
 8006e3e:	b003      	add	sp, #12
 8006e40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e44:	f000 ba96 	b.w	8007374 <__malloc_unlock>
 8006e48:	42a3      	cmp	r3, r4
 8006e4a:	d908      	bls.n	8006e5e <_free_r+0x46>
 8006e4c:	6825      	ldr	r5, [r4, #0]
 8006e4e:	1961      	adds	r1, r4, r5
 8006e50:	428b      	cmp	r3, r1
 8006e52:	bf01      	itttt	eq
 8006e54:	6819      	ldreq	r1, [r3, #0]
 8006e56:	685b      	ldreq	r3, [r3, #4]
 8006e58:	1949      	addeq	r1, r1, r5
 8006e5a:	6021      	streq	r1, [r4, #0]
 8006e5c:	e7ed      	b.n	8006e3a <_free_r+0x22>
 8006e5e:	461a      	mov	r2, r3
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	b10b      	cbz	r3, 8006e68 <_free_r+0x50>
 8006e64:	42a3      	cmp	r3, r4
 8006e66:	d9fa      	bls.n	8006e5e <_free_r+0x46>
 8006e68:	6811      	ldr	r1, [r2, #0]
 8006e6a:	1855      	adds	r5, r2, r1
 8006e6c:	42a5      	cmp	r5, r4
 8006e6e:	d10b      	bne.n	8006e88 <_free_r+0x70>
 8006e70:	6824      	ldr	r4, [r4, #0]
 8006e72:	4421      	add	r1, r4
 8006e74:	1854      	adds	r4, r2, r1
 8006e76:	42a3      	cmp	r3, r4
 8006e78:	6011      	str	r1, [r2, #0]
 8006e7a:	d1e0      	bne.n	8006e3e <_free_r+0x26>
 8006e7c:	681c      	ldr	r4, [r3, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	6053      	str	r3, [r2, #4]
 8006e82:	4421      	add	r1, r4
 8006e84:	6011      	str	r1, [r2, #0]
 8006e86:	e7da      	b.n	8006e3e <_free_r+0x26>
 8006e88:	d902      	bls.n	8006e90 <_free_r+0x78>
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	6003      	str	r3, [r0, #0]
 8006e8e:	e7d6      	b.n	8006e3e <_free_r+0x26>
 8006e90:	6825      	ldr	r5, [r4, #0]
 8006e92:	1961      	adds	r1, r4, r5
 8006e94:	428b      	cmp	r3, r1
 8006e96:	bf04      	itt	eq
 8006e98:	6819      	ldreq	r1, [r3, #0]
 8006e9a:	685b      	ldreq	r3, [r3, #4]
 8006e9c:	6063      	str	r3, [r4, #4]
 8006e9e:	bf04      	itt	eq
 8006ea0:	1949      	addeq	r1, r1, r5
 8006ea2:	6021      	streq	r1, [r4, #0]
 8006ea4:	6054      	str	r4, [r2, #4]
 8006ea6:	e7ca      	b.n	8006e3e <_free_r+0x26>
 8006ea8:	b003      	add	sp, #12
 8006eaa:	bd30      	pop	{r4, r5, pc}
 8006eac:	2000035c 	.word	0x2000035c

08006eb0 <sbrk_aligned>:
 8006eb0:	b570      	push	{r4, r5, r6, lr}
 8006eb2:	4e0e      	ldr	r6, [pc, #56]	; (8006eec <sbrk_aligned+0x3c>)
 8006eb4:	460c      	mov	r4, r1
 8006eb6:	6831      	ldr	r1, [r6, #0]
 8006eb8:	4605      	mov	r5, r0
 8006eba:	b911      	cbnz	r1, 8006ec2 <sbrk_aligned+0x12>
 8006ebc:	f000 f9e8 	bl	8007290 <_sbrk_r>
 8006ec0:	6030      	str	r0, [r6, #0]
 8006ec2:	4621      	mov	r1, r4
 8006ec4:	4628      	mov	r0, r5
 8006ec6:	f000 f9e3 	bl	8007290 <_sbrk_r>
 8006eca:	1c43      	adds	r3, r0, #1
 8006ecc:	d00a      	beq.n	8006ee4 <sbrk_aligned+0x34>
 8006ece:	1cc4      	adds	r4, r0, #3
 8006ed0:	f024 0403 	bic.w	r4, r4, #3
 8006ed4:	42a0      	cmp	r0, r4
 8006ed6:	d007      	beq.n	8006ee8 <sbrk_aligned+0x38>
 8006ed8:	1a21      	subs	r1, r4, r0
 8006eda:	4628      	mov	r0, r5
 8006edc:	f000 f9d8 	bl	8007290 <_sbrk_r>
 8006ee0:	3001      	adds	r0, #1
 8006ee2:	d101      	bne.n	8006ee8 <sbrk_aligned+0x38>
 8006ee4:	f04f 34ff 	mov.w	r4, #4294967295
 8006ee8:	4620      	mov	r0, r4
 8006eea:	bd70      	pop	{r4, r5, r6, pc}
 8006eec:	20000360 	.word	0x20000360

08006ef0 <_malloc_r>:
 8006ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ef4:	1ccd      	adds	r5, r1, #3
 8006ef6:	f025 0503 	bic.w	r5, r5, #3
 8006efa:	3508      	adds	r5, #8
 8006efc:	2d0c      	cmp	r5, #12
 8006efe:	bf38      	it	cc
 8006f00:	250c      	movcc	r5, #12
 8006f02:	2d00      	cmp	r5, #0
 8006f04:	4607      	mov	r7, r0
 8006f06:	db01      	blt.n	8006f0c <_malloc_r+0x1c>
 8006f08:	42a9      	cmp	r1, r5
 8006f0a:	d905      	bls.n	8006f18 <_malloc_r+0x28>
 8006f0c:	230c      	movs	r3, #12
 8006f0e:	603b      	str	r3, [r7, #0]
 8006f10:	2600      	movs	r6, #0
 8006f12:	4630      	mov	r0, r6
 8006f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f18:	4e2e      	ldr	r6, [pc, #184]	; (8006fd4 <_malloc_r+0xe4>)
 8006f1a:	f000 fa25 	bl	8007368 <__malloc_lock>
 8006f1e:	6833      	ldr	r3, [r6, #0]
 8006f20:	461c      	mov	r4, r3
 8006f22:	bb34      	cbnz	r4, 8006f72 <_malloc_r+0x82>
 8006f24:	4629      	mov	r1, r5
 8006f26:	4638      	mov	r0, r7
 8006f28:	f7ff ffc2 	bl	8006eb0 <sbrk_aligned>
 8006f2c:	1c43      	adds	r3, r0, #1
 8006f2e:	4604      	mov	r4, r0
 8006f30:	d14d      	bne.n	8006fce <_malloc_r+0xde>
 8006f32:	6834      	ldr	r4, [r6, #0]
 8006f34:	4626      	mov	r6, r4
 8006f36:	2e00      	cmp	r6, #0
 8006f38:	d140      	bne.n	8006fbc <_malloc_r+0xcc>
 8006f3a:	6823      	ldr	r3, [r4, #0]
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4638      	mov	r0, r7
 8006f40:	eb04 0803 	add.w	r8, r4, r3
 8006f44:	f000 f9a4 	bl	8007290 <_sbrk_r>
 8006f48:	4580      	cmp	r8, r0
 8006f4a:	d13a      	bne.n	8006fc2 <_malloc_r+0xd2>
 8006f4c:	6821      	ldr	r1, [r4, #0]
 8006f4e:	3503      	adds	r5, #3
 8006f50:	1a6d      	subs	r5, r5, r1
 8006f52:	f025 0503 	bic.w	r5, r5, #3
 8006f56:	3508      	adds	r5, #8
 8006f58:	2d0c      	cmp	r5, #12
 8006f5a:	bf38      	it	cc
 8006f5c:	250c      	movcc	r5, #12
 8006f5e:	4629      	mov	r1, r5
 8006f60:	4638      	mov	r0, r7
 8006f62:	f7ff ffa5 	bl	8006eb0 <sbrk_aligned>
 8006f66:	3001      	adds	r0, #1
 8006f68:	d02b      	beq.n	8006fc2 <_malloc_r+0xd2>
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	442b      	add	r3, r5
 8006f6e:	6023      	str	r3, [r4, #0]
 8006f70:	e00e      	b.n	8006f90 <_malloc_r+0xa0>
 8006f72:	6822      	ldr	r2, [r4, #0]
 8006f74:	1b52      	subs	r2, r2, r5
 8006f76:	d41e      	bmi.n	8006fb6 <_malloc_r+0xc6>
 8006f78:	2a0b      	cmp	r2, #11
 8006f7a:	d916      	bls.n	8006faa <_malloc_r+0xba>
 8006f7c:	1961      	adds	r1, r4, r5
 8006f7e:	42a3      	cmp	r3, r4
 8006f80:	6025      	str	r5, [r4, #0]
 8006f82:	bf18      	it	ne
 8006f84:	6059      	strne	r1, [r3, #4]
 8006f86:	6863      	ldr	r3, [r4, #4]
 8006f88:	bf08      	it	eq
 8006f8a:	6031      	streq	r1, [r6, #0]
 8006f8c:	5162      	str	r2, [r4, r5]
 8006f8e:	604b      	str	r3, [r1, #4]
 8006f90:	4638      	mov	r0, r7
 8006f92:	f104 060b 	add.w	r6, r4, #11
 8006f96:	f000 f9ed 	bl	8007374 <__malloc_unlock>
 8006f9a:	f026 0607 	bic.w	r6, r6, #7
 8006f9e:	1d23      	adds	r3, r4, #4
 8006fa0:	1af2      	subs	r2, r6, r3
 8006fa2:	d0b6      	beq.n	8006f12 <_malloc_r+0x22>
 8006fa4:	1b9b      	subs	r3, r3, r6
 8006fa6:	50a3      	str	r3, [r4, r2]
 8006fa8:	e7b3      	b.n	8006f12 <_malloc_r+0x22>
 8006faa:	6862      	ldr	r2, [r4, #4]
 8006fac:	42a3      	cmp	r3, r4
 8006fae:	bf0c      	ite	eq
 8006fb0:	6032      	streq	r2, [r6, #0]
 8006fb2:	605a      	strne	r2, [r3, #4]
 8006fb4:	e7ec      	b.n	8006f90 <_malloc_r+0xa0>
 8006fb6:	4623      	mov	r3, r4
 8006fb8:	6864      	ldr	r4, [r4, #4]
 8006fba:	e7b2      	b.n	8006f22 <_malloc_r+0x32>
 8006fbc:	4634      	mov	r4, r6
 8006fbe:	6876      	ldr	r6, [r6, #4]
 8006fc0:	e7b9      	b.n	8006f36 <_malloc_r+0x46>
 8006fc2:	230c      	movs	r3, #12
 8006fc4:	603b      	str	r3, [r7, #0]
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	f000 f9d4 	bl	8007374 <__malloc_unlock>
 8006fcc:	e7a1      	b.n	8006f12 <_malloc_r+0x22>
 8006fce:	6025      	str	r5, [r4, #0]
 8006fd0:	e7de      	b.n	8006f90 <_malloc_r+0xa0>
 8006fd2:	bf00      	nop
 8006fd4:	2000035c 	.word	0x2000035c

08006fd8 <__ssputs_r>:
 8006fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fdc:	688e      	ldr	r6, [r1, #8]
 8006fde:	429e      	cmp	r6, r3
 8006fe0:	4682      	mov	sl, r0
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	4690      	mov	r8, r2
 8006fe6:	461f      	mov	r7, r3
 8006fe8:	d838      	bhi.n	800705c <__ssputs_r+0x84>
 8006fea:	898a      	ldrh	r2, [r1, #12]
 8006fec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ff0:	d032      	beq.n	8007058 <__ssputs_r+0x80>
 8006ff2:	6825      	ldr	r5, [r4, #0]
 8006ff4:	6909      	ldr	r1, [r1, #16]
 8006ff6:	eba5 0901 	sub.w	r9, r5, r1
 8006ffa:	6965      	ldr	r5, [r4, #20]
 8006ffc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007000:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007004:	3301      	adds	r3, #1
 8007006:	444b      	add	r3, r9
 8007008:	106d      	asrs	r5, r5, #1
 800700a:	429d      	cmp	r5, r3
 800700c:	bf38      	it	cc
 800700e:	461d      	movcc	r5, r3
 8007010:	0553      	lsls	r3, r2, #21
 8007012:	d531      	bpl.n	8007078 <__ssputs_r+0xa0>
 8007014:	4629      	mov	r1, r5
 8007016:	f7ff ff6b 	bl	8006ef0 <_malloc_r>
 800701a:	4606      	mov	r6, r0
 800701c:	b950      	cbnz	r0, 8007034 <__ssputs_r+0x5c>
 800701e:	230c      	movs	r3, #12
 8007020:	f8ca 3000 	str.w	r3, [sl]
 8007024:	89a3      	ldrh	r3, [r4, #12]
 8007026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800702a:	81a3      	strh	r3, [r4, #12]
 800702c:	f04f 30ff 	mov.w	r0, #4294967295
 8007030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007034:	6921      	ldr	r1, [r4, #16]
 8007036:	464a      	mov	r2, r9
 8007038:	f7fe f82c 	bl	8005094 <memcpy>
 800703c:	89a3      	ldrh	r3, [r4, #12]
 800703e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007042:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007046:	81a3      	strh	r3, [r4, #12]
 8007048:	6126      	str	r6, [r4, #16]
 800704a:	6165      	str	r5, [r4, #20]
 800704c:	444e      	add	r6, r9
 800704e:	eba5 0509 	sub.w	r5, r5, r9
 8007052:	6026      	str	r6, [r4, #0]
 8007054:	60a5      	str	r5, [r4, #8]
 8007056:	463e      	mov	r6, r7
 8007058:	42be      	cmp	r6, r7
 800705a:	d900      	bls.n	800705e <__ssputs_r+0x86>
 800705c:	463e      	mov	r6, r7
 800705e:	6820      	ldr	r0, [r4, #0]
 8007060:	4632      	mov	r2, r6
 8007062:	4641      	mov	r1, r8
 8007064:	f000 f966 	bl	8007334 <memmove>
 8007068:	68a3      	ldr	r3, [r4, #8]
 800706a:	1b9b      	subs	r3, r3, r6
 800706c:	60a3      	str	r3, [r4, #8]
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	4433      	add	r3, r6
 8007072:	6023      	str	r3, [r4, #0]
 8007074:	2000      	movs	r0, #0
 8007076:	e7db      	b.n	8007030 <__ssputs_r+0x58>
 8007078:	462a      	mov	r2, r5
 800707a:	f000 f981 	bl	8007380 <_realloc_r>
 800707e:	4606      	mov	r6, r0
 8007080:	2800      	cmp	r0, #0
 8007082:	d1e1      	bne.n	8007048 <__ssputs_r+0x70>
 8007084:	6921      	ldr	r1, [r4, #16]
 8007086:	4650      	mov	r0, sl
 8007088:	f7ff fec6 	bl	8006e18 <_free_r>
 800708c:	e7c7      	b.n	800701e <__ssputs_r+0x46>
	...

08007090 <_svfiprintf_r>:
 8007090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007094:	4698      	mov	r8, r3
 8007096:	898b      	ldrh	r3, [r1, #12]
 8007098:	061b      	lsls	r3, r3, #24
 800709a:	b09d      	sub	sp, #116	; 0x74
 800709c:	4607      	mov	r7, r0
 800709e:	460d      	mov	r5, r1
 80070a0:	4614      	mov	r4, r2
 80070a2:	d50e      	bpl.n	80070c2 <_svfiprintf_r+0x32>
 80070a4:	690b      	ldr	r3, [r1, #16]
 80070a6:	b963      	cbnz	r3, 80070c2 <_svfiprintf_r+0x32>
 80070a8:	2140      	movs	r1, #64	; 0x40
 80070aa:	f7ff ff21 	bl	8006ef0 <_malloc_r>
 80070ae:	6028      	str	r0, [r5, #0]
 80070b0:	6128      	str	r0, [r5, #16]
 80070b2:	b920      	cbnz	r0, 80070be <_svfiprintf_r+0x2e>
 80070b4:	230c      	movs	r3, #12
 80070b6:	603b      	str	r3, [r7, #0]
 80070b8:	f04f 30ff 	mov.w	r0, #4294967295
 80070bc:	e0d1      	b.n	8007262 <_svfiprintf_r+0x1d2>
 80070be:	2340      	movs	r3, #64	; 0x40
 80070c0:	616b      	str	r3, [r5, #20]
 80070c2:	2300      	movs	r3, #0
 80070c4:	9309      	str	r3, [sp, #36]	; 0x24
 80070c6:	2320      	movs	r3, #32
 80070c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80070d0:	2330      	movs	r3, #48	; 0x30
 80070d2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800727c <_svfiprintf_r+0x1ec>
 80070d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070da:	f04f 0901 	mov.w	r9, #1
 80070de:	4623      	mov	r3, r4
 80070e0:	469a      	mov	sl, r3
 80070e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070e6:	b10a      	cbz	r2, 80070ec <_svfiprintf_r+0x5c>
 80070e8:	2a25      	cmp	r2, #37	; 0x25
 80070ea:	d1f9      	bne.n	80070e0 <_svfiprintf_r+0x50>
 80070ec:	ebba 0b04 	subs.w	fp, sl, r4
 80070f0:	d00b      	beq.n	800710a <_svfiprintf_r+0x7a>
 80070f2:	465b      	mov	r3, fp
 80070f4:	4622      	mov	r2, r4
 80070f6:	4629      	mov	r1, r5
 80070f8:	4638      	mov	r0, r7
 80070fa:	f7ff ff6d 	bl	8006fd8 <__ssputs_r>
 80070fe:	3001      	adds	r0, #1
 8007100:	f000 80aa 	beq.w	8007258 <_svfiprintf_r+0x1c8>
 8007104:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007106:	445a      	add	r2, fp
 8007108:	9209      	str	r2, [sp, #36]	; 0x24
 800710a:	f89a 3000 	ldrb.w	r3, [sl]
 800710e:	2b00      	cmp	r3, #0
 8007110:	f000 80a2 	beq.w	8007258 <_svfiprintf_r+0x1c8>
 8007114:	2300      	movs	r3, #0
 8007116:	f04f 32ff 	mov.w	r2, #4294967295
 800711a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800711e:	f10a 0a01 	add.w	sl, sl, #1
 8007122:	9304      	str	r3, [sp, #16]
 8007124:	9307      	str	r3, [sp, #28]
 8007126:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800712a:	931a      	str	r3, [sp, #104]	; 0x68
 800712c:	4654      	mov	r4, sl
 800712e:	2205      	movs	r2, #5
 8007130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007134:	4851      	ldr	r0, [pc, #324]	; (800727c <_svfiprintf_r+0x1ec>)
 8007136:	f7f9 f863 	bl	8000200 <memchr>
 800713a:	9a04      	ldr	r2, [sp, #16]
 800713c:	b9d8      	cbnz	r0, 8007176 <_svfiprintf_r+0xe6>
 800713e:	06d0      	lsls	r0, r2, #27
 8007140:	bf44      	itt	mi
 8007142:	2320      	movmi	r3, #32
 8007144:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007148:	0711      	lsls	r1, r2, #28
 800714a:	bf44      	itt	mi
 800714c:	232b      	movmi	r3, #43	; 0x2b
 800714e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007152:	f89a 3000 	ldrb.w	r3, [sl]
 8007156:	2b2a      	cmp	r3, #42	; 0x2a
 8007158:	d015      	beq.n	8007186 <_svfiprintf_r+0xf6>
 800715a:	9a07      	ldr	r2, [sp, #28]
 800715c:	4654      	mov	r4, sl
 800715e:	2000      	movs	r0, #0
 8007160:	f04f 0c0a 	mov.w	ip, #10
 8007164:	4621      	mov	r1, r4
 8007166:	f811 3b01 	ldrb.w	r3, [r1], #1
 800716a:	3b30      	subs	r3, #48	; 0x30
 800716c:	2b09      	cmp	r3, #9
 800716e:	d94e      	bls.n	800720e <_svfiprintf_r+0x17e>
 8007170:	b1b0      	cbz	r0, 80071a0 <_svfiprintf_r+0x110>
 8007172:	9207      	str	r2, [sp, #28]
 8007174:	e014      	b.n	80071a0 <_svfiprintf_r+0x110>
 8007176:	eba0 0308 	sub.w	r3, r0, r8
 800717a:	fa09 f303 	lsl.w	r3, r9, r3
 800717e:	4313      	orrs	r3, r2
 8007180:	9304      	str	r3, [sp, #16]
 8007182:	46a2      	mov	sl, r4
 8007184:	e7d2      	b.n	800712c <_svfiprintf_r+0x9c>
 8007186:	9b03      	ldr	r3, [sp, #12]
 8007188:	1d19      	adds	r1, r3, #4
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	9103      	str	r1, [sp, #12]
 800718e:	2b00      	cmp	r3, #0
 8007190:	bfbb      	ittet	lt
 8007192:	425b      	neglt	r3, r3
 8007194:	f042 0202 	orrlt.w	r2, r2, #2
 8007198:	9307      	strge	r3, [sp, #28]
 800719a:	9307      	strlt	r3, [sp, #28]
 800719c:	bfb8      	it	lt
 800719e:	9204      	strlt	r2, [sp, #16]
 80071a0:	7823      	ldrb	r3, [r4, #0]
 80071a2:	2b2e      	cmp	r3, #46	; 0x2e
 80071a4:	d10c      	bne.n	80071c0 <_svfiprintf_r+0x130>
 80071a6:	7863      	ldrb	r3, [r4, #1]
 80071a8:	2b2a      	cmp	r3, #42	; 0x2a
 80071aa:	d135      	bne.n	8007218 <_svfiprintf_r+0x188>
 80071ac:	9b03      	ldr	r3, [sp, #12]
 80071ae:	1d1a      	adds	r2, r3, #4
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	9203      	str	r2, [sp, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	bfb8      	it	lt
 80071b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80071bc:	3402      	adds	r4, #2
 80071be:	9305      	str	r3, [sp, #20]
 80071c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800728c <_svfiprintf_r+0x1fc>
 80071c4:	7821      	ldrb	r1, [r4, #0]
 80071c6:	2203      	movs	r2, #3
 80071c8:	4650      	mov	r0, sl
 80071ca:	f7f9 f819 	bl	8000200 <memchr>
 80071ce:	b140      	cbz	r0, 80071e2 <_svfiprintf_r+0x152>
 80071d0:	2340      	movs	r3, #64	; 0x40
 80071d2:	eba0 000a 	sub.w	r0, r0, sl
 80071d6:	fa03 f000 	lsl.w	r0, r3, r0
 80071da:	9b04      	ldr	r3, [sp, #16]
 80071dc:	4303      	orrs	r3, r0
 80071de:	3401      	adds	r4, #1
 80071e0:	9304      	str	r3, [sp, #16]
 80071e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071e6:	4826      	ldr	r0, [pc, #152]	; (8007280 <_svfiprintf_r+0x1f0>)
 80071e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071ec:	2206      	movs	r2, #6
 80071ee:	f7f9 f807 	bl	8000200 <memchr>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d038      	beq.n	8007268 <_svfiprintf_r+0x1d8>
 80071f6:	4b23      	ldr	r3, [pc, #140]	; (8007284 <_svfiprintf_r+0x1f4>)
 80071f8:	bb1b      	cbnz	r3, 8007242 <_svfiprintf_r+0x1b2>
 80071fa:	9b03      	ldr	r3, [sp, #12]
 80071fc:	3307      	adds	r3, #7
 80071fe:	f023 0307 	bic.w	r3, r3, #7
 8007202:	3308      	adds	r3, #8
 8007204:	9303      	str	r3, [sp, #12]
 8007206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007208:	4433      	add	r3, r6
 800720a:	9309      	str	r3, [sp, #36]	; 0x24
 800720c:	e767      	b.n	80070de <_svfiprintf_r+0x4e>
 800720e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007212:	460c      	mov	r4, r1
 8007214:	2001      	movs	r0, #1
 8007216:	e7a5      	b.n	8007164 <_svfiprintf_r+0xd4>
 8007218:	2300      	movs	r3, #0
 800721a:	3401      	adds	r4, #1
 800721c:	9305      	str	r3, [sp, #20]
 800721e:	4619      	mov	r1, r3
 8007220:	f04f 0c0a 	mov.w	ip, #10
 8007224:	4620      	mov	r0, r4
 8007226:	f810 2b01 	ldrb.w	r2, [r0], #1
 800722a:	3a30      	subs	r2, #48	; 0x30
 800722c:	2a09      	cmp	r2, #9
 800722e:	d903      	bls.n	8007238 <_svfiprintf_r+0x1a8>
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0c5      	beq.n	80071c0 <_svfiprintf_r+0x130>
 8007234:	9105      	str	r1, [sp, #20]
 8007236:	e7c3      	b.n	80071c0 <_svfiprintf_r+0x130>
 8007238:	fb0c 2101 	mla	r1, ip, r1, r2
 800723c:	4604      	mov	r4, r0
 800723e:	2301      	movs	r3, #1
 8007240:	e7f0      	b.n	8007224 <_svfiprintf_r+0x194>
 8007242:	ab03      	add	r3, sp, #12
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	462a      	mov	r2, r5
 8007248:	4b0f      	ldr	r3, [pc, #60]	; (8007288 <_svfiprintf_r+0x1f8>)
 800724a:	a904      	add	r1, sp, #16
 800724c:	4638      	mov	r0, r7
 800724e:	f7fd ffd7 	bl	8005200 <_printf_float>
 8007252:	1c42      	adds	r2, r0, #1
 8007254:	4606      	mov	r6, r0
 8007256:	d1d6      	bne.n	8007206 <_svfiprintf_r+0x176>
 8007258:	89ab      	ldrh	r3, [r5, #12]
 800725a:	065b      	lsls	r3, r3, #25
 800725c:	f53f af2c 	bmi.w	80070b8 <_svfiprintf_r+0x28>
 8007260:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007262:	b01d      	add	sp, #116	; 0x74
 8007264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007268:	ab03      	add	r3, sp, #12
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	462a      	mov	r2, r5
 800726e:	4b06      	ldr	r3, [pc, #24]	; (8007288 <_svfiprintf_r+0x1f8>)
 8007270:	a904      	add	r1, sp, #16
 8007272:	4638      	mov	r0, r7
 8007274:	f7fe fa68 	bl	8005748 <_printf_i>
 8007278:	e7eb      	b.n	8007252 <_svfiprintf_r+0x1c2>
 800727a:	bf00      	nop
 800727c:	080081a4 	.word	0x080081a4
 8007280:	080081ae 	.word	0x080081ae
 8007284:	08005201 	.word	0x08005201
 8007288:	08006fd9 	.word	0x08006fd9
 800728c:	080081aa 	.word	0x080081aa

08007290 <_sbrk_r>:
 8007290:	b538      	push	{r3, r4, r5, lr}
 8007292:	4d06      	ldr	r5, [pc, #24]	; (80072ac <_sbrk_r+0x1c>)
 8007294:	2300      	movs	r3, #0
 8007296:	4604      	mov	r4, r0
 8007298:	4608      	mov	r0, r1
 800729a:	602b      	str	r3, [r5, #0]
 800729c:	f7fb f83a 	bl	8002314 <_sbrk>
 80072a0:	1c43      	adds	r3, r0, #1
 80072a2:	d102      	bne.n	80072aa <_sbrk_r+0x1a>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	b103      	cbz	r3, 80072aa <_sbrk_r+0x1a>
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	20000364 	.word	0x20000364

080072b0 <__assert_func>:
 80072b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072b2:	4614      	mov	r4, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	4b09      	ldr	r3, [pc, #36]	; (80072dc <__assert_func+0x2c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4605      	mov	r5, r0
 80072bc:	68d8      	ldr	r0, [r3, #12]
 80072be:	b14c      	cbz	r4, 80072d4 <__assert_func+0x24>
 80072c0:	4b07      	ldr	r3, [pc, #28]	; (80072e0 <__assert_func+0x30>)
 80072c2:	9100      	str	r1, [sp, #0]
 80072c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80072c8:	4906      	ldr	r1, [pc, #24]	; (80072e4 <__assert_func+0x34>)
 80072ca:	462b      	mov	r3, r5
 80072cc:	f000 f80e 	bl	80072ec <fiprintf>
 80072d0:	f000 faac 	bl	800782c <abort>
 80072d4:	4b04      	ldr	r3, [pc, #16]	; (80072e8 <__assert_func+0x38>)
 80072d6:	461c      	mov	r4, r3
 80072d8:	e7f3      	b.n	80072c2 <__assert_func+0x12>
 80072da:	bf00      	nop
 80072dc:	20000024 	.word	0x20000024
 80072e0:	080081b5 	.word	0x080081b5
 80072e4:	080081c2 	.word	0x080081c2
 80072e8:	080081f0 	.word	0x080081f0

080072ec <fiprintf>:
 80072ec:	b40e      	push	{r1, r2, r3}
 80072ee:	b503      	push	{r0, r1, lr}
 80072f0:	4601      	mov	r1, r0
 80072f2:	ab03      	add	r3, sp, #12
 80072f4:	4805      	ldr	r0, [pc, #20]	; (800730c <fiprintf+0x20>)
 80072f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80072fa:	6800      	ldr	r0, [r0, #0]
 80072fc:	9301      	str	r3, [sp, #4]
 80072fe:	f000 f897 	bl	8007430 <_vfiprintf_r>
 8007302:	b002      	add	sp, #8
 8007304:	f85d eb04 	ldr.w	lr, [sp], #4
 8007308:	b003      	add	sp, #12
 800730a:	4770      	bx	lr
 800730c:	20000024 	.word	0x20000024

08007310 <__ascii_mbtowc>:
 8007310:	b082      	sub	sp, #8
 8007312:	b901      	cbnz	r1, 8007316 <__ascii_mbtowc+0x6>
 8007314:	a901      	add	r1, sp, #4
 8007316:	b142      	cbz	r2, 800732a <__ascii_mbtowc+0x1a>
 8007318:	b14b      	cbz	r3, 800732e <__ascii_mbtowc+0x1e>
 800731a:	7813      	ldrb	r3, [r2, #0]
 800731c:	600b      	str	r3, [r1, #0]
 800731e:	7812      	ldrb	r2, [r2, #0]
 8007320:	1e10      	subs	r0, r2, #0
 8007322:	bf18      	it	ne
 8007324:	2001      	movne	r0, #1
 8007326:	b002      	add	sp, #8
 8007328:	4770      	bx	lr
 800732a:	4610      	mov	r0, r2
 800732c:	e7fb      	b.n	8007326 <__ascii_mbtowc+0x16>
 800732e:	f06f 0001 	mvn.w	r0, #1
 8007332:	e7f8      	b.n	8007326 <__ascii_mbtowc+0x16>

08007334 <memmove>:
 8007334:	4288      	cmp	r0, r1
 8007336:	b510      	push	{r4, lr}
 8007338:	eb01 0402 	add.w	r4, r1, r2
 800733c:	d902      	bls.n	8007344 <memmove+0x10>
 800733e:	4284      	cmp	r4, r0
 8007340:	4623      	mov	r3, r4
 8007342:	d807      	bhi.n	8007354 <memmove+0x20>
 8007344:	1e43      	subs	r3, r0, #1
 8007346:	42a1      	cmp	r1, r4
 8007348:	d008      	beq.n	800735c <memmove+0x28>
 800734a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800734e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007352:	e7f8      	b.n	8007346 <memmove+0x12>
 8007354:	4402      	add	r2, r0
 8007356:	4601      	mov	r1, r0
 8007358:	428a      	cmp	r2, r1
 800735a:	d100      	bne.n	800735e <memmove+0x2a>
 800735c:	bd10      	pop	{r4, pc}
 800735e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007366:	e7f7      	b.n	8007358 <memmove+0x24>

08007368 <__malloc_lock>:
 8007368:	4801      	ldr	r0, [pc, #4]	; (8007370 <__malloc_lock+0x8>)
 800736a:	f000 bc1f 	b.w	8007bac <__retarget_lock_acquire_recursive>
 800736e:	bf00      	nop
 8007370:	20000368 	.word	0x20000368

08007374 <__malloc_unlock>:
 8007374:	4801      	ldr	r0, [pc, #4]	; (800737c <__malloc_unlock+0x8>)
 8007376:	f000 bc1a 	b.w	8007bae <__retarget_lock_release_recursive>
 800737a:	bf00      	nop
 800737c:	20000368 	.word	0x20000368

08007380 <_realloc_r>:
 8007380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007384:	4680      	mov	r8, r0
 8007386:	4614      	mov	r4, r2
 8007388:	460e      	mov	r6, r1
 800738a:	b921      	cbnz	r1, 8007396 <_realloc_r+0x16>
 800738c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007390:	4611      	mov	r1, r2
 8007392:	f7ff bdad 	b.w	8006ef0 <_malloc_r>
 8007396:	b92a      	cbnz	r2, 80073a4 <_realloc_r+0x24>
 8007398:	f7ff fd3e 	bl	8006e18 <_free_r>
 800739c:	4625      	mov	r5, r4
 800739e:	4628      	mov	r0, r5
 80073a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073a4:	f000 fc6a 	bl	8007c7c <_malloc_usable_size_r>
 80073a8:	4284      	cmp	r4, r0
 80073aa:	4607      	mov	r7, r0
 80073ac:	d802      	bhi.n	80073b4 <_realloc_r+0x34>
 80073ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80073b2:	d812      	bhi.n	80073da <_realloc_r+0x5a>
 80073b4:	4621      	mov	r1, r4
 80073b6:	4640      	mov	r0, r8
 80073b8:	f7ff fd9a 	bl	8006ef0 <_malloc_r>
 80073bc:	4605      	mov	r5, r0
 80073be:	2800      	cmp	r0, #0
 80073c0:	d0ed      	beq.n	800739e <_realloc_r+0x1e>
 80073c2:	42bc      	cmp	r4, r7
 80073c4:	4622      	mov	r2, r4
 80073c6:	4631      	mov	r1, r6
 80073c8:	bf28      	it	cs
 80073ca:	463a      	movcs	r2, r7
 80073cc:	f7fd fe62 	bl	8005094 <memcpy>
 80073d0:	4631      	mov	r1, r6
 80073d2:	4640      	mov	r0, r8
 80073d4:	f7ff fd20 	bl	8006e18 <_free_r>
 80073d8:	e7e1      	b.n	800739e <_realloc_r+0x1e>
 80073da:	4635      	mov	r5, r6
 80073dc:	e7df      	b.n	800739e <_realloc_r+0x1e>

080073de <__sfputc_r>:
 80073de:	6893      	ldr	r3, [r2, #8]
 80073e0:	3b01      	subs	r3, #1
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	b410      	push	{r4}
 80073e6:	6093      	str	r3, [r2, #8]
 80073e8:	da08      	bge.n	80073fc <__sfputc_r+0x1e>
 80073ea:	6994      	ldr	r4, [r2, #24]
 80073ec:	42a3      	cmp	r3, r4
 80073ee:	db01      	blt.n	80073f4 <__sfputc_r+0x16>
 80073f0:	290a      	cmp	r1, #10
 80073f2:	d103      	bne.n	80073fc <__sfputc_r+0x1e>
 80073f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073f8:	f000 b94a 	b.w	8007690 <__swbuf_r>
 80073fc:	6813      	ldr	r3, [r2, #0]
 80073fe:	1c58      	adds	r0, r3, #1
 8007400:	6010      	str	r0, [r2, #0]
 8007402:	7019      	strb	r1, [r3, #0]
 8007404:	4608      	mov	r0, r1
 8007406:	f85d 4b04 	ldr.w	r4, [sp], #4
 800740a:	4770      	bx	lr

0800740c <__sfputs_r>:
 800740c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800740e:	4606      	mov	r6, r0
 8007410:	460f      	mov	r7, r1
 8007412:	4614      	mov	r4, r2
 8007414:	18d5      	adds	r5, r2, r3
 8007416:	42ac      	cmp	r4, r5
 8007418:	d101      	bne.n	800741e <__sfputs_r+0x12>
 800741a:	2000      	movs	r0, #0
 800741c:	e007      	b.n	800742e <__sfputs_r+0x22>
 800741e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007422:	463a      	mov	r2, r7
 8007424:	4630      	mov	r0, r6
 8007426:	f7ff ffda 	bl	80073de <__sfputc_r>
 800742a:	1c43      	adds	r3, r0, #1
 800742c:	d1f3      	bne.n	8007416 <__sfputs_r+0xa>
 800742e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007430 <_vfiprintf_r>:
 8007430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007434:	460d      	mov	r5, r1
 8007436:	b09d      	sub	sp, #116	; 0x74
 8007438:	4614      	mov	r4, r2
 800743a:	4698      	mov	r8, r3
 800743c:	4606      	mov	r6, r0
 800743e:	b118      	cbz	r0, 8007448 <_vfiprintf_r+0x18>
 8007440:	6983      	ldr	r3, [r0, #24]
 8007442:	b90b      	cbnz	r3, 8007448 <_vfiprintf_r+0x18>
 8007444:	f000 fb14 	bl	8007a70 <__sinit>
 8007448:	4b89      	ldr	r3, [pc, #548]	; (8007670 <_vfiprintf_r+0x240>)
 800744a:	429d      	cmp	r5, r3
 800744c:	d11b      	bne.n	8007486 <_vfiprintf_r+0x56>
 800744e:	6875      	ldr	r5, [r6, #4]
 8007450:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007452:	07d9      	lsls	r1, r3, #31
 8007454:	d405      	bmi.n	8007462 <_vfiprintf_r+0x32>
 8007456:	89ab      	ldrh	r3, [r5, #12]
 8007458:	059a      	lsls	r2, r3, #22
 800745a:	d402      	bmi.n	8007462 <_vfiprintf_r+0x32>
 800745c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800745e:	f000 fba5 	bl	8007bac <__retarget_lock_acquire_recursive>
 8007462:	89ab      	ldrh	r3, [r5, #12]
 8007464:	071b      	lsls	r3, r3, #28
 8007466:	d501      	bpl.n	800746c <_vfiprintf_r+0x3c>
 8007468:	692b      	ldr	r3, [r5, #16]
 800746a:	b9eb      	cbnz	r3, 80074a8 <_vfiprintf_r+0x78>
 800746c:	4629      	mov	r1, r5
 800746e:	4630      	mov	r0, r6
 8007470:	f000 f96e 	bl	8007750 <__swsetup_r>
 8007474:	b1c0      	cbz	r0, 80074a8 <_vfiprintf_r+0x78>
 8007476:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007478:	07dc      	lsls	r4, r3, #31
 800747a:	d50e      	bpl.n	800749a <_vfiprintf_r+0x6a>
 800747c:	f04f 30ff 	mov.w	r0, #4294967295
 8007480:	b01d      	add	sp, #116	; 0x74
 8007482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007486:	4b7b      	ldr	r3, [pc, #492]	; (8007674 <_vfiprintf_r+0x244>)
 8007488:	429d      	cmp	r5, r3
 800748a:	d101      	bne.n	8007490 <_vfiprintf_r+0x60>
 800748c:	68b5      	ldr	r5, [r6, #8]
 800748e:	e7df      	b.n	8007450 <_vfiprintf_r+0x20>
 8007490:	4b79      	ldr	r3, [pc, #484]	; (8007678 <_vfiprintf_r+0x248>)
 8007492:	429d      	cmp	r5, r3
 8007494:	bf08      	it	eq
 8007496:	68f5      	ldreq	r5, [r6, #12]
 8007498:	e7da      	b.n	8007450 <_vfiprintf_r+0x20>
 800749a:	89ab      	ldrh	r3, [r5, #12]
 800749c:	0598      	lsls	r0, r3, #22
 800749e:	d4ed      	bmi.n	800747c <_vfiprintf_r+0x4c>
 80074a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074a2:	f000 fb84 	bl	8007bae <__retarget_lock_release_recursive>
 80074a6:	e7e9      	b.n	800747c <_vfiprintf_r+0x4c>
 80074a8:	2300      	movs	r3, #0
 80074aa:	9309      	str	r3, [sp, #36]	; 0x24
 80074ac:	2320      	movs	r3, #32
 80074ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80074b6:	2330      	movs	r3, #48	; 0x30
 80074b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800767c <_vfiprintf_r+0x24c>
 80074bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074c0:	f04f 0901 	mov.w	r9, #1
 80074c4:	4623      	mov	r3, r4
 80074c6:	469a      	mov	sl, r3
 80074c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074cc:	b10a      	cbz	r2, 80074d2 <_vfiprintf_r+0xa2>
 80074ce:	2a25      	cmp	r2, #37	; 0x25
 80074d0:	d1f9      	bne.n	80074c6 <_vfiprintf_r+0x96>
 80074d2:	ebba 0b04 	subs.w	fp, sl, r4
 80074d6:	d00b      	beq.n	80074f0 <_vfiprintf_r+0xc0>
 80074d8:	465b      	mov	r3, fp
 80074da:	4622      	mov	r2, r4
 80074dc:	4629      	mov	r1, r5
 80074de:	4630      	mov	r0, r6
 80074e0:	f7ff ff94 	bl	800740c <__sfputs_r>
 80074e4:	3001      	adds	r0, #1
 80074e6:	f000 80aa 	beq.w	800763e <_vfiprintf_r+0x20e>
 80074ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074ec:	445a      	add	r2, fp
 80074ee:	9209      	str	r2, [sp, #36]	; 0x24
 80074f0:	f89a 3000 	ldrb.w	r3, [sl]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f000 80a2 	beq.w	800763e <_vfiprintf_r+0x20e>
 80074fa:	2300      	movs	r3, #0
 80074fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007500:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007504:	f10a 0a01 	add.w	sl, sl, #1
 8007508:	9304      	str	r3, [sp, #16]
 800750a:	9307      	str	r3, [sp, #28]
 800750c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007510:	931a      	str	r3, [sp, #104]	; 0x68
 8007512:	4654      	mov	r4, sl
 8007514:	2205      	movs	r2, #5
 8007516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800751a:	4858      	ldr	r0, [pc, #352]	; (800767c <_vfiprintf_r+0x24c>)
 800751c:	f7f8 fe70 	bl	8000200 <memchr>
 8007520:	9a04      	ldr	r2, [sp, #16]
 8007522:	b9d8      	cbnz	r0, 800755c <_vfiprintf_r+0x12c>
 8007524:	06d1      	lsls	r1, r2, #27
 8007526:	bf44      	itt	mi
 8007528:	2320      	movmi	r3, #32
 800752a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800752e:	0713      	lsls	r3, r2, #28
 8007530:	bf44      	itt	mi
 8007532:	232b      	movmi	r3, #43	; 0x2b
 8007534:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007538:	f89a 3000 	ldrb.w	r3, [sl]
 800753c:	2b2a      	cmp	r3, #42	; 0x2a
 800753e:	d015      	beq.n	800756c <_vfiprintf_r+0x13c>
 8007540:	9a07      	ldr	r2, [sp, #28]
 8007542:	4654      	mov	r4, sl
 8007544:	2000      	movs	r0, #0
 8007546:	f04f 0c0a 	mov.w	ip, #10
 800754a:	4621      	mov	r1, r4
 800754c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007550:	3b30      	subs	r3, #48	; 0x30
 8007552:	2b09      	cmp	r3, #9
 8007554:	d94e      	bls.n	80075f4 <_vfiprintf_r+0x1c4>
 8007556:	b1b0      	cbz	r0, 8007586 <_vfiprintf_r+0x156>
 8007558:	9207      	str	r2, [sp, #28]
 800755a:	e014      	b.n	8007586 <_vfiprintf_r+0x156>
 800755c:	eba0 0308 	sub.w	r3, r0, r8
 8007560:	fa09 f303 	lsl.w	r3, r9, r3
 8007564:	4313      	orrs	r3, r2
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	46a2      	mov	sl, r4
 800756a:	e7d2      	b.n	8007512 <_vfiprintf_r+0xe2>
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	1d19      	adds	r1, r3, #4
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	9103      	str	r1, [sp, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	bfbb      	ittet	lt
 8007578:	425b      	neglt	r3, r3
 800757a:	f042 0202 	orrlt.w	r2, r2, #2
 800757e:	9307      	strge	r3, [sp, #28]
 8007580:	9307      	strlt	r3, [sp, #28]
 8007582:	bfb8      	it	lt
 8007584:	9204      	strlt	r2, [sp, #16]
 8007586:	7823      	ldrb	r3, [r4, #0]
 8007588:	2b2e      	cmp	r3, #46	; 0x2e
 800758a:	d10c      	bne.n	80075a6 <_vfiprintf_r+0x176>
 800758c:	7863      	ldrb	r3, [r4, #1]
 800758e:	2b2a      	cmp	r3, #42	; 0x2a
 8007590:	d135      	bne.n	80075fe <_vfiprintf_r+0x1ce>
 8007592:	9b03      	ldr	r3, [sp, #12]
 8007594:	1d1a      	adds	r2, r3, #4
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	9203      	str	r2, [sp, #12]
 800759a:	2b00      	cmp	r3, #0
 800759c:	bfb8      	it	lt
 800759e:	f04f 33ff 	movlt.w	r3, #4294967295
 80075a2:	3402      	adds	r4, #2
 80075a4:	9305      	str	r3, [sp, #20]
 80075a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800768c <_vfiprintf_r+0x25c>
 80075aa:	7821      	ldrb	r1, [r4, #0]
 80075ac:	2203      	movs	r2, #3
 80075ae:	4650      	mov	r0, sl
 80075b0:	f7f8 fe26 	bl	8000200 <memchr>
 80075b4:	b140      	cbz	r0, 80075c8 <_vfiprintf_r+0x198>
 80075b6:	2340      	movs	r3, #64	; 0x40
 80075b8:	eba0 000a 	sub.w	r0, r0, sl
 80075bc:	fa03 f000 	lsl.w	r0, r3, r0
 80075c0:	9b04      	ldr	r3, [sp, #16]
 80075c2:	4303      	orrs	r3, r0
 80075c4:	3401      	adds	r4, #1
 80075c6:	9304      	str	r3, [sp, #16]
 80075c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075cc:	482c      	ldr	r0, [pc, #176]	; (8007680 <_vfiprintf_r+0x250>)
 80075ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075d2:	2206      	movs	r2, #6
 80075d4:	f7f8 fe14 	bl	8000200 <memchr>
 80075d8:	2800      	cmp	r0, #0
 80075da:	d03f      	beq.n	800765c <_vfiprintf_r+0x22c>
 80075dc:	4b29      	ldr	r3, [pc, #164]	; (8007684 <_vfiprintf_r+0x254>)
 80075de:	bb1b      	cbnz	r3, 8007628 <_vfiprintf_r+0x1f8>
 80075e0:	9b03      	ldr	r3, [sp, #12]
 80075e2:	3307      	adds	r3, #7
 80075e4:	f023 0307 	bic.w	r3, r3, #7
 80075e8:	3308      	adds	r3, #8
 80075ea:	9303      	str	r3, [sp, #12]
 80075ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ee:	443b      	add	r3, r7
 80075f0:	9309      	str	r3, [sp, #36]	; 0x24
 80075f2:	e767      	b.n	80074c4 <_vfiprintf_r+0x94>
 80075f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80075f8:	460c      	mov	r4, r1
 80075fa:	2001      	movs	r0, #1
 80075fc:	e7a5      	b.n	800754a <_vfiprintf_r+0x11a>
 80075fe:	2300      	movs	r3, #0
 8007600:	3401      	adds	r4, #1
 8007602:	9305      	str	r3, [sp, #20]
 8007604:	4619      	mov	r1, r3
 8007606:	f04f 0c0a 	mov.w	ip, #10
 800760a:	4620      	mov	r0, r4
 800760c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007610:	3a30      	subs	r2, #48	; 0x30
 8007612:	2a09      	cmp	r2, #9
 8007614:	d903      	bls.n	800761e <_vfiprintf_r+0x1ee>
 8007616:	2b00      	cmp	r3, #0
 8007618:	d0c5      	beq.n	80075a6 <_vfiprintf_r+0x176>
 800761a:	9105      	str	r1, [sp, #20]
 800761c:	e7c3      	b.n	80075a6 <_vfiprintf_r+0x176>
 800761e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007622:	4604      	mov	r4, r0
 8007624:	2301      	movs	r3, #1
 8007626:	e7f0      	b.n	800760a <_vfiprintf_r+0x1da>
 8007628:	ab03      	add	r3, sp, #12
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	462a      	mov	r2, r5
 800762e:	4b16      	ldr	r3, [pc, #88]	; (8007688 <_vfiprintf_r+0x258>)
 8007630:	a904      	add	r1, sp, #16
 8007632:	4630      	mov	r0, r6
 8007634:	f7fd fde4 	bl	8005200 <_printf_float>
 8007638:	4607      	mov	r7, r0
 800763a:	1c78      	adds	r0, r7, #1
 800763c:	d1d6      	bne.n	80075ec <_vfiprintf_r+0x1bc>
 800763e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007640:	07d9      	lsls	r1, r3, #31
 8007642:	d405      	bmi.n	8007650 <_vfiprintf_r+0x220>
 8007644:	89ab      	ldrh	r3, [r5, #12]
 8007646:	059a      	lsls	r2, r3, #22
 8007648:	d402      	bmi.n	8007650 <_vfiprintf_r+0x220>
 800764a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800764c:	f000 faaf 	bl	8007bae <__retarget_lock_release_recursive>
 8007650:	89ab      	ldrh	r3, [r5, #12]
 8007652:	065b      	lsls	r3, r3, #25
 8007654:	f53f af12 	bmi.w	800747c <_vfiprintf_r+0x4c>
 8007658:	9809      	ldr	r0, [sp, #36]	; 0x24
 800765a:	e711      	b.n	8007480 <_vfiprintf_r+0x50>
 800765c:	ab03      	add	r3, sp, #12
 800765e:	9300      	str	r3, [sp, #0]
 8007660:	462a      	mov	r2, r5
 8007662:	4b09      	ldr	r3, [pc, #36]	; (8007688 <_vfiprintf_r+0x258>)
 8007664:	a904      	add	r1, sp, #16
 8007666:	4630      	mov	r0, r6
 8007668:	f7fe f86e 	bl	8005748 <_printf_i>
 800766c:	e7e4      	b.n	8007638 <_vfiprintf_r+0x208>
 800766e:	bf00      	nop
 8007670:	0800831c 	.word	0x0800831c
 8007674:	0800833c 	.word	0x0800833c
 8007678:	080082fc 	.word	0x080082fc
 800767c:	080081a4 	.word	0x080081a4
 8007680:	080081ae 	.word	0x080081ae
 8007684:	08005201 	.word	0x08005201
 8007688:	0800740d 	.word	0x0800740d
 800768c:	080081aa 	.word	0x080081aa

08007690 <__swbuf_r>:
 8007690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007692:	460e      	mov	r6, r1
 8007694:	4614      	mov	r4, r2
 8007696:	4605      	mov	r5, r0
 8007698:	b118      	cbz	r0, 80076a2 <__swbuf_r+0x12>
 800769a:	6983      	ldr	r3, [r0, #24]
 800769c:	b90b      	cbnz	r3, 80076a2 <__swbuf_r+0x12>
 800769e:	f000 f9e7 	bl	8007a70 <__sinit>
 80076a2:	4b21      	ldr	r3, [pc, #132]	; (8007728 <__swbuf_r+0x98>)
 80076a4:	429c      	cmp	r4, r3
 80076a6:	d12b      	bne.n	8007700 <__swbuf_r+0x70>
 80076a8:	686c      	ldr	r4, [r5, #4]
 80076aa:	69a3      	ldr	r3, [r4, #24]
 80076ac:	60a3      	str	r3, [r4, #8]
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	071a      	lsls	r2, r3, #28
 80076b2:	d52f      	bpl.n	8007714 <__swbuf_r+0x84>
 80076b4:	6923      	ldr	r3, [r4, #16]
 80076b6:	b36b      	cbz	r3, 8007714 <__swbuf_r+0x84>
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	6820      	ldr	r0, [r4, #0]
 80076bc:	1ac0      	subs	r0, r0, r3
 80076be:	6963      	ldr	r3, [r4, #20]
 80076c0:	b2f6      	uxtb	r6, r6
 80076c2:	4283      	cmp	r3, r0
 80076c4:	4637      	mov	r7, r6
 80076c6:	dc04      	bgt.n	80076d2 <__swbuf_r+0x42>
 80076c8:	4621      	mov	r1, r4
 80076ca:	4628      	mov	r0, r5
 80076cc:	f000 f93c 	bl	8007948 <_fflush_r>
 80076d0:	bb30      	cbnz	r0, 8007720 <__swbuf_r+0x90>
 80076d2:	68a3      	ldr	r3, [r4, #8]
 80076d4:	3b01      	subs	r3, #1
 80076d6:	60a3      	str	r3, [r4, #8]
 80076d8:	6823      	ldr	r3, [r4, #0]
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	6022      	str	r2, [r4, #0]
 80076de:	701e      	strb	r6, [r3, #0]
 80076e0:	6963      	ldr	r3, [r4, #20]
 80076e2:	3001      	adds	r0, #1
 80076e4:	4283      	cmp	r3, r0
 80076e6:	d004      	beq.n	80076f2 <__swbuf_r+0x62>
 80076e8:	89a3      	ldrh	r3, [r4, #12]
 80076ea:	07db      	lsls	r3, r3, #31
 80076ec:	d506      	bpl.n	80076fc <__swbuf_r+0x6c>
 80076ee:	2e0a      	cmp	r6, #10
 80076f0:	d104      	bne.n	80076fc <__swbuf_r+0x6c>
 80076f2:	4621      	mov	r1, r4
 80076f4:	4628      	mov	r0, r5
 80076f6:	f000 f927 	bl	8007948 <_fflush_r>
 80076fa:	b988      	cbnz	r0, 8007720 <__swbuf_r+0x90>
 80076fc:	4638      	mov	r0, r7
 80076fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007700:	4b0a      	ldr	r3, [pc, #40]	; (800772c <__swbuf_r+0x9c>)
 8007702:	429c      	cmp	r4, r3
 8007704:	d101      	bne.n	800770a <__swbuf_r+0x7a>
 8007706:	68ac      	ldr	r4, [r5, #8]
 8007708:	e7cf      	b.n	80076aa <__swbuf_r+0x1a>
 800770a:	4b09      	ldr	r3, [pc, #36]	; (8007730 <__swbuf_r+0xa0>)
 800770c:	429c      	cmp	r4, r3
 800770e:	bf08      	it	eq
 8007710:	68ec      	ldreq	r4, [r5, #12]
 8007712:	e7ca      	b.n	80076aa <__swbuf_r+0x1a>
 8007714:	4621      	mov	r1, r4
 8007716:	4628      	mov	r0, r5
 8007718:	f000 f81a 	bl	8007750 <__swsetup_r>
 800771c:	2800      	cmp	r0, #0
 800771e:	d0cb      	beq.n	80076b8 <__swbuf_r+0x28>
 8007720:	f04f 37ff 	mov.w	r7, #4294967295
 8007724:	e7ea      	b.n	80076fc <__swbuf_r+0x6c>
 8007726:	bf00      	nop
 8007728:	0800831c 	.word	0x0800831c
 800772c:	0800833c 	.word	0x0800833c
 8007730:	080082fc 	.word	0x080082fc

08007734 <__ascii_wctomb>:
 8007734:	b149      	cbz	r1, 800774a <__ascii_wctomb+0x16>
 8007736:	2aff      	cmp	r2, #255	; 0xff
 8007738:	bf85      	ittet	hi
 800773a:	238a      	movhi	r3, #138	; 0x8a
 800773c:	6003      	strhi	r3, [r0, #0]
 800773e:	700a      	strbls	r2, [r1, #0]
 8007740:	f04f 30ff 	movhi.w	r0, #4294967295
 8007744:	bf98      	it	ls
 8007746:	2001      	movls	r0, #1
 8007748:	4770      	bx	lr
 800774a:	4608      	mov	r0, r1
 800774c:	4770      	bx	lr
	...

08007750 <__swsetup_r>:
 8007750:	4b32      	ldr	r3, [pc, #200]	; (800781c <__swsetup_r+0xcc>)
 8007752:	b570      	push	{r4, r5, r6, lr}
 8007754:	681d      	ldr	r5, [r3, #0]
 8007756:	4606      	mov	r6, r0
 8007758:	460c      	mov	r4, r1
 800775a:	b125      	cbz	r5, 8007766 <__swsetup_r+0x16>
 800775c:	69ab      	ldr	r3, [r5, #24]
 800775e:	b913      	cbnz	r3, 8007766 <__swsetup_r+0x16>
 8007760:	4628      	mov	r0, r5
 8007762:	f000 f985 	bl	8007a70 <__sinit>
 8007766:	4b2e      	ldr	r3, [pc, #184]	; (8007820 <__swsetup_r+0xd0>)
 8007768:	429c      	cmp	r4, r3
 800776a:	d10f      	bne.n	800778c <__swsetup_r+0x3c>
 800776c:	686c      	ldr	r4, [r5, #4]
 800776e:	89a3      	ldrh	r3, [r4, #12]
 8007770:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007774:	0719      	lsls	r1, r3, #28
 8007776:	d42c      	bmi.n	80077d2 <__swsetup_r+0x82>
 8007778:	06dd      	lsls	r5, r3, #27
 800777a:	d411      	bmi.n	80077a0 <__swsetup_r+0x50>
 800777c:	2309      	movs	r3, #9
 800777e:	6033      	str	r3, [r6, #0]
 8007780:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007784:	81a3      	strh	r3, [r4, #12]
 8007786:	f04f 30ff 	mov.w	r0, #4294967295
 800778a:	e03e      	b.n	800780a <__swsetup_r+0xba>
 800778c:	4b25      	ldr	r3, [pc, #148]	; (8007824 <__swsetup_r+0xd4>)
 800778e:	429c      	cmp	r4, r3
 8007790:	d101      	bne.n	8007796 <__swsetup_r+0x46>
 8007792:	68ac      	ldr	r4, [r5, #8]
 8007794:	e7eb      	b.n	800776e <__swsetup_r+0x1e>
 8007796:	4b24      	ldr	r3, [pc, #144]	; (8007828 <__swsetup_r+0xd8>)
 8007798:	429c      	cmp	r4, r3
 800779a:	bf08      	it	eq
 800779c:	68ec      	ldreq	r4, [r5, #12]
 800779e:	e7e6      	b.n	800776e <__swsetup_r+0x1e>
 80077a0:	0758      	lsls	r0, r3, #29
 80077a2:	d512      	bpl.n	80077ca <__swsetup_r+0x7a>
 80077a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077a6:	b141      	cbz	r1, 80077ba <__swsetup_r+0x6a>
 80077a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077ac:	4299      	cmp	r1, r3
 80077ae:	d002      	beq.n	80077b6 <__swsetup_r+0x66>
 80077b0:	4630      	mov	r0, r6
 80077b2:	f7ff fb31 	bl	8006e18 <_free_r>
 80077b6:	2300      	movs	r3, #0
 80077b8:	6363      	str	r3, [r4, #52]	; 0x34
 80077ba:	89a3      	ldrh	r3, [r4, #12]
 80077bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80077c0:	81a3      	strh	r3, [r4, #12]
 80077c2:	2300      	movs	r3, #0
 80077c4:	6063      	str	r3, [r4, #4]
 80077c6:	6923      	ldr	r3, [r4, #16]
 80077c8:	6023      	str	r3, [r4, #0]
 80077ca:	89a3      	ldrh	r3, [r4, #12]
 80077cc:	f043 0308 	orr.w	r3, r3, #8
 80077d0:	81a3      	strh	r3, [r4, #12]
 80077d2:	6923      	ldr	r3, [r4, #16]
 80077d4:	b94b      	cbnz	r3, 80077ea <__swsetup_r+0x9a>
 80077d6:	89a3      	ldrh	r3, [r4, #12]
 80077d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80077dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077e0:	d003      	beq.n	80077ea <__swsetup_r+0x9a>
 80077e2:	4621      	mov	r1, r4
 80077e4:	4630      	mov	r0, r6
 80077e6:	f000 fa09 	bl	8007bfc <__smakebuf_r>
 80077ea:	89a0      	ldrh	r0, [r4, #12]
 80077ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80077f0:	f010 0301 	ands.w	r3, r0, #1
 80077f4:	d00a      	beq.n	800780c <__swsetup_r+0xbc>
 80077f6:	2300      	movs	r3, #0
 80077f8:	60a3      	str	r3, [r4, #8]
 80077fa:	6963      	ldr	r3, [r4, #20]
 80077fc:	425b      	negs	r3, r3
 80077fe:	61a3      	str	r3, [r4, #24]
 8007800:	6923      	ldr	r3, [r4, #16]
 8007802:	b943      	cbnz	r3, 8007816 <__swsetup_r+0xc6>
 8007804:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007808:	d1ba      	bne.n	8007780 <__swsetup_r+0x30>
 800780a:	bd70      	pop	{r4, r5, r6, pc}
 800780c:	0781      	lsls	r1, r0, #30
 800780e:	bf58      	it	pl
 8007810:	6963      	ldrpl	r3, [r4, #20]
 8007812:	60a3      	str	r3, [r4, #8]
 8007814:	e7f4      	b.n	8007800 <__swsetup_r+0xb0>
 8007816:	2000      	movs	r0, #0
 8007818:	e7f7      	b.n	800780a <__swsetup_r+0xba>
 800781a:	bf00      	nop
 800781c:	20000024 	.word	0x20000024
 8007820:	0800831c 	.word	0x0800831c
 8007824:	0800833c 	.word	0x0800833c
 8007828:	080082fc 	.word	0x080082fc

0800782c <abort>:
 800782c:	b508      	push	{r3, lr}
 800782e:	2006      	movs	r0, #6
 8007830:	f000 fa54 	bl	8007cdc <raise>
 8007834:	2001      	movs	r0, #1
 8007836:	f7fa fcf5 	bl	8002224 <_exit>
	...

0800783c <__sflush_r>:
 800783c:	898a      	ldrh	r2, [r1, #12]
 800783e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007842:	4605      	mov	r5, r0
 8007844:	0710      	lsls	r0, r2, #28
 8007846:	460c      	mov	r4, r1
 8007848:	d458      	bmi.n	80078fc <__sflush_r+0xc0>
 800784a:	684b      	ldr	r3, [r1, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	dc05      	bgt.n	800785c <__sflush_r+0x20>
 8007850:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007852:	2b00      	cmp	r3, #0
 8007854:	dc02      	bgt.n	800785c <__sflush_r+0x20>
 8007856:	2000      	movs	r0, #0
 8007858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800785c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800785e:	2e00      	cmp	r6, #0
 8007860:	d0f9      	beq.n	8007856 <__sflush_r+0x1a>
 8007862:	2300      	movs	r3, #0
 8007864:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007868:	682f      	ldr	r7, [r5, #0]
 800786a:	602b      	str	r3, [r5, #0]
 800786c:	d032      	beq.n	80078d4 <__sflush_r+0x98>
 800786e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007870:	89a3      	ldrh	r3, [r4, #12]
 8007872:	075a      	lsls	r2, r3, #29
 8007874:	d505      	bpl.n	8007882 <__sflush_r+0x46>
 8007876:	6863      	ldr	r3, [r4, #4]
 8007878:	1ac0      	subs	r0, r0, r3
 800787a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800787c:	b10b      	cbz	r3, 8007882 <__sflush_r+0x46>
 800787e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007880:	1ac0      	subs	r0, r0, r3
 8007882:	2300      	movs	r3, #0
 8007884:	4602      	mov	r2, r0
 8007886:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007888:	6a21      	ldr	r1, [r4, #32]
 800788a:	4628      	mov	r0, r5
 800788c:	47b0      	blx	r6
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	89a3      	ldrh	r3, [r4, #12]
 8007892:	d106      	bne.n	80078a2 <__sflush_r+0x66>
 8007894:	6829      	ldr	r1, [r5, #0]
 8007896:	291d      	cmp	r1, #29
 8007898:	d82c      	bhi.n	80078f4 <__sflush_r+0xb8>
 800789a:	4a2a      	ldr	r2, [pc, #168]	; (8007944 <__sflush_r+0x108>)
 800789c:	40ca      	lsrs	r2, r1
 800789e:	07d6      	lsls	r6, r2, #31
 80078a0:	d528      	bpl.n	80078f4 <__sflush_r+0xb8>
 80078a2:	2200      	movs	r2, #0
 80078a4:	6062      	str	r2, [r4, #4]
 80078a6:	04d9      	lsls	r1, r3, #19
 80078a8:	6922      	ldr	r2, [r4, #16]
 80078aa:	6022      	str	r2, [r4, #0]
 80078ac:	d504      	bpl.n	80078b8 <__sflush_r+0x7c>
 80078ae:	1c42      	adds	r2, r0, #1
 80078b0:	d101      	bne.n	80078b6 <__sflush_r+0x7a>
 80078b2:	682b      	ldr	r3, [r5, #0]
 80078b4:	b903      	cbnz	r3, 80078b8 <__sflush_r+0x7c>
 80078b6:	6560      	str	r0, [r4, #84]	; 0x54
 80078b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078ba:	602f      	str	r7, [r5, #0]
 80078bc:	2900      	cmp	r1, #0
 80078be:	d0ca      	beq.n	8007856 <__sflush_r+0x1a>
 80078c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078c4:	4299      	cmp	r1, r3
 80078c6:	d002      	beq.n	80078ce <__sflush_r+0x92>
 80078c8:	4628      	mov	r0, r5
 80078ca:	f7ff faa5 	bl	8006e18 <_free_r>
 80078ce:	2000      	movs	r0, #0
 80078d0:	6360      	str	r0, [r4, #52]	; 0x34
 80078d2:	e7c1      	b.n	8007858 <__sflush_r+0x1c>
 80078d4:	6a21      	ldr	r1, [r4, #32]
 80078d6:	2301      	movs	r3, #1
 80078d8:	4628      	mov	r0, r5
 80078da:	47b0      	blx	r6
 80078dc:	1c41      	adds	r1, r0, #1
 80078de:	d1c7      	bne.n	8007870 <__sflush_r+0x34>
 80078e0:	682b      	ldr	r3, [r5, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d0c4      	beq.n	8007870 <__sflush_r+0x34>
 80078e6:	2b1d      	cmp	r3, #29
 80078e8:	d001      	beq.n	80078ee <__sflush_r+0xb2>
 80078ea:	2b16      	cmp	r3, #22
 80078ec:	d101      	bne.n	80078f2 <__sflush_r+0xb6>
 80078ee:	602f      	str	r7, [r5, #0]
 80078f0:	e7b1      	b.n	8007856 <__sflush_r+0x1a>
 80078f2:	89a3      	ldrh	r3, [r4, #12]
 80078f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078f8:	81a3      	strh	r3, [r4, #12]
 80078fa:	e7ad      	b.n	8007858 <__sflush_r+0x1c>
 80078fc:	690f      	ldr	r7, [r1, #16]
 80078fe:	2f00      	cmp	r7, #0
 8007900:	d0a9      	beq.n	8007856 <__sflush_r+0x1a>
 8007902:	0793      	lsls	r3, r2, #30
 8007904:	680e      	ldr	r6, [r1, #0]
 8007906:	bf08      	it	eq
 8007908:	694b      	ldreq	r3, [r1, #20]
 800790a:	600f      	str	r7, [r1, #0]
 800790c:	bf18      	it	ne
 800790e:	2300      	movne	r3, #0
 8007910:	eba6 0807 	sub.w	r8, r6, r7
 8007914:	608b      	str	r3, [r1, #8]
 8007916:	f1b8 0f00 	cmp.w	r8, #0
 800791a:	dd9c      	ble.n	8007856 <__sflush_r+0x1a>
 800791c:	6a21      	ldr	r1, [r4, #32]
 800791e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007920:	4643      	mov	r3, r8
 8007922:	463a      	mov	r2, r7
 8007924:	4628      	mov	r0, r5
 8007926:	47b0      	blx	r6
 8007928:	2800      	cmp	r0, #0
 800792a:	dc06      	bgt.n	800793a <__sflush_r+0xfe>
 800792c:	89a3      	ldrh	r3, [r4, #12]
 800792e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	f04f 30ff 	mov.w	r0, #4294967295
 8007938:	e78e      	b.n	8007858 <__sflush_r+0x1c>
 800793a:	4407      	add	r7, r0
 800793c:	eba8 0800 	sub.w	r8, r8, r0
 8007940:	e7e9      	b.n	8007916 <__sflush_r+0xda>
 8007942:	bf00      	nop
 8007944:	20400001 	.word	0x20400001

08007948 <_fflush_r>:
 8007948:	b538      	push	{r3, r4, r5, lr}
 800794a:	690b      	ldr	r3, [r1, #16]
 800794c:	4605      	mov	r5, r0
 800794e:	460c      	mov	r4, r1
 8007950:	b913      	cbnz	r3, 8007958 <_fflush_r+0x10>
 8007952:	2500      	movs	r5, #0
 8007954:	4628      	mov	r0, r5
 8007956:	bd38      	pop	{r3, r4, r5, pc}
 8007958:	b118      	cbz	r0, 8007962 <_fflush_r+0x1a>
 800795a:	6983      	ldr	r3, [r0, #24]
 800795c:	b90b      	cbnz	r3, 8007962 <_fflush_r+0x1a>
 800795e:	f000 f887 	bl	8007a70 <__sinit>
 8007962:	4b14      	ldr	r3, [pc, #80]	; (80079b4 <_fflush_r+0x6c>)
 8007964:	429c      	cmp	r4, r3
 8007966:	d11b      	bne.n	80079a0 <_fflush_r+0x58>
 8007968:	686c      	ldr	r4, [r5, #4]
 800796a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d0ef      	beq.n	8007952 <_fflush_r+0xa>
 8007972:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007974:	07d0      	lsls	r0, r2, #31
 8007976:	d404      	bmi.n	8007982 <_fflush_r+0x3a>
 8007978:	0599      	lsls	r1, r3, #22
 800797a:	d402      	bmi.n	8007982 <_fflush_r+0x3a>
 800797c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800797e:	f000 f915 	bl	8007bac <__retarget_lock_acquire_recursive>
 8007982:	4628      	mov	r0, r5
 8007984:	4621      	mov	r1, r4
 8007986:	f7ff ff59 	bl	800783c <__sflush_r>
 800798a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800798c:	07da      	lsls	r2, r3, #31
 800798e:	4605      	mov	r5, r0
 8007990:	d4e0      	bmi.n	8007954 <_fflush_r+0xc>
 8007992:	89a3      	ldrh	r3, [r4, #12]
 8007994:	059b      	lsls	r3, r3, #22
 8007996:	d4dd      	bmi.n	8007954 <_fflush_r+0xc>
 8007998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800799a:	f000 f908 	bl	8007bae <__retarget_lock_release_recursive>
 800799e:	e7d9      	b.n	8007954 <_fflush_r+0xc>
 80079a0:	4b05      	ldr	r3, [pc, #20]	; (80079b8 <_fflush_r+0x70>)
 80079a2:	429c      	cmp	r4, r3
 80079a4:	d101      	bne.n	80079aa <_fflush_r+0x62>
 80079a6:	68ac      	ldr	r4, [r5, #8]
 80079a8:	e7df      	b.n	800796a <_fflush_r+0x22>
 80079aa:	4b04      	ldr	r3, [pc, #16]	; (80079bc <_fflush_r+0x74>)
 80079ac:	429c      	cmp	r4, r3
 80079ae:	bf08      	it	eq
 80079b0:	68ec      	ldreq	r4, [r5, #12]
 80079b2:	e7da      	b.n	800796a <_fflush_r+0x22>
 80079b4:	0800831c 	.word	0x0800831c
 80079b8:	0800833c 	.word	0x0800833c
 80079bc:	080082fc 	.word	0x080082fc

080079c0 <std>:
 80079c0:	2300      	movs	r3, #0
 80079c2:	b510      	push	{r4, lr}
 80079c4:	4604      	mov	r4, r0
 80079c6:	e9c0 3300 	strd	r3, r3, [r0]
 80079ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079ce:	6083      	str	r3, [r0, #8]
 80079d0:	8181      	strh	r1, [r0, #12]
 80079d2:	6643      	str	r3, [r0, #100]	; 0x64
 80079d4:	81c2      	strh	r2, [r0, #14]
 80079d6:	6183      	str	r3, [r0, #24]
 80079d8:	4619      	mov	r1, r3
 80079da:	2208      	movs	r2, #8
 80079dc:	305c      	adds	r0, #92	; 0x5c
 80079de:	f7fd fb67 	bl	80050b0 <memset>
 80079e2:	4b05      	ldr	r3, [pc, #20]	; (80079f8 <std+0x38>)
 80079e4:	6263      	str	r3, [r4, #36]	; 0x24
 80079e6:	4b05      	ldr	r3, [pc, #20]	; (80079fc <std+0x3c>)
 80079e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80079ea:	4b05      	ldr	r3, [pc, #20]	; (8007a00 <std+0x40>)
 80079ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80079ee:	4b05      	ldr	r3, [pc, #20]	; (8007a04 <std+0x44>)
 80079f0:	6224      	str	r4, [r4, #32]
 80079f2:	6323      	str	r3, [r4, #48]	; 0x30
 80079f4:	bd10      	pop	{r4, pc}
 80079f6:	bf00      	nop
 80079f8:	08007d15 	.word	0x08007d15
 80079fc:	08007d37 	.word	0x08007d37
 8007a00:	08007d6f 	.word	0x08007d6f
 8007a04:	08007d93 	.word	0x08007d93

08007a08 <_cleanup_r>:
 8007a08:	4901      	ldr	r1, [pc, #4]	; (8007a10 <_cleanup_r+0x8>)
 8007a0a:	f000 b8af 	b.w	8007b6c <_fwalk_reent>
 8007a0e:	bf00      	nop
 8007a10:	08007949 	.word	0x08007949

08007a14 <__sfmoreglue>:
 8007a14:	b570      	push	{r4, r5, r6, lr}
 8007a16:	2268      	movs	r2, #104	; 0x68
 8007a18:	1e4d      	subs	r5, r1, #1
 8007a1a:	4355      	muls	r5, r2
 8007a1c:	460e      	mov	r6, r1
 8007a1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007a22:	f7ff fa65 	bl	8006ef0 <_malloc_r>
 8007a26:	4604      	mov	r4, r0
 8007a28:	b140      	cbz	r0, 8007a3c <__sfmoreglue+0x28>
 8007a2a:	2100      	movs	r1, #0
 8007a2c:	e9c0 1600 	strd	r1, r6, [r0]
 8007a30:	300c      	adds	r0, #12
 8007a32:	60a0      	str	r0, [r4, #8]
 8007a34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007a38:	f7fd fb3a 	bl	80050b0 <memset>
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	bd70      	pop	{r4, r5, r6, pc}

08007a40 <__sfp_lock_acquire>:
 8007a40:	4801      	ldr	r0, [pc, #4]	; (8007a48 <__sfp_lock_acquire+0x8>)
 8007a42:	f000 b8b3 	b.w	8007bac <__retarget_lock_acquire_recursive>
 8007a46:	bf00      	nop
 8007a48:	20000369 	.word	0x20000369

08007a4c <__sfp_lock_release>:
 8007a4c:	4801      	ldr	r0, [pc, #4]	; (8007a54 <__sfp_lock_release+0x8>)
 8007a4e:	f000 b8ae 	b.w	8007bae <__retarget_lock_release_recursive>
 8007a52:	bf00      	nop
 8007a54:	20000369 	.word	0x20000369

08007a58 <__sinit_lock_acquire>:
 8007a58:	4801      	ldr	r0, [pc, #4]	; (8007a60 <__sinit_lock_acquire+0x8>)
 8007a5a:	f000 b8a7 	b.w	8007bac <__retarget_lock_acquire_recursive>
 8007a5e:	bf00      	nop
 8007a60:	2000036a 	.word	0x2000036a

08007a64 <__sinit_lock_release>:
 8007a64:	4801      	ldr	r0, [pc, #4]	; (8007a6c <__sinit_lock_release+0x8>)
 8007a66:	f000 b8a2 	b.w	8007bae <__retarget_lock_release_recursive>
 8007a6a:	bf00      	nop
 8007a6c:	2000036a 	.word	0x2000036a

08007a70 <__sinit>:
 8007a70:	b510      	push	{r4, lr}
 8007a72:	4604      	mov	r4, r0
 8007a74:	f7ff fff0 	bl	8007a58 <__sinit_lock_acquire>
 8007a78:	69a3      	ldr	r3, [r4, #24]
 8007a7a:	b11b      	cbz	r3, 8007a84 <__sinit+0x14>
 8007a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a80:	f7ff bff0 	b.w	8007a64 <__sinit_lock_release>
 8007a84:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007a88:	6523      	str	r3, [r4, #80]	; 0x50
 8007a8a:	4b13      	ldr	r3, [pc, #76]	; (8007ad8 <__sinit+0x68>)
 8007a8c:	4a13      	ldr	r2, [pc, #76]	; (8007adc <__sinit+0x6c>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	62a2      	str	r2, [r4, #40]	; 0x28
 8007a92:	42a3      	cmp	r3, r4
 8007a94:	bf04      	itt	eq
 8007a96:	2301      	moveq	r3, #1
 8007a98:	61a3      	streq	r3, [r4, #24]
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f000 f820 	bl	8007ae0 <__sfp>
 8007aa0:	6060      	str	r0, [r4, #4]
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f000 f81c 	bl	8007ae0 <__sfp>
 8007aa8:	60a0      	str	r0, [r4, #8]
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f000 f818 	bl	8007ae0 <__sfp>
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	60e0      	str	r0, [r4, #12]
 8007ab4:	2104      	movs	r1, #4
 8007ab6:	6860      	ldr	r0, [r4, #4]
 8007ab8:	f7ff ff82 	bl	80079c0 <std>
 8007abc:	68a0      	ldr	r0, [r4, #8]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	2109      	movs	r1, #9
 8007ac2:	f7ff ff7d 	bl	80079c0 <std>
 8007ac6:	68e0      	ldr	r0, [r4, #12]
 8007ac8:	2202      	movs	r2, #2
 8007aca:	2112      	movs	r1, #18
 8007acc:	f7ff ff78 	bl	80079c0 <std>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	61a3      	str	r3, [r4, #24]
 8007ad4:	e7d2      	b.n	8007a7c <__sinit+0xc>
 8007ad6:	bf00      	nop
 8007ad8:	08007f80 	.word	0x08007f80
 8007adc:	08007a09 	.word	0x08007a09

08007ae0 <__sfp>:
 8007ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae2:	4607      	mov	r7, r0
 8007ae4:	f7ff ffac 	bl	8007a40 <__sfp_lock_acquire>
 8007ae8:	4b1e      	ldr	r3, [pc, #120]	; (8007b64 <__sfp+0x84>)
 8007aea:	681e      	ldr	r6, [r3, #0]
 8007aec:	69b3      	ldr	r3, [r6, #24]
 8007aee:	b913      	cbnz	r3, 8007af6 <__sfp+0x16>
 8007af0:	4630      	mov	r0, r6
 8007af2:	f7ff ffbd 	bl	8007a70 <__sinit>
 8007af6:	3648      	adds	r6, #72	; 0x48
 8007af8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007afc:	3b01      	subs	r3, #1
 8007afe:	d503      	bpl.n	8007b08 <__sfp+0x28>
 8007b00:	6833      	ldr	r3, [r6, #0]
 8007b02:	b30b      	cbz	r3, 8007b48 <__sfp+0x68>
 8007b04:	6836      	ldr	r6, [r6, #0]
 8007b06:	e7f7      	b.n	8007af8 <__sfp+0x18>
 8007b08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007b0c:	b9d5      	cbnz	r5, 8007b44 <__sfp+0x64>
 8007b0e:	4b16      	ldr	r3, [pc, #88]	; (8007b68 <__sfp+0x88>)
 8007b10:	60e3      	str	r3, [r4, #12]
 8007b12:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007b16:	6665      	str	r5, [r4, #100]	; 0x64
 8007b18:	f000 f847 	bl	8007baa <__retarget_lock_init_recursive>
 8007b1c:	f7ff ff96 	bl	8007a4c <__sfp_lock_release>
 8007b20:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007b24:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007b28:	6025      	str	r5, [r4, #0]
 8007b2a:	61a5      	str	r5, [r4, #24]
 8007b2c:	2208      	movs	r2, #8
 8007b2e:	4629      	mov	r1, r5
 8007b30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007b34:	f7fd fabc 	bl	80050b0 <memset>
 8007b38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007b3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007b40:	4620      	mov	r0, r4
 8007b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b44:	3468      	adds	r4, #104	; 0x68
 8007b46:	e7d9      	b.n	8007afc <__sfp+0x1c>
 8007b48:	2104      	movs	r1, #4
 8007b4a:	4638      	mov	r0, r7
 8007b4c:	f7ff ff62 	bl	8007a14 <__sfmoreglue>
 8007b50:	4604      	mov	r4, r0
 8007b52:	6030      	str	r0, [r6, #0]
 8007b54:	2800      	cmp	r0, #0
 8007b56:	d1d5      	bne.n	8007b04 <__sfp+0x24>
 8007b58:	f7ff ff78 	bl	8007a4c <__sfp_lock_release>
 8007b5c:	230c      	movs	r3, #12
 8007b5e:	603b      	str	r3, [r7, #0]
 8007b60:	e7ee      	b.n	8007b40 <__sfp+0x60>
 8007b62:	bf00      	nop
 8007b64:	08007f80 	.word	0x08007f80
 8007b68:	ffff0001 	.word	0xffff0001

08007b6c <_fwalk_reent>:
 8007b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b70:	4606      	mov	r6, r0
 8007b72:	4688      	mov	r8, r1
 8007b74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007b78:	2700      	movs	r7, #0
 8007b7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b7e:	f1b9 0901 	subs.w	r9, r9, #1
 8007b82:	d505      	bpl.n	8007b90 <_fwalk_reent+0x24>
 8007b84:	6824      	ldr	r4, [r4, #0]
 8007b86:	2c00      	cmp	r4, #0
 8007b88:	d1f7      	bne.n	8007b7a <_fwalk_reent+0xe>
 8007b8a:	4638      	mov	r0, r7
 8007b8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b90:	89ab      	ldrh	r3, [r5, #12]
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d907      	bls.n	8007ba6 <_fwalk_reent+0x3a>
 8007b96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	d003      	beq.n	8007ba6 <_fwalk_reent+0x3a>
 8007b9e:	4629      	mov	r1, r5
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	47c0      	blx	r8
 8007ba4:	4307      	orrs	r7, r0
 8007ba6:	3568      	adds	r5, #104	; 0x68
 8007ba8:	e7e9      	b.n	8007b7e <_fwalk_reent+0x12>

08007baa <__retarget_lock_init_recursive>:
 8007baa:	4770      	bx	lr

08007bac <__retarget_lock_acquire_recursive>:
 8007bac:	4770      	bx	lr

08007bae <__retarget_lock_release_recursive>:
 8007bae:	4770      	bx	lr

08007bb0 <__swhatbuf_r>:
 8007bb0:	b570      	push	{r4, r5, r6, lr}
 8007bb2:	460e      	mov	r6, r1
 8007bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb8:	2900      	cmp	r1, #0
 8007bba:	b096      	sub	sp, #88	; 0x58
 8007bbc:	4614      	mov	r4, r2
 8007bbe:	461d      	mov	r5, r3
 8007bc0:	da08      	bge.n	8007bd4 <__swhatbuf_r+0x24>
 8007bc2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	602a      	str	r2, [r5, #0]
 8007bca:	061a      	lsls	r2, r3, #24
 8007bcc:	d410      	bmi.n	8007bf0 <__swhatbuf_r+0x40>
 8007bce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bd2:	e00e      	b.n	8007bf2 <__swhatbuf_r+0x42>
 8007bd4:	466a      	mov	r2, sp
 8007bd6:	f000 f903 	bl	8007de0 <_fstat_r>
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	dbf1      	blt.n	8007bc2 <__swhatbuf_r+0x12>
 8007bde:	9a01      	ldr	r2, [sp, #4]
 8007be0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007be4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007be8:	425a      	negs	r2, r3
 8007bea:	415a      	adcs	r2, r3
 8007bec:	602a      	str	r2, [r5, #0]
 8007bee:	e7ee      	b.n	8007bce <__swhatbuf_r+0x1e>
 8007bf0:	2340      	movs	r3, #64	; 0x40
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	6023      	str	r3, [r4, #0]
 8007bf6:	b016      	add	sp, #88	; 0x58
 8007bf8:	bd70      	pop	{r4, r5, r6, pc}
	...

08007bfc <__smakebuf_r>:
 8007bfc:	898b      	ldrh	r3, [r1, #12]
 8007bfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c00:	079d      	lsls	r5, r3, #30
 8007c02:	4606      	mov	r6, r0
 8007c04:	460c      	mov	r4, r1
 8007c06:	d507      	bpl.n	8007c18 <__smakebuf_r+0x1c>
 8007c08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007c0c:	6023      	str	r3, [r4, #0]
 8007c0e:	6123      	str	r3, [r4, #16]
 8007c10:	2301      	movs	r3, #1
 8007c12:	6163      	str	r3, [r4, #20]
 8007c14:	b002      	add	sp, #8
 8007c16:	bd70      	pop	{r4, r5, r6, pc}
 8007c18:	ab01      	add	r3, sp, #4
 8007c1a:	466a      	mov	r2, sp
 8007c1c:	f7ff ffc8 	bl	8007bb0 <__swhatbuf_r>
 8007c20:	9900      	ldr	r1, [sp, #0]
 8007c22:	4605      	mov	r5, r0
 8007c24:	4630      	mov	r0, r6
 8007c26:	f7ff f963 	bl	8006ef0 <_malloc_r>
 8007c2a:	b948      	cbnz	r0, 8007c40 <__smakebuf_r+0x44>
 8007c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c30:	059a      	lsls	r2, r3, #22
 8007c32:	d4ef      	bmi.n	8007c14 <__smakebuf_r+0x18>
 8007c34:	f023 0303 	bic.w	r3, r3, #3
 8007c38:	f043 0302 	orr.w	r3, r3, #2
 8007c3c:	81a3      	strh	r3, [r4, #12]
 8007c3e:	e7e3      	b.n	8007c08 <__smakebuf_r+0xc>
 8007c40:	4b0d      	ldr	r3, [pc, #52]	; (8007c78 <__smakebuf_r+0x7c>)
 8007c42:	62b3      	str	r3, [r6, #40]	; 0x28
 8007c44:	89a3      	ldrh	r3, [r4, #12]
 8007c46:	6020      	str	r0, [r4, #0]
 8007c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c4c:	81a3      	strh	r3, [r4, #12]
 8007c4e:	9b00      	ldr	r3, [sp, #0]
 8007c50:	6163      	str	r3, [r4, #20]
 8007c52:	9b01      	ldr	r3, [sp, #4]
 8007c54:	6120      	str	r0, [r4, #16]
 8007c56:	b15b      	cbz	r3, 8007c70 <__smakebuf_r+0x74>
 8007c58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	f000 f8d1 	bl	8007e04 <_isatty_r>
 8007c62:	b128      	cbz	r0, 8007c70 <__smakebuf_r+0x74>
 8007c64:	89a3      	ldrh	r3, [r4, #12]
 8007c66:	f023 0303 	bic.w	r3, r3, #3
 8007c6a:	f043 0301 	orr.w	r3, r3, #1
 8007c6e:	81a3      	strh	r3, [r4, #12]
 8007c70:	89a0      	ldrh	r0, [r4, #12]
 8007c72:	4305      	orrs	r5, r0
 8007c74:	81a5      	strh	r5, [r4, #12]
 8007c76:	e7cd      	b.n	8007c14 <__smakebuf_r+0x18>
 8007c78:	08007a09 	.word	0x08007a09

08007c7c <_malloc_usable_size_r>:
 8007c7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c80:	1f18      	subs	r0, r3, #4
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	bfbc      	itt	lt
 8007c86:	580b      	ldrlt	r3, [r1, r0]
 8007c88:	18c0      	addlt	r0, r0, r3
 8007c8a:	4770      	bx	lr

08007c8c <_raise_r>:
 8007c8c:	291f      	cmp	r1, #31
 8007c8e:	b538      	push	{r3, r4, r5, lr}
 8007c90:	4604      	mov	r4, r0
 8007c92:	460d      	mov	r5, r1
 8007c94:	d904      	bls.n	8007ca0 <_raise_r+0x14>
 8007c96:	2316      	movs	r3, #22
 8007c98:	6003      	str	r3, [r0, #0]
 8007c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ca0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007ca2:	b112      	cbz	r2, 8007caa <_raise_r+0x1e>
 8007ca4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ca8:	b94b      	cbnz	r3, 8007cbe <_raise_r+0x32>
 8007caa:	4620      	mov	r0, r4
 8007cac:	f000 f830 	bl	8007d10 <_getpid_r>
 8007cb0:	462a      	mov	r2, r5
 8007cb2:	4601      	mov	r1, r0
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cba:	f000 b817 	b.w	8007cec <_kill_r>
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d00a      	beq.n	8007cd8 <_raise_r+0x4c>
 8007cc2:	1c59      	adds	r1, r3, #1
 8007cc4:	d103      	bne.n	8007cce <_raise_r+0x42>
 8007cc6:	2316      	movs	r3, #22
 8007cc8:	6003      	str	r3, [r0, #0]
 8007cca:	2001      	movs	r0, #1
 8007ccc:	e7e7      	b.n	8007c9e <_raise_r+0x12>
 8007cce:	2400      	movs	r4, #0
 8007cd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	4798      	blx	r3
 8007cd8:	2000      	movs	r0, #0
 8007cda:	e7e0      	b.n	8007c9e <_raise_r+0x12>

08007cdc <raise>:
 8007cdc:	4b02      	ldr	r3, [pc, #8]	; (8007ce8 <raise+0xc>)
 8007cde:	4601      	mov	r1, r0
 8007ce0:	6818      	ldr	r0, [r3, #0]
 8007ce2:	f7ff bfd3 	b.w	8007c8c <_raise_r>
 8007ce6:	bf00      	nop
 8007ce8:	20000024 	.word	0x20000024

08007cec <_kill_r>:
 8007cec:	b538      	push	{r3, r4, r5, lr}
 8007cee:	4d07      	ldr	r5, [pc, #28]	; (8007d0c <_kill_r+0x20>)
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	602b      	str	r3, [r5, #0]
 8007cfa:	f7fa fa83 	bl	8002204 <_kill>
 8007cfe:	1c43      	adds	r3, r0, #1
 8007d00:	d102      	bne.n	8007d08 <_kill_r+0x1c>
 8007d02:	682b      	ldr	r3, [r5, #0]
 8007d04:	b103      	cbz	r3, 8007d08 <_kill_r+0x1c>
 8007d06:	6023      	str	r3, [r4, #0]
 8007d08:	bd38      	pop	{r3, r4, r5, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20000364 	.word	0x20000364

08007d10 <_getpid_r>:
 8007d10:	f7fa ba70 	b.w	80021f4 <_getpid>

08007d14 <__sread>:
 8007d14:	b510      	push	{r4, lr}
 8007d16:	460c      	mov	r4, r1
 8007d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d1c:	f000 f894 	bl	8007e48 <_read_r>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	bfab      	itete	ge
 8007d24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d26:	89a3      	ldrhlt	r3, [r4, #12]
 8007d28:	181b      	addge	r3, r3, r0
 8007d2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d2e:	bfac      	ite	ge
 8007d30:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d32:	81a3      	strhlt	r3, [r4, #12]
 8007d34:	bd10      	pop	{r4, pc}

08007d36 <__swrite>:
 8007d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3a:	461f      	mov	r7, r3
 8007d3c:	898b      	ldrh	r3, [r1, #12]
 8007d3e:	05db      	lsls	r3, r3, #23
 8007d40:	4605      	mov	r5, r0
 8007d42:	460c      	mov	r4, r1
 8007d44:	4616      	mov	r6, r2
 8007d46:	d505      	bpl.n	8007d54 <__swrite+0x1e>
 8007d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d4c:	2302      	movs	r3, #2
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f000 f868 	bl	8007e24 <_lseek_r>
 8007d54:	89a3      	ldrh	r3, [r4, #12]
 8007d56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d5e:	81a3      	strh	r3, [r4, #12]
 8007d60:	4632      	mov	r2, r6
 8007d62:	463b      	mov	r3, r7
 8007d64:	4628      	mov	r0, r5
 8007d66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d6a:	f000 b817 	b.w	8007d9c <_write_r>

08007d6e <__sseek>:
 8007d6e:	b510      	push	{r4, lr}
 8007d70:	460c      	mov	r4, r1
 8007d72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d76:	f000 f855 	bl	8007e24 <_lseek_r>
 8007d7a:	1c43      	adds	r3, r0, #1
 8007d7c:	89a3      	ldrh	r3, [r4, #12]
 8007d7e:	bf15      	itete	ne
 8007d80:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d8a:	81a3      	strheq	r3, [r4, #12]
 8007d8c:	bf18      	it	ne
 8007d8e:	81a3      	strhne	r3, [r4, #12]
 8007d90:	bd10      	pop	{r4, pc}

08007d92 <__sclose>:
 8007d92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d96:	f000 b813 	b.w	8007dc0 <_close_r>
	...

08007d9c <_write_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	4d07      	ldr	r5, [pc, #28]	; (8007dbc <_write_r+0x20>)
 8007da0:	4604      	mov	r4, r0
 8007da2:	4608      	mov	r0, r1
 8007da4:	4611      	mov	r1, r2
 8007da6:	2200      	movs	r2, #0
 8007da8:	602a      	str	r2, [r5, #0]
 8007daa:	461a      	mov	r2, r3
 8007dac:	f7fa fa61 	bl	8002272 <_write>
 8007db0:	1c43      	adds	r3, r0, #1
 8007db2:	d102      	bne.n	8007dba <_write_r+0x1e>
 8007db4:	682b      	ldr	r3, [r5, #0]
 8007db6:	b103      	cbz	r3, 8007dba <_write_r+0x1e>
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	bd38      	pop	{r3, r4, r5, pc}
 8007dbc:	20000364 	.word	0x20000364

08007dc0 <_close_r>:
 8007dc0:	b538      	push	{r3, r4, r5, lr}
 8007dc2:	4d06      	ldr	r5, [pc, #24]	; (8007ddc <_close_r+0x1c>)
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	4608      	mov	r0, r1
 8007dca:	602b      	str	r3, [r5, #0]
 8007dcc:	f7fa fa6d 	bl	80022aa <_close>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_close_r+0x1a>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_close_r+0x1a>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	20000364 	.word	0x20000364

08007de0 <_fstat_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4d07      	ldr	r5, [pc, #28]	; (8007e00 <_fstat_r+0x20>)
 8007de4:	2300      	movs	r3, #0
 8007de6:	4604      	mov	r4, r0
 8007de8:	4608      	mov	r0, r1
 8007dea:	4611      	mov	r1, r2
 8007dec:	602b      	str	r3, [r5, #0]
 8007dee:	f7fa fa68 	bl	80022c2 <_fstat>
 8007df2:	1c43      	adds	r3, r0, #1
 8007df4:	d102      	bne.n	8007dfc <_fstat_r+0x1c>
 8007df6:	682b      	ldr	r3, [r5, #0]
 8007df8:	b103      	cbz	r3, 8007dfc <_fstat_r+0x1c>
 8007dfa:	6023      	str	r3, [r4, #0]
 8007dfc:	bd38      	pop	{r3, r4, r5, pc}
 8007dfe:	bf00      	nop
 8007e00:	20000364 	.word	0x20000364

08007e04 <_isatty_r>:
 8007e04:	b538      	push	{r3, r4, r5, lr}
 8007e06:	4d06      	ldr	r5, [pc, #24]	; (8007e20 <_isatty_r+0x1c>)
 8007e08:	2300      	movs	r3, #0
 8007e0a:	4604      	mov	r4, r0
 8007e0c:	4608      	mov	r0, r1
 8007e0e:	602b      	str	r3, [r5, #0]
 8007e10:	f7fa fa67 	bl	80022e2 <_isatty>
 8007e14:	1c43      	adds	r3, r0, #1
 8007e16:	d102      	bne.n	8007e1e <_isatty_r+0x1a>
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	b103      	cbz	r3, 8007e1e <_isatty_r+0x1a>
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	bd38      	pop	{r3, r4, r5, pc}
 8007e20:	20000364 	.word	0x20000364

08007e24 <_lseek_r>:
 8007e24:	b538      	push	{r3, r4, r5, lr}
 8007e26:	4d07      	ldr	r5, [pc, #28]	; (8007e44 <_lseek_r+0x20>)
 8007e28:	4604      	mov	r4, r0
 8007e2a:	4608      	mov	r0, r1
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	2200      	movs	r2, #0
 8007e30:	602a      	str	r2, [r5, #0]
 8007e32:	461a      	mov	r2, r3
 8007e34:	f7fa fa60 	bl	80022f8 <_lseek>
 8007e38:	1c43      	adds	r3, r0, #1
 8007e3a:	d102      	bne.n	8007e42 <_lseek_r+0x1e>
 8007e3c:	682b      	ldr	r3, [r5, #0]
 8007e3e:	b103      	cbz	r3, 8007e42 <_lseek_r+0x1e>
 8007e40:	6023      	str	r3, [r4, #0]
 8007e42:	bd38      	pop	{r3, r4, r5, pc}
 8007e44:	20000364 	.word	0x20000364

08007e48 <_read_r>:
 8007e48:	b538      	push	{r3, r4, r5, lr}
 8007e4a:	4d07      	ldr	r5, [pc, #28]	; (8007e68 <_read_r+0x20>)
 8007e4c:	4604      	mov	r4, r0
 8007e4e:	4608      	mov	r0, r1
 8007e50:	4611      	mov	r1, r2
 8007e52:	2200      	movs	r2, #0
 8007e54:	602a      	str	r2, [r5, #0]
 8007e56:	461a      	mov	r2, r3
 8007e58:	f7fa f9ee 	bl	8002238 <_read>
 8007e5c:	1c43      	adds	r3, r0, #1
 8007e5e:	d102      	bne.n	8007e66 <_read_r+0x1e>
 8007e60:	682b      	ldr	r3, [r5, #0]
 8007e62:	b103      	cbz	r3, 8007e66 <_read_r+0x1e>
 8007e64:	6023      	str	r3, [r4, #0]
 8007e66:	bd38      	pop	{r3, r4, r5, pc}
 8007e68:	20000364 	.word	0x20000364

08007e6c <_init>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	bf00      	nop
 8007e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e72:	bc08      	pop	{r3}
 8007e74:	469e      	mov	lr, r3
 8007e76:	4770      	bx	lr

08007e78 <_fini>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr
