# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd" \
"../../../../project_1.srcs/sources_1/new/CTRL_LED.vhd" \
"../../../../project_1.srcs/sources_1/new/Control_unit.vhd" \
"../../../../project_1.srcs/sources_1/new/FSM.vhd" \
"../../../../project_1.srcs/sources_1/new/PC.vhd" \
"../../../../project_1.srcs/sources_1/new/Processing_unit.vhd" \
"../../../../project_1.srcs/sources_1/new/RAM_SP_64_8.vhd" \
"../../../../project_1.srcs/sources_1/new/RI.vhd" \
"../../../../project_1.srcs/sources_1/new/Registre_File.vhd" \
"../../../../project_1.srcs/sources_1/new/UAL.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/CPU/UART_fifoed_send_V1.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/CPU/byte_2_word.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/SIMU/read_int_file.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/CPU/uart_recv.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/CPU/word_2_byte.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/SIMU/write_int_file.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/SIMU/tb_CPU_Bootloader.vhd" \

# Do not sort compile order
nosort
