# Reading C:/Program Files/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ProcessadorMulticiclo_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Program Files\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Program Files\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ProcessadorMulticiclo
# 
# Top level modules:
# 	ProcessadorMulticiclo
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/decodificador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodificador
# 
# Top level modules:
# 	decodificador
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module registradoresR
# 
# Top level modules:
# 	registradoresR
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/contadoresR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module contadoresR
# 
# Top level modules:
# 	contadoresR
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresI.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module registradoresI
# 
# Top level modules:
# 	registradoresI
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module moduloTeste
# 
# Top level modules:
# 	moduloTeste
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MemLPM
# 
# Top level modules:
# 	MemLPM
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/dec3to8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# 
vsim +altera -L altera_mf_ver -Lf altera_mf_ver -do ProcessadorMulticiclo_run_msim_rtl_verilog.do -l msim_transcript -gui work.ProcessadorMulticiclo
# vsim +altera -L altera_mf_ver -Lf altera_mf_ver -do ProcessadorMulticiclo_run_msim_rtl_verilog.do -l msim_transcript -gui work.ProcessadorMulticiclo 
# Loading work.ProcessadorMulticiclo
# Loading work.counter
# Loading work.dec3to8
# Loading work.registradoresR
# Loading work.contadoresR
# Loading work.registradoresI
# Loading work.ULA
# Loading work.mux
# ** Warning: (vsim-3015) E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v(218): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'R'. The port definition is at: E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresR.v(6).
# 
#         Region: /ProcessadorMulticiclo/RegG
# ** Warning: (vsim-3015) E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v(232): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'ResultadoULA'. The port definition is at: E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v(6).
# 
#         Region: /ProcessadorMulticiclo/ula
# do ProcessadorMulticiclo_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ProcessadorMulticiclo.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ProcessadorMulticiclo
# 
# Top level modules:
# 	ProcessadorMulticiclo
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/decodificador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodificador
# 
# Top level modules:
# 	decodificador
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module registradoresR
# 
# Top level modules:
# 	registradoresR
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/contadoresR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module contadoresR
# 
# Top level modules:
# 	contadoresR
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/registradoresI.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module registradoresI
# 
# Top level modules:
# 	registradoresI
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/ULA.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/mux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/moduloTeste.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module moduloTeste
# 
# Top level modules:
# 	moduloTeste
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/MemLPM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MemLPM
# 
# Top level modules:
# 	MemLPM
# vlog -vlog01compat -work work +incdir+E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0 {E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev0/dec3to8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# 
wave create -pattern constant -value 0000 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/ld
wave create -pattern constant -value 0001 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/st
wave create -pattern constant -value 0010 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/mvnz
wave create -pattern constant -value 0011 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/mv
wave create -pattern constant -value 0100 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/mvi
wave create -pattern constant -value 0101 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/add
wave create -pattern constant -value 0110 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/sub
wave create -pattern constant -value 0111 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/OR
wave create -pattern constant -value 1000 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/slt
wave create -pattern constant -value 1001 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/sll
wave create -pattern constant -value 1010 -range 3 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/slr
wave create -driver freeze -pattern constant -value 0000000101000000 -range 15 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/DIN
# Load canceled
run
add wave -position insertpoint  \
sim:/ProcessadorMulticiclo/Clock
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/Clock
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 Edit:/ProcessadorMulticiclo/DIN
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/ProcessadorMulticiclo/Resetn
add wave -position 12 -format Logic -height 17 -editable 2 Edit:/ProcessadorMulticiclo/Resetn
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/ProcessadorMulticiclo/Resetn
add wave -position 11 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/ProcessadorMulticiclo/DIN
run
