#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020766b646c0 .scope module, "testbenchALU" "testbenchALU" 2 1;
 .timescale 0 0;
v0000020766be2200_0 .var "bcd1", 15 0;
v0000020766be2b60_0 .var "bcd2", 15 0;
v0000020766be2ca0_0 .net "bcd_out", 15 0, v0000020766be2160_0;  1 drivers
v0000020766be19e0_0 .var "clear", 0 0;
v0000020766be2340_0 .var "clk", 0 0;
v0000020766be1080_0 .var "op_selected", 1 0;
v0000020766be1b20_0 .net "special_signal", 0 0, v0000020766be2ac0_0;  1 drivers
S_0000020766b7b290 .scope module, "uut" "ALU" 2 15, 3 1 0, S_0000020766b646c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 16 "bcd1";
    .port_info 3 /INPUT 16 "bcd2";
    .port_info 4 /INPUT 2 "op_selected";
    .port_info 5 /OUTPUT 16 "bcd_out";
    .port_info 6 /OUTPUT 1 "special_signal";
v0000020766be2980_0 .net "bcd1", 15 0, v0000020766be2200_0;  1 drivers
v0000020766be2c00_0 .net "bcd2", 15 0, v0000020766be2b60_0;  1 drivers
v0000020766be2160_0 .var "bcd_out", 15 0;
v0000020766be27a0_0 .var "bin1", 13 0;
v0000020766be1ee0_0 .var "bin2", 13 0;
v0000020766be1300_0 .var "bin_result", 13 0;
v0000020766be1580_0 .net "clear", 0 0, v0000020766be19e0_0;  1 drivers
v0000020766be1440_0 .net "clk", 0 0, v0000020766be2340_0;  1 drivers
v0000020766be2e80_0 .var/i "i", 31 0;
v0000020766be22a0_0 .net "mul100_out1", 13 0, v0000020766b882a0_0;  1 drivers
v0000020766be16c0_0 .net "mul100_out2", 13 0, v0000020766b88d40_0;  1 drivers
v0000020766be1620_0 .net "mul10_out1", 13 0, v0000020766b888e0_0;  1 drivers
v0000020766be2700_0 .net "mul10_out2", 13 0, v0000020766be20c0_0;  1 drivers
o0000020766b8c088 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000020766be2660_0 .net "mul10k_out1", 13 0, o0000020766b8c088;  0 drivers
o0000020766b8c0b8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000020766be1760_0 .net "mul10k_out2", 13 0, o0000020766b8c0b8;  0 drivers
v0000020766be2a20_0 .net "mul1k_out1", 13 0, v0000020766be1da0_0;  1 drivers
v0000020766be1120_0 .net "mul1k_out2", 13 0, v0000020766be14e0_0;  1 drivers
v0000020766be1800_0 .net "op_selected", 1 0, v0000020766be1080_0;  1 drivers
v0000020766be2ac0_0 .var "special_signal", 0 0;
E_0000020766b85cc0 .event anyedge, v0000020766be1300_0;
E_0000020766b85980 .event anyedge, v0000020766be1580_0, v0000020766be1800_0, v0000020766be27a0_0, v0000020766be1ee0_0;
E_0000020766b85fc0/0 .event anyedge, v0000020766b888e0_0, v0000020766b882a0_0, v0000020766be1da0_0, v0000020766be2660_0;
E_0000020766b85fc0/1 .event anyedge, v0000020766be20c0_0, v0000020766b88d40_0, v0000020766be14e0_0, v0000020766be1760_0;
E_0000020766b85fc0 .event/or E_0000020766b85fc0/0, E_0000020766b85fc0/1;
L_0000020766be2520 .part v0000020766be2200_0, 0, 4;
L_0000020766be1a80 .part v0000020766be2200_0, 4, 4;
L_0000020766be25c0 .part v0000020766be2200_0, 8, 4;
L_0000020766be1bc0 .part v0000020766be2b60_0, 0, 4;
L_0000020766be1d00 .part v0000020766be2b60_0, 4, 4;
L_0000020766be1c60 .part v0000020766be2b60_0, 8, 4;
S_0000020766b7b420 .scope module, "mul100_inst1" "mul100" 3 22, 4 17 0, S_0000020766b7b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v0000020766b88ca0_0 .net "clk", 0 0, v0000020766be2340_0;  alias, 1 drivers
v0000020766b88840_0 .var "extended_in100", 13 0;
v0000020766b883e0_0 .net "in100", 3 0, L_0000020766be1a80;  1 drivers
v0000020766b88980_0 .var "in32", 13 0;
v0000020766b88de0_0 .var "in4", 13 0;
v0000020766b88520_0 .var "in64", 13 0;
v0000020766b882a0_0 .var "out100", 13 0;
E_0000020766b85f00/0 .event anyedge, v0000020766b883e0_0, v0000020766b88840_0, v0000020766b88520_0, v0000020766b88980_0;
E_0000020766b85f00/1 .event anyedge, v0000020766b88de0_0;
E_0000020766b85f00 .event/or E_0000020766b85f00/0, E_0000020766b85f00/1;
S_0000020766b897f0 .scope module, "mul100_inst2" "mul100" 3 27, 4 17 0, S_0000020766b7b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v0000020766b88200_0 .net "clk", 0 0, v0000020766be2340_0;  alias, 1 drivers
v0000020766b88660_0 .var "extended_in100", 13 0;
v0000020766b88340_0 .net "in100", 3 0, L_0000020766be1d00;  1 drivers
v0000020766b88e80_0 .var "in32", 13 0;
v0000020766b885c0_0 .var "in4", 13 0;
v0000020766b88c00_0 .var "in64", 13 0;
v0000020766b88d40_0 .var "out100", 13 0;
E_0000020766b85f40/0 .event anyedge, v0000020766b88340_0, v0000020766b88660_0, v0000020766b88c00_0, v0000020766b88e80_0;
E_0000020766b85f40/1 .event anyedge, v0000020766b885c0_0;
E_0000020766b85f40 .event/or E_0000020766b85f40/0, E_0000020766b85f40/1;
S_0000020766b74290 .scope module, "mul10_inst1" "mul10" 3 21, 4 1 0, S_0000020766b7b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v0000020766b88f20_0 .net "clk", 0 0, v0000020766be2340_0;  alias, 1 drivers
v0000020766b88480_0 .var "extended_in10", 13 0;
v0000020766b88020_0 .net "in10", 3 0, L_0000020766be2520;  1 drivers
v0000020766b88ac0_0 .var "in2", 13 0;
v0000020766b88700_0 .var "in3", 13 0;
v0000020766b888e0_0 .var "out10", 13 0;
E_0000020766b85400 .event anyedge, v0000020766b88020_0, v0000020766b88480_0, v0000020766b88700_0, v0000020766b88ac0_0;
S_0000020766b74420 .scope module, "mul10_inst2" "mul10" 3 26, 4 1 0, S_0000020766b7b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v0000020766b887a0_0 .net "clk", 0 0, v0000020766be2340_0;  alias, 1 drivers
v0000020766b880c0_0 .var "extended_in10", 13 0;
v0000020766b88160_0 .net "in10", 3 0, L_0000020766be1bc0;  1 drivers
v0000020766b88a20_0 .var "in2", 13 0;
v0000020766b88b60_0 .var "in3", 13 0;
v0000020766be20c0_0 .var "out10", 13 0;
E_0000020766b85a40 .event anyedge, v0000020766b88160_0, v0000020766b880c0_0, v0000020766b88b60_0, v0000020766b88a20_0;
S_0000020766b32ae0 .scope module, "mul1k_inst1" "mul1k" 3 23, 4 34 0, S_0000020766b7b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v0000020766be11c0_0 .net "clk", 0 0, v0000020766be2340_0;  alias, 1 drivers
v0000020766be28e0_0 .var "extended_in1k", 13 0;
v0000020766be1260_0 .var "in1024", 13 0;
v0000020766be1f80_0 .var "in16", 13 0;
v0000020766be13a0_0 .net "in1k", 3 0, L_0000020766be25c0;  1 drivers
v0000020766be2d40_0 .var "in8", 13 0;
v0000020766be1da0_0 .var "out1k", 13 0;
E_0000020766b85bc0/0 .event anyedge, v0000020766be13a0_0, v0000020766be28e0_0, v0000020766be1260_0, v0000020766be1f80_0;
E_0000020766b85bc0/1 .event anyedge, v0000020766be2d40_0;
E_0000020766b85bc0 .event/or E_0000020766b85bc0/0, E_0000020766b85bc0/1;
S_0000020766b32c70 .scope module, "mul1k_inst2" "mul1k" 3 28, 4 34 0, S_0000020766b7b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v0000020766be1e40_0 .net "clk", 0 0, v0000020766be2340_0;  alias, 1 drivers
v0000020766be2480_0 .var "extended_in1k", 13 0;
v0000020766be2de0_0 .var "in1024", 13 0;
v0000020766be1940_0 .var "in16", 13 0;
v0000020766be23e0_0 .net "in1k", 3 0, L_0000020766be1c60;  1 drivers
v0000020766be18a0_0 .var "in8", 13 0;
v0000020766be14e0_0 .var "out1k", 13 0;
E_0000020766b851c0/0 .event anyedge, v0000020766be23e0_0, v0000020766be2480_0, v0000020766be2de0_0, v0000020766be1940_0;
E_0000020766b851c0/1 .event anyedge, v0000020766be18a0_0;
E_0000020766b851c0 .event/or E_0000020766b851c0/0, E_0000020766b851c0/1;
    .scope S_0000020766b74290;
T_0 ;
    %wait E_0000020766b85400;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000020766b88020_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020766b88480_0, 0, 14;
    %load/vec4 v0000020766b88480_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88700_0, 0, 14;
    %load/vec4 v0000020766b88480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88ac0_0, 0, 14;
    %load/vec4 v0000020766b88700_0;
    %load/vec4 v0000020766b88ac0_0;
    %add;
    %store/vec4 v0000020766b888e0_0, 0, 14;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020766b7b420;
T_1 ;
    %wait E_0000020766b85f00;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000020766b883e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020766b88840_0, 0, 14;
    %load/vec4 v0000020766b88840_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88520_0, 0, 14;
    %load/vec4 v0000020766b88840_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88980_0, 0, 14;
    %load/vec4 v0000020766b88840_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88de0_0, 0, 14;
    %load/vec4 v0000020766b88520_0;
    %load/vec4 v0000020766b88980_0;
    %add;
    %load/vec4 v0000020766b88de0_0;
    %add;
    %store/vec4 v0000020766b882a0_0, 0, 14;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020766b32ae0;
T_2 ;
    %wait E_0000020766b85bc0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000020766be13a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020766be28e0_0, 0, 14;
    %load/vec4 v0000020766be28e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766be1260_0, 0, 14;
    %load/vec4 v0000020766be28e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766be1f80_0, 0, 14;
    %load/vec4 v0000020766be28e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766be2d40_0, 0, 14;
    %load/vec4 v0000020766be1260_0;
    %load/vec4 v0000020766be1f80_0;
    %sub;
    %load/vec4 v0000020766be2d40_0;
    %sub;
    %store/vec4 v0000020766be1da0_0, 0, 14;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020766b74420;
T_3 ;
    %wait E_0000020766b85a40;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000020766b88160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020766b880c0_0, 0, 14;
    %load/vec4 v0000020766b880c0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88b60_0, 0, 14;
    %load/vec4 v0000020766b880c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88a20_0, 0, 14;
    %load/vec4 v0000020766b88b60_0;
    %load/vec4 v0000020766b88a20_0;
    %add;
    %store/vec4 v0000020766be20c0_0, 0, 14;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020766b897f0;
T_4 ;
    %wait E_0000020766b85f40;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000020766b88340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020766b88660_0, 0, 14;
    %load/vec4 v0000020766b88660_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88c00_0, 0, 14;
    %load/vec4 v0000020766b88660_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b88e80_0, 0, 14;
    %load/vec4 v0000020766b88660_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766b885c0_0, 0, 14;
    %load/vec4 v0000020766b88c00_0;
    %load/vec4 v0000020766b88e80_0;
    %add;
    %load/vec4 v0000020766b885c0_0;
    %add;
    %store/vec4 v0000020766b88d40_0, 0, 14;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020766b32c70;
T_5 ;
    %wait E_0000020766b851c0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000020766be23e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020766be2480_0, 0, 14;
    %load/vec4 v0000020766be2480_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766be2de0_0, 0, 14;
    %load/vec4 v0000020766be2480_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766be1940_0, 0, 14;
    %load/vec4 v0000020766be2480_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020766be18a0_0, 0, 14;
    %load/vec4 v0000020766be2de0_0;
    %load/vec4 v0000020766be1940_0;
    %sub;
    %load/vec4 v0000020766be18a0_0;
    %sub;
    %store/vec4 v0000020766be14e0_0, 0, 14;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020766b7b290;
T_6 ;
    %wait E_0000020766b85fc0;
    %load/vec4 v0000020766be1620_0;
    %load/vec4 v0000020766be22a0_0;
    %add;
    %load/vec4 v0000020766be2a20_0;
    %add;
    %load/vec4 v0000020766be2660_0;
    %add;
    %store/vec4 v0000020766be27a0_0, 0, 14;
    %load/vec4 v0000020766be2700_0;
    %load/vec4 v0000020766be16c0_0;
    %add;
    %load/vec4 v0000020766be1120_0;
    %add;
    %load/vec4 v0000020766be1760_0;
    %add;
    %store/vec4 v0000020766be1ee0_0, 0, 14;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020766b7b290;
T_7 ;
    %wait E_0000020766b85980;
    %load/vec4 v0000020766be1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020766be1300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020766be2ac0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020766be1800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020766be1300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020766be2ac0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000020766be27a0_0;
    %load/vec4 v0000020766be1ee0_0;
    %add;
    %assign/vec4 v0000020766be1300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020766be2ac0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000020766be1ee0_0;
    %load/vec4 v0000020766be27a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v0000020766be27a0_0;
    %load/vec4 v0000020766be1ee0_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v0000020766be1300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020766be2ac0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000020766be1ee0_0;
    %load/vec4 v0000020766be27a0_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v0000020766be1300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020766be2ac0_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020766b7b290;
T_8 ;
    %wait E_0000020766b85cc0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020766be2160_0, 0, 16;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000020766be2e80_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020766be2e80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020766be2160_0, 4, 4;
T_8.2 ;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020766be2160_0, 4, 4;
T_8.4 ;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.6, 5;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020766be2160_0, 4, 4;
T_8.6 ;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0000020766be2160_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020766be2160_0, 4, 4;
T_8.8 ;
    %load/vec4 v0000020766be2160_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000020766be1300_0;
    %load/vec4 v0000020766be2e80_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020766be2160_0, 0, 16;
    %load/vec4 v0000020766be2e80_0;
    %subi 1, 0, 32;
    %store/vec4 v0000020766be2e80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020766b646c0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0000020766be2340_0;
    %inv;
    %store/vec4 v0000020766be2340_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020766b646c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020766be2340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020766be19e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020766be2200_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020766be2b60_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020766be1080_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020766be19e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020766be19e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4608, 0, 16;
    %store/vec4 v0000020766be2200_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8960, 0, 16;
    %store/vec4 v0000020766be2b60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020766be1080_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 17664, 0, 16;
    %store/vec4 v0000020766be2200_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8960, 0, 16;
    %store/vec4 v0000020766be2b60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020766be1080_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 5376, 0, 16;
    %store/vec4 v0000020766be2200_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 9472, 0, 16;
    %store/vec4 v0000020766be2b60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020766be1080_0, 0, 2;
    %delay 20, 0;
    %delay 100, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000020766b646c0;
T_11 ;
    %vpi_call 2 67 "$monitor", "Time = %t, bcd1 = %h, bcd2 = %h, op_selected = %b, bcd_out = %h, special_signal = %b", $time, v0000020766be2200_0, v0000020766be2b60_0, v0000020766be1080_0, v0000020766be2ca0_0, v0000020766be1b20_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./testbench/testbenchALU.v";
    "./ALU.v";
    "./mult.v";
