HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\RGBtoYCbCr\4.4.0\Encrypted\RGBtoYCbCr.vhd'.||VKPFSOC_TOP.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\apb_wrapper.vhd'.||VKPFSOC_TOP.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'.||VKPFSOC_TOP.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'.||VKPFSOC_TOP.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'.||VKPFSOC_TOP.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'.||VKPFSOC_TOP.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'.||VKPFSOC_TOP.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\data_packer_h264.vhd'.||VKPFSOC_TOP.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ram2port.vhd'.||VKPFSOC_TOP.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'.||VKPFSOC_TOP.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'.||VKPFSOC_TOP.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'.||VKPFSOC_TOP.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'.||VKPFSOC_TOP.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\intensity_average.vhd'.||VKPFSOC_TOP.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'.||VKPFSOC_TOP.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\video_fifo.vhd'.||VKPFSOC_TOP.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'.||VKPFSOC_TOP.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'.||VKPFSOC_TOP.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'.||VKPFSOC_TOP.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'.||VKPFSOC_TOP.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/63||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||VKPFSOC_TOP.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/65||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/99||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/101||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/103||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/105||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/107||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/109||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/111||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/113||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/115||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/117||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/119||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/121||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/123||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/125||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/127||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/129||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/131||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/133||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/135||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/137||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/139||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/141||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/143||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/145||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/147||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/149||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/151||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/153||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/155||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/157||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/159||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/161||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/163||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/165||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/167||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/169||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/171||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/173||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/175||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/177||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/179||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/181||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/183||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/185||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/187||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/189||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/191||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/193||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/195||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/197||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/199||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/201||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/203||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/205||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/207||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/209||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/211||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/213||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/215||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/217||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/219||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/221||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/223||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/225||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/227||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/229||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/231||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/233||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/235||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/237||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/239||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||VKPFSOC_TOP.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/258||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/273||MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG1337||@W:Net almostfulli_deassert is not declared.||VKPFSOC_TOP.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/318||axi_lbus_corefifo_sync.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/288
Implementation;Synthesis||CG1337||@W:Net almostemptyi_deassert is not declared.||VKPFSOC_TOP.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/319||axi_lbus_corefifo_sync.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/293
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/359||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/361||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/363||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/365||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/367||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/369||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/371||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/373||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/375||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/377||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/379||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/381||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/383||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/385||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/387||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/389||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/391||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/393||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/395||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/397||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/399||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/401||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/403||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/405||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/407||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/409||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/411||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/413||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/415||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/417||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/419||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/421||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/423||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/425||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/427||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/429||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/431||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/433||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/435||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/437||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/439||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/441||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/443||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/445||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/447||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/449||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/451||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/453||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/455||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/457||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/459||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/461||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/463||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/465||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/467||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/469||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/471||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/473||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/475||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/477||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/479||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/481||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/483||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/485||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/487||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/489||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/491||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/493||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/495||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/497||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/499||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||VKPFSOC_TOP.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/518||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||VKPFSOC_TOP.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/533||MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG1337||@W:Net almostfulli_deassert is not declared.||VKPFSOC_TOP.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/578||axi_lbus_corefifo_sync.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/288
Implementation;Synthesis||CG1337||@W:Net almostemptyi_deassert is not declared.||VKPFSOC_TOP.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/579||axi_lbus_corefifo_sync.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v'/linenumber/293
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/630||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/631||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/632||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/633||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/634||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/44
Implementation;Synthesis||CG168||@W:Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_7 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/638||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/55
Implementation;Synthesis||CG168||@W:Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_8 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/645||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/63
Implementation;Synthesis||CG168||@W:Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_9 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/652||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/71
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/662||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||VKPFSOC_TOP.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/702||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||VKPFSOC_TOP.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/783||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG775||@N: Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB||VKPFSOC_TOP.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/789||corespi.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/797||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/844||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CG133||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/845||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_p, as there is no assignment to it.||VKPFSOC_TOP.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/846||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_r, as there is no assignment to it.||VKPFSOC_TOP.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/847||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis||CG133||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/848||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/850||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis||CL169||@W:Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/851||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis||CL169||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/852||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL169||@W:Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/853||spi_chanctrl.v(807);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/807
Implementation;Synthesis||CL169||@W:Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/854||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis||CL169||@W:Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/855||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis||CL169||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/856||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/857||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/858||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CG168||@W:Type of parameter MSS_DDR_CLK_FREQ on the instance I_MSS is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/913||MSS_VIDEO_KIT_H264.v(817);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v'/linenumber/817
Implementation;Synthesis||CG775||@N: Component PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES not found in library "work" or "__hyper__lib__", but found in library CORESYSSERVICES_PF_LIB||VKPFSOC_TOP.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/923||PF_System_Services.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SYSTEM_SERVICES_C0\PF_SYSTEM_SERVICES_C0_0\rtl\vlog\core\PF_System_Services.v'/linenumber/43
Implementation;Synthesis||CL169||@W:Pruning unused register ca_sysserv_inprog_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/959||CoreSysServices_PF_APBS.v(679);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/679
Implementation;Synthesis||CL169||@W:Pruning unused register ac_mbx_rddone_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/960||CoreSysServices_PF_APBS.v(632);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/632
Implementation;Synthesis||CL169||@W:Pruning unused register ca_unrecog_cmd_r1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/961||CoreSysServices_PF_APBS.v(395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/395
Implementation;Synthesis||CL169||@W:Pruning unused register ca_unrecog_cmd_r2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/962||CoreSysServices_PF_APBS.v(395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/395
Implementation;Synthesis||CL169||@W:Pruning unused register ca_unrecog_cmd_r3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/963||CoreSysServices_PF_APBS.v(395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/395
Implementation;Synthesis||CL169||@W:Pruning unused register ca_unrecog_cmd_r4. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/964||CoreSysServices_PF_APBS.v(395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/395
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/965||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 4 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/966||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 5 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/967||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 6 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/968||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 7 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/969||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 8 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/970||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 9 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/971||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 10 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/972||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 11 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/973||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 12 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/974||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 13 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/975||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 14 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/976||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 15 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/977||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 16 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/978||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 17 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/979||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 18 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/980||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 19 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/981||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 20 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/982||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 21 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/983||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 22 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/984||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 23 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/985||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 24 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/986||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 25 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/987||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 26 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/988||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 27 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/989||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 28 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/990||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 29 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/991||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 30 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/992||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 31 of reg_sysservuser[31:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/993||CoreSysServices_PF_APBS.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/347
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/994||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/995||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/996||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/997||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/998||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/999||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1000||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1001||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1002||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1003||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1004||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1005||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1006||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1007||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1008||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservcmd[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1009||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1010||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1011||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1012||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1013||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1014||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1015||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1016||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1017||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1018||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1019||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1020||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1021||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1022||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1023||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1024||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservstat[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1025||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1026||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1027||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1028||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1029||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1030||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1031||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1032||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1033||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1034||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1035||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1036||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1037||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1038||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1039||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1040||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1041||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1042||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1043||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1044||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1045||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1046||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1047||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1048||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1049||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1050||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_sysservreq[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1051||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1052||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1053||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1054||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1055||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1056||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1057||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1058||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1059||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1060||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1061||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1062||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1063||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1064||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1065||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1066||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1067||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1068||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1069||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1070||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1071||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1072||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1073||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1074||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1075||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1076||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1077||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1078||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1079||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1080||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxeccstat[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1081||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1082||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1083||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1084||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1085||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1086||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1087||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1088||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1089||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1090||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1091||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1092||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL190||@W:Optimizing register bit reg_mbxwcnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1093||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 6 of reg_sysservreq[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1096||CoreSysServices_PF_APBS.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of reg_sysservcmd[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1097||CoreSysServices_PF_APBS.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/369
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 9 of reg_mbxwcnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1098||CoreSysServices_PF_APBS.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/486
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 9 of reg_mbxrcnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1099||CoreSysServices_PF_APBS.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/498
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 9 of reg_mbxradrdesc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1100||CoreSysServices_PF_APBS.v(542);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/542
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 9 of reg_mbxwadrdesc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1101||CoreSysServices_PF_APBS.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/555
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of reg_sysservstat[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1102||CoreSysServices_PF_APBS.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/383
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 2 of reg_mbxeccstat[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1103||CoreSysServices_PF_APBS.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/474
Implementation;Synthesis||CG774||@W:Found Component SYS_SERVICES in library work||VKPFSOC_TOP.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1105||polarfire_syn_comps.v(3937);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3937
Implementation;Synthesis||CL169||@W:Pruning unused register SS_BUSY_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1111||CoreSysServices_PF_SSIIF.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||CL207||@W:All reachable assignments to SS_ABORT assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1112||CoreSysServices_PF_SSIIF.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/318
Implementation;Synthesis||CL177||@W:Sharing sequential element cs_req_r and merging SS_REQ. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1113||CoreSysServices_PF_SSIIF.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||CL177||@W:Sharing sequential element cs_cmd_r and merging SS_CMD. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1114||CoreSysServices_PF_SSIIF.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register BKIF_WRHOLD_READY. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1118||CoreSysServices_PF_MBXIF.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/504
Implementation;Synthesis||CL169||@W:Pruning unused register BKIF_MBXWDATA_NXTREQ_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1119||CoreSysServices_PF_MBXIF.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/454
Implementation;Synthesis||CL177||@W:Sharing sequential element cm_addr_r and merging MBX_ADDR. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1120||CoreSysServices_PF_MBXIF.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/454
Implementation;Synthesis||CL177||@W:Sharing sequential element BKIF_MBX_WEN and merging MBX_WRITE. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1121||CoreSysServices_PF_MBXIF.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/454
Implementation;Synthesis||CL177||@W:Sharing sequential element BKIF_MBX_REN and merging MBX_READ. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1122||CoreSysServices_PF_MBXIF.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/454
Implementation;Synthesis||CL177||@W:Sharing sequential element BKIF_MBXWDATA_CLRREQ and merging MBX_WRITE. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1123||CoreSysServices_PF_MBXIF.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/454
Implementation;Synthesis||CL169||@W:Pruning unused register ff_usr_busy. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1163||CoreSysServices_PF_Ctrl.v(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register usr_ff_inprog. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1164||CoreSysServices_PF_Ctrl.v(900);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/900
Implementation;Synthesis||CL169||@W:Pruning unused register usr_sysserv_inprog. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1165||CoreSysServices_PF_Ctrl.v(873);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/873
Implementation;Synthesis||CL169||@W:Pruning unused register ac_mbxwdata_upd_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1166||CoreSysServices_PF_Ctrl.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register ac_mbxrdata_upd_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1167||CoreSysServices_PF_Ctrl.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/617
Implementation;Synthesis||CL113||@W:Feedback mux created for signal ff_osc2mhz_on. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1168||CoreSysServices_PF_Ctrl.v(1220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1220
Implementation;Synthesis||CL177||@W:Sharing sequential element serv_req and merging sysserv_req_r1. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1169||CoreSysServices_PF_Ctrl.v(785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/785
Implementation;Synthesis||CL250||@W:All reachable assignments to ff_osc2mhz_on assign 0, register removed by optimization||VKPFSOC_TOP.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1170||CoreSysServices_PF_Ctrl.v(1220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1220
Implementation;Synthesis||CG360||@W:Removing wire busy, as there is no assignment to it.||VKPFSOC_TOP.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1200||PF_System_Services.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SYSTEM_SERVICES_C0\PF_SYSTEM_SERVICES_C0_0\rtl\vlog\core\PF_System_Services.v'/linenumber/185
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1252||video_axi_fifo.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||VKPFSOC_TOP.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1285||axi_lbus_corefifo_sync_scntr.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/158
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1287||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1288||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1289||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1290||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1291||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1292||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1293||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[9:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1294||axi_lbus_corefifo_sync_scntr.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/203
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1312||axi_lbus_corefifo_fwft.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/101
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||VKPFSOC_TOP.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1313||axi_lbus_corefifo_fwft.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/107
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||VKPFSOC_TOP.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1314||axi_lbus_corefifo_fwft.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/113
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1316||axi_lbus_corefifo_fwft.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/261
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1317||axi_lbus_corefifo_fwft.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/171
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1318||axi_lbus_corefifo_fwft.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1319||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1320||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL134||@N: Found RAM pf_ram, depth=512, width=64||VKPFSOC_TOP.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1331||axi_lbus_LSRAM_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1344||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1345||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1346||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1347||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||CG360||@W:Removing wire SB_CORRECT, as there is no assignment to it.||VKPFSOC_TOP.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1349||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||CG360||@W:Removing wire DB_DETECT, as there is no assignment to it.||VKPFSOC_TOP.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1350||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||VKPFSOC_TOP.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1351||video_axi_fifo.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/188
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||VKPFSOC_TOP.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1352||video_axi_fifo.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/194
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||VKPFSOC_TOP.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1353||video_axi_fifo.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/212
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||VKPFSOC_TOP.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1354||video_axi_fifo.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||VKPFSOC_TOP.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1355||video_axi_fifo.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire A_SB_CORRECT, as there is no assignment to it.||VKPFSOC_TOP.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1356||video_axi_fifo.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire A_DB_DETECT, as there is no assignment to it.||VKPFSOC_TOP.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1357||video_axi_fifo.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/223
Implementation;Synthesis||CG360||@W:Removing wire B_SB_CORRECT, as there is no assignment to it.||VKPFSOC_TOP.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1358||video_axi_fifo.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire B_DB_DETECT, as there is no assignment to it.||VKPFSOC_TOP.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1359||video_axi_fifo.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/225
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1360||video_axi_fifo.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/226
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1361||video_axi_fifo.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/240
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||VKPFSOC_TOP.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1362||video_axi_fifo.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/255
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||VKPFSOC_TOP.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1363||video_axi_fifo.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1365||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||CL318||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1366||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1367||video_axi_fifo.v(965);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/965
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1368||video_axi_fifo.v(955);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1369||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1370||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1371||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1372||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1373||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1374||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1375||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1376||video_axi_fifo.v(881);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/881
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1377||video_axi_fifo.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/871
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1378||video_axi_fifo.v(861);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/861
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[63:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1379||video_axi_fifo.v(851);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/851
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1380||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1381||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1382||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1383||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1384||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1422||video_axi_fifo.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/461
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1456||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1457||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1458||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1459||axi_lbus_corefifo_sync_scntr.v(349);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/349
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1460||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1461||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1462||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1463||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[3:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1464||axi_lbus_corefifo_sync_scntr.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/203
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1481||axi_lbus_corefifo_fwft.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/101
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1483||axi_lbus_corefifo_fwft.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/261
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1484||axi_lbus_corefifo_fwft.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/171
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1485||axi_lbus_corefifo_fwft.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1486||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1487||axi_lbus_corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL134||@N: Found RAM pf_ram, depth=8, width=8||VKPFSOC_TOP.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1498||axi_lbus_LSRAM_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1511||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1512||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1513||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1514||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1516||video_axi_fifo.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/226
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||VKPFSOC_TOP.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1517||video_axi_fifo.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/240
Implementation;Synthesis||CL318||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1519||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||CL318||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1520||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1521||video_axi_fifo.v(965);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/965
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1522||video_axi_fifo.v(955);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1523||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1524||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1525||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1526||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1527||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1528||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1529||video_axi_fifo.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/893
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1530||video_axi_fifo.v(881);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/881
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1531||video_axi_fifo.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/871
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1532||video_axi_fifo.v(861);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/861
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[7:0]. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1533||video_axi_fifo.v(851);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/851
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1534||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1535||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1536||video_axi_fifo.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1537||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1538||video_axi_fifo.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register wval_k. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1567||ddr_rw_arbiter.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/302
Implementation;Synthesis||CL169||@W:Pruning unused register VAL_ST. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1568||ddr_rw_arbiter.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/302
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_reg. Make sure that there are no unused intermediate registers.||VKPFSOC_TOP.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1569||ddr_rw_arbiter.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/302
Implementation;Synthesis||CL177||@W:Sharing sequential element bready and merging rready. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1571||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1572||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1573||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1574||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1575||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1576||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element awcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1577||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal awburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1578||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1579||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arsize and merging awsize. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1580||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1581||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arprot and merging awprot. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1582||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1583||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arlock and merging awlock. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1584||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1585||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arid and merging awid. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1586||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1587||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1588||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL113||@W:Feedback mux created for signal arburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1589||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1590||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL177||@W:Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1591||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL251||@W:All reachable assignments to arsize[1:0] assign 1, register removed by optimization||VKPFSOC_TOP.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1592||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awburst[1] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1593||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL251||@W:All reachable assignments to awburst[0] assign 1, register removed by optimization||VKPFSOC_TOP.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1594||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awid[3:0] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1595||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awlock[1:0] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1596||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awprot[2:0] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1597||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL250||@W:All reachable assignments to awsize[2] assign 0, register removed by optimization||VKPFSOC_TOP.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1598||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL251||@W:All reachable assignments to awsize[1:0] assign 1, register removed by optimization||VKPFSOC_TOP.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1599||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CG794||@N: Using module read_demux from library work||VKPFSOC_TOP.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1605||read_top.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/283
Implementation;Synthesis||CG794||@N: Using module read_mux from library work||VKPFSOC_TOP.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1606||read_top.v(320);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/320
Implementation;Synthesis||CG794||@N: Using module request_scheduler from library work||VKPFSOC_TOP.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1607||read_top.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/345
Implementation;Synthesis||CG794||@N: Using module write_demux from library work||VKPFSOC_TOP.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1615||write_top.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v'/linenumber/313
Implementation;Synthesis||CG794||@N: Using module write_mux from library work||VKPFSOC_TOP.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1616||write_top.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v'/linenumber/342
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1630||DDR_AXI4_ARBITER_PF.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/160
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1631||DDR_AXI4_ARBITER_PF.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1632||DDR_AXI4_ARBITER_PF.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/162
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1633||DDR_AXI4_ARBITER_PF.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/163
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1634||DDR_AXI4_ARBITER_PF.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/164
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1635||DDR_AXI4_ARBITER_PF.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/165
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1636||DDR_AXI4_ARBITER_PF.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/166
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1637||DDR_AXI4_ARBITER_PF.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/167
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1638||DDR_AXI4_ARBITER_PF.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1639||DDR_AXI4_ARBITER_PF.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/169
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1640||DDR_AXI4_ARBITER_PF.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1641||DDR_AXI4_ARBITER_PF.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1642||DDR_AXI4_ARBITER_PF.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1643||DDR_AXI4_ARBITER_PF.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1644||DDR_AXI4_ARBITER_PF.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/174
Implementation;Synthesis||CG360||@W:Removing wire AWREADY_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1645||DDR_AXI4_ARBITER_PF.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/175
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r0, as there is no assignment to it.||VKPFSOC_TOP.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1646||DDR_AXI4_ARBITER_PF.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/176
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1647||DDR_AXI4_ARBITER_PF.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/177
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1648||DDR_AXI4_ARBITER_PF.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/178
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1649||DDR_AXI4_ARBITER_PF.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/179
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_0, as there is no assignment to it.||VKPFSOC_TOP.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1650||DDR_AXI4_ARBITER_PF.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/180
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r1, as there is no assignment to it.||VKPFSOC_TOP.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1651||DDR_AXI4_ARBITER_PF.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/181
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1652||DDR_AXI4_ARBITER_PF.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/182
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1653||DDR_AXI4_ARBITER_PF.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/183
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1654||DDR_AXI4_ARBITER_PF.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_1, as there is no assignment to it.||VKPFSOC_TOP.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1655||DDR_AXI4_ARBITER_PF.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/185
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r2, as there is no assignment to it.||VKPFSOC_TOP.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1656||DDR_AXI4_ARBITER_PF.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/186
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1657||DDR_AXI4_ARBITER_PF.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/187
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1658||DDR_AXI4_ARBITER_PF.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/188
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1659||DDR_AXI4_ARBITER_PF.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/189
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_2, as there is no assignment to it.||VKPFSOC_TOP.srr(1660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1660||DDR_AXI4_ARBITER_PF.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/190
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r3, as there is no assignment to it.||VKPFSOC_TOP.srr(1661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1661||DDR_AXI4_ARBITER_PF.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/191
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1662||DDR_AXI4_ARBITER_PF.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/192
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1663||DDR_AXI4_ARBITER_PF.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/193
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1664||DDR_AXI4_ARBITER_PF.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/194
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_3, as there is no assignment to it.||VKPFSOC_TOP.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1665||DDR_AXI4_ARBITER_PF.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r4, as there is no assignment to it.||VKPFSOC_TOP.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1666||DDR_AXI4_ARBITER_PF.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1667||DDR_AXI4_ARBITER_PF.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/197
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1668||DDR_AXI4_ARBITER_PF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/198
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1669||DDR_AXI4_ARBITER_PF.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/199
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_4, as there is no assignment to it.||VKPFSOC_TOP.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1670||DDR_AXI4_ARBITER_PF.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/200
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r5, as there is no assignment to it.||VKPFSOC_TOP.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1671||DDR_AXI4_ARBITER_PF.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/201
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1672||DDR_AXI4_ARBITER_PF.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/202
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1673||DDR_AXI4_ARBITER_PF.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/203
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1674||DDR_AXI4_ARBITER_PF.v(204);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/204
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_5, as there is no assignment to it.||VKPFSOC_TOP.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1675||DDR_AXI4_ARBITER_PF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/205
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r6, as there is no assignment to it.||VKPFSOC_TOP.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1676||DDR_AXI4_ARBITER_PF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/206
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1677||DDR_AXI4_ARBITER_PF.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/207
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1678||DDR_AXI4_ARBITER_PF.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1679||DDR_AXI4_ARBITER_PF.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/209
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_6, as there is no assignment to it.||VKPFSOC_TOP.srr(1680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1680||DDR_AXI4_ARBITER_PF.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire BUSER_O_r7, as there is no assignment to it.||VKPFSOC_TOP.srr(1681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1681||DDR_AXI4_ARBITER_PF.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/211
Implementation;Synthesis||CG360||@W:Removing wire ARREADY_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1682||DDR_AXI4_ARBITER_PF.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/212
Implementation;Synthesis||CG360||@W:Removing wire RDATA_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1683||DDR_AXI4_ARBITER_PF.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/213
Implementation;Synthesis||CG360||@W:Removing wire RVALID_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1684||DDR_AXI4_ARBITER_PF.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire RLAST_O_7, as there is no assignment to it.||VKPFSOC_TOP.srr(1685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1685||DDR_AXI4_ARBITER_PF.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARADDR, as there is no assignment to it.||VKPFSOC_TOP.srr(1686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1686||DDR_AXI4_ARBITER_PF.v(284);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/284
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARBURST, as there is no assignment to it.||VKPFSOC_TOP.srr(1687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1687||DDR_AXI4_ARBITER_PF.v(285);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/285
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARCACHE, as there is no assignment to it.||VKPFSOC_TOP.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1688||DDR_AXI4_ARBITER_PF.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/286
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARID, as there is no assignment to it.||VKPFSOC_TOP.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1689||DDR_AXI4_ARBITER_PF.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/287
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARLEN, as there is no assignment to it.||VKPFSOC_TOP.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1690||DDR_AXI4_ARBITER_PF.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/288
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARLOCK, as there is no assignment to it.||VKPFSOC_TOP.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1691||DDR_AXI4_ARBITER_PF.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/289
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARPROT, as there is no assignment to it.||VKPFSOC_TOP.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1692||DDR_AXI4_ARBITER_PF.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/290
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARSIZE, as there is no assignment to it.||VKPFSOC_TOP.srr(1693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1693||DDR_AXI4_ARBITER_PF.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/291
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_ARVALID, as there is no assignment to it.||VKPFSOC_TOP.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1694||DDR_AXI4_ARBITER_PF.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/292
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWADDR, as there is no assignment to it.||VKPFSOC_TOP.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1695||DDR_AXI4_ARBITER_PF.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWBURST, as there is no assignment to it.||VKPFSOC_TOP.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1696||DDR_AXI4_ARBITER_PF.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWCACHE, as there is no assignment to it.||VKPFSOC_TOP.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1697||DDR_AXI4_ARBITER_PF.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWID, as there is no assignment to it.||VKPFSOC_TOP.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1698||DDR_AXI4_ARBITER_PF.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/296
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWLEN, as there is no assignment to it.||VKPFSOC_TOP.srr(1699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1699||DDR_AXI4_ARBITER_PF.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/297
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWLOCK, as there is no assignment to it.||VKPFSOC_TOP.srr(1700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1700||DDR_AXI4_ARBITER_PF.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/298
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWPROT, as there is no assignment to it.||VKPFSOC_TOP.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1701||DDR_AXI4_ARBITER_PF.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/299
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWSIZE, as there is no assignment to it.||VKPFSOC_TOP.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1702||DDR_AXI4_ARBITER_PF.v(300);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/300
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_AWVALID, as there is no assignment to it.||VKPFSOC_TOP.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1703||DDR_AXI4_ARBITER_PF.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/301
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_BREADY, as there is no assignment to it.||VKPFSOC_TOP.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1704||DDR_AXI4_ARBITER_PF.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/302
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_RREADY, as there is no assignment to it.||VKPFSOC_TOP.srr(1705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1705||DDR_AXI4_ARBITER_PF.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/303
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WDATA, as there is no assignment to it.||VKPFSOC_TOP.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1706||DDR_AXI4_ARBITER_PF.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/304
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WLAST, as there is no assignment to it.||VKPFSOC_TOP.srr(1707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1707||DDR_AXI4_ARBITER_PF.v(305);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/305
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WSTRB, as there is no assignment to it.||VKPFSOC_TOP.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1708||DDR_AXI4_ARBITER_PF.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/306
Implementation;Synthesis||CG360||@W:Removing wire M_AXI_4_WVALID, as there is no assignment to it.||VKPFSOC_TOP.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1709||DDR_AXI4_ARBITER_PF.v(307);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/307
Implementation;Synthesis||CG360||@W:Removing wire r0_burst_size_axi, as there is no assignment to it.||VKPFSOC_TOP.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1710||DDR_AXI4_ARBITER_PF.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/308
Implementation;Synthesis||CG360||@W:Removing wire r0_req_axi, as there is no assignment to it.||VKPFSOC_TOP.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1711||DDR_AXI4_ARBITER_PF.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/309
Implementation;Synthesis||CL318||@W:*Output BUSER_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1715||DDR_AXI4_ARBITER_PF.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/160
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1716||DDR_AXI4_ARBITER_PF.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/161
Implementation;Synthesis||CL318||@W:*Output BUSER_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1717||DDR_AXI4_ARBITER_PF.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/162
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1718||DDR_AXI4_ARBITER_PF.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/163
Implementation;Synthesis||CL318||@W:*Output BUSER_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1719||DDR_AXI4_ARBITER_PF.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/164
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1720||DDR_AXI4_ARBITER_PF.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/165
Implementation;Synthesis||CL318||@W:*Output BUSER_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1721||DDR_AXI4_ARBITER_PF.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/166
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1722||DDR_AXI4_ARBITER_PF.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/167
Implementation;Synthesis||CL318||@W:*Output BUSER_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1723||DDR_AXI4_ARBITER_PF.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1724||DDR_AXI4_ARBITER_PF.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/169
Implementation;Synthesis||CL318||@W:*Output BUSER_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1725||DDR_AXI4_ARBITER_PF.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/170
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1726||DDR_AXI4_ARBITER_PF.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/171
Implementation;Synthesis||CL318||@W:*Output BUSER_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1727||DDR_AXI4_ARBITER_PF.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/172
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1728||DDR_AXI4_ARBITER_PF.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/173
Implementation;Synthesis||CL318||@W:*Output BUSER_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1729||DDR_AXI4_ARBITER_PF.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/174
Implementation;Synthesis||CL318||@W:*Output AWREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1730||DDR_AXI4_ARBITER_PF.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/175
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1731||DDR_AXI4_ARBITER_PF.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/176
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1732||DDR_AXI4_ARBITER_PF.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/177
Implementation;Synthesis||CL318||@W:*Output RDATA_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1733||DDR_AXI4_ARBITER_PF.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/178
Implementation;Synthesis||CL318||@W:*Output RVALID_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1734||DDR_AXI4_ARBITER_PF.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/179
Implementation;Synthesis||CL318||@W:*Output RLAST_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1735||DDR_AXI4_ARBITER_PF.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/180
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1736||DDR_AXI4_ARBITER_PF.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/181
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1737||DDR_AXI4_ARBITER_PF.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output RDATA_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1738||DDR_AXI4_ARBITER_PF.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/183
Implementation;Synthesis||CL318||@W:*Output RVALID_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1739||DDR_AXI4_ARBITER_PF.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/184
Implementation;Synthesis||CL318||@W:*Output RLAST_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1740||DDR_AXI4_ARBITER_PF.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/185
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1741||DDR_AXI4_ARBITER_PF.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/186
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1742||DDR_AXI4_ARBITER_PF.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/187
Implementation;Synthesis||CL318||@W:*Output RDATA_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1743||DDR_AXI4_ARBITER_PF.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/188
Implementation;Synthesis||CL318||@W:*Output RVALID_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1744||DDR_AXI4_ARBITER_PF.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/189
Implementation;Synthesis||CL318||@W:*Output RLAST_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1745||DDR_AXI4_ARBITER_PF.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/190
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1746||DDR_AXI4_ARBITER_PF.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/191
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1747||DDR_AXI4_ARBITER_PF.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/192
Implementation;Synthesis||CL318||@W:*Output RDATA_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1748||DDR_AXI4_ARBITER_PF.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/193
Implementation;Synthesis||CL318||@W:*Output RVALID_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1749||DDR_AXI4_ARBITER_PF.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/194
Implementation;Synthesis||CL318||@W:*Output RLAST_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1750||DDR_AXI4_ARBITER_PF.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/195
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1751||DDR_AXI4_ARBITER_PF.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1752||DDR_AXI4_ARBITER_PF.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/197
Implementation;Synthesis||CL318||@W:*Output RDATA_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1753||DDR_AXI4_ARBITER_PF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/198
Implementation;Synthesis||CL318||@W:*Output RVALID_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1754||DDR_AXI4_ARBITER_PF.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/199
Implementation;Synthesis||CL318||@W:*Output RLAST_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1755||DDR_AXI4_ARBITER_PF.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/200
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1756||DDR_AXI4_ARBITER_PF.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/201
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1757||DDR_AXI4_ARBITER_PF.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/202
Implementation;Synthesis||CL318||@W:*Output RDATA_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1758||DDR_AXI4_ARBITER_PF.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/203
Implementation;Synthesis||CL318||@W:*Output RVALID_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1759||DDR_AXI4_ARBITER_PF.v(204);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/204
Implementation;Synthesis||CL318||@W:*Output RLAST_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1760||DDR_AXI4_ARBITER_PF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/205
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1761||DDR_AXI4_ARBITER_PF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/206
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1762||DDR_AXI4_ARBITER_PF.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/207
Implementation;Synthesis||CL318||@W:*Output RDATA_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1763||DDR_AXI4_ARBITER_PF.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/208
Implementation;Synthesis||CL318||@W:*Output RVALID_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1764||DDR_AXI4_ARBITER_PF.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/209
Implementation;Synthesis||CL318||@W:*Output RLAST_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1765||DDR_AXI4_ARBITER_PF.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output BUSER_O_r7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1766||DDR_AXI4_ARBITER_PF.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/211
Implementation;Synthesis||CL318||@W:*Output ARREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1767||DDR_AXI4_ARBITER_PF.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/212
Implementation;Synthesis||CL318||@W:*Output RDATA_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1768||DDR_AXI4_ARBITER_PF.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/213
Implementation;Synthesis||CL318||@W:*Output RVALID_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1769||DDR_AXI4_ARBITER_PF.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/214
Implementation;Synthesis||CL318||@W:*Output RLAST_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1770||DDR_AXI4_ARBITER_PF.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/215
Implementation;Synthesis||CG794||@N: Using module data_packer_h264 from library work||VKPFSOC_TOP.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1779||H264_DDR_WRITE.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v'/linenumber/145
Implementation;Synthesis||CG794||@N: Using module video_fifo from library work||VKPFSOC_TOP.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1780||H264_DDR_WRITE.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v'/linenumber/189
Implementation;Synthesis||CG781||@W:Input L1_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1994||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L2_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1995||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L3_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1996||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L4_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1997||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L5_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1998||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L6_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/1999||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input L7_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2000||mipicsi2rxdecoderPF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/112
Implementation;Synthesis||CL318||@W:*Output TDATA_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2002||mipicsi2rxdecoderPF.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/83
Implementation;Synthesis||CL318||@W:*Output TSTRB_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2003||mipicsi2rxdecoderPF.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/84
Implementation;Synthesis||CL318||@W:*Output TKEEP_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2004||mipicsi2rxdecoderPF.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/85
Implementation;Synthesis||CL318||@W:*Output TVALID_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2005||mipicsi2rxdecoderPF.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/86
Implementation;Synthesis||CL318||@W:*Output TLAST_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2006||mipicsi2rxdecoderPF.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/87
Implementation;Synthesis||CL318||@W:*Output TUSER_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2007||mipicsi2rxdecoderPF.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/88
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||VKPFSOC_TOP.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2011||PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||CG775||@N: Component CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN not found in library "work" or "__hyper__lib__", but found in library CORERXIODBITALIGN_LIB||VKPFSOC_TOP.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2018||CoreRxIODBitAlign_top.v(2);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v'/linenumber/2
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2063||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2064||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2065||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2066||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of skip_trng_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2068||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final_upd[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2069||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2070||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of retrain_reg[2:0] assign 0, register removed by optimization.||VKPFSOC_TOP.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2071||CoreRxIODBitAlign.v(1031);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1031
Implementation;Synthesis||CL113||@W:Feedback mux created for signal skip_trng_reg[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||VKPFSOC_TOP.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2072||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL250||@W:All reachable assignments to skip_trng_reg[2] assign 0, register removed by optimization||VKPFSOC_TOP.srr(2073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2073||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2155||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2156||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2157||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2158||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2160||ICB_BclkSclkAlign.v(959);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/959
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_2[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(2161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2161||ICB_BclkSclkAlign.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/761
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_1[8:0]. Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2162||ICB_BclkSclkAlign.v(737);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/737
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_SCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2165||CoreBclkSclkAlign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2166||CoreBclkSclkAlign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK90_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2167||CoreBclkSclkAlign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_MCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2168||CoreBclkSclkAlign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||CL318||@W:*Output PLL_LOADPHS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2169||CoreBclkSclkAlign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_ROTATE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2170||CoreBclkSclkAlign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_DIRECTION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2171||CoreBclkSclkAlign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||CL318||@W:*Output BCLKSCLK_BCLK_VCOPHSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||VKPFSOC_TOP.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2172||CoreBclkSclkAlign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2188||PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(2189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2189||PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(2194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2194||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/152
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2195||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/196
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2196||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/240
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||VKPFSOC_TOP.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2197||PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/295
Implementation;Synthesis||CG1340||@W:Index into variable ram_data_i could be out of range ; a simulation mismatch is possible.||VKPFSOC_TOP.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2225||CR_OSD.v(384);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/384
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of s_num1_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2227||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_num1_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2228||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of s_num2_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2229||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_num2_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2230||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of s_num3_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2231||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_num3_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2232||CR_OSD.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/448
Implementation;Synthesis||CG794||@N: Using module Bayer_Interpolation_C0 from library work||VKPFSOC_TOP.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2242||video_processing.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/189
Implementation;Synthesis||CG794||@N: Using module Gamma_Correction_C0 from library work||VKPFSOC_TOP.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2243||video_processing.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/255
Implementation;Synthesis||CG794||@N: Using module Image_Enhancement_C0 from library work||VKPFSOC_TOP.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2244||video_processing.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/271
Implementation;Synthesis||CG794||@N: Using module IMAGE_SCALER_C0 from library work||VKPFSOC_TOP.srr(2245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2245||video_processing.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/292
Implementation;Synthesis||CG794||@N: Using module intensity_average from library work||VKPFSOC_TOP.srr(2246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2246||video_processing.v(315);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/315
Implementation;Synthesis||CG794||@N: Using module apb3_if from library work||VKPFSOC_TOP.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2249||Video_Pipeline.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\Video_Pipeline\Video_Pipeline.v'/linenumber/341
Implementation;Synthesis||CG794||@N: Using module RGBtoYCbCr_C0 from library work||VKPFSOC_TOP.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2250||Video_Pipeline.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\Video_Pipeline\Video_Pipeline.v'/linenumber/466
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of s_addr_offset[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2272||CR_OSD.v(316);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/316
Implementation;Synthesis||CL246||@W:Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2275||CR_OSD.v(560);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/560
Implementation;Synthesis||CL246||@W:Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2280||CR_OSD.v(465);liberoaction://cross_probe/hdl/file/'<project>\hdl\CR_OSD.v'/linenumber/465
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register clkalign_curr_state.||VKPFSOC_TOP.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2317||ICB_BclkSclkAlign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||CL159||@N: Input PLL_BCLKPHS_OFFSET is unused.||VKPFSOC_TOP.srr(2386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2386||CoreBclkSclkAlign.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input BCLK_IGEAR_RX is unused.||VKPFSOC_TOP.srr(2387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2387||CoreBclkSclkAlign.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/103
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register bitalign_curr_state.||VKPFSOC_TOP.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2394||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL159||@N: Input rx_BIT_ALGN_SKIP is unused.||VKPFSOC_TOP.srr(2427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2427||CoreRxIODBitAlign.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input L1_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2496||mipicsi2rxdecoderPF.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input L2_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2497||mipicsi2rxdecoderPF.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input L3_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2498||mipicsi2rxdecoderPF.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input L4_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2499||mipicsi2rxdecoderPF.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input L5_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2500||mipicsi2rxdecoderPF.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input L6_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2501||mipicsi2rxdecoderPF.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input L7_LP_DATA_I is unused.||VKPFSOC_TOP.srr(2502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2502||mipicsi2rxdecoderPF.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v'/linenumber/64
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(2507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2507||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2512||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_frame_size[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2791||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_line_counter[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2792||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of s_frame_size_out[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2793||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of frame_size_o[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||VKPFSOC_TOP.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2794||ddr_write_controller_enc.v(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/269
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register s_state.||VKPFSOC_TOP.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2795||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register video_bus_state.||VKPFSOC_TOP.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2811||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register local_wbus_state.||VKPFSOC_TOP.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2819||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||CL159||@N: Input bid is unused.||VKPFSOC_TOP.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2826||ddr_rw_arbiter.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input bresp is unused.||VKPFSOC_TOP.srr(2827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2827||ddr_rw_arbiter.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input rid is unused.||VKPFSOC_TOP.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2828||ddr_rw_arbiter.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input rresp is unused.||VKPFSOC_TOP.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2829||ddr_rw_arbiter.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||VKPFSOC_TOP.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2832||axi_lbus_ram_wrapper.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||VKPFSOC_TOP.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2833||axi_lbus_ram_wrapper.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||VKPFSOC_TOP.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2834||axi_lbus_ram_wrapper.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||VKPFSOC_TOP.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2839||axi_lbus_corefifo_fwft.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||VKPFSOC_TOP.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2840||axi_lbus_corefifo_fwft.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input reset_wclk_top is unused.||VKPFSOC_TOP.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2841||axi_lbus_corefifo_fwft.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||VKPFSOC_TOP.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2842||axi_lbus_corefifo_fwft.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input din is unused.||VKPFSOC_TOP.srr(2843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2843||axi_lbus_corefifo_fwft.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||VKPFSOC_TOP.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2848||video_axi_fifo.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||VKPFSOC_TOP.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2851||axi_lbus_ram_wrapper.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||VKPFSOC_TOP.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2852||axi_lbus_ram_wrapper.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||VKPFSOC_TOP.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2853||axi_lbus_ram_wrapper.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||VKPFSOC_TOP.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2858||axi_lbus_corefifo_fwft.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||VKPFSOC_TOP.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2859||axi_lbus_corefifo_fwft.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input reset_wclk_top is unused.||VKPFSOC_TOP.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2860||axi_lbus_corefifo_fwft.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||VKPFSOC_TOP.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2861||axi_lbus_corefifo_fwft.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input din is unused.||VKPFSOC_TOP.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2862||axi_lbus_corefifo_fwft.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||VKPFSOC_TOP.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2867||video_axi_fifo.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input WDATA_I_0 is unused.||VKPFSOC_TOP.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2870||DDR_AXI4_ARBITER_PF.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input WVALID_I_0 is unused.||VKPFSOC_TOP.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2871||DDR_AXI4_ARBITER_PF.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input AWADDR_I_0 is unused.||VKPFSOC_TOP.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2872||DDR_AXI4_ARBITER_PF.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input AWVALID_I_0 is unused.||VKPFSOC_TOP.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2873||DDR_AXI4_ARBITER_PF.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_0 is unused.||VKPFSOC_TOP.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2874||DDR_AXI4_ARBITER_PF.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input WDATA_I_1 is unused.||VKPFSOC_TOP.srr(2875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2875||DDR_AXI4_ARBITER_PF.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input WVALID_I_1 is unused.||VKPFSOC_TOP.srr(2876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2876||DDR_AXI4_ARBITER_PF.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input AWADDR_I_1 is unused.||VKPFSOC_TOP.srr(2877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2877||DDR_AXI4_ARBITER_PF.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input AWVALID_I_1 is unused.||VKPFSOC_TOP.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2878||DDR_AXI4_ARBITER_PF.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_1 is unused.||VKPFSOC_TOP.srr(2879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2879||DDR_AXI4_ARBITER_PF.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input WDATA_I_2 is unused.||VKPFSOC_TOP.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2880||DDR_AXI4_ARBITER_PF.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input WVALID_I_2 is unused.||VKPFSOC_TOP.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2881||DDR_AXI4_ARBITER_PF.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input AWADDR_I_2 is unused.||VKPFSOC_TOP.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2882||DDR_AXI4_ARBITER_PF.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input AWVALID_I_2 is unused.||VKPFSOC_TOP.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2883||DDR_AXI4_ARBITER_PF.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_2 is unused.||VKPFSOC_TOP.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2884||DDR_AXI4_ARBITER_PF.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input WDATA_I_3 is unused.||VKPFSOC_TOP.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2885||DDR_AXI4_ARBITER_PF.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input WVALID_I_3 is unused.||VKPFSOC_TOP.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2886||DDR_AXI4_ARBITER_PF.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input AWADDR_I_3 is unused.||VKPFSOC_TOP.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2887||DDR_AXI4_ARBITER_PF.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input AWVALID_I_3 is unused.||VKPFSOC_TOP.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2888||DDR_AXI4_ARBITER_PF.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_3 is unused.||VKPFSOC_TOP.srr(2889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2889||DDR_AXI4_ARBITER_PF.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input WDATA_I_4 is unused.||VKPFSOC_TOP.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2890||DDR_AXI4_ARBITER_PF.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input WVALID_I_4 is unused.||VKPFSOC_TOP.srr(2891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2891||DDR_AXI4_ARBITER_PF.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input AWADDR_I_4 is unused.||VKPFSOC_TOP.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2892||DDR_AXI4_ARBITER_PF.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input AWVALID_I_4 is unused.||VKPFSOC_TOP.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2893||DDR_AXI4_ARBITER_PF.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_4 is unused.||VKPFSOC_TOP.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2894||DDR_AXI4_ARBITER_PF.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input WDATA_I_5 is unused.||VKPFSOC_TOP.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2895||DDR_AXI4_ARBITER_PF.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input WVALID_I_5 is unused.||VKPFSOC_TOP.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2896||DDR_AXI4_ARBITER_PF.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input AWADDR_I_5 is unused.||VKPFSOC_TOP.srr(2897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2897||DDR_AXI4_ARBITER_PF.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AWVALID_I_5 is unused.||VKPFSOC_TOP.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2898||DDR_AXI4_ARBITER_PF.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_5 is unused.||VKPFSOC_TOP.srr(2899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2899||DDR_AXI4_ARBITER_PF.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input WDATA_I_6 is unused.||VKPFSOC_TOP.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2900||DDR_AXI4_ARBITER_PF.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input WVALID_I_6 is unused.||VKPFSOC_TOP.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2901||DDR_AXI4_ARBITER_PF.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AWADDR_I_6 is unused.||VKPFSOC_TOP.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2902||DDR_AXI4_ARBITER_PF.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input AWVALID_I_6 is unused.||VKPFSOC_TOP.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2903||DDR_AXI4_ARBITER_PF.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AWSIZE_I_6 is unused.||VKPFSOC_TOP.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2904||DDR_AXI4_ARBITER_PF.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input WDATA_I_7 is unused.||VKPFSOC_TOP.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2905||DDR_AXI4_ARBITER_PF.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v'/linenumber/128
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register main_curr_state.||VKPFSOC_TOP.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2914||CoreSysServices_PF_Ctrl.v(419);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/419
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of ac_reg_req[3:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2922||CoreSysServices_PF_Ctrl.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/152
Implementation;Synthesis||CL246||@W:Input port bits 31 to 9 of ac_calc_mbxwraddr[31:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2923||CoreSysServices_PF_Ctrl.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/158
Implementation;Synthesis||CL246||@W:Input port bits 31 to 9 of ac_calc_mbxrdaddr[31:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2924||CoreSysServices_PF_Ctrl.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/159
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mbx_curr_state.||VKPFSOC_TOP.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2929||CoreSysServices_PF_MBXIF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/198
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ssi_curr_state.||VKPFSOC_TOP.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2946||CoreSysServices_PF_SSIIF.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/155
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arb_curr_state.||VKPFSOC_TOP.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2956||CoreSysServices_PF_ReqArbiter.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_ReqArbiter.v'/linenumber/130
Implementation;Synthesis||CL135||@N: Found sequential shift ca_mbx_ren_r4 with address depth of 4 words and data bit width of 1.||VKPFSOC_TOP.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2966||CoreSysServices_PF_APBS.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/510
Implementation;Synthesis||CL177||@W:Sharing sequential element reg_sysservreq_bit_1_r and merging ac_reg_req. Add a syn_preserve attribute to the element to prevent sharing.||VKPFSOC_TOP.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2967||CoreSysServices_PF_APBS.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/261
Implementation;Synthesis||CL246||@W:Input port bits 31 to 6 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2968||CoreSysServices_PF_APBS.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/140
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2969||CoreSysServices_PF_APBS.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/140
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2994||spi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2997||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2998||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||VKPFSOC_TOP.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/2999||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=32, width=1||VKPFSOC_TOP.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3012||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=32, width=8||VKPFSOC_TOP.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3013||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3018||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 27 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3023||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3072||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET\CORERESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||VKPFSOC_TOP.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3077||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\RGBtoYCbCr\4.4.0\Encrypted\RGBtoYCbCr.vhd'.||VKPFSOC_TOP.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3113||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\apb_wrapper.vhd'.||VKPFSOC_TOP.srr(3114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'.||VKPFSOC_TOP.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3115||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'.||VKPFSOC_TOP.srr(3116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3116||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'.||VKPFSOC_TOP.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3117||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'.||VKPFSOC_TOP.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3118||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'.||VKPFSOC_TOP.srr(3119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3119||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\data_packer_h264.vhd'.||VKPFSOC_TOP.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3120||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ram2port.vhd'.||VKPFSOC_TOP.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3121||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'.||VKPFSOC_TOP.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3122||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'.||VKPFSOC_TOP.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3123||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'.||VKPFSOC_TOP.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3124||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'.||VKPFSOC_TOP.srr(3125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3125||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\intensity_average.vhd'.||VKPFSOC_TOP.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3126||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'.||VKPFSOC_TOP.srr(3127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3127||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\video_fifo.vhd'.||VKPFSOC_TOP.srr(3128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3128||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'.||VKPFSOC_TOP.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3129||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'.||VKPFSOC_TOP.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3130||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'.||VKPFSOC_TOP.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3131||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'.||VKPFSOC_TOP.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3132||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||VKPFSOC_TOP.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3134||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.rgbtoycbcr_c0.rtl.||VKPFSOC_TOP.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3135||RGBtoYCbCr_C0.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.apb3_if.apb3_if.||VKPFSOC_TOP.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3150||apb_wrapper.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/53
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||VKPFSOC_TOP.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3151||apb_wrapper.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/198
Implementation;Synthesis||CG290||@W:Referenced variable s_vert_resl is not in sensitivity list.||VKPFSOC_TOP.srr(3152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3152||apb_wrapper.vhd(271);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/271
Implementation;Synthesis||CG290||@W:Referenced variable s_horiz_resl is not in sensitivity list.||VKPFSOC_TOP.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3153||apb_wrapper.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/265
Implementation;Synthesis||CG290||@W:Referenced variable osd_en_o is not in sensitivity list.||VKPFSOC_TOP.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3154||apb_wrapper.vhd(277);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/277
Implementation;Synthesis||CG290||@W:Referenced variable rconst_o is not in sensitivity list.||VKPFSOC_TOP.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3155||apb_wrapper.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/205
Implementation;Synthesis||CG290||@W:Referenced variable frame_bytes_i is not in sensitivity list.||VKPFSOC_TOP.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3156||apb_wrapper.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/283
Implementation;Synthesis||CG290||@W:Referenced variable frame_index_i is not in sensitivity list.||VKPFSOC_TOP.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3157||apb_wrapper.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/283
Implementation;Synthesis||CG290||@W:Referenced variable s_signature is not in sensitivity list.||VKPFSOC_TOP.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3158||apb_wrapper.vhd(289);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/289
Implementation;Synthesis||CD638||@W:Signal s_signature is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3159||apb_wrapper.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/171
Implementation;Synthesis||CD630||@N: Synthesizing work.intensity_average.architecture_intensity_average.||VKPFSOC_TOP.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3164||intensity_average.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\intensity_average.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.image_scaler_c0.rtl.||VKPFSOC_TOP.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3168||IMAGE_SCALER_C0.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'/linenumber/32
Implementation;Synthesis||CD729||@W:Component declaration has 6 generics but entity declares only 5 generics||VKPFSOC_TOP.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3169||IMAGE_SCALER_C0.vhd(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'/linenumber/236
Implementation;Synthesis||CD630||@N: Synthesizing work.image_scaler.rtl.||VKPFSOC_TOP.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3170||Image_Scaler.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/21
Implementation;Synthesis||CD638||@W:Signal s_dvalid_tar is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3171||Image_Scaler.vhd(326);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/326
Implementation;Synthesis||CD638||@W:Signal s_dvalid_init is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3172||Image_Scaler.vhd(327);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/327
Implementation;Synthesis||CD638||@W:Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3173||Image_Scaler.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/328
Implementation;Synthesis||CD638||@W:Signal s_data_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3174||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CD638||@W:Signal s_horz_res_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3175||Image_Scaler.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/331
Implementation;Synthesis||CD638||@W:Signal s_vert_res_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3176||Image_Scaler.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/332
Implementation;Synthesis||CD638||@W:Signal s_horz_res_out is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3177||Image_Scaler.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/333
Implementation;Synthesis||CD638||@W:Signal s_vert_res_out is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3178||Image_Scaler.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/334
Implementation;Synthesis||CD638||@W:Signal s_scale_factor_horz is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3179||Image_Scaler.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/335
Implementation;Synthesis||CD638||@W:Signal s_scale_factor_vert is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3180||Image_Scaler.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/336
Implementation;Synthesis||CD638||@W:Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3181||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CD638||@W:Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3182||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CD638||@W:Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3183||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3207||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3208||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3209||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3210||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3211||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3212||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3213||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_blue_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3214||Image_Scaler.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/343
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3215||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3216||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3217||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3218||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3219||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3220||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3221||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_green_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3222||Image_Scaler.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/342
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3223||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3224||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3225||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3226||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3227||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3228||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3229||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_red_axi is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3230||Image_Scaler.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/341
Implementation;Synthesis||CL252||@W:Bit 0 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3231||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 1 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3232||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 2 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3233||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 3 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3234||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 4 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3235||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 5 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3236||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 6 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3237||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 7 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3238||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 8 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3239||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 9 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3240||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 10 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3241||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 11 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3242||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 12 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3243||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 13 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3244||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 14 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3245||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 15 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3246||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 16 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3247||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 17 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3248||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 18 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3249||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 19 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3250||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 20 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3251||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 21 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3252||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 22 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3253||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL252||@W:Bit 23 of signal s_data_o is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3254||Image_Scaler.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/329
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3255||Image_Scaler.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/186
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3256||Image_Scaler.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/183
Implementation;Synthesis||CL252||@W:Bit 0 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3257||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL252||@W:Bit 1 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3258||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL252||@W:Bit 2 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3259||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL252||@W:Bit 3 of signal TUSER_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3260||Image_Scaler.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/181
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3261||Image_Scaler.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/179
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3262||Image_Scaler.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 0 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3263||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 1 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3264||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 2 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3265||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 3 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3266||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 4 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3267||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 5 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3268||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 6 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3269||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 7 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3270||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 8 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3271||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 9 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3272||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 10 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3273||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 11 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3274||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 12 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3275||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 13 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3276||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 14 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3277||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 15 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3278||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 16 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3279||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 17 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3280||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 18 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3281||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 19 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3282||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 20 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3283||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 21 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3284||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 22 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3285||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 23 of signal TDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3286||Image_Scaler.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/175
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_BID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3287||Image_Scaler.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/150
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_BID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3288||Image_Scaler.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/150
Implementation;Synthesis||CL240||@W:Signal AXI_RLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3289||Image_Scaler.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/148
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_RID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3290||Image_Scaler.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/146
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_RID_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3291||Image_Scaler.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/146
Implementation;Synthesis||CL240||@W:Signal AXI_RUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3292||Image_Scaler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/144
Implementation;Synthesis||CL240||@W:Signal AXI_BUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3293||Image_Scaler.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/140
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_RRESP_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3294||Image_Scaler.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/118
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_RRESP_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3295||Image_Scaler.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/118
Implementation;Synthesis||CL240||@W:Signal AXI_RVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3296||Image_Scaler.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/114
Implementation;Synthesis||CL252||@W:Bit 0 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3297||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 1 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3298||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 2 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3299||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 3 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3300||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 4 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3301||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 5 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3302||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 6 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3303||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 7 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3304||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 8 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3305||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 9 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3306||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 10 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3307||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 11 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3308||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 12 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3309||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 13 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3310||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 14 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3311||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 15 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3312||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 16 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3313||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL252||@W:Bit 17 of signal AXI_RDATA_O is floating -- simulation mismatch possible.||VKPFSOC_TOP.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3314||Image_Scaler.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/112
Implementation;Synthesis||CL240||@W:Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3317||Image_Scaler.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/104
Implementation;Synthesis||CL240||@W:Signal AXI_BVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3318||Image_Scaler.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/96
Implementation;Synthesis||CL240||@W:Signal AXI_WREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3319||Image_Scaler.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/92
Implementation;Synthesis||CL240||@W:Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3320||Image_Scaler.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/80
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3321||Image_Scaler.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.image_enhancement_c0.rtl.||VKPFSOC_TOP.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3326||Image_Enhancement_C0.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'/linenumber/31
Implementation;Synthesis||CD276||@W:Map for port data_o of component image_enhancement not found||VKPFSOC_TOP.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3327||Image_Enhancement.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/180
Implementation;Synthesis||CD730||@W:Component declaration has 71 ports but entity declares 72 ports||VKPFSOC_TOP.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3328||Image_Enhancement_C0.vhd(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'/linenumber/229
Implementation;Synthesis||CD326||@W:Port data_o of entity work.image_enhancement is unconnected. If a port needs to remain unconnected, use the keyword open.||VKPFSOC_TOP.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3329||Image_Enhancement_C0.vhd(229);liberoaction://cross_probe/hdl/file/'<project>\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'/linenumber/229
Implementation;Synthesis||CD630||@N: Synthesizing work.image_enhancement.rtl.||VKPFSOC_TOP.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3330||Image_Enhancement.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3331||Image_Enhancement.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/351
Implementation;Synthesis||CD638||@W:Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3332||Image_Enhancement.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/352
Implementation;Synthesis||CD638||@W:Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3333||Image_Enhancement.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/353
Implementation;Synthesis||CD638||@W:Signal s_data_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3334||Image_Enhancement.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/354
Implementation;Synthesis||CD638||@W:Signal s_data_i_4k is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3335||Image_Enhancement.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/355
Implementation;Synthesis||CD638||@W:Signal s_data_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3336||Image_Enhancement.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/356
Implementation;Synthesis||CD638||@W:Signal s_data_4k_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3337||Image_Enhancement.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/357
Implementation;Synthesis||CD638||@W:Signal s_r_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3338||Image_Enhancement.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/358
Implementation;Synthesis||CD638||@W:Signal s_g_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3339||Image_Enhancement.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/359
Implementation;Synthesis||CD638||@W:Signal s_b_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3340||Image_Enhancement.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/360
Implementation;Synthesis||CD638||@W:Signal s_c_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3341||Image_Enhancement.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/361
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3347||Image_Enhancement.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/200
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3348||Image_Enhancement.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/198
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3349||Image_Enhancement.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/196
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3350||Image_Enhancement.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/191
Implementation;Synthesis||CL240||@W:Signal DATA_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3351||Image_Enhancement.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/180
Implementation;Synthesis||CL240||@W:Signal AXI_RLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3352||Image_Enhancement.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/146
Implementation;Synthesis||CL240||@W:Signal AXI_RUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3353||Image_Enhancement.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/142
Implementation;Synthesis||CL240||@W:Signal AXI_BUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3354||Image_Enhancement.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/138
Implementation;Synthesis||CL240||@W:Signal AXI_RVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3355||Image_Enhancement.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/112
Implementation;Synthesis||CL240||@W:Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3356||Image_Enhancement.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/102
Implementation;Synthesis||CL240||@W:Signal AXI_BVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3357||Image_Enhancement.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/94
Implementation;Synthesis||CL240||@W:Signal AXI_WREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3358||Image_Enhancement.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/90
Implementation;Synthesis||CL240||@W:Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3359||Image_Enhancement.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/78
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3360||Image_Enhancement.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.gamma_correction_c0.rtl.||VKPFSOC_TOP.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3365||Gamma_Correction_C0.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gamma_correction.rtl.||VKPFSOC_TOP.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3366||Gamma_Correction.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3367||Gamma_Correction.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/182
Implementation;Synthesis||CD638||@W:Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3368||Gamma_Correction.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/183
Implementation;Synthesis||CD638||@W:Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3369||Gamma_Correction.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/184
Implementation;Synthesis||CD638||@W:Signal s_data_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3370||Gamma_Correction.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/185
Implementation;Synthesis||CD638||@W:Signal s_red_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3371||Gamma_Correction.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/186
Implementation;Synthesis||CD638||@W:Signal s_green_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3372||Gamma_Correction.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/187
Implementation;Synthesis||CD638||@W:Signal s_blue_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3373||Gamma_Correction.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/188
Implementation;Synthesis||CD638||@W:Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3374||Gamma_Correction.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/189
Implementation;Synthesis||CD638||@W:Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3375||Gamma_Correction.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/190
Implementation;Synthesis||CD638||@W:Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3376||Gamma_Correction.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/191
Implementation;Synthesis||CD638||@W:Signal s_data_4p_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3377||Gamma_Correction.vhd(193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/193
Implementation;Synthesis||CD638||@W:Signal s_red_4p_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3378||Gamma_Correction.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/194
Implementation;Synthesis||CD638||@W:Signal s_green_4p_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3379||Gamma_Correction.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/195
Implementation;Synthesis||CD638||@W:Signal s_blue_4p_in is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3380||Gamma_Correction.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/196
Implementation;Synthesis||CD638||@W:Signal s_red_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3381||Gamma_Correction.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/197
Implementation;Synthesis||CD638||@W:Signal s_green_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3382||Gamma_Correction.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/198
Implementation;Synthesis||CD638||@W:Signal s_blue_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3383||Gamma_Correction.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/199
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3389||Gamma_Correction.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/88
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3390||Gamma_Correction.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/85
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3391||Gamma_Correction.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/83
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3392||Gamma_Correction.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/81
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3393||Gamma_Correction.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.bayer_interpolation_c0.rtl.||VKPFSOC_TOP.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3398||Bayer_Interpolation_C0.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/32
Implementation;Synthesis||CD276||@W:Map for port data_o of component bayer_interpolation not found||VKPFSOC_TOP.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3399||Bayer_Interpolation.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/176
Implementation;Synthesis||CD730||@W:Component declaration has 67 ports but entity declares 68 ports||VKPFSOC_TOP.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3400||Bayer_Interpolation_C0.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/227
Implementation;Synthesis||CD326||@W:Port tdata_o of entity work.bayer_interpolation is unconnected. If a port needs to remain unconnected, use the keyword open.||VKPFSOC_TOP.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3401||Bayer_Interpolation_C0.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/227
Implementation;Synthesis||CD326||@W:Port data_o of entity work.bayer_interpolation is unconnected. If a port needs to remain unconnected, use the keyword open.||VKPFSOC_TOP.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3402||Bayer_Interpolation_C0.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'/linenumber/227
Implementation;Synthesis||CD630||@N: Synthesizing work.bayer_interpolation.rtl.||VKPFSOC_TOP.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3403||Bayer_Interpolation.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal s_eof_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3404||Bayer_Interpolation.vhd(321);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/321
Implementation;Synthesis||CD638||@W:Signal s_eof_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3405||Bayer_Interpolation.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/322
Implementation;Synthesis||CD638||@W:Signal s_bayer_format_axi4l is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3406||Bayer_Interpolation.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/323
Implementation;Synthesis||CD638||@W:Signal s_data_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3407||Bayer_Interpolation.vhd(324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/324
Implementation;Synthesis||CD638||@W:Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3408||Bayer_Interpolation.vhd(325);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/325
Implementation;Synthesis||CD638||@W:Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3409||Bayer_Interpolation.vhd(326);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/326
Implementation;Synthesis||CD638||@W:Signal s_bayer_red_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3410||Bayer_Interpolation.vhd(327);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/327
Implementation;Synthesis||CD638||@W:Signal s_bayer_green_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3411||Bayer_Interpolation.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/328
Implementation;Synthesis||CD638||@W:Signal s_bayer_blue_o is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3412||Bayer_Interpolation.vhd(329);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/329
Implementation;Synthesis||CD638||@W:Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3413||Bayer_Interpolation.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/333
Implementation;Synthesis||CD638||@W:Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3414||Bayer_Interpolation.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/334
Implementation;Synthesis||CD638||@W:Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3415||Bayer_Interpolation.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/335
Implementation;Synthesis||CD638||@W:Signal s_data_o_axi is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3416||Bayer_Interpolation.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/337
Implementation;Synthesis||CL240||@W:Signal TVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3437||Bayer_Interpolation.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/191
Implementation;Synthesis||CL240||@W:Signal TLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3438||Bayer_Interpolation.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/189
Implementation;Synthesis||CL240||@W:Signal TKEEP_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3439||Bayer_Interpolation.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/187
Implementation;Synthesis||CL240||@W:Signal TSTRB_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3440||Bayer_Interpolation.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/185
Implementation;Synthesis||CL240||@W:Signal DATA_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3441||Bayer_Interpolation.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/176
Implementation;Synthesis||CL240||@W:Signal AXI_RLAST_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3442||Bayer_Interpolation.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/146
Implementation;Synthesis||CL240||@W:Signal AXI_RUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3443||Bayer_Interpolation.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/142
Implementation;Synthesis||CL240||@W:Signal AXI_BUSER_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3444||Bayer_Interpolation.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/138
Implementation;Synthesis||CL240||@W:Signal AXI_RVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3445||Bayer_Interpolation.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/112
Implementation;Synthesis||CL240||@W:Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3446||Bayer_Interpolation.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/102
Implementation;Synthesis||CL240||@W:Signal AXI_BVALID_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3447||Bayer_Interpolation.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/94
Implementation;Synthesis||CL240||@W:Signal AXI_WREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3448||Bayer_Interpolation.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/90
Implementation;Synthesis||CL240||@W:Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3449||Bayer_Interpolation.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/78
Implementation;Synthesis||CL240||@W:Signal TREADY_O is floating; a simulation mismatch is possible.||VKPFSOC_TOP.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3450||Bayer_Interpolation.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/57
Implementation;Synthesis||CD630||@N: Synthesizing work.video_fifo.video_fifo.||VKPFSOC_TOP.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3458||video_fifo.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3459||video_fifo.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/151
Implementation;Synthesis||CD638||@W:Signal j is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3460||video_fifo.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/152
Implementation;Synthesis||CD630||@N: Synthesizing work.ram2port.ram2port.||VKPFSOC_TOP.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3461||ram2port.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram2port.vhd'/linenumber/54
Implementation;Synthesis||CL134||@N: Found RAM io1l, depth=4096, width=64||VKPFSOC_TOP.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3464||ram2port.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram2port.vhd'/linenumber/71
Implementation;Synthesis||CL265||@W:Removing unused bit 12 of wdata_count_2(12 downto 0). Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3468||video_fifo.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/404
Implementation;Synthesis||CL265||@W:Removing unused bit 12 of rdata_count_2(12 downto 0). Either assign all bits or reduce the width of the signal.||VKPFSOC_TOP.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3469||video_fifo.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/300
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of rptr(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3470||video_fifo.vhd(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/251
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of wptr(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||VKPFSOC_TOP.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3471||video_fifo.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/351
Implementation;Synthesis||CD630||@N: Synthesizing work.data_packer_h264.data_packer_h264.||VKPFSOC_TOP.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3475||data_packer_h264.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_packer_h264.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal s_buf_wr_done_dly1 is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3476||data_packer_h264.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_packer_h264.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal s_buf_wr_done_dly2 is undriven. Either assign the signal a value or remove the signal declaration.||VKPFSOC_TOP.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3477||data_packer_h264.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_packer_h264.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing work.write_mux.write_mux.||VKPFSOC_TOP.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3483||write_mux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.write_demux.write_demux.||VKPFSOC_TOP.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3487||write_demux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.request_scheduler.request_scheduler.||VKPFSOC_TOP.srr(3491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3491||request_scheduler.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/26
Implementation;Synthesis||CD231||@N: Using onehot encoding for type scheduler_states. For example, enumeration idle is mapped to "100000".||VKPFSOC_TOP.srr(3492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3492||request_scheduler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||VKPFSOC_TOP.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3493||request_scheduler.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/337
Implementation;Synthesis||CD630||@N: Synthesizing work.read_mux.read_mux.||VKPFSOC_TOP.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3498||read_mux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.read_demux.read_demux.||VKPFSOC_TOP.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3502||read_demux.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register s_state.||VKPFSOC_TOP.srr(3511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3511||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3551||Bayer_Interpolation.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/52
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3552||Bayer_Interpolation.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3553||Bayer_Interpolation.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input AXI_RESETN_I is unused.||VKPFSOC_TOP.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3554||Bayer_Interpolation.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input AXI_CLK_I is unused.||VKPFSOC_TOP.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3555||Bayer_Interpolation.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input AXI_AWVALID_I is unused.||VKPFSOC_TOP.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3556||Bayer_Interpolation.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input AXI_AWADDR_I is unused.||VKPFSOC_TOP.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3557||Bayer_Interpolation.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI_AWPROT_I is unused.||VKPFSOC_TOP.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3558||Bayer_Interpolation.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI_AWBURST_I is unused.||VKPFSOC_TOP.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3559||Bayer_Interpolation.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI_WDATA_I is unused.||VKPFSOC_TOP.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3560||Bayer_Interpolation.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input AXI_WVALID_I is unused.||VKPFSOC_TOP.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3561||Bayer_Interpolation.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input AXI_WSTRB_I is unused.||VKPFSOC_TOP.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3562||Bayer_Interpolation.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input AXI_BREADY_I is unused.||VKPFSOC_TOP.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3563||Bayer_Interpolation.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input AXI_ARVALID_I is unused.||VKPFSOC_TOP.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3564||Bayer_Interpolation.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/100
Implementation;Synthesis||CL159||@N: Input AXI_ARADDR_I is unused.||VKPFSOC_TOP.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3565||Bayer_Interpolation.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/104
Implementation;Synthesis||CL159||@N: Input AXI_ARPROT_I is unused.||VKPFSOC_TOP.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3566||Bayer_Interpolation.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AXI_ARBURST_I is unused.||VKPFSOC_TOP.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3567||Bayer_Interpolation.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input AXI_RREADY_I is unused.||VKPFSOC_TOP.srr(3568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3568||Bayer_Interpolation.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input AXI_AWID_I is unused.||VKPFSOC_TOP.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3569||Bayer_Interpolation.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input AXI_AWLEN_I is unused.||VKPFSOC_TOP.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3570||Bayer_Interpolation.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AXI_AWSIZE_I is unused.||VKPFSOC_TOP.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3571||Bayer_Interpolation.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input AXI_AWLOCK_I is unused.||VKPFSOC_TOP.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3572||Bayer_Interpolation.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AXI_AWCACHE_I is unused.||VKPFSOC_TOP.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3573||Bayer_Interpolation.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AXI_AWUSER_I is unused.||VKPFSOC_TOP.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3574||Bayer_Interpolation.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input AXI_AWQOS_I is unused.||VKPFSOC_TOP.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3575||Bayer_Interpolation.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input AXI_AWREGION_I is unused.||VKPFSOC_TOP.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3576||Bayer_Interpolation.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input AXI_WLAST_I is unused.||VKPFSOC_TOP.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3577||Bayer_Interpolation.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input AXI_WUSER_I is unused.||VKPFSOC_TOP.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3578||Bayer_Interpolation.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input AXI_ARUSER_I is unused.||VKPFSOC_TOP.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3579||Bayer_Interpolation.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input AXI_ARID_I is unused.||VKPFSOC_TOP.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3580||Bayer_Interpolation.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input AXI_ARLEN_I is unused.||VKPFSOC_TOP.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3581||Bayer_Interpolation.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input AXI_ARSIZE_I is unused.||VKPFSOC_TOP.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3582||Bayer_Interpolation.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input AXI_ARLOCK_I is unused.||VKPFSOC_TOP.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3583||Bayer_Interpolation.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AXI_ARCACHE_I is unused.||VKPFSOC_TOP.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3584||Bayer_Interpolation.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input AXI_ARQOS_I is unused.||VKPFSOC_TOP.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3585||Bayer_Interpolation.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AXI_ARREGION_I is unused.||VKPFSOC_TOP.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3586||Bayer_Interpolation.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3593||Gamma_Correction.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3594||Gamma_Correction.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3595||Gamma_Correction.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'/linenumber/50
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3602||Image_Enhancement.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/51
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3603||Image_Enhancement.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3604||Image_Enhancement.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input AXI_RESETN_I is unused.||VKPFSOC_TOP.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3605||Image_Enhancement.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input AXI_CLK_I is unused.||VKPFSOC_TOP.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3606||Image_Enhancement.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input AXI_AWVALID_I is unused.||VKPFSOC_TOP.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3607||Image_Enhancement.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input AXI_AWADDR_I is unused.||VKPFSOC_TOP.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3608||Image_Enhancement.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI_AWPROT_I is unused.||VKPFSOC_TOP.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3609||Image_Enhancement.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI_AWBURST_I is unused.||VKPFSOC_TOP.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3610||Image_Enhancement.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI_WDATA_I is unused.||VKPFSOC_TOP.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3611||Image_Enhancement.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input AXI_WVALID_I is unused.||VKPFSOC_TOP.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3612||Image_Enhancement.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input AXI_WSTRB_I is unused.||VKPFSOC_TOP.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3613||Image_Enhancement.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input AXI_BREADY_I is unused.||VKPFSOC_TOP.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3614||Image_Enhancement.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input AXI_ARVALID_I is unused.||VKPFSOC_TOP.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3615||Image_Enhancement.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/100
Implementation;Synthesis||CL159||@N: Input AXI_ARADDR_I is unused.||VKPFSOC_TOP.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3616||Image_Enhancement.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/104
Implementation;Synthesis||CL159||@N: Input AXI_ARPROT_I is unused.||VKPFSOC_TOP.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3617||Image_Enhancement.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AXI_ARBURST_I is unused.||VKPFSOC_TOP.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3618||Image_Enhancement.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input AXI_RREADY_I is unused.||VKPFSOC_TOP.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3619||Image_Enhancement.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input AXI_AWID_I is unused.||VKPFSOC_TOP.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3620||Image_Enhancement.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input AXI_AWLEN_I is unused.||VKPFSOC_TOP.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3621||Image_Enhancement.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AXI_AWSIZE_I is unused.||VKPFSOC_TOP.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3622||Image_Enhancement.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input AXI_AWLOCK_I is unused.||VKPFSOC_TOP.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3623||Image_Enhancement.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AXI_AWCACHE_I is unused.||VKPFSOC_TOP.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3624||Image_Enhancement.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AXI_AWUSER_I is unused.||VKPFSOC_TOP.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3625||Image_Enhancement.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input AXI_AWQOS_I is unused.||VKPFSOC_TOP.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3626||Image_Enhancement.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input AXI_AWREGION_I is unused.||VKPFSOC_TOP.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3627||Image_Enhancement.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input AXI_WLAST_I is unused.||VKPFSOC_TOP.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3628||Image_Enhancement.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input AXI_WUSER_I is unused.||VKPFSOC_TOP.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3629||Image_Enhancement.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input AXI_ARUSER_I is unused.||VKPFSOC_TOP.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3630||Image_Enhancement.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input AXI_ARID_I is unused.||VKPFSOC_TOP.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3631||Image_Enhancement.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input AXI_ARLEN_I is unused.||VKPFSOC_TOP.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3632||Image_Enhancement.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input AXI_ARSIZE_I is unused.||VKPFSOC_TOP.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3633||Image_Enhancement.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input AXI_ARLOCK_I is unused.||VKPFSOC_TOP.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3634||Image_Enhancement.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AXI_ARCACHE_I is unused.||VKPFSOC_TOP.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3635||Image_Enhancement.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input AXI_ARQOS_I is unused.||VKPFSOC_TOP.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3636||Image_Enhancement.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AXI_ARREGION_I is unused.||VKPFSOC_TOP.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3637||Image_Enhancement.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input TDATA_I is unused.||VKPFSOC_TOP.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3661||Image_Scaler.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/49
Implementation;Synthesis||CL159||@N: Input TVALID_I is unused.||VKPFSOC_TOP.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3662||Image_Scaler.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/52
Implementation;Synthesis||CL159||@N: Input TUSER_I is unused.||VKPFSOC_TOP.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3663||Image_Scaler.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input AXI_RESETN_I is unused.||VKPFSOC_TOP.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3664||Image_Scaler.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input AXI_CLK_I is unused.||VKPFSOC_TOP.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3665||Image_Scaler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input AXI_AWVALID_I is unused.||VKPFSOC_TOP.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3666||Image_Scaler.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input AXI_AWADDR_I is unused.||VKPFSOC_TOP.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3667||Image_Scaler.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI_AWPROT_I is unused.||VKPFSOC_TOP.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3668||Image_Scaler.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI_AWBURST_I is unused.||VKPFSOC_TOP.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3669||Image_Scaler.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input AXI_WDATA_I is unused.||VKPFSOC_TOP.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3670||Image_Scaler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input AXI_WVALID_I is unused.||VKPFSOC_TOP.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3671||Image_Scaler.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/90
Implementation;Synthesis||CL159||@N: Input AXI_WSTRB_I is unused.||VKPFSOC_TOP.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3672||Image_Scaler.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/94
Implementation;Synthesis||CL159||@N: Input AXI_BREADY_I is unused.||VKPFSOC_TOP.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3673||Image_Scaler.vhd(98);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/98
Implementation;Synthesis||CL159||@N: Input AXI_ARVALID_I is unused.||VKPFSOC_TOP.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3674||Image_Scaler.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/102
Implementation;Synthesis||CL159||@N: Input AXI_ARADDR_I is unused.||VKPFSOC_TOP.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3675||Image_Scaler.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input AXI_ARPROT_I is unused.||VKPFSOC_TOP.srr(3676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3676||Image_Scaler.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input AXI_ARBURST_I is unused.||VKPFSOC_TOP.srr(3677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3677||Image_Scaler.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input AXI_RREADY_I is unused.||VKPFSOC_TOP.srr(3678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3678||Image_Scaler.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input AXI_AWID_I is unused.||VKPFSOC_TOP.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3679||Image_Scaler.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input AXI_AWLEN_I is unused.||VKPFSOC_TOP.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3680||Image_Scaler.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input AXI_AWSIZE_I is unused.||VKPFSOC_TOP.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3681||Image_Scaler.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input AXI_AWLOCK_I is unused.||VKPFSOC_TOP.srr(3682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3682||Image_Scaler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input AXI_AWCACHE_I is unused.||VKPFSOC_TOP.srr(3683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3683||Image_Scaler.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input AXI_AWUSER_I is unused.||VKPFSOC_TOP.srr(3684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3684||Image_Scaler.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input AXI_AWQOS_I is unused.||VKPFSOC_TOP.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3685||Image_Scaler.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 0 of r_i(7 downto 0) is unused ||VKPFSOC_TOP.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3692||intensity_average.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\intensity_average.vhd'/linenumber/59
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of b_i(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3693||intensity_average.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\intensity_average.vhd'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3696||apb_wrapper.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of frame_bytes_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||VKPFSOC_TOP.srr(3697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3697||apb_wrapper.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/89
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||VKPFSOC_TOP.srr(3825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3825||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_50MHz.CORERESET_PF_C5_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3842||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3843||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET\CORERESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3844||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3845||pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v(26);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v'/linenumber/26
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3846||pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v'/linenumber/27
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3847||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||VKPFSOC_TOP.srr(3848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3848||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3849||pf_iod_generic_rx_c0_pf_iod_clk_training_pf_iod.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/32
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3850||pf_iod_generic_rx_c0_pf_iod_rx_pf_iod.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v'/linenumber/262
Implementation;Synthesis||MO129||@W:Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.FF_TIMED_ENTRY_SYNC_r is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3860||coresysservices_pf_ctrl.v(1240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1240
Implementation;Synthesis||MO129||@W:Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.NONFF_TIMED_ENTRY_SYNC_r is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3861||coresysservices_pf_ctrl.v(1301);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1301
Implementation;Synthesis||MO129||@W:Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.SET_FF_TIMED_ENTRY_FLAG is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3862||coresysservices_pf_ctrl.v(1266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1266
Implementation;Synthesis||MO129||@W:Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.SET_NONFF_TIMED_ENTRY_FLAG is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3863||coresysservices_pf_ctrl.v(1327);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1327
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.NONFF_TIMED_ENTRY_FLAG because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.FF_TIMED_ENTRY_FLAG. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3864||coresysservices_pf_ctrl.v(1346);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1346
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.fftimed_req_r because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.ffnontimed_req_r. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3865||coresysservices_pf_ctrl.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance ff_exit_status[15:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3866||coresysservices_pf_ctrl.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1171
Implementation;Synthesis||BN362||@N: Removing sequential instance ff_init_req (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3867||coresysservices_pf_ctrl.v(1183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1183
Implementation;Synthesis||BN362||@N: Removing sequential instance ss_status[15:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3868||coresysservices_pf_ctrl.v(1121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1121
Implementation;Synthesis||BN362||@N: Removing sequential instance ss_req (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3869||coresysservices_pf_ctrl.v(1111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1111
Implementation;Synthesis||BN362||@N: Removing sequential instance mbx_write (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3870||coresysservices_pf_ctrl.v(1130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1130
Implementation;Synthesis||BN362||@N: Removing sequential instance mbx_read (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3871||coresysservices_pf_ctrl.v(1139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1139
Implementation;Synthesis||BN362||@N: Removing sequential instance mbx_ecc[1:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3872||coresysservices_pf_ctrl.v(1148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1148
Implementation;Synthesis||BN362||@N: Removing sequential instance sysserv_init_req (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3873||coresysservices_pf_ctrl.v(1158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1158
Implementation;Synthesis||BN362||@N: Removing sequential instance ac_mbx_rddone (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_APBS_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3874||coresysservices_pf_apbs.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/644
Implementation;Synthesis||BN362||@N: Removing sequential instance rd_cnt[8:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_APBS_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3875||coresysservices_pf_apbs.v(662);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/662
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3876||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3877||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3878||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3879||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3880||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3881||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3882||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3883||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3884||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3885||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3886||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3887||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3888||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3889||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3890||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3891||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3892||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3893||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3894||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3895||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3896||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3897||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3898||corerxiodbitalign.v(1099);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1099
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3899||corerxiodbitalign.v(1352);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1352
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3900||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3901||corerxiodbitalign.v(1392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1392
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3902||corerxiodbitalign.v(1344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1344
Implementation;Synthesis||BN362||@N: Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3903||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3904||corebclksclkalign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3905||corebclksclkalign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3906||corebclksclkalign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||MO111||@N: Tristate driver PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3907||corebclksclkalign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3908||corebclksclkalign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3909||corebclksclkalign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||MO111||@N: Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3910||corebclksclkalign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3911||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3912||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3913||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_2 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3914||icb_bclksclkalign.v(660);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/660
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3915||icb_bclksclkalign.v(652);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/652
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_START (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3916||icb_bclksclkalign.v(829);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/829
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_ERR (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3917||icb_bclksclkalign.v(821);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/821
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_TAPDLY[7:0] (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3918||icb_bclksclkalign.v(815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/815
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_align_start (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3919||icb_bclksclkalign.v(1112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1112
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3920||frame_controls_gen.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/109
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3921||frame_controls_gen.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/109
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3922||frame_controls_gen.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/109
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[2] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3923||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[8] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3924||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3925||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3926||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(3927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3927||frame_controls_gen.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\frame_controls_gen.v'/linenumber/127
Implementation;Synthesis||BN117||@W:Instance RGBtoYCbCr_C0_0 of partition view:work.RGBtoYCbCr_8_8_2_0_1(rtl) has no references to its outputs; instance not removed. ||VKPFSOC_TOP.srr(3928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3928||rgbtoycbcr_c0.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'/linenumber/127
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.apb3_if_0.osd_en_o is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3929||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance mode_o (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3930||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance alpha_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3931||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance step_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3932||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance frame_tcount_o[3:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3933||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance disp_digits_o[11:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3934||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance text_color_o[23:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3935||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN362||@N: Removing sequential instance text_coordinates_o[31:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3936||apb_wrapper.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/336
Implementation;Synthesis||BN117||@W:Instance H264_Iframe_Encoder_C0_0 of partition view:work.H264_Iframe_Encoder_8s_1s_1s_22s(verilog) has no references to its outputs; instance not removed. ||VKPFSOC_TOP.srr(3937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3937||h264_iframe_encoder_c0.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\H264_Iframe_Encoder_C0\H264_Iframe_Encoder_C0.v'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance wafull (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3938||video_fifo.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/420
Implementation;Synthesis||BN362||@N: Removing sequential instance wdata_count[11:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3939||video_fifo.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/404
Implementation;Synthesis||BN362||@N: Removing sequential instance raempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3940||video_fifo.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/314
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_hempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3941||video_fifo.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/332
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3942||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3943||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3944||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3945||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3946||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3947||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3948||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance read_demux_1 (in view: work.read_top_32s(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3949||read_top.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/283
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req0_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3950||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3951||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3952||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3953||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3954||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3955||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3956||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(3957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3957||request_scheduler.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/144
Implementation;Synthesis||BN362||@N: Removing sequential instance s_write_ctr[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3958||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance read_mux_0 (in view: work.read_top_32s(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(3959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3959||read_top.v(320);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v'/linenumber/320
Implementation;Synthesis||BN362||@N: Removing sequential instance mux_sel_o[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3960||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3961||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3962||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3963||axi_lbus_corefifo_sync_scntr.v(324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/324
Implementation;Synthesis||BN362||@N: Removing sequential instance rdcnt[9:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3964||axi_lbus_corefifo_sync_scntr.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/219
Implementation;Synthesis||BN362||@N: Removing sequential instance dvld_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3965||axi_lbus_corefifo_sync_scntr.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/365
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3966||axi_lbus_corefifo_sync_scntr.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/453
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3967||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3968||axi_lbus_corefifo_fwft.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3969||axi_lbus_corefifo_sync_scntr.v(324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/324
Implementation;Synthesis||BN362||@N: Removing sequential instance rdcnt[3:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(3970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3970||axi_lbus_corefifo_sync_scntr.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/219
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.h264_top_0.H264_Iframe_Encoder_C0_0.H264_Iframe_Encoder_C0_0.H264_SELFDESTRUCT_0.RSTn_OUT_arst on CLKINT  I_1 ||VKPFSOC_TOP.srr(3980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3980||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.AND2_0_Y_arst on CLKINT  I_1 ||VKPFSOC_TOP.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3981||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_arst on CLKINT  I_2 ||VKPFSOC_TOP.srr(3982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3982||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_arst on CLKINT  I_2 ||VKPFSOC_TOP.srr(3983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3983||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_FIFO_Y on CLKINT  I_1 ||VKPFSOC_TOP.srr(3984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3984||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.RX_DQS_90[0] on CLKINT  I_1 ||VKPFSOC_TOP.srr(3985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3985||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_CASCADED_Y on CLKINT  I_2 ||VKPFSOC_TOP.srr(3986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3986||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=32,dsps=24 on compile point Intra420_luma_8s_1s ||VKPFSOC_TOP.srr(3987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3987||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=16,dsps=15 on compile point Intra420_chroma_8s ||VKPFSOC_TOP.srr(3988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3988||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=21,dsps=27 on compile point H264_Intra420_8s_1s ||VKPFSOC_TOP.srr(3989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3989||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_Y_0 ||VKPFSOC_TOP.srr(3990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3990||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_C ||VKPFSOC_TOP.srr(3991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3991||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=28 on compile point H264_Iframe_Encoder_8s_1s_1s_22s ||VKPFSOC_TOP.srr(3992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3992||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=21 on compile point h264_top ||VKPFSOC_TOP.srr(3993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3993||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4 on compile point mipi_csi2_rx_embsync_detect_Z17_layer0 ||VKPFSOC_TOP.srr(3994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3994||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=10 on compile point mipi_csi2_rxdecoder_Z18_layer0 ||VKPFSOC_TOP.srr(3995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3995||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=15,dsps=55 on compile point video_processing ||VKPFSOC_TOP.srr(3996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3996||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=812,dsps=663 on top level netlist VKPFSOC_TOP ||VKPFSOC_TOP.srr(3997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/3997||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||VKPFSOC_TOP.srr(4043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4043||null;null
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(4044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4044||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(4048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4048||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(4049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4049||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(4053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4053||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(4054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4054||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(4058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4058||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(4059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4059||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4063||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z13_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(4118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4118||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(4503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4503||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\VKPFSOC_TOP_cck.rpt" .||VKPFSOC_TOP.srr(4519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4519||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.h264_top(verilog) ||VKPFSOC_TOP.srr(4569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4569||h264_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\h264_top\h264_top.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.IMX334_IF_TOP(verilog) ||VKPFSOC_TOP.srr(4570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4570||imx334_if_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.video_processing(verilog) ||VKPFSOC_TOP.srr(4571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4571||video_processing.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.video_processing(verilog) unnecessary ||VKPFSOC_TOP.srr(4579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4579||video_processing.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\video_processing\video_processing.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.h264_top(verilog) because ||VKPFSOC_TOP.srr(4718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4718||h264_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\h264_top\h264_top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4724||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4725||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4726||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4727||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||MO111||@N: Tristate driver DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0(verilog)) on net DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4728||video_axi_fifo.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/151
Implementation;Synthesis||MO111||@N: Tristate driver SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0(verilog)) on net SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4729||video_axi_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v'/linenumber/150
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4730||axi_lbus_ram_wrapper.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4731||axi_lbus_ram_wrapper.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4732||axi_lbus_ram_wrapper.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.||VKPFSOC_TOP.srr(4733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4733||axi_lbus_ram_wrapper.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v'/linenumber/57
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4737||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4738||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4739||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4740||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4741||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4742||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4743||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4744||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4745||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4746||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4747||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4748||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4749||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4750||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4751||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||BN362||@N: Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4752||apb_wrapper.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb_wrapper.vhd'/linenumber/469
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z13_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(4759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4759||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||FX107||@W:RAM v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[7:0] (in view: work.ddr_rw_arbiter_Z13_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(4768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4768||axi_lbus_lsram_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||FX107||@W:RAM v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[63:0] (in view: work.ddr_rw_arbiter_Z13_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(4770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4770||axi_lbus_lsram_top.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_rw_arbiter_Z13_layer0(verilog) instance wd_trans_Cnt[7:0] ||VKPFSOC_TOP.srr(4771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4771||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.ddr_rw_arbiter_Z13_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r_fwft[9:0]  ||VKPFSOC_TOP.srr(4772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4772||axi_lbus_corefifo_sync_scntr.v(284);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/284
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.ddr_rw_arbiter_Z13_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r[9:0]  ||VKPFSOC_TOP.srr(4773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4773||axi_lbus_corefifo_sync_scntr.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_rw_arbiter_Z13_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[8:0] ||VKPFSOC_TOP.srr(4774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4774||axi_lbus_corefifo_sync_scntr.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/507
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_rw_arbiter_Z13_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memwaddr_r[8:0] ||VKPFSOC_TOP.srr(4775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4775||axi_lbus_corefifo_sync_scntr.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v'/linenumber/491
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_0[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4784||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_1[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4785||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_2[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4786||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_3[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4787||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_4[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4788||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_5[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4789||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_6[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4790||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO161||@W:Register bit WRITE_FIFO_PROC\.s_fifo_7[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4791||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO129||@W:Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[3] is reduced to a combinational gate by constant propagation.||VKPFSOC_TOP.srr(4792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4792||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||MO197||@W:Removing FSM register s_state[2] (in view view:work.request_scheduler_0(request_scheduler)) because its output is a constant.||VKPFSOC_TOP.srr(4793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4793||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||MO160||@W:Register bit s_state[1] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4794||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||MO160||@W:Register bit s_state[0] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4795||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance s_clear_fifo (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4796||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance req_o (in view: work.request_scheduler_0(request_scheduler)) because it does not drive other instances.||VKPFSOC_TOP.srr(4797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4797||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4806||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4807||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4808||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4809||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4810||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4811||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4812||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4813||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4814||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4815||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4816||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4817||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4818||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4819||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4820||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4821||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4822||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4823||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4824||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4825||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4826||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4827||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4828||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4829||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4830||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4831||request_scheduler.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/171
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_write_controller_enc(verilog) instance s_counter[8:0] ||VKPFSOC_TOP.srr(4837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4837||ddr_write_controller_enc.v(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/168
Implementation;Synthesis||FX107||@W:RAM ram2port_inst.io1l[63:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(4838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4838||ram2port.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram2port.vhd'/linenumber/71
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') REMPTY_ASSIGN_PROC\.un6_rgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))||VKPFSOC_TOP.srr(4839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4839||video_fifo.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/286
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') FIFO_FULL_ASSIGN\.un5_wgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))||VKPFSOC_TOP.srr(4840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4840||video_fifo.vhd(389);liberoaction://cross_probe/hdl/file/'<project>\hdl\video_fifo.vhd'/linenumber/389
Implementation;Synthesis||BN362||@N: Removing sequential instance arvalid (in view: work.ddr_rw_arbiter_Z13_layer0(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4844||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_state[5] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4845||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rdone_int (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4854||ddr_rw_arbiter.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/356
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rack_o (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4855||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.video_bus_state[3] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4856||ddr_rw_arbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4857||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[0] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4870||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[4] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4871||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[2] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4872||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[1] (in view: work.h264_top(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4873||request_scheduler.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'/linenumber/253
Implementation;Synthesis||FX271||@N: Replicating instance H264_DDR_WRITE_64.ddr_write_controller_enc_0.g0 (in view: work.h264_top(verilog)) with 46 loads 3 times to improve timing.||VKPFSOC_TOP.srr(4884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4884||ddr_write_controller_enc.v(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\ddr_write_controller_enc.v'/linenumber/184
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.VKPFSOC_TOP(verilog) because ||VKPFSOC_TOP.srr(4912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4912||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(4921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4921||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)).||VKPFSOC_TOP.srr(4922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4922||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0]||VKPFSOC_TOP.srr(4923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4923||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||VKPFSOC_TOP.srr(4924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4924||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)).||VKPFSOC_TOP.srr(4925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4925||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0]||VKPFSOC_TOP.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4926||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z2_layer0(verilog) instance stxs_bitcnt[4:0] ||VKPFSOC_TOP.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4935||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z2_layer0(verilog) instance spi_clk_count[7:0] ||VKPFSOC_TOP.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4936||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog) instance mbxwr_cnt[9:0] ||VKPFSOC_TOP.srr(4944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4944||coresysservices_pf_ctrl.v(571);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/571
Implementation;Synthesis||MO231||@N: Found counter in view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog) instance calc_mbxwraddr[8:0] ||VKPFSOC_TOP.srr(4945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4945||coresysservices_pf_ctrl.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/546
Implementation;Synthesis||MO231||@N: Found counter in view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog) instance mbxrd_cnt[9:0] ||VKPFSOC_TOP.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4946||coresysservices_pf_ctrl.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/593
Implementation;Synthesis||MO231||@N: Found counter in view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog) instance calc_mbxrdaddr[8:0] ||VKPFSOC_TOP.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4947||coresysservices_pf_ctrl.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/527
Implementation;Synthesis||MO160||@W:Register bit FF_TIMED_ENTRY_FLAG (in view view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4948||coresysservices_pf_ctrl.v(1285);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1285
Implementation;Synthesis||MO160||@W:Register bit PREADY_hold_int (in view view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4949||coresysservices_pf_ctrl.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/350
Implementation;Synthesis||MO160||@W:Register bit nonAPB_serv_busy (in view view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4950||coresysservices_pf_ctrl.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/379
Implementation;Synthesis||BN362||@N: Removing sequential instance ca_reg_busy_r (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4951||coresysservices_pf_ctrl.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/392
Implementation;Synthesis||BN362||@N: Removing sequential instance USR_BUSY_int_r (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||VKPFSOC_TOP.srr(4952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4952||coresysservices_pf_ctrl.v(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/364
Implementation;Synthesis||MF179||@N: Found 10 by 10 bit equality operator ('==') un6_mbxwr_done (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog))||VKPFSOC_TOP.srr(4953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4953||coresysservices_pf_ctrl.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/587
Implementation;Synthesis||MF179||@N: Found 10 by 10 bit equality operator ('==') mbxrd_done (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog))||VKPFSOC_TOP.srr(4954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4954||coresysservices_pf_ctrl.v(608);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/608
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_MBXIF.MBX_READ because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_MBXIF.mbx_curr_state[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4976||coresysservices_pf_mbxif.v(540);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/540
Implementation;Synthesis||MO160||@W:Register bit arb_curr_state[2] (in view view:CORESYSSERVICES_PF_LIB.CoreSysServices_PF_ReqArbiter(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4984||coresysservices_pf_reqarbiter.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_ReqArbiter.v'/linenumber/130
Implementation;Synthesis||BN132||@W:Removing instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.SS_BUSY_SYNC_r because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_ReqArbiter.ARB_FF_BUSY_r. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4988||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN132||@W:Removing instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_ReqArbiter.ARB_FF_BUSY_r because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_APBS.ca_ss_busy_r. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4989||coresysservices_pf_reqarbiter.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_ReqArbiter.v'/linenumber/200
Implementation;Synthesis||BN132||@W:Removing instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_MBXIF.mbxwr_active_r because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.mbxwr_active_r. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4990||coresysservices_pf_mbxif.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/521
Implementation;Synthesis||BN132||@W:Removing instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_MBXIF.mbxrd_active_r because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.mbxrd_active_r. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(4991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4991||coresysservices_pf_mbxif.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v'/linenumber/521
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.clr_ff_timed_entry_r (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4992||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_APBS.apb_rdvld (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(4993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/4993||coresysservices_pf_apbs.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/317
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_APBS.reg_sysservreq[5] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5002||coresysservices_pf_apbs.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v'/linenumber/426
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_ReqArbiter.ARB_FFNONTIMEDREQ_INPROG (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5003||coresysservices_pf_reqarbiter.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_ReqArbiter.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_ReqArbiter.arb_curr_state[1] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5004||coresysservices_pf_reqarbiter.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_ReqArbiter.v'/linenumber/130
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.ff_mbxwdata_upd (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5005||coresysservices_pf_ctrl.v(1202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v'/linenumber/1202
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[5] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5006||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[6] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5007||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[7] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5008||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[8] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5009||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[9] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5010||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[10] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5011||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[11] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5012||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[0] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5013||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[1] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5014||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[2] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5015||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[3] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5016||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[4] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5017||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[12] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5018||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[13] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5019||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[14] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5020||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.u_SSIIF.BKIF_REG_STATUS_r[15] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5021||coresysservices_pf_ssiif.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v'/linenumber/278
Implementation;Synthesis||BN362||@N: Removing sequential instance CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.spi_clk_next (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.||VKPFSOC_TOP.srr(5034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5034||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.IMX334_IF_TOP(verilog) because ||VKPFSOC_TOP.srr(5082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5082||imx334_if_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v'/linenumber/9
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(5123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5123||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(5124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5124||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(5125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5125||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(5126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5126||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(5159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5159||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(5160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5160||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(5161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5161||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(5162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5162||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(5195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5195||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(5196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5196||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(5197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5197||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(5198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5198||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog) instance tap_cnt[7:0]  ||VKPFSOC_TOP.srr(5231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5231||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(5232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5232||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(5233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5233||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(5234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5234||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)); safe FSM implementation is not required.||VKPFSOC_TOP.srr(5301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5301||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog) instance tapcnt_offset[7:0] ||VKPFSOC_TOP.srr(5302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5302||icb_bclksclkalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/991
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog) instance tap_cnt[7:0] ||VKPFSOC_TOP.srr(5303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5303||icb_bclksclkalign.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/947
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog) instance timeout_cnt[7:0] ||VKPFSOC_TOP.srr(5304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5304||icb_bclksclkalign.v(907);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/907
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog) instance emflag_cnt[7:0] ||VKPFSOC_TOP.srr(5305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5305||icb_bclksclkalign.v(1007);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1007
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog) instance rst_cnt[9:0] ||VKPFSOC_TOP.srr(5306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5306||icb_bclksclkalign.v(1191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1191
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5318||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5319||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||BN132||@W:Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||VKPFSOC_TOP.srr(5320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5320||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5426||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5430||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5431||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5435||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5436||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5440||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5441||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5445||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5449||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5453||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5454||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5458||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5459||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5463||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5464||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5468||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5470||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5474||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5475||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5479||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5480||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5484||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5485||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5489||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5498||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5502||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5503||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5507||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5508||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5512||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||VKPFSOC_TOP.srr(5513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5513||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||VKPFSOC_TOP.srr(5517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5517||vkpfsoc_top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v'/linenumber/9
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_PAD_P with period 6.73ns ||VKPFSOC_TOP.srr(5525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5525||null;null
Implementation;Synthesis||MT615||@N: Found clock CAM1_RX_CLK_P with period 4.00ns ||VKPFSOC_TOP.srr(5526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5526||null;null
Implementation;Synthesis||MT615||@N: Found clock osc_rc2mhz with period 500.00ns ||VKPFSOC_TOP.srr(5527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5527||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns ||VKPFSOC_TOP.srr(5528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5528||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 20.00ns ||VKPFSOC_TOP.srr(5529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5529||null;null
Implementation;Synthesis||MT615||@N: Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV with period 16.00ns ||VKPFSOC_TOP.srr(5530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5530||null;null
Implementation;Synthesis||MT615||@N: Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 with period 5.88ns ||VKPFSOC_TOP.srr(5531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/5531||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||VKPFSOC_TOP.srr(7384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\VKPFSOC_TOP.srr'/linenumber/7384||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>\designer\vkpfsoc_top\synthesis.fdc'/linenumber/46
Implementation;Place and Route;RootName:VKPFSOC_TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 11 Info(s)||VKPFSOC_TOP_layout_log.log;liberoaction://open_report/file/VKPFSOC_TOP_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||VKPFSOC_TOP_generateBitstream.log;liberoaction://open_report/file/VKPFSOC_TOP_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:VKPFSOC_TOP
