-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity read_input is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_0_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_0_TVALID : IN STD_LOGIC;
    in_0_TREADY : OUT STD_LOGIC;
    in_1_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_1_TVALID : IN STD_LOGIC;
    in_1_TREADY : OUT STD_LOGIC;
    in_0_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_1_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_0_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_1_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stripes_0_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_0_1_ce1 : OUT STD_LOGIC;
    stripes_0_1_we1 : OUT STD_LOGIC;
    stripes_0_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_1_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_1_1_ce1 : OUT STD_LOGIC;
    stripes_1_1_we1 : OUT STD_LOGIC;
    stripes_1_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_2_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_2_1_ce1 : OUT STD_LOGIC;
    stripes_2_1_we1 : OUT STD_LOGIC;
    stripes_2_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_0_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_0_2_ce1 : OUT STD_LOGIC;
    stripes_0_2_we1 : OUT STD_LOGIC;
    stripes_0_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_1_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_1_2_ce1 : OUT STD_LOGIC;
    stripes_1_2_we1 : OUT STD_LOGIC;
    stripes_1_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_2_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_2_2_ce1 : OUT STD_LOGIC;
    stripes_2_2_we1 : OUT STD_LOGIC;
    stripes_2_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_0_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_0_3_ce1 : OUT STD_LOGIC;
    stripes_0_3_we1 : OUT STD_LOGIC;
    stripes_0_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_1_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_1_3_ce1 : OUT STD_LOGIC;
    stripes_1_3_we1 : OUT STD_LOGIC;
    stripes_1_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_2_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_2_3_ce1 : OUT STD_LOGIC;
    stripes_2_3_we1 : OUT STD_LOGIC;
    stripes_2_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_0_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_0_0_ce1 : OUT STD_LOGIC;
    stripes_0_0_we1 : OUT STD_LOGIC;
    stripes_0_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_1_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_1_0_ce1 : OUT STD_LOGIC;
    stripes_1_0_we1 : OUT STD_LOGIC;
    stripes_1_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stripes_2_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    stripes_2_0_ce1 : OUT STD_LOGIC;
    stripes_2_0_we1 : OUT STD_LOGIC;
    stripes_2_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_0_TDATA_blk_n : OUT STD_LOGIC;
    in_1_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of read_input is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv16_201 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal iteration_1 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    signal col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln12_reg_1600 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal reg_1211 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_1227 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1243 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1259 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1275 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1291 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln12_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal col_offset_load_reg_1604 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln27_fu_1371_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln27_reg_1615 : STD_LOGIC_VECTOR (1 downto 0);
    signal stripes_0_3_addr_reg_1619 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_reg_1624 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_reg_1629 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln681_3_fu_1375_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_3_reg_1634 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_0_1_reg_1639 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_0_2_reg_1644 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_0_3_reg_1649 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_0_4_reg_1656 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_0_5_reg_1663 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_0_6_reg_1670 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_0_7_reg_1677 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_fu_1381_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stripes_0_3_addr_1_reg_1692 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal stripes_1_3_addr_1_reg_1697 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_1_reg_1702 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_2_reg_1707 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_2_reg_1712 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_2_reg_1717 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_0_1_1_reg_1722 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_4_fu_1475_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_4_reg_1730 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_1_reg_1735 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_2_reg_1742 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_3_reg_1749 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_4_reg_1756 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_5_reg_1763 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_6_reg_1770 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_7_reg_1777 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_addr_3_reg_1784 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal stripes_1_3_addr_3_reg_1789 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_3_reg_1794 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_4_reg_1799 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal stripes_1_3_addr_4_reg_1804 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_4_reg_1809 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_5_reg_1814 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_5_reg_1819 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_5_reg_1824 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln681_5_fu_1552_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_5_reg_1829 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_1_reg_1834 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_2_reg_1839 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_3_reg_1846 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_4_reg_1853 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_5_reg_1860 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_6_reg_1867 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_7_reg_1874 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_addr_6_reg_1881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal stripes_1_3_addr_6_reg_1886 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_6_reg_1891 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_7_reg_1896 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal stripes_1_3_addr_7_reg_1901 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_7_reg_1906 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln41_fu_1387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln27_fu_1351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_1_fu_1424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln27_2_fu_1451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_3_fu_1486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln27_4_fu_1507_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln27_5_fu_1528_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_6_fu_1563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln27_7_fu_1584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal select_ln53_fu_1325_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_fu_1405_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_fu_1343_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_2_fu_1544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_1_fu_1467_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal add_ln52_fu_1313_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln53_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln44_fu_1393_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln32_fu_1419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln32_1_fu_1446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln32_2_fu_1481_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln32_3_fu_1502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln32_4_fu_1523_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln32_5_fu_1558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln32_6_fu_1579_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_226 : BOOLEAN;
    signal ap_condition_1142 : BOOLEAN;
    signal ap_condition_1145 : BOOLEAN;
    signal ap_condition_1148 : BOOLEAN;
    signal ap_condition_1151 : BOOLEAN;
    signal ap_condition_1154 : BOOLEAN;
    signal ap_condition_1157 : BOOLEAN;
    signal ap_condition_1160 : BOOLEAN;
    signal ap_condition_1163 : BOOLEAN;
    signal ap_condition_1166 : BOOLEAN;
    signal ap_condition_1169 : BOOLEAN;
    signal ap_condition_1172 : BOOLEAN;
    signal ap_condition_1175 : BOOLEAN;
    signal ap_condition_1178 : BOOLEAN;
    signal ap_condition_1181 : BOOLEAN;
    signal ap_condition_1184 : BOOLEAN;
    signal ap_condition_1187 : BOOLEAN;
    signal ap_condition_1190 : BOOLEAN;
    signal ap_condition_1193 : BOOLEAN;
    signal ap_condition_1196 : BOOLEAN;
    signal ap_condition_1199 : BOOLEAN;
    signal ap_condition_1202 : BOOLEAN;
    signal ap_condition_1205 : BOOLEAN;
    signal ap_condition_1208 : BOOLEAN;
    signal ap_condition_1211 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_226)) then
                if ((icmp_ln41_fu_1387_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034 <= add_ln40_fu_1381_p2;
                elsif ((icmp_ln41_fu_1387_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034 <= ap_const_lv16_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                col_offset <= ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                col_offset_load_reg_1604 <= col_offset;
                stripes_0_3_addr_reg_1619 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
                stripes_1_3_addr_reg_1624 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
                stripes_2_3_addr_reg_1629 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
                trunc_ln27_reg_1615 <= trunc_ln27_fu_1371_p1;
                trunc_ln681_3_reg_1634 <= trunc_ln681_3_fu_1375_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln12_reg_1600 <= icmp_ln12_fu_1307_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iteration_1 <= select_ln53_fu_1325_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                p_Result_0_1_1_reg_1722 <= in_0_TDATA(15 downto 8);
                p_Result_1_1_1_reg_1735 <= in_1_TDATA(15 downto 8);
                p_Result_1_1_2_reg_1742 <= in_1_TDATA(23 downto 16);
                p_Result_1_1_3_reg_1749 <= in_1_TDATA(31 downto 24);
                p_Result_1_1_4_reg_1756 <= in_1_TDATA(39 downto 32);
                p_Result_1_1_5_reg_1763 <= in_1_TDATA(47 downto 40);
                p_Result_1_1_6_reg_1770 <= in_1_TDATA(55 downto 48);
                p_Result_1_1_7_reg_1777 <= in_1_TDATA(63 downto 56);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                p_Result_1_0_1_reg_1639 <= in_1_TDATA(15 downto 8);
                p_Result_1_0_2_reg_1644 <= in_1_TDATA(23 downto 16);
                p_Result_1_0_3_reg_1649 <= in_1_TDATA(31 downto 24);
                p_Result_1_0_4_reg_1656 <= in_1_TDATA(39 downto 32);
                p_Result_1_0_5_reg_1663 <= in_1_TDATA(47 downto 40);
                p_Result_1_0_6_reg_1670 <= in_1_TDATA(55 downto 48);
                p_Result_1_0_7_reg_1677 <= in_1_TDATA(63 downto 56);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                p_Result_1_2_1_reg_1834 <= in_1_TDATA(15 downto 8);
                p_Result_1_2_2_reg_1839 <= in_1_TDATA(23 downto 16);
                p_Result_1_2_3_reg_1846 <= in_1_TDATA(31 downto 24);
                p_Result_1_2_4_reg_1853 <= in_1_TDATA(39 downto 32);
                p_Result_1_2_5_reg_1860 <= in_1_TDATA(47 downto 40);
                p_Result_1_2_6_reg_1867 <= in_1_TDATA(55 downto 48);
                p_Result_1_2_7_reg_1874 <= in_1_TDATA(63 downto 56);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then
                reg_1211 <= in_0_TDATA(31 downto 24);
                reg_1227 <= in_0_TDATA(39 downto 32);
                reg_1243 <= in_0_TDATA(47 downto 40);
                reg_1259 <= in_0_TDATA(55 downto 48);
                reg_1275 <= in_0_TDATA(63 downto 56);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then
                reg_1291 <= in_0_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln41_fu_1387_p2 = ap_const_lv1_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                row_offset <= select_ln45_fu_1405_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                stripes_0_3_addr_1_reg_1692 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
                stripes_1_3_addr_1_reg_1697 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
                stripes_2_3_addr_1_reg_1702 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                stripes_0_3_addr_2_reg_1707 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
                stripes_1_3_addr_2_reg_1712 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
                stripes_2_3_addr_2_reg_1717 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
                trunc_ln681_4_reg_1730 <= trunc_ln681_4_fu_1475_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                stripes_0_3_addr_3_reg_1784 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
                stripes_1_3_addr_3_reg_1789 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
                stripes_2_3_addr_3_reg_1794 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                stripes_0_3_addr_4_reg_1799 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
                stripes_1_3_addr_4_reg_1804 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
                stripes_2_3_addr_4_reg_1809 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                stripes_0_3_addr_5_reg_1814 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
                stripes_1_3_addr_5_reg_1819 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
                stripes_2_3_addr_5_reg_1824 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
                trunc_ln681_5_reg_1829 <= trunc_ln681_5_fu_1552_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                stripes_0_3_addr_6_reg_1881 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
                stripes_1_3_addr_6_reg_1886 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
                stripes_2_3_addr_6_reg_1891 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
                stripes_0_3_addr_7_reg_1896 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
                stripes_1_3_addr_7_reg_1901 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
                stripes_2_3_addr_7_reg_1906 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage15_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln32_1_fu_1446_p2 <= std_logic_vector(unsigned(ap_const_lv16_2) + unsigned(col_offset_load_reg_1604));
    add_ln32_2_fu_1481_p2 <= std_logic_vector(unsigned(ap_const_lv16_3) + unsigned(col_offset_load_reg_1604));
    add_ln32_3_fu_1502_p2 <= std_logic_vector(unsigned(ap_const_lv16_4) + unsigned(col_offset_load_reg_1604));
    add_ln32_4_fu_1523_p2 <= std_logic_vector(unsigned(ap_const_lv16_5) + unsigned(col_offset_load_reg_1604));
    add_ln32_5_fu_1558_p2 <= std_logic_vector(unsigned(ap_const_lv16_6) + unsigned(col_offset_load_reg_1604));
    add_ln32_6_fu_1579_p2 <= std_logic_vector(unsigned(ap_const_lv16_7) + unsigned(col_offset_load_reg_1604));
    add_ln32_fu_1419_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(col_offset_load_reg_1604));
    add_ln40_fu_1381_p2 <= std_logic_vector(unsigned(col_offset) + unsigned(ap_const_lv16_8));
    add_ln44_fu_1393_p2 <= std_logic_vector(unsigned(row_offset) + unsigned(ap_const_lv8_2));
    add_ln52_fu_1313_p2 <= std_logic_vector(unsigned(iteration_1) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage9_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage3_iter0_assign_proc : process(in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage6_iter0_assign_proc : process(in_0_TVALID, in_1_TVALID, icmp_ln12_reg_1600)
    begin
                ap_block_state7_pp0_stage6_iter0 <= (((in_1_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((in_0_TVALID = ap_const_logic_0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1142_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, trunc_ln27_fu_1371_p1)
    begin
                ap_condition_1142 <= ((trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1));
    end process;


    ap_condition_1145_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, trunc_ln27_fu_1371_p1)
    begin
                ap_condition_1145 <= ((trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1));
    end process;


    ap_condition_1148_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_1148 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1151_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_1151 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1154_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, trunc_ln27_reg_1615)
    begin
                ap_condition_1154 <= ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_1157_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, trunc_ln27_reg_1615)
    begin
                ap_condition_1157 <= ((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_1160_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_1160 <= ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1163_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_1163 <= ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1166_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_1166 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1169_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_1169 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1172_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_reg_1615)
    begin
                ap_condition_1172 <= ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_1175_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_reg_1615)
    begin
                ap_condition_1175 <= ((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_1178_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_1178 <= ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_1181_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_1181 <= ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_1184_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
                ap_condition_1184 <= ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_1187_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
                ap_condition_1187 <= ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_1190_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, trunc_ln27_fu_1371_p1)
    begin
                ap_condition_1190 <= ((trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1));
    end process;


    ap_condition_1193_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_1193 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1196_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, trunc_ln27_reg_1615)
    begin
                ap_condition_1196 <= ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_1199_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_1199 <= ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1202_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_1202 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1205_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_reg_1615)
    begin
                ap_condition_1205 <= ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_1208_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_1208 <= ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_1211_assign_proc : process(trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
                ap_condition_1211 <= ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_226_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_block_pp0_stage1_11001)
    begin
                ap_condition_226 <= ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln12_fu_1307_p2 <= "1" when (signed(iteration_1) < signed(ap_const_lv8_1)) else "0";
    icmp_ln41_fu_1387_p2 <= "1" when (add_ln40_fu_1381_p2 = ap_const_lv16_201) else "0";
    icmp_ln45_fu_1399_p2 <= "1" when (add_ln44_fu_1393_p2 = ap_const_lv8_4) else "0";
    icmp_ln53_fu_1319_p2 <= "1" when (add_ln52_fu_1313_p2 = ap_const_lv8_10) else "0";

    in_0_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            in_0_TDATA_blk_n <= in_0_TVALID;
        else 
            in_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_0_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            in_0_TREADY <= ap_const_logic_1;
        else 
            in_0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_1_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_1_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            in_1_TDATA_blk_n <= in_1_TVALID;
        else 
            in_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_1_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            in_1_TREADY <= ap_const_logic_1;
        else 
            in_1_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln45_fu_1405_p3 <= 
        ap_const_lv8_0 when (icmp_ln45_fu_1399_p2(0) = '1') else 
        add_ln44_fu_1393_p2;
    select_ln53_fu_1325_p3 <= 
        ap_const_lv8_0 when (icmp_ln53_fu_1319_p2(0) = '1') else 
        add_ln52_fu_1313_p2;

    stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                stripes_0_0_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                stripes_0_0_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                stripes_0_0_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                stripes_0_0_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                stripes_0_0_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_0_0_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                stripes_0_0_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                stripes_0_0_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
            else 
                stripes_0_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, ap_CS_fsm_pp0_stage2, p_Result_0_1_1_reg_1722, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_1343_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                stripes_0_0_d1 <= reg_1243;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                stripes_0_0_d1 <= reg_1291;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                stripes_0_0_d1 <= reg_1275;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                stripes_0_0_d1 <= reg_1227;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                stripes_0_0_d1 <= p_Result_0_1_1_reg_1722;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_0_0_d1 <= reg_1259;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                stripes_0_0_d1 <= reg_1211;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                stripes_0_0_d1 <= trunc_ln681_fu_1343_p1;
            else 
                stripes_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_0_we1 <= ap_const_logic_1;
        else 
            stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            stripes_0_1_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_0_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln12_reg_1600, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, trunc_ln681_3_fu_1375_p1, p_Result_1_0_3_reg_1649, p_Result_1_0_6_reg_1670, p_Result_0_1_1_reg_1722, p_Result_1_1_1_reg_1735, p_Result_1_1_4_reg_1756, p_Result_1_1_7_reg_1777, p_Result_1_2_2_reg_1839, p_Result_1_2_5_reg_1860, trunc_ln681_fu_1343_p1, ap_condition_1142, ap_condition_1145, ap_condition_1148, ap_condition_1151, ap_condition_1154, ap_condition_1157, ap_condition_1160, ap_condition_1163, ap_condition_1166, ap_condition_1169, ap_condition_1172, ap_condition_1175, ap_condition_1178, ap_condition_1181, ap_condition_1184, ap_condition_1187)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
            if ((ap_const_boolean_1 = ap_condition_1187)) then 
                stripes_0_1_d1 <= p_Result_1_2_5_reg_1860;
            elsif ((ap_const_boolean_1 = ap_condition_1184)) then 
                stripes_0_1_d1 <= reg_1243;
            elsif ((ap_const_boolean_1 = ap_condition_1181)) then 
                stripes_0_1_d1 <= p_Result_1_2_2_reg_1839;
            elsif ((ap_const_boolean_1 = ap_condition_1178)) then 
                stripes_0_1_d1 <= reg_1291;
            elsif ((ap_const_boolean_1 = ap_condition_1175)) then 
                stripes_0_1_d1 <= p_Result_1_1_7_reg_1777;
            elsif ((ap_const_boolean_1 = ap_condition_1172)) then 
                stripes_0_1_d1 <= reg_1275;
            elsif ((ap_const_boolean_1 = ap_condition_1169)) then 
                stripes_0_1_d1 <= p_Result_1_1_4_reg_1756;
            elsif ((ap_const_boolean_1 = ap_condition_1166)) then 
                stripes_0_1_d1 <= reg_1227;
            elsif ((ap_const_boolean_1 = ap_condition_1163)) then 
                stripes_0_1_d1 <= p_Result_1_1_1_reg_1735;
            elsif ((ap_const_boolean_1 = ap_condition_1160)) then 
                stripes_0_1_d1 <= p_Result_0_1_1_reg_1722;
            elsif ((ap_const_boolean_1 = ap_condition_1157)) then 
                stripes_0_1_d1 <= p_Result_1_0_6_reg_1670;
            elsif ((ap_const_boolean_1 = ap_condition_1154)) then 
                stripes_0_1_d1 <= reg_1259;
            elsif ((ap_const_boolean_1 = ap_condition_1151)) then 
                stripes_0_1_d1 <= p_Result_1_0_3_reg_1649;
            elsif ((ap_const_boolean_1 = ap_condition_1148)) then 
                stripes_0_1_d1 <= reg_1211;
            elsif ((ap_const_boolean_1 = ap_condition_1145)) then 
                stripes_0_1_d1 <= trunc_ln681_3_fu_1375_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1142)) then 
                stripes_0_1_d1 <= trunc_ln681_fu_1343_p1;
            else 
                stripes_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_1_we1 <= ap_const_logic_1;
        else 
            stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            stripes_0_2_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_0_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln12_reg_1600, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, trunc_ln681_3_fu_1375_p1, p_Result_1_0_3_reg_1649, p_Result_1_0_6_reg_1670, p_Result_0_1_1_reg_1722, p_Result_1_1_1_reg_1735, p_Result_1_1_4_reg_1756, p_Result_1_1_7_reg_1777, p_Result_1_2_2_reg_1839, p_Result_1_2_5_reg_1860, trunc_ln681_fu_1343_p1, ap_condition_1142, ap_condition_1148, ap_condition_1154, ap_condition_1160, ap_condition_1166, ap_condition_1172, ap_condition_1178, ap_condition_1184, ap_condition_1190, ap_condition_1193, ap_condition_1196, ap_condition_1199, ap_condition_1202, ap_condition_1205, ap_condition_1208, ap_condition_1211)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
            if ((ap_const_boolean_1 = ap_condition_1184)) then 
                stripes_0_2_d1 <= p_Result_1_2_5_reg_1860;
            elsif ((ap_const_boolean_1 = ap_condition_1211)) then 
                stripes_0_2_d1 <= reg_1243;
            elsif ((ap_const_boolean_1 = ap_condition_1178)) then 
                stripes_0_2_d1 <= p_Result_1_2_2_reg_1839;
            elsif ((ap_const_boolean_1 = ap_condition_1208)) then 
                stripes_0_2_d1 <= reg_1291;
            elsif ((ap_const_boolean_1 = ap_condition_1172)) then 
                stripes_0_2_d1 <= p_Result_1_1_7_reg_1777;
            elsif ((ap_const_boolean_1 = ap_condition_1205)) then 
                stripes_0_2_d1 <= reg_1275;
            elsif ((ap_const_boolean_1 = ap_condition_1166)) then 
                stripes_0_2_d1 <= p_Result_1_1_4_reg_1756;
            elsif ((ap_const_boolean_1 = ap_condition_1202)) then 
                stripes_0_2_d1 <= reg_1227;
            elsif ((ap_const_boolean_1 = ap_condition_1160)) then 
                stripes_0_2_d1 <= p_Result_1_1_1_reg_1735;
            elsif ((ap_const_boolean_1 = ap_condition_1199)) then 
                stripes_0_2_d1 <= p_Result_0_1_1_reg_1722;
            elsif ((ap_const_boolean_1 = ap_condition_1154)) then 
                stripes_0_2_d1 <= p_Result_1_0_6_reg_1670;
            elsif ((ap_const_boolean_1 = ap_condition_1196)) then 
                stripes_0_2_d1 <= reg_1259;
            elsif ((ap_const_boolean_1 = ap_condition_1148)) then 
                stripes_0_2_d1 <= p_Result_1_0_3_reg_1649;
            elsif ((ap_const_boolean_1 = ap_condition_1193)) then 
                stripes_0_2_d1 <= reg_1211;
            elsif ((ap_const_boolean_1 = ap_condition_1142)) then 
                stripes_0_2_d1 <= trunc_ln681_3_fu_1375_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1190)) then 
                stripes_0_2_d1 <= trunc_ln681_fu_1343_p1;
            else 
                stripes_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_2_we1 <= ap_const_logic_1;
        else 
            stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, stripes_0_3_addr_reg_1619, stripes_0_3_addr_1_reg_1692, ap_CS_fsm_pp0_stage2, stripes_0_3_addr_2_reg_1707, stripes_0_3_addr_3_reg_1784, ap_CS_fsm_pp0_stage4, stripes_0_3_addr_4_reg_1799, ap_CS_fsm_pp0_stage5, stripes_0_3_addr_5_reg_1814, stripes_0_3_addr_6_reg_1881, ap_CS_fsm_pp0_stage7, stripes_0_3_addr_7_reg_1896, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_7_reg_1896;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_6_reg_1881;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_5_reg_1814;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_4_reg_1799;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_3_reg_1784;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_2_reg_1707;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_1_reg_1692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= stripes_0_3_addr_reg_1619;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            stripes_0_3_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            stripes_0_3_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            stripes_0_3_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            stripes_0_3_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_0_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, trunc_ln681_3_reg_1634, p_Result_1_0_3_reg_1649, p_Result_1_0_6_reg_1670, ap_CS_fsm_pp0_stage2, p_Result_0_1_1_reg_1722, p_Result_1_1_1_reg_1735, p_Result_1_1_4_reg_1756, p_Result_1_1_7_reg_1777, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, p_Result_1_2_2_reg_1839, p_Result_1_2_5_reg_1860, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_1343_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_0_3_d1 <= p_Result_1_2_5_reg_1860;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= p_Result_1_2_2_reg_1839;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= p_Result_1_1_7_reg_1777;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= p_Result_1_1_4_reg_1756;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= p_Result_1_1_1_reg_1735;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= p_Result_1_0_6_reg_1670;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= p_Result_1_0_3_reg_1649;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= trunc_ln681_3_reg_1634;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= reg_1243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= reg_1291;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            stripes_0_3_d1 <= reg_1275;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= reg_1227;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_0_3_d1 <= p_Result_0_1_1_reg_1722;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            stripes_0_3_d1 <= reg_1259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            stripes_0_3_d1 <= reg_1211;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            stripes_0_3_d1 <= trunc_ln681_fu_1343_p1;
        else 
            stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if (((not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_0_3_we1 <= ap_const_logic_1;
        else 
            stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                stripes_1_0_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                stripes_1_0_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                stripes_1_0_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                stripes_1_0_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                stripes_1_0_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_1_0_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                stripes_1_0_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                stripes_1_0_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
            else 
                stripes_1_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TDATA, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_2_fu_1544_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                stripes_1_0_d1 <= reg_1259;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                stripes_1_0_d1 <= reg_1211;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                stripes_1_0_d1 <= trunc_ln681_2_fu_1544_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                stripes_1_0_d1 <= reg_1243;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                stripes_1_0_d1 <= reg_1291;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_1_0_d1 <= reg_1275;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                stripes_1_0_d1 <= reg_1227;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                stripes_1_0_d1 <= in_0_TDATA(15 downto 8);
            else 
                stripes_1_0_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_0_we1 <= ap_const_logic_1;
        else 
            stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            stripes_1_1_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_1_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TDATA, in_1_TDATA, icmp_ln12_reg_1600, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, p_Result_1_0_4_reg_1656, p_Result_1_0_7_reg_1677, p_Result_1_1_2_reg_1742, p_Result_1_1_5_reg_1763, trunc_ln681_5_fu_1552_p1, p_Result_1_2_3_reg_1846, p_Result_1_2_6_reg_1867, trunc_ln681_2_fu_1544_p1, ap_condition_1142, ap_condition_1145, ap_condition_1148, ap_condition_1151, ap_condition_1154, ap_condition_1157, ap_condition_1160, ap_condition_1163, ap_condition_1166, ap_condition_1169, ap_condition_1172, ap_condition_1175, ap_condition_1178, ap_condition_1181, ap_condition_1184, ap_condition_1187)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
            if ((ap_const_boolean_1 = ap_condition_1187)) then 
                stripes_1_1_d1 <= p_Result_1_2_6_reg_1867;
            elsif ((ap_const_boolean_1 = ap_condition_1184)) then 
                stripes_1_1_d1 <= reg_1259;
            elsif ((ap_const_boolean_1 = ap_condition_1181)) then 
                stripes_1_1_d1 <= p_Result_1_2_3_reg_1846;
            elsif ((ap_const_boolean_1 = ap_condition_1178)) then 
                stripes_1_1_d1 <= reg_1211;
            elsif ((ap_const_boolean_1 = ap_condition_1175)) then 
                stripes_1_1_d1 <= trunc_ln681_5_fu_1552_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1172)) then 
                stripes_1_1_d1 <= trunc_ln681_2_fu_1544_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1169)) then 
                stripes_1_1_d1 <= p_Result_1_1_5_reg_1763;
            elsif ((ap_const_boolean_1 = ap_condition_1166)) then 
                stripes_1_1_d1 <= reg_1243;
            elsif ((ap_const_boolean_1 = ap_condition_1163)) then 
                stripes_1_1_d1 <= p_Result_1_1_2_reg_1742;
            elsif ((ap_const_boolean_1 = ap_condition_1160)) then 
                stripes_1_1_d1 <= reg_1291;
            elsif ((ap_const_boolean_1 = ap_condition_1157)) then 
                stripes_1_1_d1 <= p_Result_1_0_7_reg_1677;
            elsif ((ap_const_boolean_1 = ap_condition_1154)) then 
                stripes_1_1_d1 <= reg_1275;
            elsif ((ap_const_boolean_1 = ap_condition_1151)) then 
                stripes_1_1_d1 <= p_Result_1_0_4_reg_1656;
            elsif ((ap_const_boolean_1 = ap_condition_1148)) then 
                stripes_1_1_d1 <= reg_1227;
            elsif ((ap_const_boolean_1 = ap_condition_1145)) then 
                stripes_1_1_d1 <= in_1_TDATA(15 downto 8);
            elsif ((ap_const_boolean_1 = ap_condition_1142)) then 
                stripes_1_1_d1 <= in_0_TDATA(15 downto 8);
            else 
                stripes_1_1_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_1_we1 <= ap_const_logic_1;
        else 
            stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            stripes_1_2_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_1_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TDATA, in_1_TDATA, icmp_ln12_reg_1600, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, p_Result_1_0_4_reg_1656, p_Result_1_0_7_reg_1677, p_Result_1_1_2_reg_1742, p_Result_1_1_5_reg_1763, trunc_ln681_5_fu_1552_p1, p_Result_1_2_3_reg_1846, p_Result_1_2_6_reg_1867, trunc_ln681_2_fu_1544_p1, ap_condition_1142, ap_condition_1148, ap_condition_1154, ap_condition_1160, ap_condition_1166, ap_condition_1172, ap_condition_1178, ap_condition_1184, ap_condition_1190, ap_condition_1193, ap_condition_1196, ap_condition_1199, ap_condition_1202, ap_condition_1205, ap_condition_1208, ap_condition_1211)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
            if ((ap_const_boolean_1 = ap_condition_1184)) then 
                stripes_1_2_d1 <= p_Result_1_2_6_reg_1867;
            elsif ((ap_const_boolean_1 = ap_condition_1211)) then 
                stripes_1_2_d1 <= reg_1259;
            elsif ((ap_const_boolean_1 = ap_condition_1178)) then 
                stripes_1_2_d1 <= p_Result_1_2_3_reg_1846;
            elsif ((ap_const_boolean_1 = ap_condition_1208)) then 
                stripes_1_2_d1 <= reg_1211;
            elsif ((ap_const_boolean_1 = ap_condition_1172)) then 
                stripes_1_2_d1 <= trunc_ln681_5_fu_1552_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1205)) then 
                stripes_1_2_d1 <= trunc_ln681_2_fu_1544_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1166)) then 
                stripes_1_2_d1 <= p_Result_1_1_5_reg_1763;
            elsif ((ap_const_boolean_1 = ap_condition_1202)) then 
                stripes_1_2_d1 <= reg_1243;
            elsif ((ap_const_boolean_1 = ap_condition_1160)) then 
                stripes_1_2_d1 <= p_Result_1_1_2_reg_1742;
            elsif ((ap_const_boolean_1 = ap_condition_1199)) then 
                stripes_1_2_d1 <= reg_1291;
            elsif ((ap_const_boolean_1 = ap_condition_1154)) then 
                stripes_1_2_d1 <= p_Result_1_0_7_reg_1677;
            elsif ((ap_const_boolean_1 = ap_condition_1196)) then 
                stripes_1_2_d1 <= reg_1275;
            elsif ((ap_const_boolean_1 = ap_condition_1148)) then 
                stripes_1_2_d1 <= p_Result_1_0_4_reg_1656;
            elsif ((ap_const_boolean_1 = ap_condition_1193)) then 
                stripes_1_2_d1 <= reg_1227;
            elsif ((ap_const_boolean_1 = ap_condition_1142)) then 
                stripes_1_2_d1 <= in_1_TDATA(15 downto 8);
            elsif ((ap_const_boolean_1 = ap_condition_1190)) then 
                stripes_1_2_d1 <= in_0_TDATA(15 downto 8);
            else 
                stripes_1_2_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_2_we1 <= ap_const_logic_1;
        else 
            stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, stripes_1_3_addr_reg_1624, ap_CS_fsm_pp0_stage2, stripes_1_3_addr_1_reg_1697, stripes_1_3_addr_2_reg_1712, ap_CS_fsm_pp0_stage4, stripes_1_3_addr_3_reg_1789, ap_CS_fsm_pp0_stage5, stripes_1_3_addr_4_reg_1804, stripes_1_3_addr_5_reg_1819, ap_CS_fsm_pp0_stage7, stripes_1_3_addr_6_reg_1886, ap_CS_fsm_pp0_stage8, stripes_1_3_addr_7_reg_1901, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_7_reg_1901;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_6_reg_1886;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_5_reg_1819;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_4_reg_1804;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_3_reg_1789;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_2_reg_1712;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_1_reg_1697;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= stripes_1_3_addr_reg_1624;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            stripes_1_3_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            stripes_1_3_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            stripes_1_3_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            stripes_1_3_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_1_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, in_0_TDATA, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, reg_1291, p_Result_1_0_1_reg_1639, p_Result_1_0_4_reg_1656, p_Result_1_0_7_reg_1677, ap_CS_fsm_pp0_stage2, p_Result_1_1_2_reg_1742, p_Result_1_1_5_reg_1763, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, trunc_ln681_5_reg_1829, p_Result_1_2_3_reg_1846, p_Result_1_2_6_reg_1867, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_2_fu_1544_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_1_3_d1 <= p_Result_1_2_6_reg_1867;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= p_Result_1_2_3_reg_1846;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= trunc_ln681_5_reg_1829;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= p_Result_1_1_5_reg_1763;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= p_Result_1_1_2_reg_1742;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= p_Result_1_0_7_reg_1677;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= p_Result_1_0_4_reg_1656;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= p_Result_1_0_1_reg_1639;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= reg_1259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= reg_1211;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            stripes_1_3_d1 <= trunc_ln681_2_fu_1544_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= reg_1243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_1_3_d1 <= reg_1291;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            stripes_1_3_d1 <= reg_1275;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            stripes_1_3_d1 <= reg_1227;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            stripes_1_3_d1 <= in_0_TDATA(15 downto 8);
        else 
            stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if (((not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_1_3_we1 <= ap_const_logic_1;
        else 
            stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                stripes_2_0_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                stripes_2_0_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                stripes_2_0_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                stripes_2_0_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                stripes_2_0_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_2_0_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                stripes_2_0_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                stripes_2_0_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
            else 
                stripes_2_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TDATA, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_1_fu_1467_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                stripes_2_0_d1 <= reg_1275;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                stripes_2_0_d1 <= reg_1227;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                stripes_2_0_d1 <= in_0_TDATA(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                stripes_2_0_d1 <= reg_1259;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                stripes_2_0_d1 <= reg_1211;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_2_0_d1 <= trunc_ln681_1_fu_1467_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                stripes_2_0_d1 <= reg_1243;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                stripes_2_0_d1 <= in_0_TDATA(23 downto 16);
            else 
                stripes_2_0_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_0_we1 <= ap_const_logic_1;
        else 
            stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            stripes_2_1_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_2_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TDATA, in_1_TDATA, icmp_ln12_reg_1600, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, p_Result_1_0_5_reg_1663, trunc_ln681_4_fu_1475_p1, p_Result_1_1_3_reg_1749, p_Result_1_1_6_reg_1770, p_Result_1_2_4_reg_1853, p_Result_1_2_7_reg_1874, trunc_ln681_1_fu_1467_p1, ap_condition_1142, ap_condition_1145, ap_condition_1148, ap_condition_1151, ap_condition_1154, ap_condition_1157, ap_condition_1160, ap_condition_1163, ap_condition_1166, ap_condition_1169, ap_condition_1172, ap_condition_1175, ap_condition_1178, ap_condition_1181, ap_condition_1184, ap_condition_1187)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
            if ((ap_const_boolean_1 = ap_condition_1187)) then 
                stripes_2_1_d1 <= p_Result_1_2_7_reg_1874;
            elsif ((ap_const_boolean_1 = ap_condition_1184)) then 
                stripes_2_1_d1 <= reg_1275;
            elsif ((ap_const_boolean_1 = ap_condition_1181)) then 
                stripes_2_1_d1 <= p_Result_1_2_4_reg_1853;
            elsif ((ap_const_boolean_1 = ap_condition_1178)) then 
                stripes_2_1_d1 <= reg_1227;
            elsif ((ap_const_boolean_1 = ap_condition_1175)) then 
                stripes_2_1_d1 <= in_1_TDATA(15 downto 8);
            elsif ((ap_const_boolean_1 = ap_condition_1172)) then 
                stripes_2_1_d1 <= in_0_TDATA(15 downto 8);
            elsif ((ap_const_boolean_1 = ap_condition_1169)) then 
                stripes_2_1_d1 <= p_Result_1_1_6_reg_1770;
            elsif ((ap_const_boolean_1 = ap_condition_1166)) then 
                stripes_2_1_d1 <= reg_1259;
            elsif ((ap_const_boolean_1 = ap_condition_1163)) then 
                stripes_2_1_d1 <= p_Result_1_1_3_reg_1749;
            elsif ((ap_const_boolean_1 = ap_condition_1160)) then 
                stripes_2_1_d1 <= reg_1211;
            elsif ((ap_const_boolean_1 = ap_condition_1157)) then 
                stripes_2_1_d1 <= trunc_ln681_4_fu_1475_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1154)) then 
                stripes_2_1_d1 <= trunc_ln681_1_fu_1467_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1151)) then 
                stripes_2_1_d1 <= p_Result_1_0_5_reg_1663;
            elsif ((ap_const_boolean_1 = ap_condition_1148)) then 
                stripes_2_1_d1 <= reg_1243;
            elsif ((ap_const_boolean_1 = ap_condition_1145)) then 
                stripes_2_1_d1 <= in_1_TDATA(23 downto 16);
            elsif ((ap_const_boolean_1 = ap_condition_1142)) then 
                stripes_2_1_d1 <= in_0_TDATA(23 downto 16);
            else 
                stripes_2_1_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_1_we1 <= ap_const_logic_1;
        else 
            stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif ((((trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            stripes_2_2_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_2_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, in_0_TDATA, in_1_TDATA, icmp_ln12_reg_1600, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, p_Result_1_0_5_reg_1663, trunc_ln681_4_fu_1475_p1, p_Result_1_1_3_reg_1749, p_Result_1_1_6_reg_1770, p_Result_1_2_4_reg_1853, p_Result_1_2_7_reg_1874, trunc_ln681_1_fu_1467_p1, ap_condition_1142, ap_condition_1148, ap_condition_1154, ap_condition_1160, ap_condition_1166, ap_condition_1172, ap_condition_1178, ap_condition_1184, ap_condition_1190, ap_condition_1193, ap_condition_1196, ap_condition_1199, ap_condition_1202, ap_condition_1205, ap_condition_1208, ap_condition_1211)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1))) then
            if ((ap_const_boolean_1 = ap_condition_1184)) then 
                stripes_2_2_d1 <= p_Result_1_2_7_reg_1874;
            elsif ((ap_const_boolean_1 = ap_condition_1211)) then 
                stripes_2_2_d1 <= reg_1275;
            elsif ((ap_const_boolean_1 = ap_condition_1178)) then 
                stripes_2_2_d1 <= p_Result_1_2_4_reg_1853;
            elsif ((ap_const_boolean_1 = ap_condition_1208)) then 
                stripes_2_2_d1 <= reg_1227;
            elsif ((ap_const_boolean_1 = ap_condition_1172)) then 
                stripes_2_2_d1 <= in_1_TDATA(15 downto 8);
            elsif ((ap_const_boolean_1 = ap_condition_1205)) then 
                stripes_2_2_d1 <= in_0_TDATA(15 downto 8);
            elsif ((ap_const_boolean_1 = ap_condition_1166)) then 
                stripes_2_2_d1 <= p_Result_1_1_6_reg_1770;
            elsif ((ap_const_boolean_1 = ap_condition_1202)) then 
                stripes_2_2_d1 <= reg_1259;
            elsif ((ap_const_boolean_1 = ap_condition_1160)) then 
                stripes_2_2_d1 <= p_Result_1_1_3_reg_1749;
            elsif ((ap_const_boolean_1 = ap_condition_1199)) then 
                stripes_2_2_d1 <= reg_1211;
            elsif ((ap_const_boolean_1 = ap_condition_1154)) then 
                stripes_2_2_d1 <= trunc_ln681_4_fu_1475_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1196)) then 
                stripes_2_2_d1 <= trunc_ln681_1_fu_1467_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1148)) then 
                stripes_2_2_d1 <= p_Result_1_0_5_reg_1663;
            elsif ((ap_const_boolean_1 = ap_condition_1193)) then 
                stripes_2_2_d1 <= reg_1243;
            elsif ((ap_const_boolean_1 = ap_condition_1142)) then 
                stripes_2_2_d1 <= in_1_TDATA(23 downto 16);
            elsif ((ap_const_boolean_1 = ap_condition_1190)) then 
                stripes_2_2_d1 <= in_0_TDATA(23 downto 16);
            else 
                stripes_2_2_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_2_we1 <= ap_const_logic_1;
        else 
            stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, stripes_2_3_addr_reg_1629, ap_CS_fsm_pp0_stage2, stripes_2_3_addr_1_reg_1702, stripes_2_3_addr_2_reg_1717, ap_CS_fsm_pp0_stage4, stripes_2_3_addr_3_reg_1794, ap_CS_fsm_pp0_stage5, stripes_2_3_addr_4_reg_1809, stripes_2_3_addr_5_reg_1824, ap_CS_fsm_pp0_stage7, stripes_2_3_addr_6_reg_1891, ap_CS_fsm_pp0_stage8, stripes_2_3_addr_7_reg_1906, zext_ln27_fu_1351_p1, zext_ln27_1_fu_1424_p1, ap_block_pp0_stage2, zext_ln27_2_fu_1451_p1, zext_ln27_3_fu_1486_p1, ap_block_pp0_stage4, zext_ln27_4_fu_1507_p1, ap_block_pp0_stage5, zext_ln27_5_fu_1528_p1, zext_ln27_6_fu_1563_p1, ap_block_pp0_stage7, zext_ln27_7_fu_1584_p1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_7_reg_1906;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_6_reg_1891;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_5_reg_1824;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_4_reg_1809;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_3_reg_1794;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_2_reg_1717;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_1_reg_1702;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= stripes_2_3_addr_reg_1629;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= zext_ln27_7_fu_1584_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= zext_ln27_6_fu_1563_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            stripes_2_3_address1 <= zext_ln27_5_fu_1528_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= zext_ln27_4_fu_1507_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_address1 <= zext_ln27_3_fu_1486_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            stripes_2_3_address1 <= zext_ln27_2_fu_1451_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            stripes_2_3_address1 <= zext_ln27_1_fu_1424_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            stripes_2_3_address1 <= zext_ln27_fu_1351_p1(10 - 1 downto 0);
        else 
            stripes_2_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, in_0_TDATA, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, reg_1211, reg_1227, reg_1243, reg_1259, reg_1275, p_Result_1_0_2_reg_1644, p_Result_1_0_5_reg_1663, ap_CS_fsm_pp0_stage2, trunc_ln681_4_reg_1730, p_Result_1_1_3_reg_1749, p_Result_1_1_6_reg_1770, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, p_Result_1_2_1_reg_1834, p_Result_1_2_4_reg_1853, p_Result_1_2_7_reg_1874, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_1_fu_1467_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_2_3_d1 <= p_Result_1_2_7_reg_1874;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= p_Result_1_2_4_reg_1853;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= p_Result_1_2_1_reg_1834;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= p_Result_1_1_6_reg_1770;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= p_Result_1_1_3_reg_1749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= trunc_ln681_4_reg_1730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= p_Result_1_0_5_reg_1663;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= p_Result_1_0_2_reg_1644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= reg_1275;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= reg_1227;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            stripes_2_3_d1 <= in_0_TDATA(15 downto 8);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= reg_1259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            stripes_2_3_d1 <= reg_1211;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            stripes_2_3_d1 <= trunc_ln681_1_fu_1467_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            stripes_2_3_d1 <= reg_1243;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            stripes_2_3_d1 <= in_0_TDATA(23 downto 16);
        else 
            stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln12_reg_1600, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001, trunc_ln27_fu_1371_p1, trunc_ln27_reg_1615, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if (((not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_reg_1615 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln27_fu_1371_p1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln12_reg_1600 = ap_const_lv1_1)) or (not((trunc_ln27_reg_1615 = ap_const_lv2_0)) and not((trunc_ln27_reg_1615 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln12_reg_1600 = ap_const_lv1_1)))) then 
            stripes_2_3_we1 <= ap_const_logic_1;
        else 
            stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln27_fu_1371_p1 <= row_offset(2 - 1 downto 0);
    trunc_ln681_1_fu_1467_p1 <= in_0_TDATA(8 - 1 downto 0);
    trunc_ln681_2_fu_1544_p1 <= in_0_TDATA(8 - 1 downto 0);
    trunc_ln681_3_fu_1375_p1 <= in_1_TDATA(8 - 1 downto 0);
    trunc_ln681_4_fu_1475_p1 <= in_1_TDATA(8 - 1 downto 0);
    trunc_ln681_5_fu_1552_p1 <= in_1_TDATA(8 - 1 downto 0);
    trunc_ln681_fu_1343_p1 <= in_0_TDATA(8 - 1 downto 0);
    zext_ln27_1_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_fu_1419_p2),64));
    zext_ln27_2_fu_1451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_1_fu_1446_p2),64));
    zext_ln27_3_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_2_fu_1481_p2),64));
    zext_ln27_4_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_3_fu_1502_p2),64));
    zext_ln27_5_fu_1528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_4_fu_1523_p2),64));
    zext_ln27_6_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_5_fu_1558_p2),64));
    zext_ln27_7_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_6_fu_1579_p2),64));
    zext_ln27_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_offset),64));
end behav;
