###############################################################################
###############################################################################
# NVC Exclude file for release 2.7
###############################################################################
###############################################################################

###############################################################################
# Memory registers
###############################################################################

# No impact on device - Address bits 15,14,13,1,0 have no meaning
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS(15).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS(14).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS(13).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS(0).BIN_0_TO_1

exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS(15).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS(14).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS(13).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS(0).BIN_0_TO_1


###############################################################################
# RX Buffer
###############################################################################

# Unreachable - Bits 15 to 12 are beyond the scope of RX Buffer memory
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(15).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(14).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(13).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(12).BIN_0_TO_1


###############################################################################
# Protocol control
###############################################################################

# Unreachable - Bits 8,7,6,5,0 are always driven to 0
# Note: Bin 1 -> 0 is covered by the "count from undefined"
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(8).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(7).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(6).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(5).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(0).BIN_0_TO_1

# Unreachable - Data length shifted is in bytes -> Bits 2,1,0 are tied to 0
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SHIFTED_C(2).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SHIFTED_C(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SHIFTED_C(0).BIN_0_TO_1