// Seed: 3999096636
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    output tri  id_3,
    input  wire id_4
);
  wire module_0;
  always @(posedge id_2) deassign id_1[1 : 1];
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input logic id_3,
    output wand id_4,
    output supply0 id_5
    , id_8,
    output logic id_6
);
  wire id_9, id_10;
  module_0(
      id_5, id_5, id_1, id_4, id_1
  );
  final begin
    if (1) id_6 <= id_3;
  end
  assign id_0 = id_8[1-:1];
endmodule
