Running: U:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o T:/fucking uni/CAD/Project/CAD_LAB1_SADRAKHAMOSHI_97521261_AMIRESMAIELI_97521072_KEYVANDADASHZADE97522148/CAD_PHASE1/REGTest_isim_beh.exe -prj T:/fucking uni/CAD/Project/CAD_LAB1_SADRAKHAMOSHI_97521261_AMIRESMAIELI_97521072_KEYVANDADASHZADE97522148/CAD_PHASE1/REGTest_beh.prj work.REGTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "T:/fucking uni/CAD/Project/CAD_LAB1_SADRAKHAMOSHI_97521261_AMIRESMAIELI_97521072_KEYVANDADASHZADE97522148/CAD_PHASE1/Registers.v" into library work
Analyzing Verilog file "T:/fucking uni/CAD/Project/CAD_LAB1_SADRAKHAMOSHI_97521261_AMIRESMAIELI_97521072_KEYVANDADASHZADE97522148/CAD_PHASE1/REGTest.v" into library work
Analyzing Verilog file "U:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Register
Compiling module REGTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable T:/fucking uni/CAD/Project/CAD_LAB1_SADRAKHAMOSHI_97521261_AMIRESMAIELI_97521072_KEYVANDADASHZADE97522148/CAD_PHASE1/REGTest_isim_beh.exe
Fuse Memory Usage: 28740 KB
Fuse CPU Usage: 577 ms
