// Seed: 1131396195
module module_0 (
    output tri id_0,
    input supply1 id_1
);
  wire id_3;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wor id_3,
    output wand id_4,
    output uwire id_5
);
  wire id_7;
  tri  id_8 = 1;
  id_9(
      .id_0(1), .id_1(1), .id_2(id_8)
  );
  wire id_10;
  assign id_3 = 1;
  module_0(
      id_1, id_0
  );
endmodule
