{
  "module_name": "cper.h",
  "hash_id": "80f17190953da72f3461a672e22c4ead6444fabb1c8070607880e93cde11b985",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/cper.h",
  "human_readable_source": " \n \n\n#ifndef LINUX_CPER_H\n#define LINUX_CPER_H\n\n#include <linux/uuid.h>\n#include <linux/trace_seq.h>\n\n \n#define CPER_SIG_RECORD\t\t\t\t\"CPER\"\n#define CPER_SIG_SIZE\t\t\t\t4\n \n#define CPER_SIG_END\t\t\t\t0xffffffff\n\n \n#define CPER_RECORD_REV\t\t\t\t0x0100\n\n \n#define CPER_REC_LEN\t\t\t\t\t256\n \nenum {\n\tCPER_SEV_RECOVERABLE,\n\tCPER_SEV_FATAL,\n\tCPER_SEV_CORRECTED,\n\tCPER_SEV_INFORMATIONAL,\n};\n\n \n#define CPER_VALID_PLATFORM_ID\t\t\t0x0001\n#define CPER_VALID_TIMESTAMP\t\t\t0x0002\n#define CPER_VALID_PARTITION_ID\t\t\t0x0004\n\n \n\n \n#define CPER_NOTIFY_CMC\t\t\t\t\t\t\t\\\n\tGUID_INIT(0x2DCE8BB1, 0xBDD7, 0x450e, 0xB9, 0xAD, 0x9C, 0xF4,\t\\\n\t\t  0xEB, 0xD4, 0xF8, 0x90)\n \n#define CPER_NOTIFY_CPE\t\t\t\t\t\t\t\\\n\tGUID_INIT(0x4E292F96, 0xD843, 0x4a55, 0xA8, 0xC2, 0xD4, 0x81,\t\\\n\t\t  0xF2, 0x7E, 0xBE, 0xEE)\n \n#define CPER_NOTIFY_MCE\t\t\t\t\t\t\t\\\n\tGUID_INIT(0xE8F56FFE, 0x919C, 0x4cc5, 0xBA, 0x88, 0x65, 0xAB,\t\\\n\t\t  0xE1, 0x49, 0x13, 0xBB)\n \n#define CPER_NOTIFY_PCIE\t\t\t\t\t\t\\\n\tGUID_INIT(0xCF93C01F, 0x1A16, 0x4dfc, 0xB8, 0xBC, 0x9C, 0x4D,\t\\\n\t\t  0xAF, 0x67, 0xC1, 0x04)\n \n#define CPER_NOTIFY_INIT\t\t\t\t\t\t\\\n\tGUID_INIT(0xCC5263E8, 0x9308, 0x454a, 0x89, 0xD0, 0x34, 0x0B,\t\\\n\t\t  0xD3, 0x9B, 0xC9, 0x8E)\n \n#define CPER_NOTIFY_NMI\t\t\t\t\t\t\t\\\n\tGUID_INIT(0x5BAD89FF, 0xB7E6, 0x42c9, 0x81, 0x4A, 0xCF, 0x24,\t\\\n\t\t  0x85, 0xD6, 0xE9, 0x8A)\n \n#define CPER_NOTIFY_BOOT\t\t\t\t\t\t\\\n\tGUID_INIT(0x3D61A466, 0xAB40, 0x409a, 0xA6, 0x98, 0xF3, 0x62,\t\\\n\t\t  0xD4, 0x64, 0xB3, 0x8F)\n \n#define CPER_NOTIFY_DMAR\t\t\t\t\t\t\\\n\tGUID_INIT(0x667DD791, 0xC6B3, 0x4c27, 0x8A, 0x6B, 0x0F, 0x8E,\t\\\n\t\t  0x72, 0x2D, 0xEB, 0x41)\n\n \n#define CPER_HW_ERROR_FLAGS_RECOVERED\t\t0x1\n \n#define CPER_HW_ERROR_FLAGS_PREVERR\t\t0x2\n \n#define CPER_HW_ERROR_FLAGS_SIMULATED\t\t0x4\n\n \n#define CPER_SEC_REV\t\t\t\t0x0100\n\n \n#define CPER_SEC_VALID_FRU_ID\t\t\t0x1\n#define CPER_SEC_VALID_FRU_TEXT\t\t\t0x2\n\n \n#define CPER_SEC_PRIMARY\t\t\t0x0001\n \n#define CPER_SEC_CONTAINMENT_WARNING\t\t0x0002\n \n#define CPER_SEC_RESET\t\t\t\t0x0004\n \n#define CPER_SEC_ERROR_THRESHOLD_EXCEEDED\t0x0008\n \n#define CPER_SEC_RESOURCE_NOT_ACCESSIBLE\t0x0010\n \n#define CPER_SEC_LATENT_ERROR\t\t\t0x0020\n\n \n\n \n#define CPER_SEC_PROC_GENERIC\t\t\t\t\t\t\\\n\tGUID_INIT(0x9876CCAD, 0x47B4, 0x4bdb, 0xB6, 0x5E, 0x16, 0xF1,\t\\\n\t\t  0x93, 0xC4, 0xF3, 0xDB)\n \n#define CPER_SEC_PROC_IA\t\t\t\t\t\t\\\n\tGUID_INIT(0xDC3EA0B0, 0xA144, 0x4797, 0xB9, 0x5B, 0x53, 0xFA,\t\\\n\t\t  0x24, 0x2B, 0x6E, 0x1D)\n \n#define CPER_SEC_PROC_IPF\t\t\t\t\t\t\\\n\tGUID_INIT(0xE429FAF1, 0x3CB7, 0x11D4, 0x0B, 0xCA, 0x07, 0x00,\t\\\n\t\t  0x80, 0xC7, 0x3C, 0x88, 0x81)\n \n#define CPER_SEC_PROC_ARM\t\t\t\t\t\t\\\n\tGUID_INIT(0xE19E3D16, 0xBC11, 0x11E4, 0x9C, 0xAA, 0xC2, 0x05,\t\\\n\t\t  0x1D, 0x5D, 0x46, 0xB0)\n \n#define CPER_SEC_PLATFORM_MEM\t\t\t\t\t\t\\\n\tGUID_INIT(0xA5BC1114, 0x6F64, 0x4EDE, 0xB8, 0x63, 0x3E, 0x83,\t\\\n\t\t  0xED, 0x7C, 0x83, 0xB1)\n#define CPER_SEC_PCIE\t\t\t\t\t\t\t\\\n\tGUID_INIT(0xD995E954, 0xBBC1, 0x430F, 0xAD, 0x91, 0xB4, 0x4D,\t\\\n\t\t  0xCB, 0x3C, 0x6F, 0x35)\n \n#define CPER_SEC_FW_ERR_REC_REF\t\t\t\t\t\t\\\n\tGUID_INIT(0x81212A96, 0x09ED, 0x4996, 0x94, 0x71, 0x8D, 0x72,\t\\\n\t\t  0x9C, 0x8E, 0x69, 0xED)\n \n#define CPER_SEC_PCI_X_BUS\t\t\t\t\t\t\\\n\tGUID_INIT(0xC5753963, 0x3B84, 0x4095, 0xBF, 0x78, 0xED, 0xDA,\t\\\n\t\t  0xD3, 0xF9, 0xC9, 0xDD)\n \n#define CPER_SEC_PCI_DEV\t\t\t\t\t\t\\\n\tGUID_INIT(0xEB5E4685, 0xCA66, 0x4769, 0xB6, 0xA2, 0x26, 0x06,\t\\\n\t\t  0x8B, 0x00, 0x13, 0x26)\n#define CPER_SEC_DMAR_GENERIC\t\t\t\t\t\t\\\n\tGUID_INIT(0x5B51FEF7, 0xC79D, 0x4434, 0x8F, 0x1B, 0xAA, 0x62,\t\\\n\t\t  0xDE, 0x3E, 0x2C, 0x64)\n \n#define CPER_SEC_DMAR_VT\t\t\t\t\t\t\\\n\tGUID_INIT(0x71761D37, 0x32B2, 0x45cd, 0xA7, 0xD0, 0xB0, 0xFE,\t\\\n\t\t  0xDD, 0x93, 0xE8, 0xCF)\n \n#define CPER_SEC_DMAR_IOMMU\t\t\t\t\t\t\\\n\tGUID_INIT(0x036F84E1, 0x7F37, 0x428c, 0xA7, 0x9E, 0x57, 0x5F,\t\\\n\t\t  0xDF, 0xAA, 0x84, 0xEC)\n\n#define CPER_PROC_VALID_TYPE\t\t\t0x0001\n#define CPER_PROC_VALID_ISA\t\t\t0x0002\n#define CPER_PROC_VALID_ERROR_TYPE\t\t0x0004\n#define CPER_PROC_VALID_OPERATION\t\t0x0008\n#define CPER_PROC_VALID_FLAGS\t\t\t0x0010\n#define CPER_PROC_VALID_LEVEL\t\t\t0x0020\n#define CPER_PROC_VALID_VERSION\t\t\t0x0040\n#define CPER_PROC_VALID_BRAND_INFO\t\t0x0080\n#define CPER_PROC_VALID_ID\t\t\t0x0100\n#define CPER_PROC_VALID_TARGET_ADDRESS\t\t0x0200\n#define CPER_PROC_VALID_REQUESTOR_ID\t\t0x0400\n#define CPER_PROC_VALID_RESPONDER_ID\t\t0x0800\n#define CPER_PROC_VALID_IP\t\t\t0x1000\n\n#define CPER_MEM_VALID_ERROR_STATUS\t\t0x0001\n#define CPER_MEM_VALID_PA\t\t\t0x0002\n#define CPER_MEM_VALID_PA_MASK\t\t\t0x0004\n#define CPER_MEM_VALID_NODE\t\t\t0x0008\n#define CPER_MEM_VALID_CARD\t\t\t0x0010\n#define CPER_MEM_VALID_MODULE\t\t\t0x0020\n#define CPER_MEM_VALID_BANK\t\t\t0x0040\n#define CPER_MEM_VALID_DEVICE\t\t\t0x0080\n#define CPER_MEM_VALID_ROW\t\t\t0x0100\n#define CPER_MEM_VALID_COLUMN\t\t\t0x0200\n#define CPER_MEM_VALID_BIT_POSITION\t\t0x0400\n#define CPER_MEM_VALID_REQUESTOR_ID\t\t0x0800\n#define CPER_MEM_VALID_RESPONDER_ID\t\t0x1000\n#define CPER_MEM_VALID_TARGET_ID\t\t0x2000\n#define CPER_MEM_VALID_ERROR_TYPE\t\t0x4000\n#define CPER_MEM_VALID_RANK_NUMBER\t\t0x8000\n#define CPER_MEM_VALID_CARD_HANDLE\t\t0x10000\n#define CPER_MEM_VALID_MODULE_HANDLE\t\t0x20000\n#define CPER_MEM_VALID_ROW_EXT\t\t\t0x40000\n#define CPER_MEM_VALID_BANK_GROUP\t\t0x80000\n#define CPER_MEM_VALID_BANK_ADDRESS\t\t0x100000\n#define CPER_MEM_VALID_CHIP_ID\t\t\t0x200000\n\n#define CPER_MEM_EXT_ROW_MASK\t\t\t0x3\n#define CPER_MEM_EXT_ROW_SHIFT\t\t\t16\n\n#define CPER_MEM_BANK_ADDRESS_MASK\t\t0xff\n#define CPER_MEM_BANK_GROUP_SHIFT\t\t8\n\n#define CPER_MEM_CHIP_ID_SHIFT\t\t\t5\n\n#define CPER_PCIE_VALID_PORT_TYPE\t\t0x0001\n#define CPER_PCIE_VALID_VERSION\t\t\t0x0002\n#define CPER_PCIE_VALID_COMMAND_STATUS\t\t0x0004\n#define CPER_PCIE_VALID_DEVICE_ID\t\t0x0008\n#define CPER_PCIE_VALID_SERIAL_NUMBER\t\t0x0010\n#define CPER_PCIE_VALID_BRIDGE_CONTROL_STATUS\t0x0020\n#define CPER_PCIE_VALID_CAPABILITY\t\t0x0040\n#define CPER_PCIE_VALID_AER_INFO\t\t0x0080\n\n#define CPER_PCIE_SLOT_SHIFT\t\t\t3\n\n#define CPER_ARM_VALID_MPIDR\t\t\tBIT(0)\n#define CPER_ARM_VALID_AFFINITY_LEVEL\t\tBIT(1)\n#define CPER_ARM_VALID_RUNNING_STATE\t\tBIT(2)\n#define CPER_ARM_VALID_VENDOR_INFO\t\tBIT(3)\n\n#define CPER_ARM_INFO_VALID_MULTI_ERR\t\tBIT(0)\n#define CPER_ARM_INFO_VALID_FLAGS\t\tBIT(1)\n#define CPER_ARM_INFO_VALID_ERR_INFO\t\tBIT(2)\n#define CPER_ARM_INFO_VALID_VIRT_ADDR\t\tBIT(3)\n#define CPER_ARM_INFO_VALID_PHYSICAL_ADDR\tBIT(4)\n\n#define CPER_ARM_INFO_FLAGS_FIRST\t\tBIT(0)\n#define CPER_ARM_INFO_FLAGS_LAST\t\tBIT(1)\n#define CPER_ARM_INFO_FLAGS_PROPAGATED\t\tBIT(2)\n#define CPER_ARM_INFO_FLAGS_OVERFLOW\t\tBIT(3)\n\n#define CPER_ARM_CACHE_ERROR\t\t\t0\n#define CPER_ARM_TLB_ERROR\t\t\t1\n#define CPER_ARM_BUS_ERROR\t\t\t2\n#define CPER_ARM_VENDOR_ERROR\t\t\t3\n#define CPER_ARM_MAX_TYPE\t\t\tCPER_ARM_VENDOR_ERROR\n\n#define CPER_ARM_ERR_VALID_TRANSACTION_TYPE\tBIT(0)\n#define CPER_ARM_ERR_VALID_OPERATION_TYPE\tBIT(1)\n#define CPER_ARM_ERR_VALID_LEVEL\t\tBIT(2)\n#define CPER_ARM_ERR_VALID_PROC_CONTEXT_CORRUPT\tBIT(3)\n#define CPER_ARM_ERR_VALID_CORRECTED\t\tBIT(4)\n#define CPER_ARM_ERR_VALID_PRECISE_PC\t\tBIT(5)\n#define CPER_ARM_ERR_VALID_RESTARTABLE_PC\tBIT(6)\n#define CPER_ARM_ERR_VALID_PARTICIPATION_TYPE\tBIT(7)\n#define CPER_ARM_ERR_VALID_TIME_OUT\t\tBIT(8)\n#define CPER_ARM_ERR_VALID_ADDRESS_SPACE\tBIT(9)\n#define CPER_ARM_ERR_VALID_MEM_ATTRIBUTES\tBIT(10)\n#define CPER_ARM_ERR_VALID_ACCESS_MODE\t\tBIT(11)\n\n#define CPER_ARM_ERR_TRANSACTION_SHIFT\t\t16\n#define CPER_ARM_ERR_TRANSACTION_MASK\t\tGENMASK(1,0)\n#define CPER_ARM_ERR_OPERATION_SHIFT\t\t18\n#define CPER_ARM_ERR_OPERATION_MASK\t\tGENMASK(3,0)\n#define CPER_ARM_ERR_LEVEL_SHIFT\t\t22\n#define CPER_ARM_ERR_LEVEL_MASK\t\t\tGENMASK(2,0)\n#define CPER_ARM_ERR_PC_CORRUPT_SHIFT\t\t25\n#define CPER_ARM_ERR_PC_CORRUPT_MASK\t\tGENMASK(0,0)\n#define CPER_ARM_ERR_CORRECTED_SHIFT\t\t26\n#define CPER_ARM_ERR_CORRECTED_MASK\t\tGENMASK(0,0)\n#define CPER_ARM_ERR_PRECISE_PC_SHIFT\t\t27\n#define CPER_ARM_ERR_PRECISE_PC_MASK\t\tGENMASK(0,0)\n#define CPER_ARM_ERR_RESTARTABLE_PC_SHIFT\t28\n#define CPER_ARM_ERR_RESTARTABLE_PC_MASK\tGENMASK(0,0)\n#define CPER_ARM_ERR_PARTICIPATION_TYPE_SHIFT\t29\n#define CPER_ARM_ERR_PARTICIPATION_TYPE_MASK\tGENMASK(1,0)\n#define CPER_ARM_ERR_TIME_OUT_SHIFT\t\t31\n#define CPER_ARM_ERR_TIME_OUT_MASK\t\tGENMASK(0,0)\n#define CPER_ARM_ERR_ADDRESS_SPACE_SHIFT\t32\n#define CPER_ARM_ERR_ADDRESS_SPACE_MASK\t\tGENMASK(1,0)\n#define CPER_ARM_ERR_MEM_ATTRIBUTES_SHIFT\t34\n#define CPER_ARM_ERR_MEM_ATTRIBUTES_MASK\tGENMASK(8,0)\n#define CPER_ARM_ERR_ACCESS_MODE_SHIFT\t\t43\n#define CPER_ARM_ERR_ACCESS_MODE_MASK\t\tGENMASK(0,0)\n\n \n#pragma pack(1)\n\n \nstruct cper_record_header {\n\tchar\tsignature[CPER_SIG_SIZE];\t \n\tu16\trevision;\t\t\t \n\tu32\tsignature_end;\t\t\t \n\tu16\tsection_count;\n\tu32\terror_severity;\n\tu32\tvalidation_bits;\n\tu32\trecord_length;\n\tu64\ttimestamp;\n\tguid_t\tplatform_id;\n\tguid_t\tpartition_id;\n\tguid_t\tcreator_id;\n\tguid_t\tnotification_type;\n\tu64\trecord_id;\n\tu32\tflags;\n\tu64\tpersistence_information;\n\tu8\treserved[12];\t\t\t \n};\n\n \nstruct cper_section_descriptor {\n\tu32\tsection_offset;\t\t \n\tu32\tsection_length;\n\tu16\trevision;\t\t \n\tu8\tvalidation_bits;\n\tu8\treserved;\t\t \n\tu32\tflags;\n\tguid_t\tsection_type;\n\tguid_t\tfru_id;\n\tu32\tsection_severity;\n\tu8\tfru_text[20];\n};\n\n \nstruct cper_sec_proc_generic {\n\tu64\tvalidation_bits;\n\tu8\tproc_type;\n\tu8\tproc_isa;\n\tu8\tproc_error_type;\n\tu8\toperation;\n\tu8\tflags;\n\tu8\tlevel;\n\tu16\treserved;\n\tu64\tcpu_version;\n\tchar\tcpu_brand[128];\n\tu64\tproc_id;\n\tu64\ttarget_addr;\n\tu64\trequestor_id;\n\tu64\tresponder_id;\n\tu64\tip;\n};\n\n \nstruct cper_sec_proc_ia {\n\tu64\tvalidation_bits;\n\tu64\tlapic_id;\n\tu8\tcpuid[48];\n};\n\n \nstruct cper_ia_err_info {\n\tguid_t\terr_type;\n\tu64\tvalidation_bits;\n\tu64\tcheck_info;\n\tu64\ttarget_id;\n\tu64\trequestor_id;\n\tu64\tresponder_id;\n\tu64\tip;\n};\n\n \nstruct cper_ia_proc_ctx {\n\tu16\treg_ctx_type;\n\tu16\treg_arr_size;\n\tu32\tmsr_addr;\n\tu64\tmm_reg_addr;\n};\n\n \nstruct cper_sec_proc_arm {\n\tu32\tvalidation_bits;\n\tu16\terr_info_num;\t\t \n\tu16\tcontext_info_num;\t \n\tu32\tsection_length;\n\tu8\taffinity_level;\n\tu8\treserved[3];\t\t \n\tu64\tmpidr;\n\tu64\tmidr;\n\tu32\trunning_state;\t\t \n\tu32\tpsci_state;\n};\n\n \nstruct cper_arm_err_info {\n\tu8\tversion;\n\tu8\tlength;\n\tu16\tvalidation_bits;\n\tu8\ttype;\n\tu16\tmultiple_error;\n\tu8\tflags;\n\tu64\terror_info;\n\tu64\tvirt_fault_addr;\n\tu64\tphysical_fault_addr;\n};\n\n \nstruct cper_arm_ctx_info {\n\tu16\tversion;\n\tu16\ttype;\n\tu32\tsize;\n};\n\n \nstruct cper_sec_mem_err_old {\n\tu64\tvalidation_bits;\n\tu64\terror_status;\n\tu64\tphysical_addr;\n\tu64\tphysical_addr_mask;\n\tu16\tnode;\n\tu16\tcard;\n\tu16\tmodule;\n\tu16\tbank;\n\tu16\tdevice;\n\tu16\trow;\n\tu16\tcolumn;\n\tu16\tbit_pos;\n\tu64\trequestor_id;\n\tu64\tresponder_id;\n\tu64\ttarget_id;\n\tu8\terror_type;\n};\n\n \nstruct cper_sec_mem_err {\n\tu64\tvalidation_bits;\n\tu64\terror_status;\n\tu64\tphysical_addr;\n\tu64\tphysical_addr_mask;\n\tu16\tnode;\n\tu16\tcard;\n\tu16\tmodule;\n\tu16\tbank;\n\tu16\tdevice;\n\tu16\trow;\n\tu16\tcolumn;\n\tu16\tbit_pos;\n\tu64\trequestor_id;\n\tu64\tresponder_id;\n\tu64\ttarget_id;\n\tu8\terror_type;\n\tu8\textended;\n\tu16\trank;\n\tu16\tmem_array_handle;\t \n\tu16\tmem_dev_handle;\t\t \n};\n\nstruct cper_mem_err_compact {\n\tu64\tvalidation_bits;\n\tu16\tnode;\n\tu16\tcard;\n\tu16\tmodule;\n\tu16\tbank;\n\tu16\tdevice;\n\tu16\trow;\n\tu16\tcolumn;\n\tu16\tbit_pos;\n\tu64\trequestor_id;\n\tu64\tresponder_id;\n\tu64\ttarget_id;\n\tu16\trank;\n\tu16\tmem_array_handle;\n\tu16\tmem_dev_handle;\n\tu8      extended;\n};\n\nstatic inline u32 cper_get_mem_extension(u64 mem_valid, u8 mem_extended)\n{\n\tif (!(mem_valid & CPER_MEM_VALID_ROW_EXT))\n\t\treturn 0;\n\treturn (mem_extended & CPER_MEM_EXT_ROW_MASK) << CPER_MEM_EXT_ROW_SHIFT;\n}\n\n \nstruct cper_sec_pcie {\n\tu64\t\tvalidation_bits;\n\tu32\t\tport_type;\n\tstruct {\n\t\tu8\tminor;\n\t\tu8\tmajor;\n\t\tu8\treserved[2];\n\t}\t\tversion;\n\tu16\t\tcommand;\n\tu16\t\tstatus;\n\tu32\t\treserved;\n\tstruct {\n\t\tu16\tvendor_id;\n\t\tu16\tdevice_id;\n\t\tu8\tclass_code[3];\n\t\tu8\tfunction;\n\t\tu8\tdevice;\n\t\tu16\tsegment;\n\t\tu8\tbus;\n\t\tu8\tsecondary_bus;\n\t\tu16\tslot;\n\t\tu8\treserved;\n\t}\t\tdevice_id;\n\tstruct {\n\t\tu32\tlower;\n\t\tu32\tupper;\n\t}\t\tserial_number;\n\tstruct {\n\t\tu16\tsecondary_status;\n\t\tu16\tcontrol;\n\t}\t\tbridge;\n\tu8\tcapability[60];\n\tu8\taer_info[96];\n};\n\n \nstruct cper_sec_fw_err_rec_ref {\n\tu8 record_type;\n\tu8 revision;\n\tu8 reserved[6];\n\tu64 record_identifier;\n\tguid_t record_identifier_guid;\n};\n\n \n#pragma pack()\n\nextern const char *const cper_proc_error_type_strs[4];\n\nu64 cper_next_record_id(void);\nconst char *cper_severity_str(unsigned int);\nconst char *cper_mem_err_type_str(unsigned int);\nconst char *cper_mem_err_status_str(u64 status);\nvoid cper_print_bits(const char *prefix, unsigned int bits,\n\t\t     const char * const strs[], unsigned int strs_size);\nvoid cper_mem_err_pack(const struct cper_sec_mem_err *,\n\t\t       struct cper_mem_err_compact *);\nconst char *cper_mem_err_unpack(struct trace_seq *,\n\t\t\t\tstruct cper_mem_err_compact *);\nvoid cper_print_proc_arm(const char *pfx,\n\t\t\t const struct cper_sec_proc_arm *proc);\nvoid cper_print_proc_ia(const char *pfx,\n\t\t\tconst struct cper_sec_proc_ia *proc);\nint cper_mem_err_location(struct cper_mem_err_compact *mem, char *msg);\nint cper_dimm_err_location(struct cper_mem_err_compact *mem, char *msg);\n\nstruct acpi_hest_generic_status;\nvoid cper_estatus_print(const char *pfx,\n\t\t\tconst struct acpi_hest_generic_status *estatus);\nint cper_estatus_check_header(const struct acpi_hest_generic_status *estatus);\nint cper_estatus_check(const struct acpi_hest_generic_status *estatus);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}