
freertos_app_Example4_6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006be4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08006d94  08006d94  00016d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f5c  08006f5c  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  08006f5c  08006f5c  00016f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f64  08006f64  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f64  08006f64  00016f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f68  08006f68  00016f68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08006f6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ac  2**0
                  CONTENTS
 10 .bss          00004560  200000ac  200000ac  000200ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000460c  2000460c  000200ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c465  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d1e  00000000  00000000  0003c541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001778  00000000  00000000  00040260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015f0  00000000  00000000  000419d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028a3f  00000000  00000000  00042fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b4a3  00000000  00000000  0006ba07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ece76  00000000  00000000  00086eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00173d20  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a98  00000000  00000000  00173d70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006d7c 	.word	0x08006d7c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	08006d7c 	.word	0x08006d7c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <appInit>:
// ------ external functions definition --------------------------------


/*------------------------------------------------------------------*/
/* App Initialization */
void appInit( void ){
 8000594:	b580      	push	{r7, lr}
 8000596:	b086      	sub	sp, #24
 8000598:	af02      	add	r7, sp, #8

	//LDX_Config_t* ptr;
	BaseType_t ret;

  	vPrintString( pcTextForMain );
 800059a:	4b23      	ldr	r3, [pc, #140]	; (8000628 <appInit+0x94>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f005 fb6e 	bl	8005c80 <vPrintString>
	QueueLEDHandle = xQueueCreate( 1 , sizeof(LDX_Config_t) );
 80005a4:	2200      	movs	r2, #0
 80005a6:	210c      	movs	r1, #12
 80005a8:	2001      	movs	r0, #1
 80005aa:	f003 fd09 	bl	8003fc0 <xQueueGenericCreate>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a1e      	ldr	r2, [pc, #120]	; (800062c <appInit+0x98>)
 80005b2:	6013      	str	r3, [r2, #0]
	//ptr = &LDX_Config[0];


	/* Task Led thread at priority 1 */
	ret = xTaskCreate( vTaskLed,					/* Pointer to the function thats implement the task. */
 80005b4:	4b1d      	ldr	r3, [pc, #116]	; (800062c <appInit+0x98>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a1d      	ldr	r2, [pc, #116]	; (8000630 <appInit+0x9c>)
 80005ba:	9201      	str	r2, [sp, #4]
 80005bc:	2201      	movs	r2, #1
 80005be:	9200      	str	r2, [sp, #0]
 80005c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005c4:	491b      	ldr	r1, [pc, #108]	; (8000634 <appInit+0xa0>)
 80005c6:	481c      	ldr	r0, [pc, #112]	; (8000638 <appInit+0xa4>)
 80005c8:	f004 f83e 	bl	8004648 <xTaskCreate>
 80005cc:	60f8      	str	r0, [r7, #12]
	                   (void*)QueueLEDHandle,    				/* Pass the ptr as the task parameter. */
					   (tskIDLE_PRIORITY + 1UL),	/* This task will run at priority 1. 		*/
					   &xTaskLedHandle );			/* We are using a variable as task handle.	*/

	/* Check the task was created successfully. */
	configASSERT( ret == pdPASS );
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d00a      	beq.n	80005ea <appInit+0x56>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005d8:	f383 8811 	msr	BASEPRI, r3
 80005dc:	f3bf 8f6f 	isb	sy
 80005e0:	f3bf 8f4f 	dsb	sy
 80005e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005e6:	bf00      	nop
 80005e8:	e7fe      	b.n	80005e8 <appInit+0x54>

	//ptr = &LDX_Config[0];
	/* Task Button thread at priority 1 */
	ret = xTaskCreate( vTaskButton,					/* Pointer to the function thats implement the task. */
 80005ea:	4b10      	ldr	r3, [pc, #64]	; (800062c <appInit+0x98>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a13      	ldr	r2, [pc, #76]	; (800063c <appInit+0xa8>)
 80005f0:	9201      	str	r2, [sp, #4]
 80005f2:	2201      	movs	r2, #1
 80005f4:	9200      	str	r2, [sp, #0]
 80005f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005fa:	4911      	ldr	r1, [pc, #68]	; (8000640 <appInit+0xac>)
 80005fc:	4811      	ldr	r0, [pc, #68]	; (8000644 <appInit+0xb0>)
 80005fe:	f004 f823 	bl	8004648 <xTaskCreate>
 8000602:	60f8      	str	r0, [r7, #12]
	                   (void*)QueueLEDHandle,    				/* Pass the ptr as the task parameter. */
					   (tskIDLE_PRIORITY + 1UL),	/* This task will run at priority 1. 		*/
					   &xTaskButtonHandle );		/* We are using a variable as task handle.	*/

	/* Check the task was created successfully. */
	configASSERT( ret == pdPASS );
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d00a      	beq.n	8000620 <appInit+0x8c>
	__asm volatile
 800060a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060e:	f383 8811 	msr	BASEPRI, r3
 8000612:	f3bf 8f6f 	isb	sy
 8000616:	f3bf 8f4f 	dsb	sy
 800061a:	607b      	str	r3, [r7, #4]
}
 800061c:	bf00      	nop
 800061e:	e7fe      	b.n	800061e <appInit+0x8a>
}
 8000620:	bf00      	nop
 8000622:	3710      	adds	r7, #16
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000000 	.word	0x20000000
 800062c:	200000d0 	.word	0x200000d0
 8000630:	200000cc 	.word	0x200000cc
 8000634:	08006dc8 	.word	0x08006dc8
 8000638:	080006d1 	.word	0x080006d1
 800063c:	200000c8 	.word	0x200000c8
 8000640:	08006dd4 	.word	0x08006dd4
 8000644:	08000649 	.word	0x08000649

08000648 <vTaskButton>:
// ------ external functions definition --------------------------------

/*------------------------------------------------------------------*/
/* Task Button thread */
void vTaskButton( void *pvParameters )
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
	/*  Declare & Initialize Task Function variables for argument, led, button and task */
	LDX_Config_t *LED_config = &LDX_Config[0];
 8000650:	4b1a      	ldr	r3, [pc, #104]	; (80006bc <vTaskButton+0x74>)
 8000652:	617b      	str	r3, [r7, #20]

	QueueHandle_t QueueLEDHandle = (QueueHandle_t) pvParameters;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	613b      	str	r3, [r7, #16]

	char *pcTaskName = (char *) pcTaskGetName( NULL );
 8000658:	2000      	movs	r0, #0
 800065a:	f004 fafb 	bl	8004c54 <pcTaskGetName>
 800065e:	60f8      	str	r0, [r7, #12]
	//BaseType_t xStatus;

	/* Print out the name of this task. */
	vPrintTwoStrings( pcTaskName, "- is running\r\n" );
 8000660:	4917      	ldr	r1, [pc, #92]	; (80006c0 <vTaskButton+0x78>)
 8000662:	68f8      	ldr	r0, [r7, #12]
 8000664:	f005 fb26 	bl	8005cb4 <vPrintTwoStrings>

	/* As per most tasks, this task is implemented in an infinite loop. */
	for( ;; ){
		/* Check HW Button State */
		if( HAL_GPIO_ReadPin( USER_Btn_GPIO_Port, USER_Btn_Pin ) == GPIO_PIN_SET ){
 8000668:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800066c:	4815      	ldr	r0, [pc, #84]	; (80006c4 <vTaskButton+0x7c>)
 800066e:	f001 fba7 	bl	8001dc0 <HAL_GPIO_ReadPin>
 8000672:	4603      	mov	r3, r0
 8000674:	2b01      	cmp	r3, #1
 8000676:	d11d      	bne.n	80006b4 <vTaskButton+0x6c>
        	/* Check, Update and Print Led Flag */
			if( LED_config->ledFlag == NotBlinking ){
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	79db      	ldrb	r3, [r3, #7]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d109      	bne.n	8000694 <vTaskButton+0x4c>
				LED_config->ledFlag = Blinking;
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	2200      	movs	r2, #0
 8000684:	71da      	strb	r2, [r3, #7]
				vPrintTwoStrings( pcTaskName, pcTextForTask_BlinkingOn );
 8000686:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <vTaskButton+0x80>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4619      	mov	r1, r3
 800068c:	68f8      	ldr	r0, [r7, #12]
 800068e:	f005 fb11 	bl	8005cb4 <vPrintTwoStrings>
 8000692:	e008      	b.n	80006a6 <vTaskButton+0x5e>
			}else{
				LED_config->ledFlag = NotBlinking;
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	2201      	movs	r2, #1
 8000698:	71da      	strb	r2, [r3, #7]
            	vPrintTwoStrings( pcTaskName, pcTextForTask_BlinkingOff );
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <vTaskButton+0x84>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4619      	mov	r1, r3
 80006a0:	68f8      	ldr	r0, [r7, #12]
 80006a2:	f005 fb07 	bl	8005cb4 <vPrintTwoStrings>
			}
			xQueueSend( QueueLEDHandle, ( void * ) LED_config, portMAX_DELAY  );
 80006a6:	2300      	movs	r3, #0
 80006a8:	f04f 32ff 	mov.w	r2, #4294967295
 80006ac:	6979      	ldr	r1, [r7, #20]
 80006ae:	6938      	ldr	r0, [r7, #16]
 80006b0:	f003 fcdc 	bl	800406c <xQueueGenericSend>
			//if( xStatus != pdPASS )vPrintString( "Could not send to the queue.\r\n" );

		}

		/* We want this task to execute every 250 milliseconds. */
		vTaskDelay( buttonTickCntMAX );
 80006b4:	20fa      	movs	r0, #250	; 0xfa
 80006b6:	f004 f98f 	bl	80049d8 <vTaskDelay>
		if( HAL_GPIO_ReadPin( USER_Btn_GPIO_Port, USER_Btn_Pin ) == GPIO_PIN_SET ){
 80006ba:	e7d5      	b.n	8000668 <vTaskButton+0x20>
 80006bc:	20000014 	.word	0x20000014
 80006c0:	08006e10 	.word	0x08006e10
 80006c4:	40020800 	.word	0x40020800
 80006c8:	20000004 	.word	0x20000004
 80006cc:	20000008 	.word	0x20000008

080006d0 <vTaskLed>:
// ------ external functions definition --------------------------------

/*------------------------------------------------------------------*/
/* Task Led thread */
void vTaskLed( void *pvParameters )
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	/*  Declare & Initialize Task Function variables for argument, led, button and task */
	QueueHandle_t  QueueLEDHandle = (QueueHandle_t) pvParameters;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	61fb      	str	r3, [r7, #28]
	TickType_t xLastWakeTime;
	//BaseType_t xStatus;

	/* The xLastWakeTime variable needs to be initialized with the current tick
	   count. ws*/
	xLastWakeTime = xTaskGetTickCount();
 80006dc:	f004 faaa 	bl	8004c34 <xTaskGetTickCount>
 80006e0:	4603      	mov	r3, r0
 80006e2:	60bb      	str	r3, [r7, #8]

	char *pcTaskName = (char *) pcTaskGetName( NULL );
 80006e4:	2000      	movs	r0, #0
 80006e6:	f004 fab5 	bl	8004c54 <pcTaskGetName>
 80006ea:	61b8      	str	r0, [r7, #24]

	/* Print out the name of this task. */
	vPrintTwoStrings( pcTaskName, "   - is running\r\n" );
 80006ec:	4917      	ldr	r1, [pc, #92]	; (800074c <vTaskLed+0x7c>)
 80006ee:	69b8      	ldr	r0, [r7, #24]
 80006f0:	f005 fae0 	bl	8005cb4 <vPrintTwoStrings>

	/* As per most tasks, this task is implemented in an infinite loop. */
	for( ;; )
	{
		xQueueReceive( QueueLEDHandle, ( void * ) &LED_config,0 );
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2200      	movs	r2, #0
 80006fa:	4619      	mov	r1, r3
 80006fc:	69f8      	ldr	r0, [r7, #28]
 80006fe:	f003 fdb3 	bl	8004268 <xQueueReceive>
		/* Check Led Flag */
		if( LED_config.ledFlag == Blinking ){
 8000702:	7cfb      	ldrb	r3, [r7, #19]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d119      	bne.n	800073c <vTaskLed+0x6c>
					/* Check, Update and Print Led State */
			if( LED_config.ledState == GPIO_PIN_RESET ){
 8000708:	7cbb      	ldrb	r3, [r7, #18]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d108      	bne.n	8000720 <vTaskLed+0x50>
				LED_config.ledState = GPIO_PIN_SET;
 800070e:	2301      	movs	r3, #1
 8000710:	74bb      	strb	r3, [r7, #18]
				vPrintTwoStrings( pcTaskName, pcTextForTask_LDXTOn );
 8000712:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <vTaskLed+0x80>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4619      	mov	r1, r3
 8000718:	69b8      	ldr	r0, [r7, #24]
 800071a:	f005 facb 	bl	8005cb4 <vPrintTwoStrings>
 800071e:	e007      	b.n	8000730 <vTaskLed+0x60>
			}else{
				LED_config.ledState = GPIO_PIN_RESET;
 8000720:	2300      	movs	r3, #0
 8000722:	74bb      	strb	r3, [r7, #18]
				vPrintTwoStrings( pcTaskName, pcTextForTask_LDXTOff );
 8000724:	4b0b      	ldr	r3, [pc, #44]	; (8000754 <vTaskLed+0x84>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4619      	mov	r1, r3
 800072a:	69b8      	ldr	r0, [r7, #24]
 800072c:	f005 fac2 	bl	8005cb4 <vPrintTwoStrings>
			}
					/* Update HW Led State */
			HAL_GPIO_WritePin( LED_config.LDX_GPIO_Port,LED_config.LDX_Pin, LED_config.ledState );
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	8a39      	ldrh	r1, [r7, #16]
 8000734:	7cba      	ldrb	r2, [r7, #18]
 8000736:	4618      	mov	r0, r3
 8000738:	f001 fb5a 	bl	8001df0 <HAL_GPIO_WritePin>
		}
		/* We want this task to execute exactly every 250 milliseconds. */
		vTaskDelayUntil( &xLastWakeTime, ledTickCntMAX );
 800073c:	f107 0308 	add.w	r3, r7, #8
 8000740:	21fa      	movs	r1, #250	; 0xfa
 8000742:	4618      	mov	r0, r3
 8000744:	f004 f8ca 	bl	80048dc <vTaskDelayUntil>
		xQueueReceive( QueueLEDHandle, ( void * ) &LED_config,0 );
 8000748:	e7d4      	b.n	80006f4 <vTaskLed+0x24>
 800074a:	bf00      	nop
 800074c:	08006e48 	.word	0x08006e48
 8000750:	2000000c 	.word	0x2000000c
 8000754:	20000010 	.word	0x20000010

08000758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000758:	b5b0      	push	{r4, r5, r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0

  HAL_Init();
 800075e:	f000 fd13 	bl	8001188 <HAL_Init>

   SystemClock_Config();
 8000762:	f000 f821 	bl	80007a8 <SystemClock_Config>
  MX_GPIO_Init();
 8000766:	f000 f92f 	bl	80009c8 <MX_GPIO_Init>
  MX_ETH_Init();
 800076a:	f000 f887 	bl	800087c <MX_ETH_Init>
  MX_USART3_UART_Init();
 800076e:	f000 f8d3 	bl	8000918 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000772:	f000 f8fb 	bl	800096c <MX_USB_OTG_FS_PCD_Init>
  	  appInit();
 8000776:	f7ff ff0d 	bl	8000594 <appInit>

  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800077a:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <main+0x48>)
 800077c:	1d3c      	adds	r4, r7, #4
 800077e:	461d      	mov	r5, r3
 8000780:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000782:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000784:	682b      	ldr	r3, [r5, #0]
 8000786:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2100      	movs	r1, #0
 800078c:	4618      	mov	r0, r3
 800078e:	f003 fac0 	bl	8003d12 <osThreadCreate>
 8000792:	4603      	mov	r3, r0
 8000794:	4a03      	ldr	r2, [pc, #12]	; (80007a4 <main+0x4c>)
 8000796:	6013      	str	r3, [r2, #0]
  osKernelStart();
 8000798:	f003 fab4 	bl	8003d04 <osKernelStart>

  while (1);
 800079c:	e7fe      	b.n	800079c <main+0x44>
 800079e:	bf00      	nop
 80007a0:	08006e68 	.word	0x08006e68
 80007a4:	2000084c 	.word	0x2000084c

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b094      	sub	sp, #80	; 0x50
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 0320 	add.w	r3, r7, #32
 80007b2:	2230      	movs	r2, #48	; 0x30
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f005 fc99 	bl	80060ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	f107 030c 	add.w	r3, r7, #12
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007cc:	2300      	movs	r3, #0
 80007ce:	60bb      	str	r3, [r7, #8]
 80007d0:	4b28      	ldr	r3, [pc, #160]	; (8000874 <SystemClock_Config+0xcc>)
 80007d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d4:	4a27      	ldr	r2, [pc, #156]	; (8000874 <SystemClock_Config+0xcc>)
 80007d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007da:	6413      	str	r3, [r2, #64]	; 0x40
 80007dc:	4b25      	ldr	r3, [pc, #148]	; (8000874 <SystemClock_Config+0xcc>)
 80007de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007e8:	2300      	movs	r3, #0
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	4b22      	ldr	r3, [pc, #136]	; (8000878 <SystemClock_Config+0xd0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a21      	ldr	r2, [pc, #132]	; (8000878 <SystemClock_Config+0xd0>)
 80007f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007f6:	6013      	str	r3, [r2, #0]
 80007f8:	4b1f      	ldr	r3, [pc, #124]	; (8000878 <SystemClock_Config+0xd0>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000804:	2301      	movs	r3, #1
 8000806:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000808:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080e:	2302      	movs	r3, #2
 8000810:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000812:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000816:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000818:	2304      	movs	r3, #4
 800081a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800081c:	23a8      	movs	r3, #168	; 0xa8
 800081e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000820:	2302      	movs	r3, #2
 8000822:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000824:	2307      	movs	r3, #7
 8000826:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000828:	f107 0320 	add.w	r3, r7, #32
 800082c:	4618      	mov	r0, r3
 800082e:	f001 fc15 	bl	800205c <HAL_RCC_OscConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000838:	f000 f990 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083c:	230f      	movs	r3, #15
 800083e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000840:	2302      	movs	r3, #2
 8000842:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000848:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800084c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800084e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000852:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000854:	f107 030c 	add.w	r3, r7, #12
 8000858:	2105      	movs	r1, #5
 800085a:	4618      	mov	r0, r3
 800085c:	f001 fe76 	bl	800254c <HAL_RCC_ClockConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000866:	f000 f979 	bl	8000b5c <Error_Handler>
  }
}
 800086a:	bf00      	nop
 800086c:	3750      	adds	r7, #80	; 0x50
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40023800 	.word	0x40023800
 8000878:	40007000 	.word	0x40007000

0800087c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000880:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <MX_ETH_Init+0x84>)
 8000882:	4a20      	ldr	r2, [pc, #128]	; (8000904 <MX_ETH_Init+0x88>)
 8000884:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000886:	4b20      	ldr	r3, [pc, #128]	; (8000908 <MX_ETH_Init+0x8c>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800088c:	4b1e      	ldr	r3, [pc, #120]	; (8000908 <MX_ETH_Init+0x8c>)
 800088e:	2280      	movs	r2, #128	; 0x80
 8000890:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000892:	4b1d      	ldr	r3, [pc, #116]	; (8000908 <MX_ETH_Init+0x8c>)
 8000894:	22e1      	movs	r2, #225	; 0xe1
 8000896:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000898:	4b1b      	ldr	r3, [pc, #108]	; (8000908 <MX_ETH_Init+0x8c>)
 800089a:	2200      	movs	r2, #0
 800089c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <MX_ETH_Init+0x8c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008a4:	4b18      	ldr	r3, [pc, #96]	; (8000908 <MX_ETH_Init+0x8c>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <MX_ETH_Init+0x84>)
 80008ac:	4a16      	ldr	r2, [pc, #88]	; (8000908 <MX_ETH_Init+0x8c>)
 80008ae:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008b0:	4b13      	ldr	r3, [pc, #76]	; (8000900 <MX_ETH_Init+0x84>)
 80008b2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80008b6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008b8:	4b11      	ldr	r3, [pc, #68]	; (8000900 <MX_ETH_Init+0x84>)
 80008ba:	4a14      	ldr	r2, [pc, #80]	; (800090c <MX_ETH_Init+0x90>)
 80008bc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008be:	4b10      	ldr	r3, [pc, #64]	; (8000900 <MX_ETH_Init+0x84>)
 80008c0:	4a13      	ldr	r2, [pc, #76]	; (8000910 <MX_ETH_Init+0x94>)
 80008c2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008c4:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <MX_ETH_Init+0x84>)
 80008c6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008ca:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008cc:	480c      	ldr	r0, [pc, #48]	; (8000900 <MX_ETH_Init+0x84>)
 80008ce:	f000 fda3 	bl	8001418 <HAL_ETH_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80008d8:	f000 f940 	bl	8000b5c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008dc:	2238      	movs	r2, #56	; 0x38
 80008de:	2100      	movs	r1, #0
 80008e0:	480c      	ldr	r0, [pc, #48]	; (8000914 <MX_ETH_Init+0x98>)
 80008e2:	f005 fc04 	bl	80060ee <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <MX_ETH_Init+0x98>)
 80008e8:	2221      	movs	r2, #33	; 0x21
 80008ea:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008ec:	4b09      	ldr	r3, [pc, #36]	; (8000914 <MX_ETH_Init+0x98>)
 80008ee:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80008f2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008f4:	4b07      	ldr	r3, [pc, #28]	; (8000914 <MX_ETH_Init+0x98>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	2000024c 	.word	0x2000024c
 8000904:	40028000 	.word	0x40028000
 8000908:	20000850 	.word	0x20000850
 800090c:	200001ac 	.word	0x200001ac
 8000910:	2000010c 	.word	0x2000010c
 8000914:	200000d4 	.word	0x200000d4

08000918 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800091c:	4b11      	ldr	r3, [pc, #68]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 800091e:	4a12      	ldr	r2, [pc, #72]	; (8000968 <MX_USART3_UART_Init+0x50>)
 8000920:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000922:	4b10      	ldr	r3, [pc, #64]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 8000924:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000928:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800092a:	4b0e      	ldr	r3, [pc, #56]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000930:	4b0c      	ldr	r3, [pc, #48]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000936:	4b0b      	ldr	r3, [pc, #44]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 8000938:	2200      	movs	r2, #0
 800093a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800093c:	4b09      	ldr	r3, [pc, #36]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 800093e:	220c      	movs	r2, #12
 8000940:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000942:	4b08      	ldr	r3, [pc, #32]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000948:	4b06      	ldr	r3, [pc, #24]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 800094a:	2200      	movs	r2, #0
 800094c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800094e:	4805      	ldr	r0, [pc, #20]	; (8000964 <MX_USART3_UART_Init+0x4c>)
 8000950:	f002 fafc 	bl	8002f4c <HAL_UART_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800095a:	f000 f8ff 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	200002fc 	.word	0x200002fc
 8000968:	40004800 	.word	0x40004800

0800096c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000970:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000972:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000976:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097a:	2204      	movs	r2, #4
 800097c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800097e:	4b11      	ldr	r3, [pc, #68]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000980:	2202      	movs	r2, #2
 8000982:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000984:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800098a:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098c:	2202      	movs	r2, #2
 800098e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000990:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000992:	2201      	movs	r2, #1
 8000994:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000996:	4b0b      	ldr	r3, [pc, #44]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000998:	2200      	movs	r2, #0
 800099a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800099c:	4b09      	ldr	r3, [pc, #36]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099e:	2200      	movs	r2, #0
 80009a0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009a2:	4b08      	ldr	r3, [pc, #32]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009a8:	4b06      	ldr	r3, [pc, #24]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009ae:	4805      	ldr	r0, [pc, #20]	; (80009c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b0:	f001 fa37 	bl	8001e22 <HAL_PCD_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009ba:	f000 f8cf 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000340 	.word	0x20000340

080009c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08c      	sub	sp, #48	; 0x30
 80009cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 031c 	add.w	r3, r7, #28
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	61bb      	str	r3, [r7, #24]
 80009e2:	4b4c      	ldr	r3, [pc, #304]	; (8000b14 <MX_GPIO_Init+0x14c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a4b      	ldr	r2, [pc, #300]	; (8000b14 <MX_GPIO_Init+0x14c>)
 80009e8:	f043 0304 	orr.w	r3, r3, #4
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b49      	ldr	r3, [pc, #292]	; (8000b14 <MX_GPIO_Init+0x14c>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0304 	and.w	r3, r3, #4
 80009f6:	61bb      	str	r3, [r7, #24]
 80009f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	4b45      	ldr	r3, [pc, #276]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a44      	ldr	r2, [pc, #272]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b42      	ldr	r3, [pc, #264]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	613b      	str	r3, [r7, #16]
 8000a1a:	4b3e      	ldr	r3, [pc, #248]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a3d      	ldr	r2, [pc, #244]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b3b      	ldr	r3, [pc, #236]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	4b37      	ldr	r3, [pc, #220]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a36      	ldr	r2, [pc, #216]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a3c:	f043 0302 	orr.w	r3, r3, #2
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b34      	ldr	r3, [pc, #208]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f003 0302 	and.w	r3, r3, #2
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	4b30      	ldr	r3, [pc, #192]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	4a2f      	ldr	r2, [pc, #188]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a58:	f043 0308 	orr.w	r3, r3, #8
 8000a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5e:	4b2d      	ldr	r3, [pc, #180]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	f003 0308 	and.w	r3, r3, #8
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	4b29      	ldr	r3, [pc, #164]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	4a28      	ldr	r2, [pc, #160]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a78:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7a:	4b26      	ldr	r3, [pc, #152]	; (8000b14 <MX_GPIO_Init+0x14c>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a86:	2200      	movs	r2, #0
 8000a88:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a8c:	4822      	ldr	r0, [pc, #136]	; (8000b18 <MX_GPIO_Init+0x150>)
 8000a8e:	f001 f9af 	bl	8001df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
 8000a94:	2140      	movs	r1, #64	; 0x40
 8000a96:	4821      	ldr	r0, [pc, #132]	; (8000b1c <MX_GPIO_Init+0x154>)
 8000a98:	f001 f9aa 	bl	8001df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000aac:	f107 031c 	add.w	r3, r7, #28
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	481b      	ldr	r0, [pc, #108]	; (8000b20 <MX_GPIO_Init+0x158>)
 8000ab4:	f000 ffd8 	bl	8001a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ab8:	f244 0381 	movw	r3, #16513	; 0x4081
 8000abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aca:	f107 031c 	add.w	r3, r7, #28
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4811      	ldr	r0, [pc, #68]	; (8000b18 <MX_GPIO_Init+0x150>)
 8000ad2:	f000 ffc9 	bl	8001a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ad6:	2340      	movs	r3, #64	; 0x40
 8000ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ada:	2301      	movs	r3, #1
 8000adc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ae6:	f107 031c 	add.w	r3, r7, #28
 8000aea:	4619      	mov	r1, r3
 8000aec:	480b      	ldr	r0, [pc, #44]	; (8000b1c <MX_GPIO_Init+0x154>)
 8000aee:	f000 ffbb 	bl	8001a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000af2:	2380      	movs	r3, #128	; 0x80
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af6:	2300      	movs	r3, #0
 8000af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	4619      	mov	r1, r3
 8000b04:	4805      	ldr	r0, [pc, #20]	; (8000b1c <MX_GPIO_Init+0x154>)
 8000b06:	f000 ffaf 	bl	8001a68 <HAL_GPIO_Init>

}
 8000b0a:	bf00      	nop
 8000b0c:	3730      	adds	r7, #48	; 0x30
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40023800 	.word	0x40023800
 8000b18:	40020400 	.word	0x40020400
 8000b1c:	40021800 	.word	0x40021800
 8000b20:	40020800 	.word	0x40020800

08000b24 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(50000);
 8000b2c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000b30:	f003 f916 	bl	8003d60 <osDelay>
 8000b34:	e7fa      	b.n	8000b2c <StartDefaultTask+0x8>
	...

08000b38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a04      	ldr	r2, [pc, #16]	; (8000b58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d101      	bne.n	8000b4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b4a:	f000 fb3f 	bl	80011cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40001400 	.word	0x40001400

08000b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b60:	b672      	cpsid	i
}
 8000b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <Error_Handler+0x8>
	...

08000b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	4b12      	ldr	r3, [pc, #72]	; (8000bbc <HAL_MspInit+0x54>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b76:	4a11      	ldr	r2, [pc, #68]	; (8000bbc <HAL_MspInit+0x54>)
 8000b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <HAL_MspInit+0x54>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	603b      	str	r3, [r7, #0]
 8000b8e:	4b0b      	ldr	r3, [pc, #44]	; (8000bbc <HAL_MspInit+0x54>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <HAL_MspInit+0x54>)
 8000b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b98:	6413      	str	r3, [r2, #64]	; 0x40
 8000b9a:	4b08      	ldr	r3, [pc, #32]	; (8000bbc <HAL_MspInit+0x54>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	210f      	movs	r1, #15
 8000baa:	f06f 0001 	mvn.w	r0, #1
 8000bae:	f000 fc09 	bl	80013c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40023800 	.word	0x40023800

08000bc0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08e      	sub	sp, #56	; 0x38
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a55      	ldr	r2, [pc, #340]	; (8000d34 <HAL_ETH_MspInit+0x174>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	f040 80a4 	bne.w	8000d2c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000be4:	2300      	movs	r3, #0
 8000be6:	623b      	str	r3, [r7, #32]
 8000be8:	4b53      	ldr	r3, [pc, #332]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bec:	4a52      	ldr	r2, [pc, #328]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000bee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf4:	4b50      	ldr	r3, [pc, #320]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bfc:	623b      	str	r3, [r7, #32]
 8000bfe:	6a3b      	ldr	r3, [r7, #32]
 8000c00:	2300      	movs	r3, #0
 8000c02:	61fb      	str	r3, [r7, #28]
 8000c04:	4b4c      	ldr	r3, [pc, #304]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c08:	4a4b      	ldr	r2, [pc, #300]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c10:	4b49      	ldr	r3, [pc, #292]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c18:	61fb      	str	r3, [r7, #28]
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61bb      	str	r3, [r7, #24]
 8000c20:	4b45      	ldr	r3, [pc, #276]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c24:	4a44      	ldr	r2, [pc, #272]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000c2a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2c:	4b42      	ldr	r3, [pc, #264]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c34:	61bb      	str	r3, [r7, #24]
 8000c36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	4b3e      	ldr	r3, [pc, #248]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c40:	4a3d      	ldr	r2, [pc, #244]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c42:	f043 0304 	orr.w	r3, r3, #4
 8000c46:	6313      	str	r3, [r2, #48]	; 0x30
 8000c48:	4b3b      	ldr	r3, [pc, #236]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c54:	2300      	movs	r3, #0
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	4b37      	ldr	r3, [pc, #220]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5c:	4a36      	ldr	r2, [pc, #216]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c5e:	f043 0301 	orr.w	r3, r3, #1
 8000c62:	6313      	str	r3, [r2, #48]	; 0x30
 8000c64:	4b34      	ldr	r3, [pc, #208]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c68:	f003 0301 	and.w	r3, r3, #1
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	4b30      	ldr	r3, [pc, #192]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c78:	4a2f      	ldr	r2, [pc, #188]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c7a:	f043 0302 	orr.w	r3, r3, #2
 8000c7e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c80:	4b2d      	ldr	r3, [pc, #180]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	4b29      	ldr	r3, [pc, #164]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c94:	4a28      	ldr	r2, [pc, #160]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c9a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9c:	4b26      	ldr	r3, [pc, #152]	; (8000d38 <HAL_ETH_MspInit+0x178>)
 8000c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ca8:	2332      	movs	r3, #50	; 0x32
 8000caa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cb8:	230b      	movs	r3, #11
 8000cba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	481e      	ldr	r0, [pc, #120]	; (8000d3c <HAL_ETH_MspInit+0x17c>)
 8000cc4:	f000 fed0 	bl	8001a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000cc8:	2386      	movs	r3, #134	; 0x86
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd8:	230b      	movs	r3, #11
 8000cda:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4817      	ldr	r0, [pc, #92]	; (8000d40 <HAL_ETH_MspInit+0x180>)
 8000ce4:	f000 fec0 	bl	8001a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cfa:	230b      	movs	r3, #11
 8000cfc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000cfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d02:	4619      	mov	r1, r3
 8000d04:	480f      	ldr	r0, [pc, #60]	; (8000d44 <HAL_ETH_MspInit+0x184>)
 8000d06:	f000 feaf 	bl	8001a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d0a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d10:	2302      	movs	r3, #2
 8000d12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d1c:	230b      	movs	r3, #11
 8000d1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d24:	4619      	mov	r1, r3
 8000d26:	4808      	ldr	r0, [pc, #32]	; (8000d48 <HAL_ETH_MspInit+0x188>)
 8000d28:	f000 fe9e 	bl	8001a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d2c:	bf00      	nop
 8000d2e:	3738      	adds	r7, #56	; 0x38
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40028000 	.word	0x40028000
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40020800 	.word	0x40020800
 8000d40:	40020000 	.word	0x40020000
 8000d44:	40020400 	.word	0x40020400
 8000d48:	40021800 	.word	0x40021800

08000d4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08a      	sub	sp, #40	; 0x28
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a19      	ldr	r2, [pc, #100]	; (8000dd0 <HAL_UART_MspInit+0x84>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d12c      	bne.n	8000dc8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	613b      	str	r3, [r7, #16]
 8000d72:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <HAL_UART_MspInit+0x88>)
 8000d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d76:	4a17      	ldr	r2, [pc, #92]	; (8000dd4 <HAL_UART_MspInit+0x88>)
 8000d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d7e:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <HAL_UART_MspInit+0x88>)
 8000d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d86:	613b      	str	r3, [r7, #16]
 8000d88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60fb      	str	r3, [r7, #12]
 8000d8e:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <HAL_UART_MspInit+0x88>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	4a10      	ldr	r2, [pc, #64]	; (8000dd4 <HAL_UART_MspInit+0x88>)
 8000d94:	f043 0308 	orr.w	r3, r3, #8
 8000d98:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <HAL_UART_MspInit+0x88>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9e:	f003 0308 	and.w	r3, r3, #8
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000da6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	2302      	movs	r3, #2
 8000dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db4:	2303      	movs	r3, #3
 8000db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000db8:	2307      	movs	r3, #7
 8000dba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <HAL_UART_MspInit+0x8c>)
 8000dc4:	f000 fe50 	bl	8001a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000dc8:	bf00      	nop
 8000dca:	3728      	adds	r7, #40	; 0x28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40004800 	.word	0x40004800
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40020c00 	.word	0x40020c00

08000ddc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	; 0x28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dfc:	d13f      	bne.n	8000e7e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	4b21      	ldr	r3, [pc, #132]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	4a20      	ldr	r2, [pc, #128]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0e:	4b1e      	ldr	r3, [pc, #120]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000e1a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e20:	2302      	movs	r3, #2
 8000e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e2c:	230a      	movs	r3, #10
 8000e2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	4619      	mov	r1, r3
 8000e36:	4815      	ldr	r0, [pc, #84]	; (8000e8c <HAL_PCD_MspInit+0xb0>)
 8000e38:	f000 fe16 	bl	8001a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000e3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	480e      	ldr	r0, [pc, #56]	; (8000e8c <HAL_PCD_MspInit+0xb0>)
 8000e52:	f000 fe09 	bl	8001a68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e56:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e5a:	4a0b      	ldr	r2, [pc, #44]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e60:	6353      	str	r3, [r2, #52]	; 0x34
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6a:	4a07      	ldr	r2, [pc, #28]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e70:	6453      	str	r3, [r2, #68]	; 0x44
 8000e72:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <HAL_PCD_MspInit+0xac>)
 8000e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000e7e:	bf00      	nop
 8000e80:	3728      	adds	r7, #40	; 0x28
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40020000 	.word	0x40020000

08000e90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08e      	sub	sp, #56	; 0x38
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <HAL_InitTick+0xe4>)
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea8:	4a32      	ldr	r2, [pc, #200]	; (8000f74 <HAL_InitTick+0xe4>)
 8000eaa:	f043 0320 	orr.w	r3, r3, #32
 8000eae:	6413      	str	r3, [r2, #64]	; 0x40
 8000eb0:	4b30      	ldr	r3, [pc, #192]	; (8000f74 <HAL_InitTick+0xe4>)
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb4:	f003 0320 	and.w	r3, r3, #32
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ebc:	f107 0210 	add.w	r2, r7, #16
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	4611      	mov	r1, r2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f001 fd60 	bl	800298c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ecc:	6a3b      	ldr	r3, [r7, #32]
 8000ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d103      	bne.n	8000ede <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ed6:	f001 fd31 	bl	800293c <HAL_RCC_GetPCLK1Freq>
 8000eda:	6378      	str	r0, [r7, #52]	; 0x34
 8000edc:	e004      	b.n	8000ee8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ede:	f001 fd2d 	bl	800293c <HAL_RCC_GetPCLK1Freq>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ee8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eea:	4a23      	ldr	r2, [pc, #140]	; (8000f78 <HAL_InitTick+0xe8>)
 8000eec:	fba2 2303 	umull	r2, r3, r2, r3
 8000ef0:	0c9b      	lsrs	r3, r3, #18
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000ef6:	4b21      	ldr	r3, [pc, #132]	; (8000f7c <HAL_InitTick+0xec>)
 8000ef8:	4a21      	ldr	r2, [pc, #132]	; (8000f80 <HAL_InitTick+0xf0>)
 8000efa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000efc:	4b1f      	ldr	r3, [pc, #124]	; (8000f7c <HAL_InitTick+0xec>)
 8000efe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f02:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000f04:	4a1d      	ldr	r2, [pc, #116]	; (8000f7c <HAL_InitTick+0xec>)
 8000f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f08:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000f0a:	4b1c      	ldr	r3, [pc, #112]	; (8000f7c <HAL_InitTick+0xec>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f10:	4b1a      	ldr	r3, [pc, #104]	; (8000f7c <HAL_InitTick+0xec>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f16:	4b19      	ldr	r3, [pc, #100]	; (8000f7c <HAL_InitTick+0xec>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000f1c:	4817      	ldr	r0, [pc, #92]	; (8000f7c <HAL_InitTick+0xec>)
 8000f1e:	f001 fd67 	bl	80029f0 <HAL_TIM_Base_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000f28:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d11b      	bne.n	8000f68 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000f30:	4812      	ldr	r0, [pc, #72]	; (8000f7c <HAL_InitTick+0xec>)
 8000f32:	f001 fdb7 	bl	8002aa4 <HAL_TIM_Base_Start_IT>
 8000f36:	4603      	mov	r3, r0
 8000f38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000f3c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d111      	bne.n	8000f68 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000f44:	2037      	movs	r0, #55	; 0x37
 8000f46:	f000 fa59 	bl	80013fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2b0f      	cmp	r3, #15
 8000f4e:	d808      	bhi.n	8000f62 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000f50:	2200      	movs	r2, #0
 8000f52:	6879      	ldr	r1, [r7, #4]
 8000f54:	2037      	movs	r0, #55	; 0x37
 8000f56:	f000 fa35 	bl	80013c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	; (8000f84 <HAL_InitTick+0xf4>)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6013      	str	r3, [r2, #0]
 8000f60:	e002      	b.n	8000f68 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000f68:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3738      	adds	r7, #56	; 0x38
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40023800 	.word	0x40023800
 8000f78:	431bde83 	.word	0x431bde83
 8000f7c:	20000858 	.word	0x20000858
 8000f80:	40001400 	.word	0x40001400
 8000f84:	2000003c 	.word	0x2000003c

08000f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <NMI_Handler+0x4>

08000f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f92:	e7fe      	b.n	8000f92 <HardFault_Handler+0x4>

08000f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f98:	e7fe      	b.n	8000f98 <MemManage_Handler+0x4>

08000f9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9e:	e7fe      	b.n	8000f9e <BusFault_Handler+0x4>

08000fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa4:	e7fe      	b.n	8000fa4 <UsageFault_Handler+0x4>

08000fa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000fb8:	4802      	ldr	r0, [pc, #8]	; (8000fc4 <TIM7_IRQHandler+0x10>)
 8000fba:	f001 fde3 	bl	8002b84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000858 	.word	0x20000858

08000fc8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	e00a      	b.n	8000ff0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000fda:	f3af 8000 	nop.w
 8000fde:	4601      	mov	r1, r0
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	1c5a      	adds	r2, r3, #1
 8000fe4:	60ba      	str	r2, [r7, #8]
 8000fe6:	b2ca      	uxtb	r2, r1
 8000fe8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	3301      	adds	r3, #1
 8000fee:	617b      	str	r3, [r7, #20]
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	dbf0      	blt.n	8000fda <_read+0x12>
	}

return len;
 8000ff8:	687b      	ldr	r3, [r7, #4]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b086      	sub	sp, #24
 8001006:	af00      	add	r7, sp, #0
 8001008:	60f8      	str	r0, [r7, #12]
 800100a:	60b9      	str	r1, [r7, #8]
 800100c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
 8001012:	e009      	b.n	8001028 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	1c5a      	adds	r2, r3, #1
 8001018:	60ba      	str	r2, [r7, #8]
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f004 fe1d 	bl	8005c5c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	3301      	adds	r3, #1
 8001026:	617b      	str	r3, [r7, #20]
 8001028:	697a      	ldr	r2, [r7, #20]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	429a      	cmp	r2, r3
 800102e:	dbf1      	blt.n	8001014 <_write+0x12>
	}
	return len;
 8001030:	687b      	ldr	r3, [r7, #4]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <_close>:

int _close(int file)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
	return -1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001046:	4618      	mov	r0, r3
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001062:	605a      	str	r2, [r3, #4]
	return 0;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <_isatty>:

int _isatty(int file)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
	return 1;
 800107a:	2301      	movs	r3, #1
}
 800107c:	4618      	mov	r0, r3
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
	return 0;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
	...

080010a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010ac:	4a14      	ldr	r2, [pc, #80]	; (8001100 <_sbrk+0x5c>)
 80010ae:	4b15      	ldr	r3, [pc, #84]	; (8001104 <_sbrk+0x60>)
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010b8:	4b13      	ldr	r3, [pc, #76]	; (8001108 <_sbrk+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d102      	bne.n	80010c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010c0:	4b11      	ldr	r3, [pc, #68]	; (8001108 <_sbrk+0x64>)
 80010c2:	4a12      	ldr	r2, [pc, #72]	; (800110c <_sbrk+0x68>)
 80010c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010c6:	4b10      	ldr	r3, [pc, #64]	; (8001108 <_sbrk+0x64>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d207      	bcs.n	80010e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010d4:	f004 fe06 	bl	8005ce4 <__errno>
 80010d8:	4603      	mov	r3, r0
 80010da:	220c      	movs	r2, #12
 80010dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	e009      	b.n	80010f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <_sbrk+0x64>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ea:	4b07      	ldr	r3, [pc, #28]	; (8001108 <_sbrk+0x64>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4413      	add	r3, r2
 80010f2:	4a05      	ldr	r2, [pc, #20]	; (8001108 <_sbrk+0x64>)
 80010f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010f6:	68fb      	ldr	r3, [r7, #12]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20030000 	.word	0x20030000
 8001104:	00000400 	.word	0x00000400
 8001108:	200008a0 	.word	0x200008a0
 800110c:	20004610 	.word	0x20004610

08001110 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <SystemInit+0x20>)
 8001116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800111a:	4a05      	ldr	r2, [pc, #20]	; (8001130 <SystemInit+0x20>)
 800111c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001120:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001134:	f8df d034 	ldr.w	sp, [pc, #52]	; 800116c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001138:	480d      	ldr	r0, [pc, #52]	; (8001170 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800113a:	490e      	ldr	r1, [pc, #56]	; (8001174 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800113c:	4a0e      	ldr	r2, [pc, #56]	; (8001178 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001140:	e002      	b.n	8001148 <LoopCopyDataInit>

08001142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001146:	3304      	adds	r3, #4

08001148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800114c:	d3f9      	bcc.n	8001142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800114e:	4a0b      	ldr	r2, [pc, #44]	; (800117c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001150:	4c0b      	ldr	r4, [pc, #44]	; (8001180 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001154:	e001      	b.n	800115a <LoopFillZerobss>

08001156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001158:	3204      	adds	r2, #4

0800115a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800115c:	d3fb      	bcc.n	8001156 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800115e:	f7ff ffd7 	bl	8001110 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001162:	f004 ff8f 	bl	8006084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001166:	f7ff faf7 	bl	8000758 <main>
  bx  lr    
 800116a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800116c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001170:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001174:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001178:	08006f6c 	.word	0x08006f6c
  ldr r2, =_sbss
 800117c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001180:	2000460c 	.word	0x2000460c

08001184 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001184:	e7fe      	b.n	8001184 <ADC_IRQHandler>
	...

08001188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800118c:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0d      	ldr	r2, [pc, #52]	; (80011c8 <HAL_Init+0x40>)
 8001192:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001196:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001198:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a0a      	ldr	r2, [pc, #40]	; (80011c8 <HAL_Init+0x40>)
 800119e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <HAL_Init+0x40>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a07      	ldr	r2, [pc, #28]	; (80011c8 <HAL_Init+0x40>)
 80011aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b0:	2003      	movs	r0, #3
 80011b2:	f000 f8fc 	bl	80013ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b6:	200f      	movs	r0, #15
 80011b8:	f7ff fe6a 	bl	8000e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011bc:	f7ff fcd4 	bl	8000b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40023c00 	.word	0x40023c00

080011cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d0:	4b06      	ldr	r3, [pc, #24]	; (80011ec <HAL_IncTick+0x20>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <HAL_IncTick+0x24>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4413      	add	r3, r2
 80011dc:	4a04      	ldr	r2, [pc, #16]	; (80011f0 <HAL_IncTick+0x24>)
 80011de:	6013      	str	r3, [r2, #0]
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	20000040 	.word	0x20000040
 80011f0:	200008a4 	.word	0x200008a4

080011f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  return uwTick;
 80011f8:	4b03      	ldr	r3, [pc, #12]	; (8001208 <HAL_GetTick+0x14>)
 80011fa:	681b      	ldr	r3, [r3, #0]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	200008a4 	.word	0x200008a4

0800120c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001214:	f7ff ffee 	bl	80011f4 <HAL_GetTick>
 8001218:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001224:	d005      	beq.n	8001232 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001226:	4b0a      	ldr	r3, [pc, #40]	; (8001250 <HAL_Delay+0x44>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	461a      	mov	r2, r3
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	4413      	add	r3, r2
 8001230:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001232:	bf00      	nop
 8001234:	f7ff ffde 	bl	80011f4 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	429a      	cmp	r2, r3
 8001242:	d8f7      	bhi.n	8001234 <HAL_Delay+0x28>
  {
  }
}
 8001244:	bf00      	nop
 8001246:	bf00      	nop
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000040 	.word	0x20000040

08001254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <__NVIC_SetPriorityGrouping+0x44>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001270:	4013      	ands	r3, r2
 8001272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800127c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001286:	4a04      	ldr	r2, [pc, #16]	; (8001298 <__NVIC_SetPriorityGrouping+0x44>)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	60d3      	str	r3, [r2, #12]
}
 800128c:	bf00      	nop
 800128e:	3714      	adds	r7, #20
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a0:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <__NVIC_GetPriorityGrouping+0x18>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	0a1b      	lsrs	r3, r3, #8
 80012a6:	f003 0307 	and.w	r3, r3, #7
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	db0b      	blt.n	80012e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	f003 021f 	and.w	r2, r3, #31
 80012d0:	4907      	ldr	r1, [pc, #28]	; (80012f0 <__NVIC_EnableIRQ+0x38>)
 80012d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	2001      	movs	r0, #1
 80012da:	fa00 f202 	lsl.w	r2, r0, r2
 80012de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	e000e100 	.word	0xe000e100

080012f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	6039      	str	r1, [r7, #0]
 80012fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001304:	2b00      	cmp	r3, #0
 8001306:	db0a      	blt.n	800131e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	b2da      	uxtb	r2, r3
 800130c:	490c      	ldr	r1, [pc, #48]	; (8001340 <__NVIC_SetPriority+0x4c>)
 800130e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001312:	0112      	lsls	r2, r2, #4
 8001314:	b2d2      	uxtb	r2, r2
 8001316:	440b      	add	r3, r1
 8001318:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800131c:	e00a      	b.n	8001334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4908      	ldr	r1, [pc, #32]	; (8001344 <__NVIC_SetPriority+0x50>)
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	f003 030f 	and.w	r3, r3, #15
 800132a:	3b04      	subs	r3, #4
 800132c:	0112      	lsls	r2, r2, #4
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	440b      	add	r3, r1
 8001332:	761a      	strb	r2, [r3, #24]
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000e100 	.word	0xe000e100
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001348:	b480      	push	{r7}
 800134a:	b089      	sub	sp, #36	; 0x24
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	f1c3 0307 	rsb	r3, r3, #7
 8001362:	2b04      	cmp	r3, #4
 8001364:	bf28      	it	cs
 8001366:	2304      	movcs	r3, #4
 8001368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	3304      	adds	r3, #4
 800136e:	2b06      	cmp	r3, #6
 8001370:	d902      	bls.n	8001378 <NVIC_EncodePriority+0x30>
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3b03      	subs	r3, #3
 8001376:	e000      	b.n	800137a <NVIC_EncodePriority+0x32>
 8001378:	2300      	movs	r3, #0
 800137a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800137c:	f04f 32ff 	mov.w	r2, #4294967295
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43da      	mvns	r2, r3
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	401a      	ands	r2, r3
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001390:	f04f 31ff 	mov.w	r1, #4294967295
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	fa01 f303 	lsl.w	r3, r1, r3
 800139a:	43d9      	mvns	r1, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a0:	4313      	orrs	r3, r2
         );
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3724      	adds	r7, #36	; 0x24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f7ff ff4c 	bl	8001254 <__NVIC_SetPriorityGrouping>
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
 80013d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013d6:	f7ff ff61 	bl	800129c <__NVIC_GetPriorityGrouping>
 80013da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	68b9      	ldr	r1, [r7, #8]
 80013e0:	6978      	ldr	r0, [r7, #20]
 80013e2:	f7ff ffb1 	bl	8001348 <NVIC_EncodePriority>
 80013e6:	4602      	mov	r2, r0
 80013e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ec:	4611      	mov	r1, r2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ff80 	bl	80012f4 <__NVIC_SetPriority>
}
 80013f4:	bf00      	nop
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff ff54 	bl	80012b8 <__NVIC_EnableIRQ>
}
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e06c      	b.n	8001504 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001430:	2b00      	cmp	r3, #0
 8001432:	d106      	bne.n	8001442 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2223      	movs	r2, #35	; 0x23
 8001438:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff fbbf 	bl	8000bc0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	4b31      	ldr	r3, [pc, #196]	; (800150c <HAL_ETH_Init+0xf4>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144a:	4a30      	ldr	r2, [pc, #192]	; (800150c <HAL_ETH_Init+0xf4>)
 800144c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001450:	6453      	str	r3, [r2, #68]	; 0x44
 8001452:	4b2e      	ldr	r3, [pc, #184]	; (800150c <HAL_ETH_Init+0xf4>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001456:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800145e:	4b2c      	ldr	r3, [pc, #176]	; (8001510 <HAL_ETH_Init+0xf8>)
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	4a2b      	ldr	r2, [pc, #172]	; (8001510 <HAL_ETH_Init+0xf8>)
 8001464:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001468:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800146a:	4b29      	ldr	r3, [pc, #164]	; (8001510 <HAL_ETH_Init+0xf8>)
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	4927      	ldr	r1, [pc, #156]	; (8001510 <HAL_ETH_Init+0xf8>)
 8001474:	4313      	orrs	r3, r2
 8001476:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001478:	4b25      	ldr	r3, [pc, #148]	; (8001510 <HAL_ETH_Init+0xf8>)
 800147a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	6812      	ldr	r2, [r2, #0]
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001492:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001494:	f7ff feae 	bl	80011f4 <HAL_GetTick>
 8001498:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800149a:	e011      	b.n	80014c0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800149c:	f7ff feaa 	bl	80011f4 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014aa:	d909      	bls.n	80014c0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2204      	movs	r2, #4
 80014b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	22e0      	movs	r2, #224	; 0xe0
 80014b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e021      	b.n	8001504 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1e4      	bne.n	800149c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 f958 	bl	8001788 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f000 f9ff 	bl	80018dc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 fa55 	bl	800198e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	461a      	mov	r2, r3
 80014ea:	2100      	movs	r1, #0
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f000 f9bd 	bl	800186c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2210      	movs	r2, #16
 80014fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40023800 	.word	0x40023800
 8001510:	40013800 	.word	0x40013800

08001514 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	4b51      	ldr	r3, [pc, #324]	; (8001670 <ETH_SetMACConfig+0x15c>)
 800152a:	4013      	ands	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	7c1b      	ldrb	r3, [r3, #16]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d102      	bne.n	800153c <ETH_SetMACConfig+0x28>
 8001536:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800153a:	e000      	b.n	800153e <ETH_SetMACConfig+0x2a>
 800153c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	7c5b      	ldrb	r3, [r3, #17]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d102      	bne.n	800154c <ETH_SetMACConfig+0x38>
 8001546:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800154a:	e000      	b.n	800154e <ETH_SetMACConfig+0x3a>
 800154c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800154e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001554:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	7fdb      	ldrb	r3, [r3, #31]
 800155a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800155c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001562:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	7f92      	ldrb	r2, [r2, #30]
 8001568:	2a00      	cmp	r2, #0
 800156a:	d102      	bne.n	8001572 <ETH_SetMACConfig+0x5e>
 800156c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001570:	e000      	b.n	8001574 <ETH_SetMACConfig+0x60>
 8001572:	2200      	movs	r2, #0
                        macconf->Speed |
 8001574:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	7f1b      	ldrb	r3, [r3, #28]
 800157a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800157c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001582:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	791b      	ldrb	r3, [r3, #4]
 8001588:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800158a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001592:	2a00      	cmp	r2, #0
 8001594:	d102      	bne.n	800159c <ETH_SetMACConfig+0x88>
 8001596:	f44f 7200 	mov.w	r2, #512	; 0x200
 800159a:	e000      	b.n	800159e <ETH_SetMACConfig+0x8a>
 800159c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800159e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	7bdb      	ldrb	r3, [r3, #15]
 80015a4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80015a6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80015ac:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80015b4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015b6:	4313      	orrs	r3, r2
 80015b8:	68fa      	ldr	r2, [r7, #12]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015ce:	2001      	movs	r0, #1
 80015d0:	f7ff fe1c 	bl	800120c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	f64f 7341 	movw	r3, #65345	; 0xff41
 80015ea:	4013      	ands	r3, r2
 80015ec:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015f2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80015f4:	683a      	ldr	r2, [r7, #0]
 80015f6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80015fa:	2a00      	cmp	r2, #0
 80015fc:	d101      	bne.n	8001602 <ETH_SetMACConfig+0xee>
 80015fe:	2280      	movs	r2, #128	; 0x80
 8001600:	e000      	b.n	8001604 <ETH_SetMACConfig+0xf0>
 8001602:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001604:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800160a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001612:	2a01      	cmp	r2, #1
 8001614:	d101      	bne.n	800161a <ETH_SetMACConfig+0x106>
 8001616:	2208      	movs	r2, #8
 8001618:	e000      	b.n	800161c <ETH_SetMACConfig+0x108>
 800161a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800161c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001624:	2a01      	cmp	r2, #1
 8001626:	d101      	bne.n	800162c <ETH_SetMACConfig+0x118>
 8001628:	2204      	movs	r2, #4
 800162a:	e000      	b.n	800162e <ETH_SetMACConfig+0x11a>
 800162c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800162e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001636:	2a01      	cmp	r2, #1
 8001638:	d101      	bne.n	800163e <ETH_SetMACConfig+0x12a>
 800163a:	2202      	movs	r2, #2
 800163c:	e000      	b.n	8001640 <ETH_SetMACConfig+0x12c>
 800163e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001640:	4313      	orrs	r3, r2
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	4313      	orrs	r3, r2
 8001646:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001658:	2001      	movs	r0, #1
 800165a:	f7ff fdd7 	bl	800120c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	619a      	str	r2, [r3, #24]
}
 8001666:	bf00      	nop
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	ff20810f 	.word	0xff20810f

08001674 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	4b3d      	ldr	r3, [pc, #244]	; (8001784 <ETH_SetDMAConfig+0x110>)
 800168e:	4013      	ands	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	7b1b      	ldrb	r3, [r3, #12]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d102      	bne.n	80016a0 <ETH_SetDMAConfig+0x2c>
 800169a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800169e:	e000      	b.n	80016a2 <ETH_SetDMAConfig+0x2e>
 80016a0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	7b5b      	ldrb	r3, [r3, #13]
 80016a6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80016a8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	7f52      	ldrb	r2, [r2, #29]
 80016ae:	2a00      	cmp	r2, #0
 80016b0:	d102      	bne.n	80016b8 <ETH_SetDMAConfig+0x44>
 80016b2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80016b6:	e000      	b.n	80016ba <ETH_SetDMAConfig+0x46>
 80016b8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80016ba:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	7b9b      	ldrb	r3, [r3, #14]
 80016c0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80016c2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80016c8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	7f1b      	ldrb	r3, [r3, #28]
 80016ce:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80016d0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	7f9b      	ldrb	r3, [r3, #30]
 80016d6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80016d8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80016de:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016e6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80016e8:	4313      	orrs	r3, r2
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016f8:	461a      	mov	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800170a:	2001      	movs	r0, #1
 800170c:	f7ff fd7e 	bl	800120c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001718:	461a      	mov	r2, r3
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	791b      	ldrb	r3, [r3, #4]
 8001722:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001728:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800172e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001734:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800173c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800173e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001744:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001746:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800174c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	6812      	ldr	r2, [r2, #0]
 8001752:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001756:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800175a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001768:	2001      	movs	r0, #1
 800176a:	f7ff fd4f 	bl	800120c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001776:	461a      	mov	r2, r3
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	6013      	str	r3, [r2, #0]
}
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	f8de3f23 	.word	0xf8de3f23

08001788 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b0a6      	sub	sp, #152	; 0x98
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001790:	2301      	movs	r3, #1
 8001792:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001796:	2301      	movs	r3, #1
 8001798:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800179c:	2300      	movs	r3, #0
 800179e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80017a6:	2301      	movs	r3, #1
 80017a8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80017ac:	2300      	movs	r3, #0
 80017ae:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80017b2:	2301      	movs	r3, #1
 80017b4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80017be:	2300      	movs	r3, #0
 80017c0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80017c4:	2300      	movs	r3, #0
 80017c6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80017d8:	2300      	movs	r3, #0
 80017da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80017de:	2300      	movs	r3, #0
 80017e0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80017ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017ee:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80017f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80017f6:	2300      	movs	r3, #0
 80017f8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80017fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001800:	4619      	mov	r1, r3
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff fe86 	bl	8001514 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001808:	2301      	movs	r3, #1
 800180a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800180c:	2301      	movs	r3, #1
 800180e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001810:	2301      	movs	r3, #1
 8001812:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001816:	2301      	movs	r3, #1
 8001818:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800181e:	2300      	movs	r3, #0
 8001820:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001824:	2300      	movs	r3, #0
 8001826:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800182a:	2300      	movs	r3, #0
 800182c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800182e:	2301      	movs	r3, #1
 8001830:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001834:	2301      	movs	r3, #1
 8001836:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001838:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800183c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800183e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001842:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001844:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001848:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800184a:	2301      	movs	r3, #1
 800184c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001850:	2300      	movs	r3, #0
 8001852:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	4619      	mov	r1, r3
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff ff08 	bl	8001674 <ETH_SetDMAConfig>
}
 8001864:	bf00      	nop
 8001866:	3798      	adds	r7, #152	; 0x98
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800186c:	b480      	push	{r7}
 800186e:	b087      	sub	sp, #28
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3305      	adds	r3, #5
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	021b      	lsls	r3, r3, #8
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	3204      	adds	r2, #4
 8001884:	7812      	ldrb	r2, [r2, #0]
 8001886:	4313      	orrs	r3, r2
 8001888:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800188a:	68ba      	ldr	r2, [r7, #8]
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <ETH_MACAddressConfig+0x68>)
 800188e:	4413      	add	r3, r2
 8001890:	461a      	mov	r2, r3
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	3303      	adds	r3, #3
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	061a      	lsls	r2, r3, #24
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	3302      	adds	r3, #2
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	041b      	lsls	r3, r3, #16
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3301      	adds	r3, #1
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	021b      	lsls	r3, r3, #8
 80018b0:	4313      	orrs	r3, r2
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	7812      	ldrb	r2, [r2, #0]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <ETH_MACAddressConfig+0x6c>)
 80018be:	4413      	add	r3, r2
 80018c0:	461a      	mov	r2, r3
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	6013      	str	r3, [r2, #0]
}
 80018c6:	bf00      	nop
 80018c8:	371c      	adds	r7, #28
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	40028040 	.word	0x40028040
 80018d8:	40028044 	.word	0x40028044

080018dc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80018e4:	2300      	movs	r3, #0
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	e03e      	b.n	8001968 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68d9      	ldr	r1, [r3, #12]
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	4613      	mov	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	440b      	add	r3, r1
 80018fa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	2200      	movs	r2, #0
 8001906:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	2200      	movs	r2, #0
 8001912:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	3206      	adds	r2, #6
 800191c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b02      	cmp	r3, #2
 8001930:	d80c      	bhi.n	800194c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68d9      	ldr	r1, [r3, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1c5a      	adds	r2, r3, #1
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	00db      	lsls	r3, r3, #3
 8001942:	440b      	add	r3, r1
 8001944:	461a      	mov	r2, r3
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	e004      	b.n	8001956 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	461a      	mov	r2, r3
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	3301      	adds	r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2b03      	cmp	r3, #3
 800196c:	d9bd      	bls.n	80018ea <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68da      	ldr	r2, [r3, #12]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001980:	611a      	str	r2, [r3, #16]
}
 8001982:	bf00      	nop
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800198e:	b480      	push	{r7}
 8001990:	b085      	sub	sp, #20
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	e046      	b.n	8001a2a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6919      	ldr	r1, [r3, #16]
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	4613      	mov	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	440b      	add	r3, r1
 80019ac:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	2200      	movs	r2, #0
 80019b8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	2200      	movs	r2, #0
 80019ca:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	2200      	movs	r2, #0
 80019d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80019d8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	f244 52f8 	movw	r2, #17912	; 0x45f8
 80019e0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80019ee:	68b9      	ldr	r1, [r7, #8]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	3212      	adds	r2, #18
 80019f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d80c      	bhi.n	8001a1a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6919      	ldr	r1, [r3, #16]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	1c5a      	adds	r2, r3, #1
 8001a08:	4613      	mov	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	4413      	add	r3, r2
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	440b      	add	r3, r1
 8001a12:	461a      	mov	r2, r3
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	60da      	str	r2, [r3, #12]
 8001a18:	e004      	b.n	8001a24 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	3301      	adds	r3, #1
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2b03      	cmp	r3, #3
 8001a2e:	d9b5      	bls.n	800199c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691a      	ldr	r2, [r3, #16]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a5a:	60da      	str	r2, [r3, #12]
}
 8001a5c:	bf00      	nop
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b089      	sub	sp, #36	; 0x24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
 8001a82:	e177      	b.n	8001d74 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a84:	2201      	movs	r2, #1
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	f040 8166 	bne.w	8001d6e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d005      	beq.n	8001aba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d130      	bne.n	8001b1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	2203      	movs	r2, #3
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	43db      	mvns	r3, r3
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001af0:	2201      	movs	r2, #1
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	091b      	lsrs	r3, r3, #4
 8001b06:	f003 0201 	and.w	r2, r3, #1
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	2b03      	cmp	r3, #3
 8001b26:	d017      	beq.n	8001b58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	2203      	movs	r2, #3
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d123      	bne.n	8001bac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	08da      	lsrs	r2, r3, #3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3208      	adds	r2, #8
 8001b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	220f      	movs	r2, #15
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	691a      	ldr	r2, [r3, #16]
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	08da      	lsrs	r2, r3, #3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3208      	adds	r2, #8
 8001ba6:	69b9      	ldr	r1, [r7, #24]
 8001ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f003 0203 	and.w	r2, r3, #3
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f000 80c0 	beq.w	8001d6e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	4b66      	ldr	r3, [pc, #408]	; (8001d8c <HAL_GPIO_Init+0x324>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	4a65      	ldr	r2, [pc, #404]	; (8001d8c <HAL_GPIO_Init+0x324>)
 8001bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfe:	4b63      	ldr	r3, [pc, #396]	; (8001d8c <HAL_GPIO_Init+0x324>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c0a:	4a61      	ldr	r2, [pc, #388]	; (8001d90 <HAL_GPIO_Init+0x328>)
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	089b      	lsrs	r3, r3, #2
 8001c10:	3302      	adds	r3, #2
 8001c12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f003 0303 	and.w	r3, r3, #3
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	220f      	movs	r2, #15
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	43db      	mvns	r3, r3
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a58      	ldr	r2, [pc, #352]	; (8001d94 <HAL_GPIO_Init+0x32c>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d037      	beq.n	8001ca6 <HAL_GPIO_Init+0x23e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a57      	ldr	r2, [pc, #348]	; (8001d98 <HAL_GPIO_Init+0x330>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d031      	beq.n	8001ca2 <HAL_GPIO_Init+0x23a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a56      	ldr	r2, [pc, #344]	; (8001d9c <HAL_GPIO_Init+0x334>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d02b      	beq.n	8001c9e <HAL_GPIO_Init+0x236>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a55      	ldr	r2, [pc, #340]	; (8001da0 <HAL_GPIO_Init+0x338>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d025      	beq.n	8001c9a <HAL_GPIO_Init+0x232>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a54      	ldr	r2, [pc, #336]	; (8001da4 <HAL_GPIO_Init+0x33c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d01f      	beq.n	8001c96 <HAL_GPIO_Init+0x22e>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a53      	ldr	r2, [pc, #332]	; (8001da8 <HAL_GPIO_Init+0x340>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d019      	beq.n	8001c92 <HAL_GPIO_Init+0x22a>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a52      	ldr	r2, [pc, #328]	; (8001dac <HAL_GPIO_Init+0x344>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d013      	beq.n	8001c8e <HAL_GPIO_Init+0x226>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a51      	ldr	r2, [pc, #324]	; (8001db0 <HAL_GPIO_Init+0x348>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d00d      	beq.n	8001c8a <HAL_GPIO_Init+0x222>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a50      	ldr	r2, [pc, #320]	; (8001db4 <HAL_GPIO_Init+0x34c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d007      	beq.n	8001c86 <HAL_GPIO_Init+0x21e>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a4f      	ldr	r2, [pc, #316]	; (8001db8 <HAL_GPIO_Init+0x350>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d101      	bne.n	8001c82 <HAL_GPIO_Init+0x21a>
 8001c7e:	2309      	movs	r3, #9
 8001c80:	e012      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c82:	230a      	movs	r3, #10
 8001c84:	e010      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c86:	2308      	movs	r3, #8
 8001c88:	e00e      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c8a:	2307      	movs	r3, #7
 8001c8c:	e00c      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c8e:	2306      	movs	r3, #6
 8001c90:	e00a      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c92:	2305      	movs	r3, #5
 8001c94:	e008      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c96:	2304      	movs	r3, #4
 8001c98:	e006      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e004      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e002      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_GPIO_Init+0x240>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	69fa      	ldr	r2, [r7, #28]
 8001caa:	f002 0203 	and.w	r2, r2, #3
 8001cae:	0092      	lsls	r2, r2, #2
 8001cb0:	4093      	lsls	r3, r2
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cb8:	4935      	ldr	r1, [pc, #212]	; (8001d90 <HAL_GPIO_Init+0x328>)
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cc6:	4b3d      	ldr	r3, [pc, #244]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	43db      	mvns	r3, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cea:	4a34      	ldr	r2, [pc, #208]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cf0:	4b32      	ldr	r3, [pc, #200]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d14:	4a29      	ldr	r2, [pc, #164]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d1a:	4b28      	ldr	r3, [pc, #160]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d3e:	4a1f      	ldr	r2, [pc, #124]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d44:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d003      	beq.n	8001d68 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d68:	4a14      	ldr	r2, [pc, #80]	; (8001dbc <HAL_GPIO_Init+0x354>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3301      	adds	r3, #1
 8001d72:	61fb      	str	r3, [r7, #28]
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	2b0f      	cmp	r3, #15
 8001d78:	f67f ae84 	bls.w	8001a84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d7c:	bf00      	nop
 8001d7e:	bf00      	nop
 8001d80:	3724      	adds	r7, #36	; 0x24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40013800 	.word	0x40013800
 8001d94:	40020000 	.word	0x40020000
 8001d98:	40020400 	.word	0x40020400
 8001d9c:	40020800 	.word	0x40020800
 8001da0:	40020c00 	.word	0x40020c00
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40021400 	.word	0x40021400
 8001dac:	40021800 	.word	0x40021800
 8001db0:	40021c00 	.word	0x40021c00
 8001db4:	40022000 	.word	0x40022000
 8001db8:	40022400 	.word	0x40022400
 8001dbc:	40013c00 	.word	0x40013c00

08001dc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691a      	ldr	r2, [r3, #16]
 8001dd0:	887b      	ldrh	r3, [r7, #2]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d002      	beq.n	8001dde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	73fb      	strb	r3, [r7, #15]
 8001ddc:	e001      	b.n	8001de2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dde:	2300      	movs	r3, #0
 8001de0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	807b      	strh	r3, [r7, #2]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e00:	787b      	ldrb	r3, [r7, #1]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e06:	887a      	ldrh	r2, [r7, #2]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e0c:	e003      	b.n	8001e16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e0e:	887b      	ldrh	r3, [r7, #2]
 8001e10:	041a      	lsls	r2, r3, #16
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	619a      	str	r2, [r3, #24]
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e24:	b08f      	sub	sp, #60	; 0x3c
 8001e26:	af0a      	add	r7, sp, #40	; 0x28
 8001e28:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e10f      	b.n	8002054 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d106      	bne.n	8001e54 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe ffc4 	bl	8000ddc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2203      	movs	r2, #3
 8001e58:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d102      	bne.n	8001e6e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f001 fc8d 	bl	8003792 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	603b      	str	r3, [r7, #0]
 8001e7e:	687e      	ldr	r6, [r7, #4]
 8001e80:	466d      	mov	r5, sp
 8001e82:	f106 0410 	add.w	r4, r6, #16
 8001e86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e8e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e92:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e96:	1d33      	adds	r3, r6, #4
 8001e98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e9a:	6838      	ldr	r0, [r7, #0]
 8001e9c:	f001 fc18 	bl	80036d0 <USB_CoreInit>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d005      	beq.n	8001eb2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e0d0      	b.n	8002054 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f001 fc7b 	bl	80037b4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	73fb      	strb	r3, [r7, #15]
 8001ec2:	e04a      	b.n	8001f5a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001ec4:	7bfa      	ldrb	r2, [r7, #15]
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	4413      	add	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	333d      	adds	r3, #61	; 0x3d
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ed8:	7bfa      	ldrb	r2, [r7, #15]
 8001eda:	6879      	ldr	r1, [r7, #4]
 8001edc:	4613      	mov	r3, r2
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	4413      	add	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	440b      	add	r3, r1
 8001ee6:	333c      	adds	r3, #60	; 0x3c
 8001ee8:	7bfa      	ldrb	r2, [r7, #15]
 8001eea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001eec:	7bfa      	ldrb	r2, [r7, #15]
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
 8001ef0:	b298      	uxth	r0, r3
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	4413      	add	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	440b      	add	r3, r1
 8001efe:	3344      	adds	r3, #68	; 0x44
 8001f00:	4602      	mov	r2, r0
 8001f02:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f04:	7bfa      	ldrb	r2, [r7, #15]
 8001f06:	6879      	ldr	r1, [r7, #4]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	4413      	add	r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	440b      	add	r3, r1
 8001f12:	3340      	adds	r3, #64	; 0x40
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f18:	7bfa      	ldrb	r2, [r7, #15]
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4413      	add	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	440b      	add	r3, r1
 8001f26:	3348      	adds	r3, #72	; 0x48
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f2c:	7bfa      	ldrb	r2, [r7, #15]
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	4613      	mov	r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	4413      	add	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	440b      	add	r3, r1
 8001f3a:	334c      	adds	r3, #76	; 0x4c
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f40:	7bfa      	ldrb	r2, [r7, #15]
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	4413      	add	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3354      	adds	r3, #84	; 0x54
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	3301      	adds	r3, #1
 8001f58:	73fb      	strb	r3, [r7, #15]
 8001f5a:	7bfa      	ldrb	r2, [r7, #15]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d3af      	bcc.n	8001ec4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f64:	2300      	movs	r3, #0
 8001f66:	73fb      	strb	r3, [r7, #15]
 8001f68:	e044      	b.n	8001ff4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f6a:	7bfa      	ldrb	r2, [r7, #15]
 8001f6c:	6879      	ldr	r1, [r7, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4413      	add	r3, r2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	440b      	add	r3, r1
 8001f78:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f80:	7bfa      	ldrb	r2, [r7, #15]
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	4613      	mov	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4413      	add	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f96:	7bfa      	ldrb	r2, [r7, #15]
 8001f98:	6879      	ldr	r1, [r7, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001fac:	7bfa      	ldrb	r2, [r7, #15]
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001fc2:	7bfa      	ldrb	r2, [r7, #15]
 8001fc4:	6879      	ldr	r1, [r7, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	4413      	add	r3, r2
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	440b      	add	r3, r1
 8001fd0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001fd8:	7bfa      	ldrb	r2, [r7, #15]
 8001fda:	6879      	ldr	r1, [r7, #4]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	73fb      	strb	r3, [r7, #15]
 8001ff4:	7bfa      	ldrb	r2, [r7, #15]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d3b5      	bcc.n	8001f6a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	603b      	str	r3, [r7, #0]
 8002004:	687e      	ldr	r6, [r7, #4]
 8002006:	466d      	mov	r5, sp
 8002008:	f106 0410 	add.w	r4, r6, #16
 800200c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800200e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002010:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002012:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002014:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002018:	e885 0003 	stmia.w	r5, {r0, r1}
 800201c:	1d33      	adds	r3, r6, #4
 800201e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002020:	6838      	ldr	r0, [r7, #0]
 8002022:	f001 fc13 	bl	800384c <USB_DevInit>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d005      	beq.n	8002038 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e00d      	b.n	8002054 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f001 fdde 	bl	8003c0e <USB_DevDisconnect>

  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800205c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e267      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b00      	cmp	r3, #0
 8002078:	d075      	beq.n	8002166 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800207a:	4b88      	ldr	r3, [pc, #544]	; (800229c <HAL_RCC_OscConfig+0x240>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 030c 	and.w	r3, r3, #12
 8002082:	2b04      	cmp	r3, #4
 8002084:	d00c      	beq.n	80020a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002086:	4b85      	ldr	r3, [pc, #532]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800208e:	2b08      	cmp	r3, #8
 8002090:	d112      	bne.n	80020b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002092:	4b82      	ldr	r3, [pc, #520]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800209a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800209e:	d10b      	bne.n	80020b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a0:	4b7e      	ldr	r3, [pc, #504]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d05b      	beq.n	8002164 <HAL_RCC_OscConfig+0x108>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d157      	bne.n	8002164 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e242      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020c0:	d106      	bne.n	80020d0 <HAL_RCC_OscConfig+0x74>
 80020c2:	4b76      	ldr	r3, [pc, #472]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a75      	ldr	r2, [pc, #468]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020cc:	6013      	str	r3, [r2, #0]
 80020ce:	e01d      	b.n	800210c <HAL_RCC_OscConfig+0xb0>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020d8:	d10c      	bne.n	80020f4 <HAL_RCC_OscConfig+0x98>
 80020da:	4b70      	ldr	r3, [pc, #448]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a6f      	ldr	r2, [pc, #444]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	4b6d      	ldr	r3, [pc, #436]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a6c      	ldr	r2, [pc, #432]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f0:	6013      	str	r3, [r2, #0]
 80020f2:	e00b      	b.n	800210c <HAL_RCC_OscConfig+0xb0>
 80020f4:	4b69      	ldr	r3, [pc, #420]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a68      	ldr	r2, [pc, #416]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80020fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020fe:	6013      	str	r3, [r2, #0]
 8002100:	4b66      	ldr	r3, [pc, #408]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a65      	ldr	r2, [pc, #404]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002106:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800210a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d013      	beq.n	800213c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002114:	f7ff f86e 	bl	80011f4 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800211c:	f7ff f86a 	bl	80011f4 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b64      	cmp	r3, #100	; 0x64
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e207      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800212e:	4b5b      	ldr	r3, [pc, #364]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0f0      	beq.n	800211c <HAL_RCC_OscConfig+0xc0>
 800213a:	e014      	b.n	8002166 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7ff f85a 	bl	80011f4 <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002144:	f7ff f856 	bl	80011f4 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b64      	cmp	r3, #100	; 0x64
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e1f3      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002156:	4b51      	ldr	r3, [pc, #324]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0xe8>
 8002162:	e000      	b.n	8002166 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002164:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d063      	beq.n	800223a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002172:	4b4a      	ldr	r3, [pc, #296]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00b      	beq.n	8002196 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800217e:	4b47      	ldr	r3, [pc, #284]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002186:	2b08      	cmp	r3, #8
 8002188:	d11c      	bne.n	80021c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800218a:	4b44      	ldr	r3, [pc, #272]	; (800229c <HAL_RCC_OscConfig+0x240>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d116      	bne.n	80021c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002196:	4b41      	ldr	r3, [pc, #260]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d005      	beq.n	80021ae <HAL_RCC_OscConfig+0x152>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d001      	beq.n	80021ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e1c7      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ae:	4b3b      	ldr	r3, [pc, #236]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	4937      	ldr	r1, [pc, #220]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021c2:	e03a      	b.n	800223a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d020      	beq.n	800220e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021cc:	4b34      	ldr	r3, [pc, #208]	; (80022a0 <HAL_RCC_OscConfig+0x244>)
 80021ce:	2201      	movs	r2, #1
 80021d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d2:	f7ff f80f 	bl	80011f4 <HAL_GetTick>
 80021d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d8:	e008      	b.n	80021ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021da:	f7ff f80b 	bl	80011f4 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e1a8      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ec:	4b2b      	ldr	r3, [pc, #172]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d0f0      	beq.n	80021da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f8:	4b28      	ldr	r3, [pc, #160]	; (800229c <HAL_RCC_OscConfig+0x240>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	4925      	ldr	r1, [pc, #148]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002208:	4313      	orrs	r3, r2
 800220a:	600b      	str	r3, [r1, #0]
 800220c:	e015      	b.n	800223a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800220e:	4b24      	ldr	r3, [pc, #144]	; (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002214:	f7fe ffee 	bl	80011f4 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800221c:	f7fe ffea 	bl	80011f4 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e187      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800222e:	4b1b      	ldr	r3, [pc, #108]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f0      	bne.n	800221c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b00      	cmp	r3, #0
 8002244:	d036      	beq.n	80022b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d016      	beq.n	800227c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <HAL_RCC_OscConfig+0x248>)
 8002250:	2201      	movs	r2, #1
 8002252:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002254:	f7fe ffce 	bl	80011f4 <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800225c:	f7fe ffca 	bl	80011f4 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e167      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800226e:	4b0b      	ldr	r3, [pc, #44]	; (800229c <HAL_RCC_OscConfig+0x240>)
 8002270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0f0      	beq.n	800225c <HAL_RCC_OscConfig+0x200>
 800227a:	e01b      	b.n	80022b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800227c:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <HAL_RCC_OscConfig+0x248>)
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002282:	f7fe ffb7 	bl	80011f4 <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002288:	e00e      	b.n	80022a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800228a:	f7fe ffb3 	bl	80011f4 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d907      	bls.n	80022a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e150      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
 800229c:	40023800 	.word	0x40023800
 80022a0:	42470000 	.word	0x42470000
 80022a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a8:	4b88      	ldr	r3, [pc, #544]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80022aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1ea      	bne.n	800228a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0304 	and.w	r3, r3, #4
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f000 8097 	beq.w	80023f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022c2:	2300      	movs	r3, #0
 80022c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022c6:	4b81      	ldr	r3, [pc, #516]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10f      	bne.n	80022f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	60bb      	str	r3, [r7, #8]
 80022d6:	4b7d      	ldr	r3, [pc, #500]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	4a7c      	ldr	r2, [pc, #496]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80022dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e0:	6413      	str	r3, [r2, #64]	; 0x40
 80022e2:	4b7a      	ldr	r3, [pc, #488]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80022e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ea:	60bb      	str	r3, [r7, #8]
 80022ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ee:	2301      	movs	r3, #1
 80022f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022f2:	4b77      	ldr	r3, [pc, #476]	; (80024d0 <HAL_RCC_OscConfig+0x474>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d118      	bne.n	8002330 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022fe:	4b74      	ldr	r3, [pc, #464]	; (80024d0 <HAL_RCC_OscConfig+0x474>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a73      	ldr	r2, [pc, #460]	; (80024d0 <HAL_RCC_OscConfig+0x474>)
 8002304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002308:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800230a:	f7fe ff73 	bl	80011f4 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002312:	f7fe ff6f 	bl	80011f4 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e10c      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002324:	4b6a      	ldr	r3, [pc, #424]	; (80024d0 <HAL_RCC_OscConfig+0x474>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0f0      	beq.n	8002312 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d106      	bne.n	8002346 <HAL_RCC_OscConfig+0x2ea>
 8002338:	4b64      	ldr	r3, [pc, #400]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 800233a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233c:	4a63      	ldr	r2, [pc, #396]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6713      	str	r3, [r2, #112]	; 0x70
 8002344:	e01c      	b.n	8002380 <HAL_RCC_OscConfig+0x324>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	2b05      	cmp	r3, #5
 800234c:	d10c      	bne.n	8002368 <HAL_RCC_OscConfig+0x30c>
 800234e:	4b5f      	ldr	r3, [pc, #380]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 8002350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002352:	4a5e      	ldr	r2, [pc, #376]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 8002354:	f043 0304 	orr.w	r3, r3, #4
 8002358:	6713      	str	r3, [r2, #112]	; 0x70
 800235a:	4b5c      	ldr	r3, [pc, #368]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 800235c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800235e:	4a5b      	ldr	r2, [pc, #364]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6713      	str	r3, [r2, #112]	; 0x70
 8002366:	e00b      	b.n	8002380 <HAL_RCC_OscConfig+0x324>
 8002368:	4b58      	ldr	r3, [pc, #352]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	4a57      	ldr	r2, [pc, #348]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 800236e:	f023 0301 	bic.w	r3, r3, #1
 8002372:	6713      	str	r3, [r2, #112]	; 0x70
 8002374:	4b55      	ldr	r3, [pc, #340]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 8002376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002378:	4a54      	ldr	r2, [pc, #336]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 800237a:	f023 0304 	bic.w	r3, r3, #4
 800237e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d015      	beq.n	80023b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002388:	f7fe ff34 	bl	80011f4 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800238e:	e00a      	b.n	80023a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002390:	f7fe ff30 	bl	80011f4 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	f241 3288 	movw	r2, #5000	; 0x1388
 800239e:	4293      	cmp	r3, r2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e0cb      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a6:	4b49      	ldr	r3, [pc, #292]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80023a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0ee      	beq.n	8002390 <HAL_RCC_OscConfig+0x334>
 80023b2:	e014      	b.n	80023de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b4:	f7fe ff1e 	bl	80011f4 <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ba:	e00a      	b.n	80023d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023bc:	f7fe ff1a 	bl	80011f4 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e0b5      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023d2:	4b3e      	ldr	r3, [pc, #248]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80023d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1ee      	bne.n	80023bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023de:	7dfb      	ldrb	r3, [r7, #23]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d105      	bne.n	80023f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023e4:	4b39      	ldr	r3, [pc, #228]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80023e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e8:	4a38      	ldr	r2, [pc, #224]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80023ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 80a1 	beq.w	800253c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023fa:	4b34      	ldr	r3, [pc, #208]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 030c 	and.w	r3, r3, #12
 8002402:	2b08      	cmp	r3, #8
 8002404:	d05c      	beq.n	80024c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	2b02      	cmp	r3, #2
 800240c:	d141      	bne.n	8002492 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240e:	4b31      	ldr	r3, [pc, #196]	; (80024d4 <HAL_RCC_OscConfig+0x478>)
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002414:	f7fe feee 	bl	80011f4 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800241c:	f7fe feea 	bl	80011f4 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b02      	cmp	r3, #2
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e087      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242e:	4b27      	ldr	r3, [pc, #156]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1f0      	bne.n	800241c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69da      	ldr	r2, [r3, #28]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002448:	019b      	lsls	r3, r3, #6
 800244a:	431a      	orrs	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002450:	085b      	lsrs	r3, r3, #1
 8002452:	3b01      	subs	r3, #1
 8002454:	041b      	lsls	r3, r3, #16
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245c:	061b      	lsls	r3, r3, #24
 800245e:	491b      	ldr	r1, [pc, #108]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 8002460:	4313      	orrs	r3, r2
 8002462:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002464:	4b1b      	ldr	r3, [pc, #108]	; (80024d4 <HAL_RCC_OscConfig+0x478>)
 8002466:	2201      	movs	r2, #1
 8002468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800246a:	f7fe fec3 	bl	80011f4 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002472:	f7fe febf 	bl	80011f4 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e05c      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002484:	4b11      	ldr	r3, [pc, #68]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0f0      	beq.n	8002472 <HAL_RCC_OscConfig+0x416>
 8002490:	e054      	b.n	800253c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <HAL_RCC_OscConfig+0x478>)
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002498:	f7fe feac 	bl	80011f4 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a0:	f7fe fea8 	bl	80011f4 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e045      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <HAL_RCC_OscConfig+0x470>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x444>
 80024be:	e03d      	b.n	800253c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d107      	bne.n	80024d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e038      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
 80024cc:	40023800 	.word	0x40023800
 80024d0:	40007000 	.word	0x40007000
 80024d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024d8:	4b1b      	ldr	r3, [pc, #108]	; (8002548 <HAL_RCC_OscConfig+0x4ec>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d028      	beq.n	8002538 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d121      	bne.n	8002538 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fe:	429a      	cmp	r2, r3
 8002500:	d11a      	bne.n	8002538 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002508:	4013      	ands	r3, r2
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800250e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002510:	4293      	cmp	r3, r2
 8002512:	d111      	bne.n	8002538 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	3b01      	subs	r3, #1
 8002522:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d107      	bne.n	8002538 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002532:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002534:	429a      	cmp	r2, r3
 8002536:	d001      	beq.n	800253c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e000      	b.n	800253e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40023800 	.word	0x40023800

0800254c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d101      	bne.n	8002560 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e0cc      	b.n	80026fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002560:	4b68      	ldr	r3, [pc, #416]	; (8002704 <HAL_RCC_ClockConfig+0x1b8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 030f 	and.w	r3, r3, #15
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d90c      	bls.n	8002588 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800256e:	4b65      	ldr	r3, [pc, #404]	; (8002704 <HAL_RCC_ClockConfig+0x1b8>)
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002576:	4b63      	ldr	r3, [pc, #396]	; (8002704 <HAL_RCC_ClockConfig+0x1b8>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	429a      	cmp	r2, r3
 8002582:	d001      	beq.n	8002588 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e0b8      	b.n	80026fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d020      	beq.n	80025d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	2b00      	cmp	r3, #0
 800259e:	d005      	beq.n	80025ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025a0:	4b59      	ldr	r3, [pc, #356]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	4a58      	ldr	r2, [pc, #352]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80025a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80025aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0308 	and.w	r3, r3, #8
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025b8:	4b53      	ldr	r3, [pc, #332]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	4a52      	ldr	r2, [pc, #328]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80025be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025c4:	4b50      	ldr	r3, [pc, #320]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	494d      	ldr	r1, [pc, #308]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d044      	beq.n	800266c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d107      	bne.n	80025fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ea:	4b47      	ldr	r3, [pc, #284]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d119      	bne.n	800262a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e07f      	b.n	80026fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d003      	beq.n	800260a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002606:	2b03      	cmp	r3, #3
 8002608:	d107      	bne.n	800261a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800260a:	4b3f      	ldr	r3, [pc, #252]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d109      	bne.n	800262a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e06f      	b.n	80026fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800261a:	4b3b      	ldr	r3, [pc, #236]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e067      	b.n	80026fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800262a:	4b37      	ldr	r3, [pc, #220]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f023 0203 	bic.w	r2, r3, #3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	4934      	ldr	r1, [pc, #208]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800263c:	f7fe fdda 	bl	80011f4 <HAL_GetTick>
 8002640:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002642:	e00a      	b.n	800265a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002644:	f7fe fdd6 	bl	80011f4 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002652:	4293      	cmp	r3, r2
 8002654:	d901      	bls.n	800265a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e04f      	b.n	80026fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800265a:	4b2b      	ldr	r3, [pc, #172]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 020c 	and.w	r2, r3, #12
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	429a      	cmp	r2, r3
 800266a:	d1eb      	bne.n	8002644 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800266c:	4b25      	ldr	r3, [pc, #148]	; (8002704 <HAL_RCC_ClockConfig+0x1b8>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 030f 	and.w	r3, r3, #15
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d20c      	bcs.n	8002694 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267a:	4b22      	ldr	r3, [pc, #136]	; (8002704 <HAL_RCC_ClockConfig+0x1b8>)
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002682:	4b20      	ldr	r3, [pc, #128]	; (8002704 <HAL_RCC_ClockConfig+0x1b8>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	429a      	cmp	r2, r3
 800268e:	d001      	beq.n	8002694 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e032      	b.n	80026fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d008      	beq.n	80026b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026a0:	4b19      	ldr	r3, [pc, #100]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	4916      	ldr	r1, [pc, #88]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0308 	and.w	r3, r3, #8
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d009      	beq.n	80026d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026be:	4b12      	ldr	r3, [pc, #72]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	490e      	ldr	r1, [pc, #56]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026d2:	f000 f821 	bl	8002718 <HAL_RCC_GetSysClockFreq>
 80026d6:	4602      	mov	r2, r0
 80026d8:	4b0b      	ldr	r3, [pc, #44]	; (8002708 <HAL_RCC_ClockConfig+0x1bc>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	091b      	lsrs	r3, r3, #4
 80026de:	f003 030f 	and.w	r3, r3, #15
 80026e2:	490a      	ldr	r1, [pc, #40]	; (800270c <HAL_RCC_ClockConfig+0x1c0>)
 80026e4:	5ccb      	ldrb	r3, [r1, r3]
 80026e6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ea:	4a09      	ldr	r2, [pc, #36]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 80026ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80026ee:	4b09      	ldr	r3, [pc, #36]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe fbcc 	bl	8000e90 <HAL_InitTick>

  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40023c00 	.word	0x40023c00
 8002708:	40023800 	.word	0x40023800
 800270c:	08006eac 	.word	0x08006eac
 8002710:	20000038 	.word	0x20000038
 8002714:	2000003c 	.word	0x2000003c

08002718 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800271c:	b094      	sub	sp, #80	; 0x50
 800271e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	647b      	str	r3, [r7, #68]	; 0x44
 8002724:	2300      	movs	r3, #0
 8002726:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002728:	2300      	movs	r3, #0
 800272a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002730:	4b79      	ldr	r3, [pc, #484]	; (8002918 <HAL_RCC_GetSysClockFreq+0x200>)
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 030c 	and.w	r3, r3, #12
 8002738:	2b08      	cmp	r3, #8
 800273a:	d00d      	beq.n	8002758 <HAL_RCC_GetSysClockFreq+0x40>
 800273c:	2b08      	cmp	r3, #8
 800273e:	f200 80e1 	bhi.w	8002904 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002742:	2b00      	cmp	r3, #0
 8002744:	d002      	beq.n	800274c <HAL_RCC_GetSysClockFreq+0x34>
 8002746:	2b04      	cmp	r3, #4
 8002748:	d003      	beq.n	8002752 <HAL_RCC_GetSysClockFreq+0x3a>
 800274a:	e0db      	b.n	8002904 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800274c:	4b73      	ldr	r3, [pc, #460]	; (800291c <HAL_RCC_GetSysClockFreq+0x204>)
 800274e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002750:	e0db      	b.n	800290a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002752:	4b73      	ldr	r3, [pc, #460]	; (8002920 <HAL_RCC_GetSysClockFreq+0x208>)
 8002754:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002756:	e0d8      	b.n	800290a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002758:	4b6f      	ldr	r3, [pc, #444]	; (8002918 <HAL_RCC_GetSysClockFreq+0x200>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002760:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002762:	4b6d      	ldr	r3, [pc, #436]	; (8002918 <HAL_RCC_GetSysClockFreq+0x200>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d063      	beq.n	8002836 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800276e:	4b6a      	ldr	r3, [pc, #424]	; (8002918 <HAL_RCC_GetSysClockFreq+0x200>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	099b      	lsrs	r3, r3, #6
 8002774:	2200      	movs	r2, #0
 8002776:	63bb      	str	r3, [r7, #56]	; 0x38
 8002778:	63fa      	str	r2, [r7, #60]	; 0x3c
 800277a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800277c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002780:	633b      	str	r3, [r7, #48]	; 0x30
 8002782:	2300      	movs	r3, #0
 8002784:	637b      	str	r3, [r7, #52]	; 0x34
 8002786:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800278a:	4622      	mov	r2, r4
 800278c:	462b      	mov	r3, r5
 800278e:	f04f 0000 	mov.w	r0, #0
 8002792:	f04f 0100 	mov.w	r1, #0
 8002796:	0159      	lsls	r1, r3, #5
 8002798:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800279c:	0150      	lsls	r0, r2, #5
 800279e:	4602      	mov	r2, r0
 80027a0:	460b      	mov	r3, r1
 80027a2:	4621      	mov	r1, r4
 80027a4:	1a51      	subs	r1, r2, r1
 80027a6:	6139      	str	r1, [r7, #16]
 80027a8:	4629      	mov	r1, r5
 80027aa:	eb63 0301 	sbc.w	r3, r3, r1
 80027ae:	617b      	str	r3, [r7, #20]
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	f04f 0300 	mov.w	r3, #0
 80027b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027bc:	4659      	mov	r1, fp
 80027be:	018b      	lsls	r3, r1, #6
 80027c0:	4651      	mov	r1, sl
 80027c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027c6:	4651      	mov	r1, sl
 80027c8:	018a      	lsls	r2, r1, #6
 80027ca:	4651      	mov	r1, sl
 80027cc:	ebb2 0801 	subs.w	r8, r2, r1
 80027d0:	4659      	mov	r1, fp
 80027d2:	eb63 0901 	sbc.w	r9, r3, r1
 80027d6:	f04f 0200 	mov.w	r2, #0
 80027da:	f04f 0300 	mov.w	r3, #0
 80027de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027ea:	4690      	mov	r8, r2
 80027ec:	4699      	mov	r9, r3
 80027ee:	4623      	mov	r3, r4
 80027f0:	eb18 0303 	adds.w	r3, r8, r3
 80027f4:	60bb      	str	r3, [r7, #8]
 80027f6:	462b      	mov	r3, r5
 80027f8:	eb49 0303 	adc.w	r3, r9, r3
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	f04f 0200 	mov.w	r2, #0
 8002802:	f04f 0300 	mov.w	r3, #0
 8002806:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800280a:	4629      	mov	r1, r5
 800280c:	024b      	lsls	r3, r1, #9
 800280e:	4621      	mov	r1, r4
 8002810:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002814:	4621      	mov	r1, r4
 8002816:	024a      	lsls	r2, r1, #9
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800281e:	2200      	movs	r2, #0
 8002820:	62bb      	str	r3, [r7, #40]	; 0x28
 8002822:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002824:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002828:	f7fd fd32 	bl	8000290 <__aeabi_uldivmod>
 800282c:	4602      	mov	r2, r0
 800282e:	460b      	mov	r3, r1
 8002830:	4613      	mov	r3, r2
 8002832:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002834:	e058      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002836:	4b38      	ldr	r3, [pc, #224]	; (8002918 <HAL_RCC_GetSysClockFreq+0x200>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	099b      	lsrs	r3, r3, #6
 800283c:	2200      	movs	r2, #0
 800283e:	4618      	mov	r0, r3
 8002840:	4611      	mov	r1, r2
 8002842:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002846:	623b      	str	r3, [r7, #32]
 8002848:	2300      	movs	r3, #0
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
 800284c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002850:	4642      	mov	r2, r8
 8002852:	464b      	mov	r3, r9
 8002854:	f04f 0000 	mov.w	r0, #0
 8002858:	f04f 0100 	mov.w	r1, #0
 800285c:	0159      	lsls	r1, r3, #5
 800285e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002862:	0150      	lsls	r0, r2, #5
 8002864:	4602      	mov	r2, r0
 8002866:	460b      	mov	r3, r1
 8002868:	4641      	mov	r1, r8
 800286a:	ebb2 0a01 	subs.w	sl, r2, r1
 800286e:	4649      	mov	r1, r9
 8002870:	eb63 0b01 	sbc.w	fp, r3, r1
 8002874:	f04f 0200 	mov.w	r2, #0
 8002878:	f04f 0300 	mov.w	r3, #0
 800287c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002880:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002884:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002888:	ebb2 040a 	subs.w	r4, r2, sl
 800288c:	eb63 050b 	sbc.w	r5, r3, fp
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	00eb      	lsls	r3, r5, #3
 800289a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800289e:	00e2      	lsls	r2, r4, #3
 80028a0:	4614      	mov	r4, r2
 80028a2:	461d      	mov	r5, r3
 80028a4:	4643      	mov	r3, r8
 80028a6:	18e3      	adds	r3, r4, r3
 80028a8:	603b      	str	r3, [r7, #0]
 80028aa:	464b      	mov	r3, r9
 80028ac:	eb45 0303 	adc.w	r3, r5, r3
 80028b0:	607b      	str	r3, [r7, #4]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	f04f 0300 	mov.w	r3, #0
 80028ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028be:	4629      	mov	r1, r5
 80028c0:	028b      	lsls	r3, r1, #10
 80028c2:	4621      	mov	r1, r4
 80028c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028c8:	4621      	mov	r1, r4
 80028ca:	028a      	lsls	r2, r1, #10
 80028cc:	4610      	mov	r0, r2
 80028ce:	4619      	mov	r1, r3
 80028d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028d2:	2200      	movs	r2, #0
 80028d4:	61bb      	str	r3, [r7, #24]
 80028d6:	61fa      	str	r2, [r7, #28]
 80028d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028dc:	f7fd fcd8 	bl	8000290 <__aeabi_uldivmod>
 80028e0:	4602      	mov	r2, r0
 80028e2:	460b      	mov	r3, r1
 80028e4:	4613      	mov	r3, r2
 80028e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <HAL_RCC_GetSysClockFreq+0x200>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	0c1b      	lsrs	r3, r3, #16
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	3301      	adds	r3, #1
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80028f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002900:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002902:	e002      	b.n	800290a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <HAL_RCC_GetSysClockFreq+0x204>)
 8002906:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002908:	bf00      	nop
    }
  }
  return sysclockfreq;
 800290a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800290c:	4618      	mov	r0, r3
 800290e:	3750      	adds	r7, #80	; 0x50
 8002910:	46bd      	mov	sp, r7
 8002912:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002916:	bf00      	nop
 8002918:	40023800 	.word	0x40023800
 800291c:	00f42400 	.word	0x00f42400
 8002920:	007a1200 	.word	0x007a1200

08002924 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002928:	4b03      	ldr	r3, [pc, #12]	; (8002938 <HAL_RCC_GetHCLKFreq+0x14>)
 800292a:	681b      	ldr	r3, [r3, #0]
}
 800292c:	4618      	mov	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	20000038 	.word	0x20000038

0800293c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002940:	f7ff fff0 	bl	8002924 <HAL_RCC_GetHCLKFreq>
 8002944:	4602      	mov	r2, r0
 8002946:	4b05      	ldr	r3, [pc, #20]	; (800295c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	0a9b      	lsrs	r3, r3, #10
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	4903      	ldr	r1, [pc, #12]	; (8002960 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002952:	5ccb      	ldrb	r3, [r1, r3]
 8002954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002958:	4618      	mov	r0, r3
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40023800 	.word	0x40023800
 8002960:	08006ebc 	.word	0x08006ebc

08002964 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002968:	f7ff ffdc 	bl	8002924 <HAL_RCC_GetHCLKFreq>
 800296c:	4602      	mov	r2, r0
 800296e:	4b05      	ldr	r3, [pc, #20]	; (8002984 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	0b5b      	lsrs	r3, r3, #13
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	4903      	ldr	r1, [pc, #12]	; (8002988 <HAL_RCC_GetPCLK2Freq+0x24>)
 800297a:	5ccb      	ldrb	r3, [r1, r3]
 800297c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002980:	4618      	mov	r0, r3
 8002982:	bd80      	pop	{r7, pc}
 8002984:	40023800 	.word	0x40023800
 8002988:	08006ebc 	.word	0x08006ebc

0800298c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	220f      	movs	r2, #15
 800299a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800299c:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 0203 	and.w	r2, r3, #3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80029a8:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80029b4:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80029c0:	4b09      	ldr	r3, [pc, #36]	; (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	08db      	lsrs	r3, r3, #3
 80029c6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80029ce:	4b07      	ldr	r3, [pc, #28]	; (80029ec <HAL_RCC_GetClockConfig+0x60>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 020f 	and.w	r2, r3, #15
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	601a      	str	r2, [r3, #0]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40023c00 	.word	0x40023c00

080029f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e041      	b.n	8002a86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d106      	bne.n	8002a1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f839 	bl	8002a8e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3304      	adds	r3, #4
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4610      	mov	r0, r2
 8002a30:	f000 f9d8 	bl	8002de4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
	...

08002aa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d001      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e04e      	b.n	8002b5a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68da      	ldr	r2, [r3, #12]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0201 	orr.w	r2, r2, #1
 8002ad2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a23      	ldr	r2, [pc, #140]	; (8002b68 <HAL_TIM_Base_Start_IT+0xc4>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d022      	beq.n	8002b24 <HAL_TIM_Base_Start_IT+0x80>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae6:	d01d      	beq.n	8002b24 <HAL_TIM_Base_Start_IT+0x80>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a1f      	ldr	r2, [pc, #124]	; (8002b6c <HAL_TIM_Base_Start_IT+0xc8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d018      	beq.n	8002b24 <HAL_TIM_Base_Start_IT+0x80>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a1e      	ldr	r2, [pc, #120]	; (8002b70 <HAL_TIM_Base_Start_IT+0xcc>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d013      	beq.n	8002b24 <HAL_TIM_Base_Start_IT+0x80>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a1c      	ldr	r2, [pc, #112]	; (8002b74 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d00e      	beq.n	8002b24 <HAL_TIM_Base_Start_IT+0x80>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a1b      	ldr	r2, [pc, #108]	; (8002b78 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d009      	beq.n	8002b24 <HAL_TIM_Base_Start_IT+0x80>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a19      	ldr	r2, [pc, #100]	; (8002b7c <HAL_TIM_Base_Start_IT+0xd8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d004      	beq.n	8002b24 <HAL_TIM_Base_Start_IT+0x80>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a18      	ldr	r2, [pc, #96]	; (8002b80 <HAL_TIM_Base_Start_IT+0xdc>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d111      	bne.n	8002b48 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2b06      	cmp	r3, #6
 8002b34:	d010      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 0201 	orr.w	r2, r2, #1
 8002b44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b46:	e007      	b.n	8002b58 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f042 0201 	orr.w	r2, r2, #1
 8002b56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40010000 	.word	0x40010000
 8002b6c:	40000400 	.word	0x40000400
 8002b70:	40000800 	.word	0x40000800
 8002b74:	40000c00 	.word	0x40000c00
 8002b78:	40010400 	.word	0x40010400
 8002b7c:	40014000 	.word	0x40014000
 8002b80:	40001800 	.word	0x40001800

08002b84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d122      	bne.n	8002be0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d11b      	bne.n	8002be0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f06f 0202 	mvn.w	r2, #2
 8002bb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f8ee 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002bcc:	e005      	b.n	8002bda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f8e0 	bl	8002d94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f8f1 	bl	8002dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	f003 0304 	and.w	r3, r3, #4
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d122      	bne.n	8002c34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d11b      	bne.n	8002c34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f06f 0204 	mvn.w	r2, #4
 8002c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2202      	movs	r2, #2
 8002c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 f8c4 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002c20:	e005      	b.n	8002c2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 f8b6 	bl	8002d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f8c7 	bl	8002dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d122      	bne.n	8002c88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f003 0308 	and.w	r3, r3, #8
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d11b      	bne.n	8002c88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f06f 0208 	mvn.w	r2, #8
 8002c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f89a 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002c74:	e005      	b.n	8002c82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f88c 	bl	8002d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f89d 	bl	8002dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	f003 0310 	and.w	r3, r3, #16
 8002c92:	2b10      	cmp	r3, #16
 8002c94:	d122      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f003 0310 	and.w	r3, r3, #16
 8002ca0:	2b10      	cmp	r3, #16
 8002ca2:	d11b      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f06f 0210 	mvn.w	r2, #16
 8002cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2208      	movs	r2, #8
 8002cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f870 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002cc8:	e005      	b.n	8002cd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f862 	bl	8002d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f000 f873 	bl	8002dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d10e      	bne.n	8002d08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d107      	bne.n	8002d08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f06f 0201 	mvn.w	r2, #1
 8002d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7fd ff18 	bl	8000b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d12:	2b80      	cmp	r3, #128	; 0x80
 8002d14:	d10e      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d20:	2b80      	cmp	r3, #128	; 0x80
 8002d22:	d107      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f902 	bl	8002f38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3e:	2b40      	cmp	r3, #64	; 0x40
 8002d40:	d10e      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d4c:	2b40      	cmp	r3, #64	; 0x40
 8002d4e:	d107      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f838 	bl	8002dd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f003 0320 	and.w	r3, r3, #32
 8002d6a:	2b20      	cmp	r3, #32
 8002d6c:	d10e      	bne.n	8002d8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b20      	cmp	r3, #32
 8002d7a:	d107      	bne.n	8002d8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0220 	mvn.w	r2, #32
 8002d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f8cc 	bl	8002f24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a40      	ldr	r2, [pc, #256]	; (8002ef8 <TIM_Base_SetConfig+0x114>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d013      	beq.n	8002e24 <TIM_Base_SetConfig+0x40>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e02:	d00f      	beq.n	8002e24 <TIM_Base_SetConfig+0x40>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a3d      	ldr	r2, [pc, #244]	; (8002efc <TIM_Base_SetConfig+0x118>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00b      	beq.n	8002e24 <TIM_Base_SetConfig+0x40>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a3c      	ldr	r2, [pc, #240]	; (8002f00 <TIM_Base_SetConfig+0x11c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d007      	beq.n	8002e24 <TIM_Base_SetConfig+0x40>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a3b      	ldr	r2, [pc, #236]	; (8002f04 <TIM_Base_SetConfig+0x120>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d003      	beq.n	8002e24 <TIM_Base_SetConfig+0x40>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a3a      	ldr	r2, [pc, #232]	; (8002f08 <TIM_Base_SetConfig+0x124>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d108      	bne.n	8002e36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a2f      	ldr	r2, [pc, #188]	; (8002ef8 <TIM_Base_SetConfig+0x114>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d02b      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e44:	d027      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a2c      	ldr	r2, [pc, #176]	; (8002efc <TIM_Base_SetConfig+0x118>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d023      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a2b      	ldr	r2, [pc, #172]	; (8002f00 <TIM_Base_SetConfig+0x11c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d01f      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a2a      	ldr	r2, [pc, #168]	; (8002f04 <TIM_Base_SetConfig+0x120>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d01b      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a29      	ldr	r2, [pc, #164]	; (8002f08 <TIM_Base_SetConfig+0x124>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d017      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a28      	ldr	r2, [pc, #160]	; (8002f0c <TIM_Base_SetConfig+0x128>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d013      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a27      	ldr	r2, [pc, #156]	; (8002f10 <TIM_Base_SetConfig+0x12c>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d00f      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a26      	ldr	r2, [pc, #152]	; (8002f14 <TIM_Base_SetConfig+0x130>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00b      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a25      	ldr	r2, [pc, #148]	; (8002f18 <TIM_Base_SetConfig+0x134>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d007      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a24      	ldr	r2, [pc, #144]	; (8002f1c <TIM_Base_SetConfig+0x138>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d003      	beq.n	8002e96 <TIM_Base_SetConfig+0xb2>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a23      	ldr	r2, [pc, #140]	; (8002f20 <TIM_Base_SetConfig+0x13c>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d108      	bne.n	8002ea8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a0a      	ldr	r2, [pc, #40]	; (8002ef8 <TIM_Base_SetConfig+0x114>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d003      	beq.n	8002edc <TIM_Base_SetConfig+0xf8>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a0c      	ldr	r2, [pc, #48]	; (8002f08 <TIM_Base_SetConfig+0x124>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d103      	bne.n	8002ee4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	691a      	ldr	r2, [r3, #16]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	615a      	str	r2, [r3, #20]
}
 8002eea:	bf00      	nop
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	40010000 	.word	0x40010000
 8002efc:	40000400 	.word	0x40000400
 8002f00:	40000800 	.word	0x40000800
 8002f04:	40000c00 	.word	0x40000c00
 8002f08:	40010400 	.word	0x40010400
 8002f0c:	40014000 	.word	0x40014000
 8002f10:	40014400 	.word	0x40014400
 8002f14:	40014800 	.word	0x40014800
 8002f18:	40001800 	.word	0x40001800
 8002f1c:	40001c00 	.word	0x40001c00
 8002f20:	40002000 	.word	0x40002000

08002f24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e03f      	b.n	8002fde <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d106      	bne.n	8002f78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7fd feea 	bl	8000d4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2224      	movs	r2, #36	; 0x24
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f929 	bl	80031e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	691a      	ldr	r2, [r3, #16]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fa4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	695a      	ldr	r2, [r3, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68da      	ldr	r2, [r3, #12]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b08a      	sub	sp, #40	; 0x28
 8002fea:	af02      	add	r7, sp, #8
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	603b      	str	r3, [r7, #0]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b20      	cmp	r3, #32
 8003004:	d17c      	bne.n	8003100 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <HAL_UART_Transmit+0x2c>
 800300c:	88fb      	ldrh	r3, [r7, #6]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e075      	b.n	8003102 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_UART_Transmit+0x3e>
 8003020:	2302      	movs	r3, #2
 8003022:	e06e      	b.n	8003102 <HAL_UART_Transmit+0x11c>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2221      	movs	r2, #33	; 0x21
 8003036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800303a:	f7fe f8db 	bl	80011f4 <HAL_GetTick>
 800303e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	88fa      	ldrh	r2, [r7, #6]
 8003044:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	88fa      	ldrh	r2, [r7, #6]
 800304a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003054:	d108      	bne.n	8003068 <HAL_UART_Transmit+0x82>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d104      	bne.n	8003068 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800305e:	2300      	movs	r3, #0
 8003060:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	61bb      	str	r3, [r7, #24]
 8003066:	e003      	b.n	8003070 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800306c:	2300      	movs	r3, #0
 800306e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003078:	e02a      	b.n	80030d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	2200      	movs	r2, #0
 8003082:	2180      	movs	r1, #128	; 0x80
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f840 	bl	800310a <UART_WaitOnFlagUntilTimeout>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e036      	b.n	8003102 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10b      	bne.n	80030b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	881b      	ldrh	r3, [r3, #0]
 800309e:	461a      	mov	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	3302      	adds	r3, #2
 80030ae:	61bb      	str	r3, [r7, #24]
 80030b0:	e007      	b.n	80030c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	781a      	ldrb	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	3301      	adds	r3, #1
 80030c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1cf      	bne.n	800307a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	2200      	movs	r2, #0
 80030e2:	2140      	movs	r1, #64	; 0x40
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 f810 	bl	800310a <UART_WaitOnFlagUntilTimeout>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e006      	b.n	8003102 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2220      	movs	r2, #32
 80030f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80030fc:	2300      	movs	r3, #0
 80030fe:	e000      	b.n	8003102 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003100:	2302      	movs	r3, #2
  }
}
 8003102:	4618      	mov	r0, r3
 8003104:	3720      	adds	r7, #32
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b090      	sub	sp, #64	; 0x40
 800310e:	af00      	add	r7, sp, #0
 8003110:	60f8      	str	r0, [r7, #12]
 8003112:	60b9      	str	r1, [r7, #8]
 8003114:	603b      	str	r3, [r7, #0]
 8003116:	4613      	mov	r3, r2
 8003118:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800311a:	e050      	b.n	80031be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800311c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800311e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003122:	d04c      	beq.n	80031be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003126:	2b00      	cmp	r3, #0
 8003128:	d007      	beq.n	800313a <UART_WaitOnFlagUntilTimeout+0x30>
 800312a:	f7fe f863 	bl	80011f4 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003136:	429a      	cmp	r2, r3
 8003138:	d241      	bcs.n	80031be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	330c      	adds	r3, #12
 8003140:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003144:	e853 3f00 	ldrex	r3, [r3]
 8003148:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003150:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	330c      	adds	r3, #12
 8003158:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800315a:	637a      	str	r2, [r7, #52]	; 0x34
 800315c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800315e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003160:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003162:	e841 2300 	strex	r3, r2, [r1]
 8003166:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1e5      	bne.n	800313a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	3314      	adds	r3, #20
 8003174:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	e853 3f00 	ldrex	r3, [r3]
 800317c:	613b      	str	r3, [r7, #16]
   return(result);
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	f023 0301 	bic.w	r3, r3, #1
 8003184:	63bb      	str	r3, [r7, #56]	; 0x38
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	3314      	adds	r3, #20
 800318c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800318e:	623a      	str	r2, [r7, #32]
 8003190:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003192:	69f9      	ldr	r1, [r7, #28]
 8003194:	6a3a      	ldr	r2, [r7, #32]
 8003196:	e841 2300 	strex	r3, r2, [r1]
 800319a:	61bb      	str	r3, [r7, #24]
   return(result);
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1e5      	bne.n	800316e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2220      	movs	r2, #32
 80031a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2220      	movs	r2, #32
 80031ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e00f      	b.n	80031de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	4013      	ands	r3, r2
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	bf0c      	ite	eq
 80031ce:	2301      	moveq	r3, #1
 80031d0:	2300      	movne	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	461a      	mov	r2, r3
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d09f      	beq.n	800311c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3740      	adds	r7, #64	; 0x40
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
	...

080031e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031ec:	b0c0      	sub	sp, #256	; 0x100
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003204:	68d9      	ldr	r1, [r3, #12]
 8003206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	ea40 0301 	orr.w	r3, r0, r1
 8003210:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	431a      	orrs	r2, r3
 8003220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	431a      	orrs	r2, r3
 8003228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	4313      	orrs	r3, r2
 8003230:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003240:	f021 010c 	bic.w	r1, r1, #12
 8003244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800324e:	430b      	orrs	r3, r1
 8003250:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800325e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003262:	6999      	ldr	r1, [r3, #24]
 8003264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	ea40 0301 	orr.w	r3, r0, r1
 800326e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	4b8f      	ldr	r3, [pc, #572]	; (80034b4 <UART_SetConfig+0x2cc>)
 8003278:	429a      	cmp	r2, r3
 800327a:	d005      	beq.n	8003288 <UART_SetConfig+0xa0>
 800327c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	4b8d      	ldr	r3, [pc, #564]	; (80034b8 <UART_SetConfig+0x2d0>)
 8003284:	429a      	cmp	r2, r3
 8003286:	d104      	bne.n	8003292 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003288:	f7ff fb6c 	bl	8002964 <HAL_RCC_GetPCLK2Freq>
 800328c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003290:	e003      	b.n	800329a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003292:	f7ff fb53 	bl	800293c <HAL_RCC_GetPCLK1Freq>
 8003296:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800329a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032a4:	f040 810c 	bne.w	80034c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032ac:	2200      	movs	r2, #0
 80032ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80032b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80032b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80032ba:	4622      	mov	r2, r4
 80032bc:	462b      	mov	r3, r5
 80032be:	1891      	adds	r1, r2, r2
 80032c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80032c2:	415b      	adcs	r3, r3
 80032c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80032ca:	4621      	mov	r1, r4
 80032cc:	eb12 0801 	adds.w	r8, r2, r1
 80032d0:	4629      	mov	r1, r5
 80032d2:	eb43 0901 	adc.w	r9, r3, r1
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032ea:	4690      	mov	r8, r2
 80032ec:	4699      	mov	r9, r3
 80032ee:	4623      	mov	r3, r4
 80032f0:	eb18 0303 	adds.w	r3, r8, r3
 80032f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80032f8:	462b      	mov	r3, r5
 80032fa:	eb49 0303 	adc.w	r3, r9, r3
 80032fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800330e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003312:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003316:	460b      	mov	r3, r1
 8003318:	18db      	adds	r3, r3, r3
 800331a:	653b      	str	r3, [r7, #80]	; 0x50
 800331c:	4613      	mov	r3, r2
 800331e:	eb42 0303 	adc.w	r3, r2, r3
 8003322:	657b      	str	r3, [r7, #84]	; 0x54
 8003324:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003328:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800332c:	f7fc ffb0 	bl	8000290 <__aeabi_uldivmod>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	4b61      	ldr	r3, [pc, #388]	; (80034bc <UART_SetConfig+0x2d4>)
 8003336:	fba3 2302 	umull	r2, r3, r3, r2
 800333a:	095b      	lsrs	r3, r3, #5
 800333c:	011c      	lsls	r4, r3, #4
 800333e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003342:	2200      	movs	r2, #0
 8003344:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003348:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800334c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003350:	4642      	mov	r2, r8
 8003352:	464b      	mov	r3, r9
 8003354:	1891      	adds	r1, r2, r2
 8003356:	64b9      	str	r1, [r7, #72]	; 0x48
 8003358:	415b      	adcs	r3, r3
 800335a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800335c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003360:	4641      	mov	r1, r8
 8003362:	eb12 0a01 	adds.w	sl, r2, r1
 8003366:	4649      	mov	r1, r9
 8003368:	eb43 0b01 	adc.w	fp, r3, r1
 800336c:	f04f 0200 	mov.w	r2, #0
 8003370:	f04f 0300 	mov.w	r3, #0
 8003374:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003378:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800337c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003380:	4692      	mov	sl, r2
 8003382:	469b      	mov	fp, r3
 8003384:	4643      	mov	r3, r8
 8003386:	eb1a 0303 	adds.w	r3, sl, r3
 800338a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800338e:	464b      	mov	r3, r9
 8003390:	eb4b 0303 	adc.w	r3, fp, r3
 8003394:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80033a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80033a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80033ac:	460b      	mov	r3, r1
 80033ae:	18db      	adds	r3, r3, r3
 80033b0:	643b      	str	r3, [r7, #64]	; 0x40
 80033b2:	4613      	mov	r3, r2
 80033b4:	eb42 0303 	adc.w	r3, r2, r3
 80033b8:	647b      	str	r3, [r7, #68]	; 0x44
 80033ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80033be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80033c2:	f7fc ff65 	bl	8000290 <__aeabi_uldivmod>
 80033c6:	4602      	mov	r2, r0
 80033c8:	460b      	mov	r3, r1
 80033ca:	4611      	mov	r1, r2
 80033cc:	4b3b      	ldr	r3, [pc, #236]	; (80034bc <UART_SetConfig+0x2d4>)
 80033ce:	fba3 2301 	umull	r2, r3, r3, r1
 80033d2:	095b      	lsrs	r3, r3, #5
 80033d4:	2264      	movs	r2, #100	; 0x64
 80033d6:	fb02 f303 	mul.w	r3, r2, r3
 80033da:	1acb      	subs	r3, r1, r3
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80033e2:	4b36      	ldr	r3, [pc, #216]	; (80034bc <UART_SetConfig+0x2d4>)
 80033e4:	fba3 2302 	umull	r2, r3, r3, r2
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033f0:	441c      	add	r4, r3
 80033f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033f6:	2200      	movs	r2, #0
 80033f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80033fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003400:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003404:	4642      	mov	r2, r8
 8003406:	464b      	mov	r3, r9
 8003408:	1891      	adds	r1, r2, r2
 800340a:	63b9      	str	r1, [r7, #56]	; 0x38
 800340c:	415b      	adcs	r3, r3
 800340e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003410:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003414:	4641      	mov	r1, r8
 8003416:	1851      	adds	r1, r2, r1
 8003418:	6339      	str	r1, [r7, #48]	; 0x30
 800341a:	4649      	mov	r1, r9
 800341c:	414b      	adcs	r3, r1
 800341e:	637b      	str	r3, [r7, #52]	; 0x34
 8003420:	f04f 0200 	mov.w	r2, #0
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800342c:	4659      	mov	r1, fp
 800342e:	00cb      	lsls	r3, r1, #3
 8003430:	4651      	mov	r1, sl
 8003432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003436:	4651      	mov	r1, sl
 8003438:	00ca      	lsls	r2, r1, #3
 800343a:	4610      	mov	r0, r2
 800343c:	4619      	mov	r1, r3
 800343e:	4603      	mov	r3, r0
 8003440:	4642      	mov	r2, r8
 8003442:	189b      	adds	r3, r3, r2
 8003444:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003448:	464b      	mov	r3, r9
 800344a:	460a      	mov	r2, r1
 800344c:	eb42 0303 	adc.w	r3, r2, r3
 8003450:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003460:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003464:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003468:	460b      	mov	r3, r1
 800346a:	18db      	adds	r3, r3, r3
 800346c:	62bb      	str	r3, [r7, #40]	; 0x28
 800346e:	4613      	mov	r3, r2
 8003470:	eb42 0303 	adc.w	r3, r2, r3
 8003474:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003476:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800347a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800347e:	f7fc ff07 	bl	8000290 <__aeabi_uldivmod>
 8003482:	4602      	mov	r2, r0
 8003484:	460b      	mov	r3, r1
 8003486:	4b0d      	ldr	r3, [pc, #52]	; (80034bc <UART_SetConfig+0x2d4>)
 8003488:	fba3 1302 	umull	r1, r3, r3, r2
 800348c:	095b      	lsrs	r3, r3, #5
 800348e:	2164      	movs	r1, #100	; 0x64
 8003490:	fb01 f303 	mul.w	r3, r1, r3
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	3332      	adds	r3, #50	; 0x32
 800349a:	4a08      	ldr	r2, [pc, #32]	; (80034bc <UART_SetConfig+0x2d4>)
 800349c:	fba2 2303 	umull	r2, r3, r2, r3
 80034a0:	095b      	lsrs	r3, r3, #5
 80034a2:	f003 0207 	and.w	r2, r3, #7
 80034a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4422      	add	r2, r4
 80034ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80034b0:	e105      	b.n	80036be <UART_SetConfig+0x4d6>
 80034b2:	bf00      	nop
 80034b4:	40011000 	.word	0x40011000
 80034b8:	40011400 	.word	0x40011400
 80034bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034c4:	2200      	movs	r2, #0
 80034c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80034ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80034ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80034d2:	4642      	mov	r2, r8
 80034d4:	464b      	mov	r3, r9
 80034d6:	1891      	adds	r1, r2, r2
 80034d8:	6239      	str	r1, [r7, #32]
 80034da:	415b      	adcs	r3, r3
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
 80034de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034e2:	4641      	mov	r1, r8
 80034e4:	1854      	adds	r4, r2, r1
 80034e6:	4649      	mov	r1, r9
 80034e8:	eb43 0501 	adc.w	r5, r3, r1
 80034ec:	f04f 0200 	mov.w	r2, #0
 80034f0:	f04f 0300 	mov.w	r3, #0
 80034f4:	00eb      	lsls	r3, r5, #3
 80034f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034fa:	00e2      	lsls	r2, r4, #3
 80034fc:	4614      	mov	r4, r2
 80034fe:	461d      	mov	r5, r3
 8003500:	4643      	mov	r3, r8
 8003502:	18e3      	adds	r3, r4, r3
 8003504:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003508:	464b      	mov	r3, r9
 800350a:	eb45 0303 	adc.w	r3, r5, r3
 800350e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800351e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	f04f 0300 	mov.w	r3, #0
 800352a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800352e:	4629      	mov	r1, r5
 8003530:	008b      	lsls	r3, r1, #2
 8003532:	4621      	mov	r1, r4
 8003534:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003538:	4621      	mov	r1, r4
 800353a:	008a      	lsls	r2, r1, #2
 800353c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003540:	f7fc fea6 	bl	8000290 <__aeabi_uldivmod>
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4b60      	ldr	r3, [pc, #384]	; (80036cc <UART_SetConfig+0x4e4>)
 800354a:	fba3 2302 	umull	r2, r3, r3, r2
 800354e:	095b      	lsrs	r3, r3, #5
 8003550:	011c      	lsls	r4, r3, #4
 8003552:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003556:	2200      	movs	r2, #0
 8003558:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800355c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003560:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003564:	4642      	mov	r2, r8
 8003566:	464b      	mov	r3, r9
 8003568:	1891      	adds	r1, r2, r2
 800356a:	61b9      	str	r1, [r7, #24]
 800356c:	415b      	adcs	r3, r3
 800356e:	61fb      	str	r3, [r7, #28]
 8003570:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003574:	4641      	mov	r1, r8
 8003576:	1851      	adds	r1, r2, r1
 8003578:	6139      	str	r1, [r7, #16]
 800357a:	4649      	mov	r1, r9
 800357c:	414b      	adcs	r3, r1
 800357e:	617b      	str	r3, [r7, #20]
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800358c:	4659      	mov	r1, fp
 800358e:	00cb      	lsls	r3, r1, #3
 8003590:	4651      	mov	r1, sl
 8003592:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003596:	4651      	mov	r1, sl
 8003598:	00ca      	lsls	r2, r1, #3
 800359a:	4610      	mov	r0, r2
 800359c:	4619      	mov	r1, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	4642      	mov	r2, r8
 80035a2:	189b      	adds	r3, r3, r2
 80035a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80035a8:	464b      	mov	r3, r9
 80035aa:	460a      	mov	r2, r1
 80035ac:	eb42 0303 	adc.w	r3, r2, r3
 80035b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80035b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80035be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80035c0:	f04f 0200 	mov.w	r2, #0
 80035c4:	f04f 0300 	mov.w	r3, #0
 80035c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80035cc:	4649      	mov	r1, r9
 80035ce:	008b      	lsls	r3, r1, #2
 80035d0:	4641      	mov	r1, r8
 80035d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035d6:	4641      	mov	r1, r8
 80035d8:	008a      	lsls	r2, r1, #2
 80035da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80035de:	f7fc fe57 	bl	8000290 <__aeabi_uldivmod>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4b39      	ldr	r3, [pc, #228]	; (80036cc <UART_SetConfig+0x4e4>)
 80035e8:	fba3 1302 	umull	r1, r3, r3, r2
 80035ec:	095b      	lsrs	r3, r3, #5
 80035ee:	2164      	movs	r1, #100	; 0x64
 80035f0:	fb01 f303 	mul.w	r3, r1, r3
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	3332      	adds	r3, #50	; 0x32
 80035fa:	4a34      	ldr	r2, [pc, #208]	; (80036cc <UART_SetConfig+0x4e4>)
 80035fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003600:	095b      	lsrs	r3, r3, #5
 8003602:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003606:	441c      	add	r4, r3
 8003608:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800360c:	2200      	movs	r2, #0
 800360e:	673b      	str	r3, [r7, #112]	; 0x70
 8003610:	677a      	str	r2, [r7, #116]	; 0x74
 8003612:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003616:	4642      	mov	r2, r8
 8003618:	464b      	mov	r3, r9
 800361a:	1891      	adds	r1, r2, r2
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	415b      	adcs	r3, r3
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003626:	4641      	mov	r1, r8
 8003628:	1851      	adds	r1, r2, r1
 800362a:	6039      	str	r1, [r7, #0]
 800362c:	4649      	mov	r1, r9
 800362e:	414b      	adcs	r3, r1
 8003630:	607b      	str	r3, [r7, #4]
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800363e:	4659      	mov	r1, fp
 8003640:	00cb      	lsls	r3, r1, #3
 8003642:	4651      	mov	r1, sl
 8003644:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003648:	4651      	mov	r1, sl
 800364a:	00ca      	lsls	r2, r1, #3
 800364c:	4610      	mov	r0, r2
 800364e:	4619      	mov	r1, r3
 8003650:	4603      	mov	r3, r0
 8003652:	4642      	mov	r2, r8
 8003654:	189b      	adds	r3, r3, r2
 8003656:	66bb      	str	r3, [r7, #104]	; 0x68
 8003658:	464b      	mov	r3, r9
 800365a:	460a      	mov	r2, r1
 800365c:	eb42 0303 	adc.w	r3, r2, r3
 8003660:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	663b      	str	r3, [r7, #96]	; 0x60
 800366c:	667a      	str	r2, [r7, #100]	; 0x64
 800366e:	f04f 0200 	mov.w	r2, #0
 8003672:	f04f 0300 	mov.w	r3, #0
 8003676:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800367a:	4649      	mov	r1, r9
 800367c:	008b      	lsls	r3, r1, #2
 800367e:	4641      	mov	r1, r8
 8003680:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003684:	4641      	mov	r1, r8
 8003686:	008a      	lsls	r2, r1, #2
 8003688:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800368c:	f7fc fe00 	bl	8000290 <__aeabi_uldivmod>
 8003690:	4602      	mov	r2, r0
 8003692:	460b      	mov	r3, r1
 8003694:	4b0d      	ldr	r3, [pc, #52]	; (80036cc <UART_SetConfig+0x4e4>)
 8003696:	fba3 1302 	umull	r1, r3, r3, r2
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2164      	movs	r1, #100	; 0x64
 800369e:	fb01 f303 	mul.w	r3, r1, r3
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	011b      	lsls	r3, r3, #4
 80036a6:	3332      	adds	r3, #50	; 0x32
 80036a8:	4a08      	ldr	r2, [pc, #32]	; (80036cc <UART_SetConfig+0x4e4>)
 80036aa:	fba2 2303 	umull	r2, r3, r2, r3
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	f003 020f 	and.w	r2, r3, #15
 80036b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4422      	add	r2, r4
 80036bc:	609a      	str	r2, [r3, #8]
}
 80036be:	bf00      	nop
 80036c0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80036c4:	46bd      	mov	sp, r7
 80036c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036ca:	bf00      	nop
 80036cc:	51eb851f 	.word	0x51eb851f

080036d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80036d0:	b084      	sub	sp, #16
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b084      	sub	sp, #16
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	f107 001c 	add.w	r0, r7, #28
 80036de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80036e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d122      	bne.n	800372e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80036fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003712:	2b01      	cmp	r3, #1
 8003714:	d105      	bne.n	8003722 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 faa2 	bl	8003c6c <USB_CoreReset>
 8003728:	4603      	mov	r3, r0
 800372a:	73fb      	strb	r3, [r7, #15]
 800372c:	e01a      	b.n	8003764 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 fa96 	bl	8003c6c <USB_CoreReset>
 8003740:	4603      	mov	r3, r0
 8003742:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003744:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	639a      	str	r2, [r3, #56]	; 0x38
 8003756:	e005      	b.n	8003764 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003766:	2b01      	cmp	r3, #1
 8003768:	d10b      	bne.n	8003782 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f043 0206 	orr.w	r2, r3, #6
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f043 0220 	orr.w	r2, r3, #32
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003782:	7bfb      	ldrb	r3, [r7, #15]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800378e:	b004      	add	sp, #16
 8003790:	4770      	bx	lr

08003792 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003792:	b480      	push	{r7}
 8003794:	b083      	sub	sp, #12
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f023 0201 	bic.w	r2, r3, #1
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d115      	bne.n	8003802 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80037e2:	2001      	movs	r0, #1
 80037e4:	f7fd fd12 	bl	800120c <HAL_Delay>
      ms++;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	3301      	adds	r3, #1
 80037ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 fa2e 	bl	8003c50 <USB_GetMode>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d01e      	beq.n	8003838 <USB_SetCurrentMode+0x84>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2b31      	cmp	r3, #49	; 0x31
 80037fe:	d9f0      	bls.n	80037e2 <USB_SetCurrentMode+0x2e>
 8003800:	e01a      	b.n	8003838 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003802:	78fb      	ldrb	r3, [r7, #3]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d115      	bne.n	8003834 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003814:	2001      	movs	r0, #1
 8003816:	f7fd fcf9 	bl	800120c <HAL_Delay>
      ms++;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	3301      	adds	r3, #1
 800381e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 fa15 	bl	8003c50 <USB_GetMode>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <USB_SetCurrentMode+0x84>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2b31      	cmp	r3, #49	; 0x31
 8003830:	d9f0      	bls.n	8003814 <USB_SetCurrentMode+0x60>
 8003832:	e001      	b.n	8003838 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e005      	b.n	8003844 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2b32      	cmp	r3, #50	; 0x32
 800383c:	d101      	bne.n	8003842 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800384c:	b084      	sub	sp, #16
 800384e:	b580      	push	{r7, lr}
 8003850:	b086      	sub	sp, #24
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
 8003856:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800385a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800385e:	2300      	movs	r3, #0
 8003860:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003866:	2300      	movs	r3, #0
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	e009      	b.n	8003880 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	3340      	adds	r3, #64	; 0x40
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	2200      	movs	r2, #0
 8003878:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	3301      	adds	r3, #1
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	2b0e      	cmp	r3, #14
 8003884:	d9f2      	bls.n	800386c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003888:	2b00      	cmp	r3, #0
 800388a:	d11c      	bne.n	80038c6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	68fa      	ldr	r2, [r7, #12]
 8003896:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800389a:	f043 0302 	orr.w	r3, r3, #2
 800389e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038bc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	639a      	str	r2, [r3, #56]	; 0x38
 80038c4:	e00b      	b.n	80038de <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ca:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80038e4:	461a      	mov	r2, r3
 80038e6:	2300      	movs	r3, #0
 80038e8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038f0:	4619      	mov	r1, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038f8:	461a      	mov	r2, r3
 80038fa:	680b      	ldr	r3, [r1, #0]
 80038fc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80038fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003900:	2b01      	cmp	r3, #1
 8003902:	d10c      	bne.n	800391e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003906:	2b00      	cmp	r3, #0
 8003908:	d104      	bne.n	8003914 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800390a:	2100      	movs	r1, #0
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f965 	bl	8003bdc <USB_SetDevSpeed>
 8003912:	e008      	b.n	8003926 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003914:	2101      	movs	r1, #1
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f960 	bl	8003bdc <USB_SetDevSpeed>
 800391c:	e003      	b.n	8003926 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800391e:	2103      	movs	r1, #3
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f000 f95b 	bl	8003bdc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003926:	2110      	movs	r1, #16
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f8f3 	bl	8003b14 <USB_FlushTxFifo>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 f91f 	bl	8003b7c <USB_FlushRxFifo>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800394e:	461a      	mov	r2, r3
 8003950:	2300      	movs	r3, #0
 8003952:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800395a:	461a      	mov	r2, r3
 800395c:	2300      	movs	r3, #0
 800395e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003966:	461a      	mov	r2, r3
 8003968:	2300      	movs	r3, #0
 800396a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800396c:	2300      	movs	r3, #0
 800396e:	613b      	str	r3, [r7, #16]
 8003970:	e043      	b.n	80039fa <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	015a      	lsls	r2, r3, #5
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	4413      	add	r3, r2
 800397a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003984:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003988:	d118      	bne.n	80039bc <USB_DevInit+0x170>
    {
      if (i == 0U)
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10a      	bne.n	80039a6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	015a      	lsls	r2, r3, #5
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	4413      	add	r3, r2
 8003998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800399c:	461a      	mov	r2, r3
 800399e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80039a2:	6013      	str	r3, [r2, #0]
 80039a4:	e013      	b.n	80039ce <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	015a      	lsls	r2, r3, #5
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4413      	add	r3, r2
 80039ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039b2:	461a      	mov	r2, r3
 80039b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	e008      	b.n	80039ce <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039c8:	461a      	mov	r2, r3
 80039ca:	2300      	movs	r3, #0
 80039cc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	015a      	lsls	r2, r3, #5
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4413      	add	r3, r2
 80039d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039da:	461a      	mov	r2, r3
 80039dc:	2300      	movs	r3, #0
 80039de:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	015a      	lsls	r2, r3, #5
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4413      	add	r3, r2
 80039e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ec:	461a      	mov	r2, r3
 80039ee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80039f2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	3301      	adds	r3, #1
 80039f8:	613b      	str	r3, [r7, #16]
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d3b7      	bcc.n	8003972 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a02:	2300      	movs	r3, #0
 8003a04:	613b      	str	r3, [r7, #16]
 8003a06:	e043      	b.n	8003a90 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a1e:	d118      	bne.n	8003a52 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10a      	bne.n	8003a3c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	015a      	lsls	r2, r3, #5
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a32:	461a      	mov	r2, r3
 8003a34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	e013      	b.n	8003a64 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	015a      	lsls	r2, r3, #5
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4413      	add	r3, r2
 8003a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a48:	461a      	mov	r2, r3
 8003a4a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003a4e:	6013      	str	r3, [r2, #0]
 8003a50:	e008      	b.n	8003a64 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	015a      	lsls	r2, r3, #5
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	4413      	add	r3, r2
 8003a5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a5e:	461a      	mov	r2, r3
 8003a60:	2300      	movs	r3, #0
 8003a62:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	015a      	lsls	r2, r3, #5
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a70:	461a      	mov	r2, r3
 8003a72:	2300      	movs	r3, #0
 8003a74:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	015a      	lsls	r2, r3, #5
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a82:	461a      	mov	r2, r3
 8003a84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d3b7      	bcc.n	8003a08 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aa6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003aaa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003ab8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d105      	bne.n	8003acc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	f043 0210 	orr.w	r2, r3, #16
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	699a      	ldr	r2, [r3, #24]
 8003ad0:	4b0f      	ldr	r3, [pc, #60]	; (8003b10 <USB_DevInit+0x2c4>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d005      	beq.n	8003aea <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	f043 0208 	orr.w	r2, r3, #8
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003aea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d107      	bne.n	8003b00 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003af8:	f043 0304 	orr.w	r3, r3, #4
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b0c:	b004      	add	sp, #16
 8003b0e:	4770      	bx	lr
 8003b10:	803c3800 	.word	0x803c3800

08003b14 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3301      	adds	r3, #1
 8003b26:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4a13      	ldr	r2, [pc, #76]	; (8003b78 <USB_FlushTxFifo+0x64>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d901      	bls.n	8003b34 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e01b      	b.n	8003b6c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	daf2      	bge.n	8003b22 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	019b      	lsls	r3, r3, #6
 8003b44:	f043 0220 	orr.w	r2, r3, #32
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4a08      	ldr	r2, [pc, #32]	; (8003b78 <USB_FlushTxFifo+0x64>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e006      	b.n	8003b6c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	2b20      	cmp	r3, #32
 8003b68:	d0f0      	beq.n	8003b4c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3714      	adds	r7, #20
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	00030d40 	.word	0x00030d40

08003b7c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003b84:	2300      	movs	r3, #0
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4a11      	ldr	r2, [pc, #68]	; (8003bd8 <USB_FlushRxFifo+0x5c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d901      	bls.n	8003b9a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e018      	b.n	8003bcc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	daf2      	bge.n	8003b88 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2210      	movs	r2, #16
 8003baa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4a08      	ldr	r2, [pc, #32]	; (8003bd8 <USB_FlushRxFifo+0x5c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d901      	bls.n	8003bbe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e006      	b.n	8003bcc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b10      	cmp	r3, #16
 8003bc8:	d0f0      	beq.n	8003bac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3714      	adds	r7, #20
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	00030d40 	.word	0x00030d40

08003bdc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	68f9      	ldr	r1, [r7, #12]
 8003bf8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3714      	adds	r7, #20
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b085      	sub	sp, #20
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003c28:	f023 0303 	bic.w	r3, r3, #3
 8003c2c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c3c:	f043 0302 	orr.w	r3, r3, #2
 8003c40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f003 0301 	and.w	r3, r3, #1
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4a13      	ldr	r2, [pc, #76]	; (8003cd0 <USB_CoreReset+0x64>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d901      	bls.n	8003c8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e01b      	b.n	8003cc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	daf2      	bge.n	8003c78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f043 0201 	orr.w	r2, r3, #1
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4a09      	ldr	r2, [pc, #36]	; (8003cd0 <USB_CoreReset+0x64>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d901      	bls.n	8003cb4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e006      	b.n	8003cc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d0f0      	beq.n	8003ca2 <USB_CoreReset+0x36>

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	00030d40 	.word	0x00030d40

08003cd4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	4603      	mov	r3, r0
 8003cdc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003ce2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ce6:	2b84      	cmp	r3, #132	; 0x84
 8003ce8:	d005      	beq.n	8003cf6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003cea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	3303      	adds	r3, #3
 8003cf4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003d08:	f000 fe9a 	bl	8004a40 <vTaskStartScheduler>
  
  return osOK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003d12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d14:	b087      	sub	sp, #28
 8003d16:	af02      	add	r7, sp, #8
 8003d18:	6078      	str	r0, [r7, #4]
 8003d1a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685c      	ldr	r4, [r3, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d28:	b29e      	uxth	r6, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7ff ffcf 	bl	8003cd4 <makeFreeRtosPriority>
 8003d36:	4602      	mov	r2, r0
 8003d38:	f107 030c 	add.w	r3, r7, #12
 8003d3c:	9301      	str	r3, [sp, #4]
 8003d3e:	9200      	str	r2, [sp, #0]
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	4632      	mov	r2, r6
 8003d44:	4629      	mov	r1, r5
 8003d46:	4620      	mov	r0, r4
 8003d48:	f000 fc7e 	bl	8004648 <xTaskCreate>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d001      	beq.n	8003d56 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	e000      	b.n	8003d58 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8003d56:	68fb      	ldr	r3, [r7, #12]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3714      	adds	r7, #20
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d60 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <osDelay+0x16>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	e000      	b.n	8003d78 <osDelay+0x18>
 8003d76:	2301      	movs	r3, #1
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 fe2d 	bl	80049d8 <vTaskDelay>
  
  return osOK;
 8003d7e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3710      	adds	r7, #16
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f103 0208 	add.w	r2, r3, #8
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003da0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f103 0208 	add.w	r2, r3, #8
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f103 0208 	add.w	r2, r3, #8
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003de2:	b480      	push	{r7}
 8003de4:	b085      	sub	sp, #20
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
 8003dea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	683a      	ldr	r2, [r7, #0]
 8003e06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	1c5a      	adds	r2, r3, #1
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	601a      	str	r2, [r3, #0]
}
 8003e1e:	bf00      	nop
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b085      	sub	sp, #20
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
 8003e32:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e40:	d103      	bne.n	8003e4a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	e00c      	b.n	8003e64 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	3308      	adds	r3, #8
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	e002      	b.n	8003e58 <vListInsert+0x2e>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68ba      	ldr	r2, [r7, #8]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d2f6      	bcs.n	8003e52 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	685a      	ldr	r2, [r3, #4]
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	1c5a      	adds	r2, r3, #1
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	601a      	str	r2, [r3, #0]
}
 8003e90:	bf00      	nop
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	6892      	ldr	r2, [r2, #8]
 8003eb2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6852      	ldr	r2, [r2, #4]
 8003ebc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d103      	bne.n	8003ed0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	1e5a      	subs	r2, r3, #1
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10a      	bne.n	8003f1a <xQueueGenericReset+0x2a>
	__asm volatile
 8003f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f08:	f383 8811 	msr	BASEPRI, r3
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	60bb      	str	r3, [r7, #8]
}
 8003f16:	bf00      	nop
 8003f18:	e7fe      	b.n	8003f18 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003f1a:	f001 fbd3 	bl	80056c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f26:	68f9      	ldr	r1, [r7, #12]
 8003f28:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003f2a:	fb01 f303 	mul.w	r3, r1, r3
 8003f2e:	441a      	add	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	68f9      	ldr	r1, [r7, #12]
 8003f4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003f50:	fb01 f303 	mul.w	r3, r1, r3
 8003f54:	441a      	add	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	22ff      	movs	r2, #255	; 0xff
 8003f5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	22ff      	movs	r2, #255	; 0xff
 8003f66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d114      	bne.n	8003f9a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d01a      	beq.n	8003fae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	3310      	adds	r3, #16
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f000 ffcb 	bl	8004f18 <xTaskRemoveFromEventList>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d012      	beq.n	8003fae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f88:	4b0c      	ldr	r3, [pc, #48]	; (8003fbc <xQueueGenericReset+0xcc>)
 8003f8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	e009      	b.n	8003fae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	3310      	adds	r3, #16
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7ff fef2 	bl	8003d88 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	3324      	adds	r3, #36	; 0x24
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7ff feed 	bl	8003d88 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003fae:	f001 fbb9 	bl	8005724 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003fb2:	2301      	movs	r3, #1
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	e000ed04 	.word	0xe000ed04

08003fc0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b08a      	sub	sp, #40	; 0x28
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d10a      	bne.n	8003fea <xQueueGenericCreate+0x2a>
	__asm volatile
 8003fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd8:	f383 8811 	msr	BASEPRI, r3
 8003fdc:	f3bf 8f6f 	isb	sy
 8003fe0:	f3bf 8f4f 	dsb	sy
 8003fe4:	613b      	str	r3, [r7, #16]
}
 8003fe6:	bf00      	nop
 8003fe8:	e7fe      	b.n	8003fe8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	fb02 f303 	mul.w	r3, r2, r3
 8003ff2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	3348      	adds	r3, #72	; 0x48
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f001 fc45 	bl	8005888 <pvPortMalloc>
 8003ffe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00d      	beq.n	8004022 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	3348      	adds	r3, #72	; 0x48
 800400e:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004010:	79fa      	ldrb	r2, [r7, #7]
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	9300      	str	r3, [sp, #0]
 8004016:	4613      	mov	r3, r2
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	68b9      	ldr	r1, [r7, #8]
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f805 	bl	800402c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004022:	69bb      	ldr	r3, [r7, #24]
	}
 8004024:	4618      	mov	r0, r3
 8004026:	3720      	adds	r7, #32
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d103      	bne.n	8004048 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	e002      	b.n	800404e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800405a:	2101      	movs	r1, #1
 800405c:	69b8      	ldr	r0, [r7, #24]
 800405e:	f7ff ff47 	bl	8003ef0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004062:	bf00      	nop
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
	...

0800406c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08e      	sub	sp, #56	; 0x38
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
 8004078:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800407a:	2300      	movs	r3, #0
 800407c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10a      	bne.n	800409e <xQueueGenericSend+0x32>
	__asm volatile
 8004088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408c:	f383 8811 	msr	BASEPRI, r3
 8004090:	f3bf 8f6f 	isb	sy
 8004094:	f3bf 8f4f 	dsb	sy
 8004098:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800409a:	bf00      	nop
 800409c:	e7fe      	b.n	800409c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d103      	bne.n	80040ac <xQueueGenericSend+0x40>
 80040a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <xQueueGenericSend+0x44>
 80040ac:	2301      	movs	r3, #1
 80040ae:	e000      	b.n	80040b2 <xQueueGenericSend+0x46>
 80040b0:	2300      	movs	r3, #0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10a      	bne.n	80040cc <xQueueGenericSend+0x60>
	__asm volatile
 80040b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ba:	f383 8811 	msr	BASEPRI, r3
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f3bf 8f4f 	dsb	sy
 80040c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80040c8:	bf00      	nop
 80040ca:	e7fe      	b.n	80040ca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d103      	bne.n	80040da <xQueueGenericSend+0x6e>
 80040d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <xQueueGenericSend+0x72>
 80040da:	2301      	movs	r3, #1
 80040dc:	e000      	b.n	80040e0 <xQueueGenericSend+0x74>
 80040de:	2300      	movs	r3, #0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10a      	bne.n	80040fa <xQueueGenericSend+0x8e>
	__asm volatile
 80040e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e8:	f383 8811 	msr	BASEPRI, r3
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	623b      	str	r3, [r7, #32]
}
 80040f6:	bf00      	nop
 80040f8:	e7fe      	b.n	80040f8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040fa:	f001 f8af 	bl	800525c <xTaskGetSchedulerState>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d102      	bne.n	800410a <xQueueGenericSend+0x9e>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <xQueueGenericSend+0xa2>
 800410a:	2301      	movs	r3, #1
 800410c:	e000      	b.n	8004110 <xQueueGenericSend+0xa4>
 800410e:	2300      	movs	r3, #0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10a      	bne.n	800412a <xQueueGenericSend+0xbe>
	__asm volatile
 8004114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004118:	f383 8811 	msr	BASEPRI, r3
 800411c:	f3bf 8f6f 	isb	sy
 8004120:	f3bf 8f4f 	dsb	sy
 8004124:	61fb      	str	r3, [r7, #28]
}
 8004126:	bf00      	nop
 8004128:	e7fe      	b.n	8004128 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800412a:	f001 facb 	bl	80056c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800412e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004130:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004136:	429a      	cmp	r2, r3
 8004138:	d302      	bcc.n	8004140 <xQueueGenericSend+0xd4>
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	2b02      	cmp	r3, #2
 800413e:	d129      	bne.n	8004194 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	68b9      	ldr	r1, [r7, #8]
 8004144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004146:	f000 f96f 	bl	8004428 <prvCopyDataToQueue>
 800414a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800414c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	2b00      	cmp	r3, #0
 8004152:	d010      	beq.n	8004176 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004156:	3324      	adds	r3, #36	; 0x24
 8004158:	4618      	mov	r0, r3
 800415a:	f000 fedd 	bl	8004f18 <xTaskRemoveFromEventList>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d013      	beq.n	800418c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004164:	4b3f      	ldr	r3, [pc, #252]	; (8004264 <xQueueGenericSend+0x1f8>)
 8004166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	f3bf 8f4f 	dsb	sy
 8004170:	f3bf 8f6f 	isb	sy
 8004174:	e00a      	b.n	800418c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004178:	2b00      	cmp	r3, #0
 800417a:	d007      	beq.n	800418c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800417c:	4b39      	ldr	r3, [pc, #228]	; (8004264 <xQueueGenericSend+0x1f8>)
 800417e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800418c:	f001 faca 	bl	8005724 <vPortExitCritical>
				return pdPASS;
 8004190:	2301      	movs	r3, #1
 8004192:	e063      	b.n	800425c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d103      	bne.n	80041a2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800419a:	f001 fac3 	bl	8005724 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800419e:	2300      	movs	r3, #0
 80041a0:	e05c      	b.n	800425c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80041a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d106      	bne.n	80041b6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80041a8:	f107 0314 	add.w	r3, r7, #20
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 ff15 	bl	8004fdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80041b2:	2301      	movs	r3, #1
 80041b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80041b6:	f001 fab5 	bl	8005724 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80041ba:	f000 fc91 	bl	8004ae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80041be:	f001 fa81 	bl	80056c4 <vPortEnterCritical>
 80041c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80041c8:	b25b      	sxtb	r3, r3
 80041ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ce:	d103      	bne.n	80041d8 <xQueueGenericSend+0x16c>
 80041d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041de:	b25b      	sxtb	r3, r3
 80041e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e4:	d103      	bne.n	80041ee <xQueueGenericSend+0x182>
 80041e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041ee:	f001 fa99 	bl	8005724 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80041f2:	1d3a      	adds	r2, r7, #4
 80041f4:	f107 0314 	add.w	r3, r7, #20
 80041f8:	4611      	mov	r1, r2
 80041fa:	4618      	mov	r0, r3
 80041fc:	f000 ff04 	bl	8005008 <xTaskCheckForTimeOut>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d124      	bne.n	8004250 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004206:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004208:	f000 fa06 	bl	8004618 <prvIsQueueFull>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d018      	beq.n	8004244 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004214:	3310      	adds	r3, #16
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	4611      	mov	r1, r2
 800421a:	4618      	mov	r0, r3
 800421c:	f000 fe58 	bl	8004ed0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004220:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004222:	f000 f991 	bl	8004548 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004226:	f000 fc69 	bl	8004afc <xTaskResumeAll>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	f47f af7c 	bne.w	800412a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004232:	4b0c      	ldr	r3, [pc, #48]	; (8004264 <xQueueGenericSend+0x1f8>)
 8004234:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	f3bf 8f4f 	dsb	sy
 800423e:	f3bf 8f6f 	isb	sy
 8004242:	e772      	b.n	800412a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004244:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004246:	f000 f97f 	bl	8004548 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800424a:	f000 fc57 	bl	8004afc <xTaskResumeAll>
 800424e:	e76c      	b.n	800412a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004250:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004252:	f000 f979 	bl	8004548 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004256:	f000 fc51 	bl	8004afc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800425a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800425c:	4618      	mov	r0, r3
 800425e:	3738      	adds	r7, #56	; 0x38
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	e000ed04 	.word	0xe000ed04

08004268 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b08c      	sub	sp, #48	; 0x30
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004274:	2300      	movs	r3, #0
 8004276:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800427c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10a      	bne.n	8004298 <xQueueReceive+0x30>
	__asm volatile
 8004282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004286:	f383 8811 	msr	BASEPRI, r3
 800428a:	f3bf 8f6f 	isb	sy
 800428e:	f3bf 8f4f 	dsb	sy
 8004292:	623b      	str	r3, [r7, #32]
}
 8004294:	bf00      	nop
 8004296:	e7fe      	b.n	8004296 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d103      	bne.n	80042a6 <xQueueReceive+0x3e>
 800429e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <xQueueReceive+0x42>
 80042a6:	2301      	movs	r3, #1
 80042a8:	e000      	b.n	80042ac <xQueueReceive+0x44>
 80042aa:	2300      	movs	r3, #0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10a      	bne.n	80042c6 <xQueueReceive+0x5e>
	__asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	61fb      	str	r3, [r7, #28]
}
 80042c2:	bf00      	nop
 80042c4:	e7fe      	b.n	80042c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042c6:	f000 ffc9 	bl	800525c <xTaskGetSchedulerState>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d102      	bne.n	80042d6 <xQueueReceive+0x6e>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <xQueueReceive+0x72>
 80042d6:	2301      	movs	r3, #1
 80042d8:	e000      	b.n	80042dc <xQueueReceive+0x74>
 80042da:	2300      	movs	r3, #0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10a      	bne.n	80042f6 <xQueueReceive+0x8e>
	__asm volatile
 80042e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	61bb      	str	r3, [r7, #24]
}
 80042f2:	bf00      	nop
 80042f4:	e7fe      	b.n	80042f4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80042f6:	f001 f9e5 	bl	80056c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80042fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004302:	2b00      	cmp	r3, #0
 8004304:	d01f      	beq.n	8004346 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004306:	68b9      	ldr	r1, [r7, #8]
 8004308:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800430a:	f000 f8f7 	bl	80044fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800430e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004310:	1e5a      	subs	r2, r3, #1
 8004312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004314:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00f      	beq.n	800433e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800431e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004320:	3310      	adds	r3, #16
 8004322:	4618      	mov	r0, r3
 8004324:	f000 fdf8 	bl	8004f18 <xTaskRemoveFromEventList>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d007      	beq.n	800433e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800432e:	4b3d      	ldr	r3, [pc, #244]	; (8004424 <xQueueReceive+0x1bc>)
 8004330:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	f3bf 8f4f 	dsb	sy
 800433a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800433e:	f001 f9f1 	bl	8005724 <vPortExitCritical>
				return pdPASS;
 8004342:	2301      	movs	r3, #1
 8004344:	e069      	b.n	800441a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d103      	bne.n	8004354 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800434c:	f001 f9ea 	bl	8005724 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004350:	2300      	movs	r3, #0
 8004352:	e062      	b.n	800441a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800435a:	f107 0310 	add.w	r3, r7, #16
 800435e:	4618      	mov	r0, r3
 8004360:	f000 fe3c 	bl	8004fdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004364:	2301      	movs	r3, #1
 8004366:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004368:	f001 f9dc 	bl	8005724 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800436c:	f000 fbb8 	bl	8004ae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004370:	f001 f9a8 	bl	80056c4 <vPortEnterCritical>
 8004374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004376:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800437a:	b25b      	sxtb	r3, r3
 800437c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004380:	d103      	bne.n	800438a <xQueueReceive+0x122>
 8004382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800438a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800438c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004390:	b25b      	sxtb	r3, r3
 8004392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004396:	d103      	bne.n	80043a0 <xQueueReceive+0x138>
 8004398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043a0:	f001 f9c0 	bl	8005724 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043a4:	1d3a      	adds	r2, r7, #4
 80043a6:	f107 0310 	add.w	r3, r7, #16
 80043aa:	4611      	mov	r1, r2
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 fe2b 	bl	8005008 <xTaskCheckForTimeOut>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d123      	bne.n	8004400 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043ba:	f000 f917 	bl	80045ec <prvIsQueueEmpty>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d017      	beq.n	80043f4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80043c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c6:	3324      	adds	r3, #36	; 0x24
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	4611      	mov	r1, r2
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 fd7f 	bl	8004ed0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043d4:	f000 f8b8 	bl	8004548 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80043d8:	f000 fb90 	bl	8004afc <xTaskResumeAll>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d189      	bne.n	80042f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80043e2:	4b10      	ldr	r3, [pc, #64]	; (8004424 <xQueueReceive+0x1bc>)
 80043e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	f3bf 8f4f 	dsb	sy
 80043ee:	f3bf 8f6f 	isb	sy
 80043f2:	e780      	b.n	80042f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80043f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043f6:	f000 f8a7 	bl	8004548 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80043fa:	f000 fb7f 	bl	8004afc <xTaskResumeAll>
 80043fe:	e77a      	b.n	80042f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004400:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004402:	f000 f8a1 	bl	8004548 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004406:	f000 fb79 	bl	8004afc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800440a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800440c:	f000 f8ee 	bl	80045ec <prvIsQueueEmpty>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	f43f af6f 	beq.w	80042f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004418:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800441a:	4618      	mov	r0, r3
 800441c:	3730      	adds	r7, #48	; 0x30
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	e000ed04 	.word	0xe000ed04

08004428 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b086      	sub	sp, #24
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004434:	2300      	movs	r3, #0
 8004436:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10d      	bne.n	8004462 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d14d      	bne.n	80044ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	4618      	mov	r0, r3
 8004454:	f000 ff20 	bl	8005298 <xTaskPriorityDisinherit>
 8004458:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	609a      	str	r2, [r3, #8]
 8004460:	e043      	b.n	80044ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d119      	bne.n	800449c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6858      	ldr	r0, [r3, #4]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004470:	461a      	mov	r2, r3
 8004472:	68b9      	ldr	r1, [r7, #8]
 8004474:	f001 fe2d 	bl	80060d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004480:	441a      	add	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	429a      	cmp	r2, r3
 8004490:	d32b      	bcc.n	80044ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	605a      	str	r2, [r3, #4]
 800449a:	e026      	b.n	80044ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	68d8      	ldr	r0, [r3, #12]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a4:	461a      	mov	r2, r3
 80044a6:	68b9      	ldr	r1, [r7, #8]
 80044a8:	f001 fe13 	bl	80060d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	68da      	ldr	r2, [r3, #12]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b4:	425b      	negs	r3, r3
 80044b6:	441a      	add	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d207      	bcs.n	80044d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d0:	425b      	negs	r3, r3
 80044d2:	441a      	add	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d105      	bne.n	80044ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d002      	beq.n	80044ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	3b01      	subs	r3, #1
 80044e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1c5a      	adds	r2, r3, #1
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80044f2:	697b      	ldr	r3, [r7, #20]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d018      	beq.n	8004540 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004516:	441a      	add	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	429a      	cmp	r2, r3
 8004526:	d303      	bcc.n	8004530 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68d9      	ldr	r1, [r3, #12]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004538:	461a      	mov	r2, r3
 800453a:	6838      	ldr	r0, [r7, #0]
 800453c:	f001 fdc9 	bl	80060d2 <memcpy>
	}
}
 8004540:	bf00      	nop
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004550:	f001 f8b8 	bl	80056c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800455a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800455c:	e011      	b.n	8004582 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	2b00      	cmp	r3, #0
 8004564:	d012      	beq.n	800458c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	3324      	adds	r3, #36	; 0x24
 800456a:	4618      	mov	r0, r3
 800456c:	f000 fcd4 	bl	8004f18 <xTaskRemoveFromEventList>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004576:	f000 fda9 	bl	80050cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800457a:	7bfb      	ldrb	r3, [r7, #15]
 800457c:	3b01      	subs	r3, #1
 800457e:	b2db      	uxtb	r3, r3
 8004580:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004586:	2b00      	cmp	r3, #0
 8004588:	dce9      	bgt.n	800455e <prvUnlockQueue+0x16>
 800458a:	e000      	b.n	800458e <prvUnlockQueue+0x46>
					break;
 800458c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	22ff      	movs	r2, #255	; 0xff
 8004592:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004596:	f001 f8c5 	bl	8005724 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800459a:	f001 f893 	bl	80056c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80045a6:	e011      	b.n	80045cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d012      	beq.n	80045d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	3310      	adds	r3, #16
 80045b4:	4618      	mov	r0, r3
 80045b6:	f000 fcaf 	bl	8004f18 <xTaskRemoveFromEventList>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80045c0:	f000 fd84 	bl	80050cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80045c4:	7bbb      	ldrb	r3, [r7, #14]
 80045c6:	3b01      	subs	r3, #1
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80045cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	dce9      	bgt.n	80045a8 <prvUnlockQueue+0x60>
 80045d4:	e000      	b.n	80045d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80045d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	22ff      	movs	r2, #255	; 0xff
 80045dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80045e0:	f001 f8a0 	bl	8005724 <vPortExitCritical>
}
 80045e4:	bf00      	nop
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045f4:	f001 f866 	bl	80056c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d102      	bne.n	8004606 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004600:	2301      	movs	r3, #1
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	e001      	b.n	800460a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004606:	2300      	movs	r3, #0
 8004608:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800460a:	f001 f88b 	bl	8005724 <vPortExitCritical>

	return xReturn;
 800460e:	68fb      	ldr	r3, [r7, #12]
}
 8004610:	4618      	mov	r0, r3
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004620:	f001 f850 	bl	80056c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800462c:	429a      	cmp	r2, r3
 800462e:	d102      	bne.n	8004636 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004630:	2301      	movs	r3, #1
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	e001      	b.n	800463a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004636:	2300      	movs	r3, #0
 8004638:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800463a:	f001 f873 	bl	8005724 <vPortExitCritical>

	return xReturn;
 800463e:	68fb      	ldr	r3, [r7, #12]
}
 8004640:	4618      	mov	r0, r3
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004648:	b580      	push	{r7, lr}
 800464a:	b08c      	sub	sp, #48	; 0x30
 800464c:	af04      	add	r7, sp, #16
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	4613      	mov	r3, r2
 8004656:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	4618      	mov	r0, r3
 800465e:	f001 f913 	bl	8005888 <pvPortMalloc>
 8004662:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00e      	beq.n	8004688 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800466a:	20b4      	movs	r0, #180	; 0xb4
 800466c:	f001 f90c 	bl	8005888 <pvPortMalloc>
 8004670:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d003      	beq.n	8004680 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	631a      	str	r2, [r3, #48]	; 0x30
 800467e:	e005      	b.n	800468c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004680:	6978      	ldr	r0, [r7, #20]
 8004682:	f001 f9cd 	bl	8005a20 <vPortFree>
 8004686:	e001      	b.n	800468c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004688:	2300      	movs	r3, #0
 800468a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d013      	beq.n	80046ba <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004692:	88fa      	ldrh	r2, [r7, #6]
 8004694:	2300      	movs	r3, #0
 8004696:	9303      	str	r3, [sp, #12]
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	9302      	str	r3, [sp, #8]
 800469c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800469e:	9301      	str	r3, [sp, #4]
 80046a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f000 f80f 	bl	80046cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046ae:	69f8      	ldr	r0, [r7, #28]
 80046b0:	f000 f8aa 	bl	8004808 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80046b4:	2301      	movs	r3, #1
 80046b6:	61bb      	str	r3, [r7, #24]
 80046b8:	e002      	b.n	80046c0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80046ba:	f04f 33ff 	mov.w	r3, #4294967295
 80046be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80046c0:	69bb      	ldr	r3, [r7, #24]
	}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3720      	adds	r7, #32
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b088      	sub	sp, #32
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80046da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80046e4:	3b01      	subs	r3, #1
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	4413      	add	r3, r2
 80046ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	f023 0307 	bic.w	r3, r3, #7
 80046f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <prvInitialiseNewTask+0x48>
	__asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004702:	f383 8811 	msr	BASEPRI, r3
 8004706:	f3bf 8f6f 	isb	sy
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	617b      	str	r3, [r7, #20]
}
 8004710:	bf00      	nop
 8004712:	e7fe      	b.n	8004712 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d01f      	beq.n	800475a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800471a:	2300      	movs	r3, #0
 800471c:	61fb      	str	r3, [r7, #28]
 800471e:	e012      	b.n	8004746 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	4413      	add	r3, r2
 8004726:	7819      	ldrb	r1, [r3, #0]
 8004728:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	4413      	add	r3, r2
 800472e:	3334      	adds	r3, #52	; 0x34
 8004730:	460a      	mov	r2, r1
 8004732:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	4413      	add	r3, r2
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d006      	beq.n	800474e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	3301      	adds	r3, #1
 8004744:	61fb      	str	r3, [r7, #28]
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	2b0f      	cmp	r3, #15
 800474a:	d9e9      	bls.n	8004720 <prvInitialiseNewTask+0x54>
 800474c:	e000      	b.n	8004750 <prvInitialiseNewTask+0x84>
			{
				break;
 800474e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004752:	2200      	movs	r2, #0
 8004754:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004758:	e003      	b.n	8004762 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800475a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004764:	2b06      	cmp	r3, #6
 8004766:	d901      	bls.n	800476c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004768:	2306      	movs	r3, #6
 800476a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800476c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004770:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004774:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004776:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477a:	2200      	movs	r2, #0
 800477c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800477e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004780:	3304      	adds	r3, #4
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff fb20 	bl	8003dc8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478a:	3318      	adds	r3, #24
 800478c:	4618      	mov	r0, r3
 800478e:	f7ff fb1b 	bl	8003dc8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004794:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004796:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800479a:	f1c3 0207 	rsb	r2, r3, #7
 800479e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80047a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047a6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80047a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047aa:	2200      	movs	r2, #0
 80047ac:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80047b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80047b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ba:	334c      	adds	r3, #76	; 0x4c
 80047bc:	2260      	movs	r2, #96	; 0x60
 80047be:	2100      	movs	r1, #0
 80047c0:	4618      	mov	r0, r3
 80047c2:	f001 fc94 	bl	80060ee <memset>
 80047c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c8:	4a0c      	ldr	r2, [pc, #48]	; (80047fc <prvInitialiseNewTask+0x130>)
 80047ca:	651a      	str	r2, [r3, #80]	; 0x50
 80047cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ce:	4a0c      	ldr	r2, [pc, #48]	; (8004800 <prvInitialiseNewTask+0x134>)
 80047d0:	655a      	str	r2, [r3, #84]	; 0x54
 80047d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d4:	4a0b      	ldr	r2, [pc, #44]	; (8004804 <prvInitialiseNewTask+0x138>)
 80047d6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	68f9      	ldr	r1, [r7, #12]
 80047dc:	69b8      	ldr	r0, [r7, #24]
 80047de:	f000 fe47 	bl	8005470 <pxPortInitialiseStack>
 80047e2:	4602      	mov	r2, r0
 80047e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047e6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80047e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80047ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047f2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80047f4:	bf00      	nop
 80047f6:	3720      	adds	r7, #32
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	08006ee4 	.word	0x08006ee4
 8004800:	08006f04 	.word	0x08006f04
 8004804:	08006ec4 	.word	0x08006ec4

08004808 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004810:	f000 ff58 	bl	80056c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004814:	4b2a      	ldr	r3, [pc, #168]	; (80048c0 <prvAddNewTaskToReadyList+0xb8>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3301      	adds	r3, #1
 800481a:	4a29      	ldr	r2, [pc, #164]	; (80048c0 <prvAddNewTaskToReadyList+0xb8>)
 800481c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800481e:	4b29      	ldr	r3, [pc, #164]	; (80048c4 <prvAddNewTaskToReadyList+0xbc>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d109      	bne.n	800483a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004826:	4a27      	ldr	r2, [pc, #156]	; (80048c4 <prvAddNewTaskToReadyList+0xbc>)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800482c:	4b24      	ldr	r3, [pc, #144]	; (80048c0 <prvAddNewTaskToReadyList+0xb8>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d110      	bne.n	8004856 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004834:	f000 fc6e 	bl	8005114 <prvInitialiseTaskLists>
 8004838:	e00d      	b.n	8004856 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800483a:	4b23      	ldr	r3, [pc, #140]	; (80048c8 <prvAddNewTaskToReadyList+0xc0>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d109      	bne.n	8004856 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004842:	4b20      	ldr	r3, [pc, #128]	; (80048c4 <prvAddNewTaskToReadyList+0xbc>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484c:	429a      	cmp	r2, r3
 800484e:	d802      	bhi.n	8004856 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004850:	4a1c      	ldr	r2, [pc, #112]	; (80048c4 <prvAddNewTaskToReadyList+0xbc>)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004856:	4b1d      	ldr	r3, [pc, #116]	; (80048cc <prvAddNewTaskToReadyList+0xc4>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3301      	adds	r3, #1
 800485c:	4a1b      	ldr	r2, [pc, #108]	; (80048cc <prvAddNewTaskToReadyList+0xc4>)
 800485e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004864:	2201      	movs	r2, #1
 8004866:	409a      	lsls	r2, r3
 8004868:	4b19      	ldr	r3, [pc, #100]	; (80048d0 <prvAddNewTaskToReadyList+0xc8>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4313      	orrs	r3, r2
 800486e:	4a18      	ldr	r2, [pc, #96]	; (80048d0 <prvAddNewTaskToReadyList+0xc8>)
 8004870:	6013      	str	r3, [r2, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004876:	4613      	mov	r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	4413      	add	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	4a15      	ldr	r2, [pc, #84]	; (80048d4 <prvAddNewTaskToReadyList+0xcc>)
 8004880:	441a      	add	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	3304      	adds	r3, #4
 8004886:	4619      	mov	r1, r3
 8004888:	4610      	mov	r0, r2
 800488a:	f7ff faaa 	bl	8003de2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800488e:	f000 ff49 	bl	8005724 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004892:	4b0d      	ldr	r3, [pc, #52]	; (80048c8 <prvAddNewTaskToReadyList+0xc0>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00e      	beq.n	80048b8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800489a:	4b0a      	ldr	r3, [pc, #40]	; (80048c4 <prvAddNewTaskToReadyList+0xbc>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d207      	bcs.n	80048b8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80048a8:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <prvAddNewTaskToReadyList+0xd0>)
 80048aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	f3bf 8f4f 	dsb	sy
 80048b4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80048b8:	bf00      	nop
 80048ba:	3708      	adds	r7, #8
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	200009a8 	.word	0x200009a8
 80048c4:	200008a8 	.word	0x200008a8
 80048c8:	200009b4 	.word	0x200009b4
 80048cc:	200009c4 	.word	0x200009c4
 80048d0:	200009b0 	.word	0x200009b0
 80048d4:	200008ac 	.word	0x200008ac
 80048d8:	e000ed04 	.word	0xe000ed04

080048dc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08a      	sub	sp, #40	; 0x28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80048e6:	2300      	movs	r3, #0
 80048e8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d10a      	bne.n	8004906 <vTaskDelayUntil+0x2a>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	617b      	str	r3, [r7, #20]
}
 8004902:	bf00      	nop
 8004904:	e7fe      	b.n	8004904 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10a      	bne.n	8004922 <vTaskDelayUntil+0x46>
	__asm volatile
 800490c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004910:	f383 8811 	msr	BASEPRI, r3
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	f3bf 8f4f 	dsb	sy
 800491c:	613b      	str	r3, [r7, #16]
}
 800491e:	bf00      	nop
 8004920:	e7fe      	b.n	8004920 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8004922:	4b2a      	ldr	r3, [pc, #168]	; (80049cc <vTaskDelayUntil+0xf0>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <vTaskDelayUntil+0x64>
	__asm volatile
 800492a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492e:	f383 8811 	msr	BASEPRI, r3
 8004932:	f3bf 8f6f 	isb	sy
 8004936:	f3bf 8f4f 	dsb	sy
 800493a:	60fb      	str	r3, [r7, #12]
}
 800493c:	bf00      	nop
 800493e:	e7fe      	b.n	800493e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8004940:	f000 f8ce 	bl	8004ae0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8004944:	4b22      	ldr	r3, [pc, #136]	; (80049d0 <vTaskDelayUntil+0xf4>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	4413      	add	r3, r2
 8004952:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6a3a      	ldr	r2, [r7, #32]
 800495a:	429a      	cmp	r2, r3
 800495c:	d20b      	bcs.n	8004976 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	69fa      	ldr	r2, [r7, #28]
 8004964:	429a      	cmp	r2, r3
 8004966:	d211      	bcs.n	800498c <vTaskDelayUntil+0xb0>
 8004968:	69fa      	ldr	r2, [r7, #28]
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	429a      	cmp	r2, r3
 800496e:	d90d      	bls.n	800498c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004970:	2301      	movs	r3, #1
 8004972:	627b      	str	r3, [r7, #36]	; 0x24
 8004974:	e00a      	b.n	800498c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69fa      	ldr	r2, [r7, #28]
 800497c:	429a      	cmp	r2, r3
 800497e:	d303      	bcc.n	8004988 <vTaskDelayUntil+0xac>
 8004980:	69fa      	ldr	r2, [r7, #28]
 8004982:	6a3b      	ldr	r3, [r7, #32]
 8004984:	429a      	cmp	r2, r3
 8004986:	d901      	bls.n	800498c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004988:	2301      	movs	r3, #1
 800498a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	69fa      	ldr	r2, [r7, #28]
 8004990:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8004992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004994:	2b00      	cmp	r3, #0
 8004996:	d006      	beq.n	80049a6 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2100      	movs	r1, #0
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 fcff 	bl	80053a4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80049a6:	f000 f8a9 	bl	8004afc <xTaskResumeAll>
 80049aa:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d107      	bne.n	80049c2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 80049b2:	4b08      	ldr	r3, [pc, #32]	; (80049d4 <vTaskDelayUntil+0xf8>)
 80049b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80049c2:	bf00      	nop
 80049c4:	3728      	adds	r7, #40	; 0x28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	200009d0 	.word	0x200009d0
 80049d0:	200009ac 	.word	0x200009ac
 80049d4:	e000ed04 	.word	0xe000ed04

080049d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80049e0:	2300      	movs	r3, #0
 80049e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d017      	beq.n	8004a1a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80049ea:	4b13      	ldr	r3, [pc, #76]	; (8004a38 <vTaskDelay+0x60>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00a      	beq.n	8004a08 <vTaskDelay+0x30>
	__asm volatile
 80049f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f6:	f383 8811 	msr	BASEPRI, r3
 80049fa:	f3bf 8f6f 	isb	sy
 80049fe:	f3bf 8f4f 	dsb	sy
 8004a02:	60bb      	str	r3, [r7, #8]
}
 8004a04:	bf00      	nop
 8004a06:	e7fe      	b.n	8004a06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004a08:	f000 f86a 	bl	8004ae0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 fcc8 	bl	80053a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004a14:	f000 f872 	bl	8004afc <xTaskResumeAll>
 8004a18:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d107      	bne.n	8004a30 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004a20:	4b06      	ldr	r3, [pc, #24]	; (8004a3c <vTaskDelay+0x64>)
 8004a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a26:	601a      	str	r2, [r3, #0]
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004a30:	bf00      	nop
 8004a32:	3710      	adds	r7, #16
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	200009d0 	.word	0x200009d0
 8004a3c:	e000ed04 	.word	0xe000ed04

08004a40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8004a46:	4b1e      	ldr	r3, [pc, #120]	; (8004ac0 <vTaskStartScheduler+0x80>)
 8004a48:	9301      	str	r3, [sp, #4]
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	2280      	movs	r2, #128	; 0x80
 8004a52:	491c      	ldr	r1, [pc, #112]	; (8004ac4 <vTaskStartScheduler+0x84>)
 8004a54:	481c      	ldr	r0, [pc, #112]	; (8004ac8 <vTaskStartScheduler+0x88>)
 8004a56:	f7ff fdf7 	bl	8004648 <xTaskCreate>
 8004a5a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d11b      	bne.n	8004a9a <vTaskStartScheduler+0x5a>
	__asm volatile
 8004a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a66:	f383 8811 	msr	BASEPRI, r3
 8004a6a:	f3bf 8f6f 	isb	sy
 8004a6e:	f3bf 8f4f 	dsb	sy
 8004a72:	60bb      	str	r3, [r7, #8]
}
 8004a74:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a76:	4b15      	ldr	r3, [pc, #84]	; (8004acc <vTaskStartScheduler+0x8c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	334c      	adds	r3, #76	; 0x4c
 8004a7c:	4a14      	ldr	r2, [pc, #80]	; (8004ad0 <vTaskStartScheduler+0x90>)
 8004a7e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004a80:	4b14      	ldr	r3, [pc, #80]	; (8004ad4 <vTaskStartScheduler+0x94>)
 8004a82:	f04f 32ff 	mov.w	r2, #4294967295
 8004a86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a88:	4b13      	ldr	r3, [pc, #76]	; (8004ad8 <vTaskStartScheduler+0x98>)
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004a8e:	4b13      	ldr	r3, [pc, #76]	; (8004adc <vTaskStartScheduler+0x9c>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004a94:	f000 fd74 	bl	8005580 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004a98:	e00e      	b.n	8004ab8 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa0:	d10a      	bne.n	8004ab8 <vTaskStartScheduler+0x78>
	__asm volatile
 8004aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa6:	f383 8811 	msr	BASEPRI, r3
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	f3bf 8f4f 	dsb	sy
 8004ab2:	607b      	str	r3, [r7, #4]
}
 8004ab4:	bf00      	nop
 8004ab6:	e7fe      	b.n	8004ab6 <vTaskStartScheduler+0x76>
}
 8004ab8:	bf00      	nop
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	200009cc 	.word	0x200009cc
 8004ac4:	08006e7c 	.word	0x08006e7c
 8004ac8:	080050e5 	.word	0x080050e5
 8004acc:	200008a8 	.word	0x200008a8
 8004ad0:	20000048 	.word	0x20000048
 8004ad4:	200009c8 	.word	0x200009c8
 8004ad8:	200009b4 	.word	0x200009b4
 8004adc:	200009ac 	.word	0x200009ac

08004ae0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004ae4:	4b04      	ldr	r3, [pc, #16]	; (8004af8 <vTaskSuspendAll+0x18>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	4a03      	ldr	r2, [pc, #12]	; (8004af8 <vTaskSuspendAll+0x18>)
 8004aec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004aee:	bf00      	nop
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	200009d0 	.word	0x200009d0

08004afc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004b06:	2300      	movs	r3, #0
 8004b08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004b0a:	4b41      	ldr	r3, [pc, #260]	; (8004c10 <xTaskResumeAll+0x114>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10a      	bne.n	8004b28 <xTaskResumeAll+0x2c>
	__asm volatile
 8004b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	603b      	str	r3, [r7, #0]
}
 8004b24:	bf00      	nop
 8004b26:	e7fe      	b.n	8004b26 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004b28:	f000 fdcc 	bl	80056c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004b2c:	4b38      	ldr	r3, [pc, #224]	; (8004c10 <xTaskResumeAll+0x114>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	3b01      	subs	r3, #1
 8004b32:	4a37      	ldr	r2, [pc, #220]	; (8004c10 <xTaskResumeAll+0x114>)
 8004b34:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b36:	4b36      	ldr	r3, [pc, #216]	; (8004c10 <xTaskResumeAll+0x114>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d161      	bne.n	8004c02 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004b3e:	4b35      	ldr	r3, [pc, #212]	; (8004c14 <xTaskResumeAll+0x118>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d05d      	beq.n	8004c02 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b46:	e02e      	b.n	8004ba6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b48:	4b33      	ldr	r3, [pc, #204]	; (8004c18 <xTaskResumeAll+0x11c>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	3318      	adds	r3, #24
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7ff f9a1 	bl	8003e9c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	3304      	adds	r3, #4
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7ff f99c 	bl	8003e9c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b68:	2201      	movs	r2, #1
 8004b6a:	409a      	lsls	r2, r3
 8004b6c:	4b2b      	ldr	r3, [pc, #172]	; (8004c1c <xTaskResumeAll+0x120>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	4a2a      	ldr	r2, [pc, #168]	; (8004c1c <xTaskResumeAll+0x120>)
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	4a27      	ldr	r2, [pc, #156]	; (8004c20 <xTaskResumeAll+0x124>)
 8004b84:	441a      	add	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	3304      	adds	r3, #4
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4610      	mov	r0, r2
 8004b8e:	f7ff f928 	bl	8003de2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b96:	4b23      	ldr	r3, [pc, #140]	; (8004c24 <xTaskResumeAll+0x128>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d302      	bcc.n	8004ba6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004ba0:	4b21      	ldr	r3, [pc, #132]	; (8004c28 <xTaskResumeAll+0x12c>)
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ba6:	4b1c      	ldr	r3, [pc, #112]	; (8004c18 <xTaskResumeAll+0x11c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1cc      	bne.n	8004b48 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004bb4:	f000 fb32 	bl	800521c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004bb8:	4b1c      	ldr	r3, [pc, #112]	; (8004c2c <xTaskResumeAll+0x130>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d010      	beq.n	8004be6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004bc4:	f000 f86a 	bl	8004c9c <xTaskIncrementTick>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d002      	beq.n	8004bd4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004bce:	4b16      	ldr	r3, [pc, #88]	; (8004c28 <xTaskResumeAll+0x12c>)
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1f1      	bne.n	8004bc4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004be0:	4b12      	ldr	r3, [pc, #72]	; (8004c2c <xTaskResumeAll+0x130>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004be6:	4b10      	ldr	r3, [pc, #64]	; (8004c28 <xTaskResumeAll+0x12c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d009      	beq.n	8004c02 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004bf2:	4b0f      	ldr	r3, [pc, #60]	; (8004c30 <xTaskResumeAll+0x134>)
 8004bf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c02:	f000 fd8f 	bl	8005724 <vPortExitCritical>

	return xAlreadyYielded;
 8004c06:	68bb      	ldr	r3, [r7, #8]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	200009d0 	.word	0x200009d0
 8004c14:	200009a8 	.word	0x200009a8
 8004c18:	20000968 	.word	0x20000968
 8004c1c:	200009b0 	.word	0x200009b0
 8004c20:	200008ac 	.word	0x200008ac
 8004c24:	200008a8 	.word	0x200008a8
 8004c28:	200009bc 	.word	0x200009bc
 8004c2c:	200009b8 	.word	0x200009b8
 8004c30:	e000ed04 	.word	0xe000ed04

08004c34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004c3a:	4b05      	ldr	r3, [pc, #20]	; (8004c50 <xTaskGetTickCount+0x1c>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004c40:	687b      	ldr	r3, [r7, #4]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	200009ac 	.word	0x200009ac

08004c54 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d102      	bne.n	8004c68 <pcTaskGetName+0x14>
 8004c62:	4b0d      	ldr	r3, [pc, #52]	; (8004c98 <pcTaskGetName+0x44>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	e000      	b.n	8004c6a <pcTaskGetName+0x16>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10a      	bne.n	8004c88 <pcTaskGetName+0x34>
	__asm volatile
 8004c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	60bb      	str	r3, [r7, #8]
}
 8004c84:	bf00      	nop
 8004c86:	e7fe      	b.n	8004c86 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	3334      	adds	r3, #52	; 0x34
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3714      	adds	r7, #20
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	200008a8 	.word	0x200008a8

08004c9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ca6:	4b4e      	ldr	r3, [pc, #312]	; (8004de0 <xTaskIncrementTick+0x144>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f040 808e 	bne.w	8004dcc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004cb0:	4b4c      	ldr	r3, [pc, #304]	; (8004de4 <xTaskIncrementTick+0x148>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004cb8:	4a4a      	ldr	r2, [pc, #296]	; (8004de4 <xTaskIncrementTick+0x148>)
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d120      	bne.n	8004d06 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004cc4:	4b48      	ldr	r3, [pc, #288]	; (8004de8 <xTaskIncrementTick+0x14c>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <xTaskIncrementTick+0x48>
	__asm volatile
 8004cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	603b      	str	r3, [r7, #0]
}
 8004ce0:	bf00      	nop
 8004ce2:	e7fe      	b.n	8004ce2 <xTaskIncrementTick+0x46>
 8004ce4:	4b40      	ldr	r3, [pc, #256]	; (8004de8 <xTaskIncrementTick+0x14c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	60fb      	str	r3, [r7, #12]
 8004cea:	4b40      	ldr	r3, [pc, #256]	; (8004dec <xTaskIncrementTick+0x150>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a3e      	ldr	r2, [pc, #248]	; (8004de8 <xTaskIncrementTick+0x14c>)
 8004cf0:	6013      	str	r3, [r2, #0]
 8004cf2:	4a3e      	ldr	r2, [pc, #248]	; (8004dec <xTaskIncrementTick+0x150>)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6013      	str	r3, [r2, #0]
 8004cf8:	4b3d      	ldr	r3, [pc, #244]	; (8004df0 <xTaskIncrementTick+0x154>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	4a3c      	ldr	r2, [pc, #240]	; (8004df0 <xTaskIncrementTick+0x154>)
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	f000 fa8b 	bl	800521c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004d06:	4b3b      	ldr	r3, [pc, #236]	; (8004df4 <xTaskIncrementTick+0x158>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d348      	bcc.n	8004da2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d10:	4b35      	ldr	r3, [pc, #212]	; (8004de8 <xTaskIncrementTick+0x14c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d104      	bne.n	8004d24 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d1a:	4b36      	ldr	r3, [pc, #216]	; (8004df4 <xTaskIncrementTick+0x158>)
 8004d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d20:	601a      	str	r2, [r3, #0]
					break;
 8004d22:	e03e      	b.n	8004da2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d24:	4b30      	ldr	r3, [pc, #192]	; (8004de8 <xTaskIncrementTick+0x14c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d203      	bcs.n	8004d44 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004d3c:	4a2d      	ldr	r2, [pc, #180]	; (8004df4 <xTaskIncrementTick+0x158>)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004d42:	e02e      	b.n	8004da2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	3304      	adds	r3, #4
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff f8a7 	bl	8003e9c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d004      	beq.n	8004d60 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	3318      	adds	r3, #24
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7ff f89e 	bl	8003e9c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d64:	2201      	movs	r2, #1
 8004d66:	409a      	lsls	r2, r3
 8004d68:	4b23      	ldr	r3, [pc, #140]	; (8004df8 <xTaskIncrementTick+0x15c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	4a22      	ldr	r2, [pc, #136]	; (8004df8 <xTaskIncrementTick+0x15c>)
 8004d70:	6013      	str	r3, [r2, #0]
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d76:	4613      	mov	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	4413      	add	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	4a1f      	ldr	r2, [pc, #124]	; (8004dfc <xTaskIncrementTick+0x160>)
 8004d80:	441a      	add	r2, r3
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	3304      	adds	r3, #4
 8004d86:	4619      	mov	r1, r3
 8004d88:	4610      	mov	r0, r2
 8004d8a:	f7ff f82a 	bl	8003de2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d92:	4b1b      	ldr	r3, [pc, #108]	; (8004e00 <xTaskIncrementTick+0x164>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d3b9      	bcc.n	8004d10 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004da0:	e7b6      	b.n	8004d10 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004da2:	4b17      	ldr	r3, [pc, #92]	; (8004e00 <xTaskIncrementTick+0x164>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da8:	4914      	ldr	r1, [pc, #80]	; (8004dfc <xTaskIncrementTick+0x160>)
 8004daa:	4613      	mov	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	440b      	add	r3, r1
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d901      	bls.n	8004dbe <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004dbe:	4b11      	ldr	r3, [pc, #68]	; (8004e04 <xTaskIncrementTick+0x168>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d007      	beq.n	8004dd6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	617b      	str	r3, [r7, #20]
 8004dca:	e004      	b.n	8004dd6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004dcc:	4b0e      	ldr	r3, [pc, #56]	; (8004e08 <xTaskIncrementTick+0x16c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	4a0d      	ldr	r2, [pc, #52]	; (8004e08 <xTaskIncrementTick+0x16c>)
 8004dd4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004dd6:	697b      	ldr	r3, [r7, #20]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	200009d0 	.word	0x200009d0
 8004de4:	200009ac 	.word	0x200009ac
 8004de8:	20000960 	.word	0x20000960
 8004dec:	20000964 	.word	0x20000964
 8004df0:	200009c0 	.word	0x200009c0
 8004df4:	200009c8 	.word	0x200009c8
 8004df8:	200009b0 	.word	0x200009b0
 8004dfc:	200008ac 	.word	0x200008ac
 8004e00:	200008a8 	.word	0x200008a8
 8004e04:	200009bc 	.word	0x200009bc
 8004e08:	200009b8 	.word	0x200009b8

08004e0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e12:	4b29      	ldr	r3, [pc, #164]	; (8004eb8 <vTaskSwitchContext+0xac>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004e1a:	4b28      	ldr	r3, [pc, #160]	; (8004ebc <vTaskSwitchContext+0xb0>)
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004e20:	e044      	b.n	8004eac <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004e22:	4b26      	ldr	r3, [pc, #152]	; (8004ebc <vTaskSwitchContext+0xb0>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e28:	4b25      	ldr	r3, [pc, #148]	; (8004ec0 <vTaskSwitchContext+0xb4>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	fab3 f383 	clz	r3, r3
 8004e34:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004e36:	7afb      	ldrb	r3, [r7, #11]
 8004e38:	f1c3 031f 	rsb	r3, r3, #31
 8004e3c:	617b      	str	r3, [r7, #20]
 8004e3e:	4921      	ldr	r1, [pc, #132]	; (8004ec4 <vTaskSwitchContext+0xb8>)
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	4613      	mov	r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	4413      	add	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	440b      	add	r3, r1
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10a      	bne.n	8004e68 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	607b      	str	r3, [r7, #4]
}
 8004e64:	bf00      	nop
 8004e66:	e7fe      	b.n	8004e66 <vTaskSwitchContext+0x5a>
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	009b      	lsls	r3, r3, #2
 8004e6e:	4413      	add	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	4a14      	ldr	r2, [pc, #80]	; (8004ec4 <vTaskSwitchContext+0xb8>)
 8004e74:	4413      	add	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	605a      	str	r2, [r3, #4]
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	3308      	adds	r3, #8
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d104      	bne.n	8004e98 <vTaskSwitchContext+0x8c>
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	605a      	str	r2, [r3, #4]
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	4a0a      	ldr	r2, [pc, #40]	; (8004ec8 <vTaskSwitchContext+0xbc>)
 8004ea0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004ea2:	4b09      	ldr	r3, [pc, #36]	; (8004ec8 <vTaskSwitchContext+0xbc>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	334c      	adds	r3, #76	; 0x4c
 8004ea8:	4a08      	ldr	r2, [pc, #32]	; (8004ecc <vTaskSwitchContext+0xc0>)
 8004eaa:	6013      	str	r3, [r2, #0]
}
 8004eac:	bf00      	nop
 8004eae:	371c      	adds	r7, #28
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr
 8004eb8:	200009d0 	.word	0x200009d0
 8004ebc:	200009bc 	.word	0x200009bc
 8004ec0:	200009b0 	.word	0x200009b0
 8004ec4:	200008ac 	.word	0x200008ac
 8004ec8:	200008a8 	.word	0x200008a8
 8004ecc:	20000048 	.word	0x20000048

08004ed0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10a      	bne.n	8004ef6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee4:	f383 8811 	msr	BASEPRI, r3
 8004ee8:	f3bf 8f6f 	isb	sy
 8004eec:	f3bf 8f4f 	dsb	sy
 8004ef0:	60fb      	str	r3, [r7, #12]
}
 8004ef2:	bf00      	nop
 8004ef4:	e7fe      	b.n	8004ef4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ef6:	4b07      	ldr	r3, [pc, #28]	; (8004f14 <vTaskPlaceOnEventList+0x44>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3318      	adds	r3, #24
 8004efc:	4619      	mov	r1, r3
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7fe ff93 	bl	8003e2a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f04:	2101      	movs	r1, #1
 8004f06:	6838      	ldr	r0, [r7, #0]
 8004f08:	f000 fa4c 	bl	80053a4 <prvAddCurrentTaskToDelayedList>
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	200008a8 	.word	0x200008a8

08004f18 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	60fb      	str	r3, [r7, #12]
}
 8004f40:	bf00      	nop
 8004f42:	e7fe      	b.n	8004f42 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	3318      	adds	r3, #24
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7fe ffa7 	bl	8003e9c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f4e:	4b1d      	ldr	r3, [pc, #116]	; (8004fc4 <xTaskRemoveFromEventList+0xac>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d11c      	bne.n	8004f90 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	3304      	adds	r3, #4
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fe ff9e 	bl	8003e9c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f64:	2201      	movs	r2, #1
 8004f66:	409a      	lsls	r2, r3
 8004f68:	4b17      	ldr	r3, [pc, #92]	; (8004fc8 <xTaskRemoveFromEventList+0xb0>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	4a16      	ldr	r2, [pc, #88]	; (8004fc8 <xTaskRemoveFromEventList+0xb0>)
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <xTaskRemoveFromEventList+0xb4>)
 8004f80:	441a      	add	r2, r3
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	3304      	adds	r3, #4
 8004f86:	4619      	mov	r1, r3
 8004f88:	4610      	mov	r0, r2
 8004f8a:	f7fe ff2a 	bl	8003de2 <vListInsertEnd>
 8004f8e:	e005      	b.n	8004f9c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	3318      	adds	r3, #24
 8004f94:	4619      	mov	r1, r3
 8004f96:	480e      	ldr	r0, [pc, #56]	; (8004fd0 <xTaskRemoveFromEventList+0xb8>)
 8004f98:	f7fe ff23 	bl	8003de2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fa0:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <xTaskRemoveFromEventList+0xbc>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d905      	bls.n	8004fb6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004faa:	2301      	movs	r3, #1
 8004fac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004fae:	4b0a      	ldr	r3, [pc, #40]	; (8004fd8 <xTaskRemoveFromEventList+0xc0>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	e001      	b.n	8004fba <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004fba:	697b      	ldr	r3, [r7, #20]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	200009d0 	.word	0x200009d0
 8004fc8:	200009b0 	.word	0x200009b0
 8004fcc:	200008ac 	.word	0x200008ac
 8004fd0:	20000968 	.word	0x20000968
 8004fd4:	200008a8 	.word	0x200008a8
 8004fd8:	200009bc 	.word	0x200009bc

08004fdc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004fe4:	4b06      	ldr	r3, [pc, #24]	; (8005000 <vTaskInternalSetTimeOutState+0x24>)
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004fec:	4b05      	ldr	r3, [pc, #20]	; (8005004 <vTaskInternalSetTimeOutState+0x28>)
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	605a      	str	r2, [r3, #4]
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	200009c0 	.word	0x200009c0
 8005004:	200009ac 	.word	0x200009ac

08005008 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b088      	sub	sp, #32
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d10a      	bne.n	800502e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800501c:	f383 8811 	msr	BASEPRI, r3
 8005020:	f3bf 8f6f 	isb	sy
 8005024:	f3bf 8f4f 	dsb	sy
 8005028:	613b      	str	r3, [r7, #16]
}
 800502a:	bf00      	nop
 800502c:	e7fe      	b.n	800502c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10a      	bne.n	800504a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005038:	f383 8811 	msr	BASEPRI, r3
 800503c:	f3bf 8f6f 	isb	sy
 8005040:	f3bf 8f4f 	dsb	sy
 8005044:	60fb      	str	r3, [r7, #12]
}
 8005046:	bf00      	nop
 8005048:	e7fe      	b.n	8005048 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800504a:	f000 fb3b 	bl	80056c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800504e:	4b1d      	ldr	r3, [pc, #116]	; (80050c4 <xTaskCheckForTimeOut+0xbc>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005066:	d102      	bne.n	800506e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005068:	2300      	movs	r3, #0
 800506a:	61fb      	str	r3, [r7, #28]
 800506c:	e023      	b.n	80050b6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	4b15      	ldr	r3, [pc, #84]	; (80050c8 <xTaskCheckForTimeOut+0xc0>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	429a      	cmp	r2, r3
 8005078:	d007      	beq.n	800508a <xTaskCheckForTimeOut+0x82>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	69ba      	ldr	r2, [r7, #24]
 8005080:	429a      	cmp	r2, r3
 8005082:	d302      	bcc.n	800508a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005084:	2301      	movs	r3, #1
 8005086:	61fb      	str	r3, [r7, #28]
 8005088:	e015      	b.n	80050b6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	429a      	cmp	r2, r3
 8005092:	d20b      	bcs.n	80050ac <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	1ad2      	subs	r2, r2, r3
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f7ff ff9b 	bl	8004fdc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
 80050aa:	e004      	b.n	80050b6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	2200      	movs	r2, #0
 80050b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80050b2:	2301      	movs	r3, #1
 80050b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80050b6:	f000 fb35 	bl	8005724 <vPortExitCritical>

	return xReturn;
 80050ba:	69fb      	ldr	r3, [r7, #28]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3720      	adds	r7, #32
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	200009ac 	.word	0x200009ac
 80050c8:	200009c0 	.word	0x200009c0

080050cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80050cc:	b480      	push	{r7}
 80050ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80050d0:	4b03      	ldr	r3, [pc, #12]	; (80050e0 <vTaskMissedYield+0x14>)
 80050d2:	2201      	movs	r2, #1
 80050d4:	601a      	str	r2, [r3, #0]
}
 80050d6:	bf00      	nop
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr
 80050e0:	200009bc 	.word	0x200009bc

080050e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80050ec:	f000 f852 	bl	8005194 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80050f0:	4b06      	ldr	r3, [pc, #24]	; (800510c <prvIdleTask+0x28>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d9f9      	bls.n	80050ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80050f8:	4b05      	ldr	r3, [pc, #20]	; (8005110 <prvIdleTask+0x2c>)
 80050fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005108:	e7f0      	b.n	80050ec <prvIdleTask+0x8>
 800510a:	bf00      	nop
 800510c:	200008ac 	.word	0x200008ac
 8005110:	e000ed04 	.word	0xe000ed04

08005114 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800511a:	2300      	movs	r3, #0
 800511c:	607b      	str	r3, [r7, #4]
 800511e:	e00c      	b.n	800513a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	4613      	mov	r3, r2
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	4413      	add	r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4a12      	ldr	r2, [pc, #72]	; (8005174 <prvInitialiseTaskLists+0x60>)
 800512c:	4413      	add	r3, r2
 800512e:	4618      	mov	r0, r3
 8005130:	f7fe fe2a 	bl	8003d88 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3301      	adds	r3, #1
 8005138:	607b      	str	r3, [r7, #4]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b06      	cmp	r3, #6
 800513e:	d9ef      	bls.n	8005120 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005140:	480d      	ldr	r0, [pc, #52]	; (8005178 <prvInitialiseTaskLists+0x64>)
 8005142:	f7fe fe21 	bl	8003d88 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005146:	480d      	ldr	r0, [pc, #52]	; (800517c <prvInitialiseTaskLists+0x68>)
 8005148:	f7fe fe1e 	bl	8003d88 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800514c:	480c      	ldr	r0, [pc, #48]	; (8005180 <prvInitialiseTaskLists+0x6c>)
 800514e:	f7fe fe1b 	bl	8003d88 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005152:	480c      	ldr	r0, [pc, #48]	; (8005184 <prvInitialiseTaskLists+0x70>)
 8005154:	f7fe fe18 	bl	8003d88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005158:	480b      	ldr	r0, [pc, #44]	; (8005188 <prvInitialiseTaskLists+0x74>)
 800515a:	f7fe fe15 	bl	8003d88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800515e:	4b0b      	ldr	r3, [pc, #44]	; (800518c <prvInitialiseTaskLists+0x78>)
 8005160:	4a05      	ldr	r2, [pc, #20]	; (8005178 <prvInitialiseTaskLists+0x64>)
 8005162:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005164:	4b0a      	ldr	r3, [pc, #40]	; (8005190 <prvInitialiseTaskLists+0x7c>)
 8005166:	4a05      	ldr	r2, [pc, #20]	; (800517c <prvInitialiseTaskLists+0x68>)
 8005168:	601a      	str	r2, [r3, #0]
}
 800516a:	bf00      	nop
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	200008ac 	.word	0x200008ac
 8005178:	20000938 	.word	0x20000938
 800517c:	2000094c 	.word	0x2000094c
 8005180:	20000968 	.word	0x20000968
 8005184:	2000097c 	.word	0x2000097c
 8005188:	20000994 	.word	0x20000994
 800518c:	20000960 	.word	0x20000960
 8005190:	20000964 	.word	0x20000964

08005194 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800519a:	e019      	b.n	80051d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800519c:	f000 fa92 	bl	80056c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051a0:	4b10      	ldr	r3, [pc, #64]	; (80051e4 <prvCheckTasksWaitingTermination+0x50>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3304      	adds	r3, #4
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7fe fe75 	bl	8003e9c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80051b2:	4b0d      	ldr	r3, [pc, #52]	; (80051e8 <prvCheckTasksWaitingTermination+0x54>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	4a0b      	ldr	r2, [pc, #44]	; (80051e8 <prvCheckTasksWaitingTermination+0x54>)
 80051ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80051bc:	4b0b      	ldr	r3, [pc, #44]	; (80051ec <prvCheckTasksWaitingTermination+0x58>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	3b01      	subs	r3, #1
 80051c2:	4a0a      	ldr	r2, [pc, #40]	; (80051ec <prvCheckTasksWaitingTermination+0x58>)
 80051c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80051c6:	f000 faad 	bl	8005724 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f810 	bl	80051f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051d0:	4b06      	ldr	r3, [pc, #24]	; (80051ec <prvCheckTasksWaitingTermination+0x58>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1e1      	bne.n	800519c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80051d8:	bf00      	nop
 80051da:	bf00      	nop
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	2000097c 	.word	0x2000097c
 80051e8:	200009a8 	.word	0x200009a8
 80051ec:	20000990 	.word	0x20000990

080051f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	334c      	adds	r3, #76	; 0x4c
 80051fc:	4618      	mov	r0, r3
 80051fe:	f001 f885 	bl	800630c <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005206:	4618      	mov	r0, r3
 8005208:	f000 fc0a 	bl	8005a20 <vPortFree>
			vPortFree( pxTCB );
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 fc07 	bl	8005a20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005212:	bf00      	nop
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
	...

0800521c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005222:	4b0c      	ldr	r3, [pc, #48]	; (8005254 <prvResetNextTaskUnblockTime+0x38>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d104      	bne.n	8005236 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800522c:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <prvResetNextTaskUnblockTime+0x3c>)
 800522e:	f04f 32ff 	mov.w	r2, #4294967295
 8005232:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005234:	e008      	b.n	8005248 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005236:	4b07      	ldr	r3, [pc, #28]	; (8005254 <prvResetNextTaskUnblockTime+0x38>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	4a04      	ldr	r2, [pc, #16]	; (8005258 <prvResetNextTaskUnblockTime+0x3c>)
 8005246:	6013      	str	r3, [r2, #0]
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr
 8005254:	20000960 	.word	0x20000960
 8005258:	200009c8 	.word	0x200009c8

0800525c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005262:	4b0b      	ldr	r3, [pc, #44]	; (8005290 <xTaskGetSchedulerState+0x34>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d102      	bne.n	8005270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800526a:	2301      	movs	r3, #1
 800526c:	607b      	str	r3, [r7, #4]
 800526e:	e008      	b.n	8005282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005270:	4b08      	ldr	r3, [pc, #32]	; (8005294 <xTaskGetSchedulerState+0x38>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d102      	bne.n	800527e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005278:	2302      	movs	r3, #2
 800527a:	607b      	str	r3, [r7, #4]
 800527c:	e001      	b.n	8005282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800527e:	2300      	movs	r3, #0
 8005280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005282:	687b      	ldr	r3, [r7, #4]
	}
 8005284:	4618      	mov	r0, r3
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr
 8005290:	200009b4 	.word	0x200009b4
 8005294:	200009d0 	.word	0x200009d0

08005298 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d06e      	beq.n	800538c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80052ae:	4b3a      	ldr	r3, [pc, #232]	; (8005398 <xTaskPriorityDisinherit+0x100>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d00a      	beq.n	80052ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80052b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052bc:	f383 8811 	msr	BASEPRI, r3
 80052c0:	f3bf 8f6f 	isb	sy
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	60fb      	str	r3, [r7, #12]
}
 80052ca:	bf00      	nop
 80052cc:	e7fe      	b.n	80052cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10a      	bne.n	80052ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80052d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052da:	f383 8811 	msr	BASEPRI, r3
 80052de:	f3bf 8f6f 	isb	sy
 80052e2:	f3bf 8f4f 	dsb	sy
 80052e6:	60bb      	str	r3, [r7, #8]
}
 80052e8:	bf00      	nop
 80052ea:	e7fe      	b.n	80052ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052f0:	1e5a      	subs	r2, r3, #1
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052fe:	429a      	cmp	r2, r3
 8005300:	d044      	beq.n	800538c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005306:	2b00      	cmp	r3, #0
 8005308:	d140      	bne.n	800538c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	3304      	adds	r3, #4
 800530e:	4618      	mov	r0, r3
 8005310:	f7fe fdc4 	bl	8003e9c <uxListRemove>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d115      	bne.n	8005346 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800531e:	491f      	ldr	r1, [pc, #124]	; (800539c <xTaskPriorityDisinherit+0x104>)
 8005320:	4613      	mov	r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4413      	add	r3, r2
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	440b      	add	r3, r1
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10a      	bne.n	8005346 <xTaskPriorityDisinherit+0xae>
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005334:	2201      	movs	r2, #1
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	43da      	mvns	r2, r3
 800533c:	4b18      	ldr	r3, [pc, #96]	; (80053a0 <xTaskPriorityDisinherit+0x108>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4013      	ands	r3, r2
 8005342:	4a17      	ldr	r2, [pc, #92]	; (80053a0 <xTaskPriorityDisinherit+0x108>)
 8005344:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005352:	f1c3 0207 	rsb	r2, r3, #7
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535e:	2201      	movs	r2, #1
 8005360:	409a      	lsls	r2, r3
 8005362:	4b0f      	ldr	r3, [pc, #60]	; (80053a0 <xTaskPriorityDisinherit+0x108>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4313      	orrs	r3, r2
 8005368:	4a0d      	ldr	r2, [pc, #52]	; (80053a0 <xTaskPriorityDisinherit+0x108>)
 800536a:	6013      	str	r3, [r2, #0]
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005370:	4613      	mov	r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	4a08      	ldr	r2, [pc, #32]	; (800539c <xTaskPriorityDisinherit+0x104>)
 800537a:	441a      	add	r2, r3
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	3304      	adds	r3, #4
 8005380:	4619      	mov	r1, r3
 8005382:	4610      	mov	r0, r2
 8005384:	f7fe fd2d 	bl	8003de2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005388:	2301      	movs	r3, #1
 800538a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800538c:	697b      	ldr	r3, [r7, #20]
	}
 800538e:	4618      	mov	r0, r3
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	200008a8 	.word	0x200008a8
 800539c:	200008ac 	.word	0x200008ac
 80053a0:	200009b0 	.word	0x200009b0

080053a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80053ae:	4b29      	ldr	r3, [pc, #164]	; (8005454 <prvAddCurrentTaskToDelayedList+0xb0>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053b4:	4b28      	ldr	r3, [pc, #160]	; (8005458 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	3304      	adds	r3, #4
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fe fd6e 	bl	8003e9c <uxListRemove>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10b      	bne.n	80053de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80053c6:	4b24      	ldr	r3, [pc, #144]	; (8005458 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053cc:	2201      	movs	r2, #1
 80053ce:	fa02 f303 	lsl.w	r3, r2, r3
 80053d2:	43da      	mvns	r2, r3
 80053d4:	4b21      	ldr	r3, [pc, #132]	; (800545c <prvAddCurrentTaskToDelayedList+0xb8>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4013      	ands	r3, r2
 80053da:	4a20      	ldr	r2, [pc, #128]	; (800545c <prvAddCurrentTaskToDelayedList+0xb8>)
 80053dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e4:	d10a      	bne.n	80053fc <prvAddCurrentTaskToDelayedList+0x58>
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d007      	beq.n	80053fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053ec:	4b1a      	ldr	r3, [pc, #104]	; (8005458 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	3304      	adds	r3, #4
 80053f2:	4619      	mov	r1, r3
 80053f4:	481a      	ldr	r0, [pc, #104]	; (8005460 <prvAddCurrentTaskToDelayedList+0xbc>)
 80053f6:	f7fe fcf4 	bl	8003de2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80053fa:	e026      	b.n	800544a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4413      	add	r3, r2
 8005402:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005404:	4b14      	ldr	r3, [pc, #80]	; (8005458 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	429a      	cmp	r2, r3
 8005412:	d209      	bcs.n	8005428 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005414:	4b13      	ldr	r3, [pc, #76]	; (8005464 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	4b0f      	ldr	r3, [pc, #60]	; (8005458 <prvAddCurrentTaskToDelayedList+0xb4>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3304      	adds	r3, #4
 800541e:	4619      	mov	r1, r3
 8005420:	4610      	mov	r0, r2
 8005422:	f7fe fd02 	bl	8003e2a <vListInsert>
}
 8005426:	e010      	b.n	800544a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005428:	4b0f      	ldr	r3, [pc, #60]	; (8005468 <prvAddCurrentTaskToDelayedList+0xc4>)
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	4b0a      	ldr	r3, [pc, #40]	; (8005458 <prvAddCurrentTaskToDelayedList+0xb4>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3304      	adds	r3, #4
 8005432:	4619      	mov	r1, r3
 8005434:	4610      	mov	r0, r2
 8005436:	f7fe fcf8 	bl	8003e2a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800543a:	4b0c      	ldr	r3, [pc, #48]	; (800546c <prvAddCurrentTaskToDelayedList+0xc8>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	429a      	cmp	r2, r3
 8005442:	d202      	bcs.n	800544a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005444:	4a09      	ldr	r2, [pc, #36]	; (800546c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	6013      	str	r3, [r2, #0]
}
 800544a:	bf00      	nop
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	200009ac 	.word	0x200009ac
 8005458:	200008a8 	.word	0x200008a8
 800545c:	200009b0 	.word	0x200009b0
 8005460:	20000994 	.word	0x20000994
 8005464:	20000964 	.word	0x20000964
 8005468:	20000960 	.word	0x20000960
 800546c:	200009c8 	.word	0x200009c8

08005470 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	3b04      	subs	r3, #4
 8005480:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005488:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	3b04      	subs	r3, #4
 800548e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	f023 0201 	bic.w	r2, r3, #1
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3b04      	subs	r3, #4
 800549e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80054a0:	4a0c      	ldr	r2, [pc, #48]	; (80054d4 <pxPortInitialiseStack+0x64>)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	3b14      	subs	r3, #20
 80054aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	3b04      	subs	r3, #4
 80054b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f06f 0202 	mvn.w	r2, #2
 80054be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	3b20      	subs	r3, #32
 80054c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80054c6:	68fb      	ldr	r3, [r7, #12]
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3714      	adds	r7, #20
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr
 80054d4:	080054d9 	.word	0x080054d9

080054d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80054de:	2300      	movs	r3, #0
 80054e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80054e2:	4b12      	ldr	r3, [pc, #72]	; (800552c <prvTaskExitError+0x54>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ea:	d00a      	beq.n	8005502 <prvTaskExitError+0x2a>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	60fb      	str	r3, [r7, #12]
}
 80054fe:	bf00      	nop
 8005500:	e7fe      	b.n	8005500 <prvTaskExitError+0x28>
	__asm volatile
 8005502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005506:	f383 8811 	msr	BASEPRI, r3
 800550a:	f3bf 8f6f 	isb	sy
 800550e:	f3bf 8f4f 	dsb	sy
 8005512:	60bb      	str	r3, [r7, #8]
}
 8005514:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005516:	bf00      	nop
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0fc      	beq.n	8005518 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800551e:	bf00      	nop
 8005520:	bf00      	nop
 8005522:	3714      	adds	r7, #20
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	20000044 	.word	0x20000044

08005530 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005530:	4b07      	ldr	r3, [pc, #28]	; (8005550 <pxCurrentTCBConst2>)
 8005532:	6819      	ldr	r1, [r3, #0]
 8005534:	6808      	ldr	r0, [r1, #0]
 8005536:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800553a:	f380 8809 	msr	PSP, r0
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f04f 0000 	mov.w	r0, #0
 8005546:	f380 8811 	msr	BASEPRI, r0
 800554a:	4770      	bx	lr
 800554c:	f3af 8000 	nop.w

08005550 <pxCurrentTCBConst2>:
 8005550:	200008a8 	.word	0x200008a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005554:	bf00      	nop
 8005556:	bf00      	nop

08005558 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005558:	4808      	ldr	r0, [pc, #32]	; (800557c <prvPortStartFirstTask+0x24>)
 800555a:	6800      	ldr	r0, [r0, #0]
 800555c:	6800      	ldr	r0, [r0, #0]
 800555e:	f380 8808 	msr	MSP, r0
 8005562:	f04f 0000 	mov.w	r0, #0
 8005566:	f380 8814 	msr	CONTROL, r0
 800556a:	b662      	cpsie	i
 800556c:	b661      	cpsie	f
 800556e:	f3bf 8f4f 	dsb	sy
 8005572:	f3bf 8f6f 	isb	sy
 8005576:	df00      	svc	0
 8005578:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800557a:	bf00      	nop
 800557c:	e000ed08 	.word	0xe000ed08

08005580 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005586:	4b46      	ldr	r3, [pc, #280]	; (80056a0 <xPortStartScheduler+0x120>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a46      	ldr	r2, [pc, #280]	; (80056a4 <xPortStartScheduler+0x124>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d10a      	bne.n	80055a6 <xPortStartScheduler+0x26>
	__asm volatile
 8005590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005594:	f383 8811 	msr	BASEPRI, r3
 8005598:	f3bf 8f6f 	isb	sy
 800559c:	f3bf 8f4f 	dsb	sy
 80055a0:	613b      	str	r3, [r7, #16]
}
 80055a2:	bf00      	nop
 80055a4:	e7fe      	b.n	80055a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80055a6:	4b3e      	ldr	r3, [pc, #248]	; (80056a0 <xPortStartScheduler+0x120>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a3f      	ldr	r2, [pc, #252]	; (80056a8 <xPortStartScheduler+0x128>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d10a      	bne.n	80055c6 <xPortStartScheduler+0x46>
	__asm volatile
 80055b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	60fb      	str	r3, [r7, #12]
}
 80055c2:	bf00      	nop
 80055c4:	e7fe      	b.n	80055c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80055c6:	4b39      	ldr	r3, [pc, #228]	; (80056ac <xPortStartScheduler+0x12c>)
 80055c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	22ff      	movs	r2, #255	; 0xff
 80055d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80055e0:	78fb      	ldrb	r3, [r7, #3]
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055e8:	b2da      	uxtb	r2, r3
 80055ea:	4b31      	ldr	r3, [pc, #196]	; (80056b0 <xPortStartScheduler+0x130>)
 80055ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80055ee:	4b31      	ldr	r3, [pc, #196]	; (80056b4 <xPortStartScheduler+0x134>)
 80055f0:	2207      	movs	r2, #7
 80055f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055f4:	e009      	b.n	800560a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80055f6:	4b2f      	ldr	r3, [pc, #188]	; (80056b4 <xPortStartScheduler+0x134>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	3b01      	subs	r3, #1
 80055fc:	4a2d      	ldr	r2, [pc, #180]	; (80056b4 <xPortStartScheduler+0x134>)
 80055fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005600:	78fb      	ldrb	r3, [r7, #3]
 8005602:	b2db      	uxtb	r3, r3
 8005604:	005b      	lsls	r3, r3, #1
 8005606:	b2db      	uxtb	r3, r3
 8005608:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800560a:	78fb      	ldrb	r3, [r7, #3]
 800560c:	b2db      	uxtb	r3, r3
 800560e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005612:	2b80      	cmp	r3, #128	; 0x80
 8005614:	d0ef      	beq.n	80055f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005616:	4b27      	ldr	r3, [pc, #156]	; (80056b4 <xPortStartScheduler+0x134>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f1c3 0307 	rsb	r3, r3, #7
 800561e:	2b04      	cmp	r3, #4
 8005620:	d00a      	beq.n	8005638 <xPortStartScheduler+0xb8>
	__asm volatile
 8005622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005626:	f383 8811 	msr	BASEPRI, r3
 800562a:	f3bf 8f6f 	isb	sy
 800562e:	f3bf 8f4f 	dsb	sy
 8005632:	60bb      	str	r3, [r7, #8]
}
 8005634:	bf00      	nop
 8005636:	e7fe      	b.n	8005636 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005638:	4b1e      	ldr	r3, [pc, #120]	; (80056b4 <xPortStartScheduler+0x134>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	021b      	lsls	r3, r3, #8
 800563e:	4a1d      	ldr	r2, [pc, #116]	; (80056b4 <xPortStartScheduler+0x134>)
 8005640:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005642:	4b1c      	ldr	r3, [pc, #112]	; (80056b4 <xPortStartScheduler+0x134>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800564a:	4a1a      	ldr	r2, [pc, #104]	; (80056b4 <xPortStartScheduler+0x134>)
 800564c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	b2da      	uxtb	r2, r3
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005656:	4b18      	ldr	r3, [pc, #96]	; (80056b8 <xPortStartScheduler+0x138>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a17      	ldr	r2, [pc, #92]	; (80056b8 <xPortStartScheduler+0x138>)
 800565c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005660:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005662:	4b15      	ldr	r3, [pc, #84]	; (80056b8 <xPortStartScheduler+0x138>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a14      	ldr	r2, [pc, #80]	; (80056b8 <xPortStartScheduler+0x138>)
 8005668:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800566c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800566e:	f000 f8dd 	bl	800582c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005672:	4b12      	ldr	r3, [pc, #72]	; (80056bc <xPortStartScheduler+0x13c>)
 8005674:	2200      	movs	r2, #0
 8005676:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005678:	f000 f8fc 	bl	8005874 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800567c:	4b10      	ldr	r3, [pc, #64]	; (80056c0 <xPortStartScheduler+0x140>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a0f      	ldr	r2, [pc, #60]	; (80056c0 <xPortStartScheduler+0x140>)
 8005682:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005686:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005688:	f7ff ff66 	bl	8005558 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800568c:	f7ff fbbe 	bl	8004e0c <vTaskSwitchContext>
	prvTaskExitError();
 8005690:	f7ff ff22 	bl	80054d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3718      	adds	r7, #24
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	e000ed00 	.word	0xe000ed00
 80056a4:	410fc271 	.word	0x410fc271
 80056a8:	410fc270 	.word	0x410fc270
 80056ac:	e000e400 	.word	0xe000e400
 80056b0:	200009d4 	.word	0x200009d4
 80056b4:	200009d8 	.word	0x200009d8
 80056b8:	e000ed20 	.word	0xe000ed20
 80056bc:	20000044 	.word	0x20000044
 80056c0:	e000ef34 	.word	0xe000ef34

080056c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
	__asm volatile
 80056ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ce:	f383 8811 	msr	BASEPRI, r3
 80056d2:	f3bf 8f6f 	isb	sy
 80056d6:	f3bf 8f4f 	dsb	sy
 80056da:	607b      	str	r3, [r7, #4]
}
 80056dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80056de:	4b0f      	ldr	r3, [pc, #60]	; (800571c <vPortEnterCritical+0x58>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	3301      	adds	r3, #1
 80056e4:	4a0d      	ldr	r2, [pc, #52]	; (800571c <vPortEnterCritical+0x58>)
 80056e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80056e8:	4b0c      	ldr	r3, [pc, #48]	; (800571c <vPortEnterCritical+0x58>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d10f      	bne.n	8005710 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80056f0:	4b0b      	ldr	r3, [pc, #44]	; (8005720 <vPortEnterCritical+0x5c>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <vPortEnterCritical+0x4c>
	__asm volatile
 80056fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fe:	f383 8811 	msr	BASEPRI, r3
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	f3bf 8f4f 	dsb	sy
 800570a:	603b      	str	r3, [r7, #0]
}
 800570c:	bf00      	nop
 800570e:	e7fe      	b.n	800570e <vPortEnterCritical+0x4a>
	}
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	20000044 	.word	0x20000044
 8005720:	e000ed04 	.word	0xe000ed04

08005724 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800572a:	4b12      	ldr	r3, [pc, #72]	; (8005774 <vPortExitCritical+0x50>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10a      	bne.n	8005748 <vPortExitCritical+0x24>
	__asm volatile
 8005732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	607b      	str	r3, [r7, #4]
}
 8005744:	bf00      	nop
 8005746:	e7fe      	b.n	8005746 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005748:	4b0a      	ldr	r3, [pc, #40]	; (8005774 <vPortExitCritical+0x50>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3b01      	subs	r3, #1
 800574e:	4a09      	ldr	r2, [pc, #36]	; (8005774 <vPortExitCritical+0x50>)
 8005750:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005752:	4b08      	ldr	r3, [pc, #32]	; (8005774 <vPortExitCritical+0x50>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d105      	bne.n	8005766 <vPortExitCritical+0x42>
 800575a:	2300      	movs	r3, #0
 800575c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005764:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005766:	bf00      	nop
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	20000044 	.word	0x20000044
	...

08005780 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005780:	f3ef 8009 	mrs	r0, PSP
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	4b15      	ldr	r3, [pc, #84]	; (80057e0 <pxCurrentTCBConst>)
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	f01e 0f10 	tst.w	lr, #16
 8005790:	bf08      	it	eq
 8005792:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005796:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579a:	6010      	str	r0, [r2, #0]
 800579c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80057a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80057a4:	f380 8811 	msr	BASEPRI, r0
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	f3bf 8f6f 	isb	sy
 80057b0:	f7ff fb2c 	bl	8004e0c <vTaskSwitchContext>
 80057b4:	f04f 0000 	mov.w	r0, #0
 80057b8:	f380 8811 	msr	BASEPRI, r0
 80057bc:	bc09      	pop	{r0, r3}
 80057be:	6819      	ldr	r1, [r3, #0]
 80057c0:	6808      	ldr	r0, [r1, #0]
 80057c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057c6:	f01e 0f10 	tst.w	lr, #16
 80057ca:	bf08      	it	eq
 80057cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80057d0:	f380 8809 	msr	PSP, r0
 80057d4:	f3bf 8f6f 	isb	sy
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	f3af 8000 	nop.w

080057e0 <pxCurrentTCBConst>:
 80057e0:	200008a8 	.word	0x200008a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80057e4:	bf00      	nop
 80057e6:	bf00      	nop

080057e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
	__asm volatile
 80057ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f2:	f383 8811 	msr	BASEPRI, r3
 80057f6:	f3bf 8f6f 	isb	sy
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	607b      	str	r3, [r7, #4]
}
 8005800:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005802:	f7ff fa4b 	bl	8004c9c <xTaskIncrementTick>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d003      	beq.n	8005814 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800580c:	4b06      	ldr	r3, [pc, #24]	; (8005828 <SysTick_Handler+0x40>)
 800580e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	2300      	movs	r3, #0
 8005816:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	f383 8811 	msr	BASEPRI, r3
}
 800581e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005820:	bf00      	nop
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	e000ed04 	.word	0xe000ed04

0800582c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800582c:	b480      	push	{r7}
 800582e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005830:	4b0b      	ldr	r3, [pc, #44]	; (8005860 <vPortSetupTimerInterrupt+0x34>)
 8005832:	2200      	movs	r2, #0
 8005834:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005836:	4b0b      	ldr	r3, [pc, #44]	; (8005864 <vPortSetupTimerInterrupt+0x38>)
 8005838:	2200      	movs	r2, #0
 800583a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800583c:	4b0a      	ldr	r3, [pc, #40]	; (8005868 <vPortSetupTimerInterrupt+0x3c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a0a      	ldr	r2, [pc, #40]	; (800586c <vPortSetupTimerInterrupt+0x40>)
 8005842:	fba2 2303 	umull	r2, r3, r2, r3
 8005846:	099b      	lsrs	r3, r3, #6
 8005848:	4a09      	ldr	r2, [pc, #36]	; (8005870 <vPortSetupTimerInterrupt+0x44>)
 800584a:	3b01      	subs	r3, #1
 800584c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800584e:	4b04      	ldr	r3, [pc, #16]	; (8005860 <vPortSetupTimerInterrupt+0x34>)
 8005850:	2207      	movs	r2, #7
 8005852:	601a      	str	r2, [r3, #0]
}
 8005854:	bf00      	nop
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	e000e010 	.word	0xe000e010
 8005864:	e000e018 	.word	0xe000e018
 8005868:	20000038 	.word	0x20000038
 800586c:	10624dd3 	.word	0x10624dd3
 8005870:	e000e014 	.word	0xe000e014

08005874 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005874:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005884 <vPortEnableVFP+0x10>
 8005878:	6801      	ldr	r1, [r0, #0]
 800587a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800587e:	6001      	str	r1, [r0, #0]
 8005880:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005882:	bf00      	nop
 8005884:	e000ed88 	.word	0xe000ed88

08005888 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	; 0x28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005890:	2300      	movs	r3, #0
 8005892:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005894:	f7ff f924 	bl	8004ae0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005898:	4b5b      	ldr	r3, [pc, #364]	; (8005a08 <pvPortMalloc+0x180>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d101      	bne.n	80058a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80058a0:	f000 f920 	bl	8005ae4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80058a4:	4b59      	ldr	r3, [pc, #356]	; (8005a0c <pvPortMalloc+0x184>)
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4013      	ands	r3, r2
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	f040 8093 	bne.w	80059d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d01d      	beq.n	80058f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80058b8:	2208      	movs	r2, #8
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4413      	add	r3, r2
 80058be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f003 0307 	and.w	r3, r3, #7
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d014      	beq.n	80058f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f023 0307 	bic.w	r3, r3, #7
 80058d0:	3308      	adds	r3, #8
 80058d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f003 0307 	and.w	r3, r3, #7
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00a      	beq.n	80058f4 <pvPortMalloc+0x6c>
	__asm volatile
 80058de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e2:	f383 8811 	msr	BASEPRI, r3
 80058e6:	f3bf 8f6f 	isb	sy
 80058ea:	f3bf 8f4f 	dsb	sy
 80058ee:	617b      	str	r3, [r7, #20]
}
 80058f0:	bf00      	nop
 80058f2:	e7fe      	b.n	80058f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d06e      	beq.n	80059d8 <pvPortMalloc+0x150>
 80058fa:	4b45      	ldr	r3, [pc, #276]	; (8005a10 <pvPortMalloc+0x188>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	429a      	cmp	r2, r3
 8005902:	d869      	bhi.n	80059d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005904:	4b43      	ldr	r3, [pc, #268]	; (8005a14 <pvPortMalloc+0x18c>)
 8005906:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005908:	4b42      	ldr	r3, [pc, #264]	; (8005a14 <pvPortMalloc+0x18c>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800590e:	e004      	b.n	800591a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800591a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	429a      	cmp	r2, r3
 8005922:	d903      	bls.n	800592c <pvPortMalloc+0xa4>
 8005924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1f1      	bne.n	8005910 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800592c:	4b36      	ldr	r3, [pc, #216]	; (8005a08 <pvPortMalloc+0x180>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005932:	429a      	cmp	r2, r3
 8005934:	d050      	beq.n	80059d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005936:	6a3b      	ldr	r3, [r7, #32]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2208      	movs	r2, #8
 800593c:	4413      	add	r3, r2
 800593e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	6a3b      	ldr	r3, [r7, #32]
 8005946:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594a:	685a      	ldr	r2, [r3, #4]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	1ad2      	subs	r2, r2, r3
 8005950:	2308      	movs	r3, #8
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	429a      	cmp	r2, r3
 8005956:	d91f      	bls.n	8005998 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4413      	add	r3, r2
 800595e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	f003 0307 	and.w	r3, r3, #7
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <pvPortMalloc+0xf8>
	__asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596e:	f383 8811 	msr	BASEPRI, r3
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	f3bf 8f4f 	dsb	sy
 800597a:	613b      	str	r3, [r7, #16]
}
 800597c:	bf00      	nop
 800597e:	e7fe      	b.n	800597e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005982:	685a      	ldr	r2, [r3, #4]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	1ad2      	subs	r2, r2, r3
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800598c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005992:	69b8      	ldr	r0, [r7, #24]
 8005994:	f000 f908 	bl	8005ba8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005998:	4b1d      	ldr	r3, [pc, #116]	; (8005a10 <pvPortMalloc+0x188>)
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	4a1b      	ldr	r2, [pc, #108]	; (8005a10 <pvPortMalloc+0x188>)
 80059a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80059a6:	4b1a      	ldr	r3, [pc, #104]	; (8005a10 <pvPortMalloc+0x188>)
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	4b1b      	ldr	r3, [pc, #108]	; (8005a18 <pvPortMalloc+0x190>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d203      	bcs.n	80059ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80059b2:	4b17      	ldr	r3, [pc, #92]	; (8005a10 <pvPortMalloc+0x188>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a18      	ldr	r2, [pc, #96]	; (8005a18 <pvPortMalloc+0x190>)
 80059b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80059ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	4b13      	ldr	r3, [pc, #76]	; (8005a0c <pvPortMalloc+0x184>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	431a      	orrs	r2, r3
 80059c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80059c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ca:	2200      	movs	r2, #0
 80059cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80059ce:	4b13      	ldr	r3, [pc, #76]	; (8005a1c <pvPortMalloc+0x194>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	3301      	adds	r3, #1
 80059d4:	4a11      	ldr	r2, [pc, #68]	; (8005a1c <pvPortMalloc+0x194>)
 80059d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80059d8:	f7ff f890 	bl	8004afc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	f003 0307 	and.w	r3, r3, #7
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00a      	beq.n	80059fc <pvPortMalloc+0x174>
	__asm volatile
 80059e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	60fb      	str	r3, [r7, #12]
}
 80059f8:	bf00      	nop
 80059fa:	e7fe      	b.n	80059fa <pvPortMalloc+0x172>
	return pvReturn;
 80059fc:	69fb      	ldr	r3, [r7, #28]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3728      	adds	r7, #40	; 0x28
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	200045e4 	.word	0x200045e4
 8005a0c:	200045f8 	.word	0x200045f8
 8005a10:	200045e8 	.word	0x200045e8
 8005a14:	200045dc 	.word	0x200045dc
 8005a18:	200045ec 	.word	0x200045ec
 8005a1c:	200045f0 	.word	0x200045f0

08005a20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d04d      	beq.n	8005ace <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005a32:	2308      	movs	r3, #8
 8005a34:	425b      	negs	r3, r3
 8005a36:	697a      	ldr	r2, [r7, #20]
 8005a38:	4413      	add	r3, r2
 8005a3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	4b24      	ldr	r3, [pc, #144]	; (8005ad8 <vPortFree+0xb8>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10a      	bne.n	8005a64 <vPortFree+0x44>
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	60fb      	str	r3, [r7, #12]
}
 8005a60:	bf00      	nop
 8005a62:	e7fe      	b.n	8005a62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d00a      	beq.n	8005a82 <vPortFree+0x62>
	__asm volatile
 8005a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	60bb      	str	r3, [r7, #8]
}
 8005a7e:	bf00      	nop
 8005a80:	e7fe      	b.n	8005a80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	685a      	ldr	r2, [r3, #4]
 8005a86:	4b14      	ldr	r3, [pc, #80]	; (8005ad8 <vPortFree+0xb8>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01e      	beq.n	8005ace <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d11a      	bne.n	8005ace <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	4b0e      	ldr	r3, [pc, #56]	; (8005ad8 <vPortFree+0xb8>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	401a      	ands	r2, r3
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005aa8:	f7ff f81a 	bl	8004ae0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	4b0a      	ldr	r3, [pc, #40]	; (8005adc <vPortFree+0xbc>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4413      	add	r3, r2
 8005ab6:	4a09      	ldr	r2, [pc, #36]	; (8005adc <vPortFree+0xbc>)
 8005ab8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005aba:	6938      	ldr	r0, [r7, #16]
 8005abc:	f000 f874 	bl	8005ba8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ac0:	4b07      	ldr	r3, [pc, #28]	; (8005ae0 <vPortFree+0xc0>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	4a06      	ldr	r2, [pc, #24]	; (8005ae0 <vPortFree+0xc0>)
 8005ac8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005aca:	f7ff f817 	bl	8004afc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005ace:	bf00      	nop
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	200045f8 	.word	0x200045f8
 8005adc:	200045e8 	.word	0x200045e8
 8005ae0:	200045f4 	.word	0x200045f4

08005ae4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005aea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005aee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005af0:	4b27      	ldr	r3, [pc, #156]	; (8005b90 <prvHeapInit+0xac>)
 8005af2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00c      	beq.n	8005b18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3307      	adds	r3, #7
 8005b02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0307 	bic.w	r3, r3, #7
 8005b0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	4a1f      	ldr	r2, [pc, #124]	; (8005b90 <prvHeapInit+0xac>)
 8005b14:	4413      	add	r3, r2
 8005b16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005b1c:	4a1d      	ldr	r2, [pc, #116]	; (8005b94 <prvHeapInit+0xb0>)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005b22:	4b1c      	ldr	r3, [pc, #112]	; (8005b94 <prvHeapInit+0xb0>)
 8005b24:	2200      	movs	r2, #0
 8005b26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005b30:	2208      	movs	r2, #8
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0307 	bic.w	r3, r3, #7
 8005b3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	4a15      	ldr	r2, [pc, #84]	; (8005b98 <prvHeapInit+0xb4>)
 8005b44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005b46:	4b14      	ldr	r3, [pc, #80]	; (8005b98 <prvHeapInit+0xb4>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005b4e:	4b12      	ldr	r3, [pc, #72]	; (8005b98 <prvHeapInit+0xb4>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	1ad2      	subs	r2, r2, r3
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005b64:	4b0c      	ldr	r3, [pc, #48]	; (8005b98 <prvHeapInit+0xb4>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	4a0a      	ldr	r2, [pc, #40]	; (8005b9c <prvHeapInit+0xb8>)
 8005b72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	4a09      	ldr	r2, [pc, #36]	; (8005ba0 <prvHeapInit+0xbc>)
 8005b7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b7c:	4b09      	ldr	r3, [pc, #36]	; (8005ba4 <prvHeapInit+0xc0>)
 8005b7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005b82:	601a      	str	r2, [r3, #0]
}
 8005b84:	bf00      	nop
 8005b86:	3714      	adds	r7, #20
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	200009dc 	.word	0x200009dc
 8005b94:	200045dc 	.word	0x200045dc
 8005b98:	200045e4 	.word	0x200045e4
 8005b9c:	200045ec 	.word	0x200045ec
 8005ba0:	200045e8 	.word	0x200045e8
 8005ba4:	200045f8 	.word	0x200045f8

08005ba8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005bb0:	4b28      	ldr	r3, [pc, #160]	; (8005c54 <prvInsertBlockIntoFreeList+0xac>)
 8005bb2:	60fb      	str	r3, [r7, #12]
 8005bb4:	e002      	b.n	8005bbc <prvInsertBlockIntoFreeList+0x14>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	60fb      	str	r3, [r7, #12]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d8f7      	bhi.n	8005bb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d108      	bne.n	8005bea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	685a      	ldr	r2, [r3, #4]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	441a      	add	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	68ba      	ldr	r2, [r7, #8]
 8005bf4:	441a      	add	r2, r3
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d118      	bne.n	8005c30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	4b15      	ldr	r3, [pc, #84]	; (8005c58 <prvInsertBlockIntoFreeList+0xb0>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d00d      	beq.n	8005c26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685a      	ldr	r2, [r3, #4]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	441a      	add	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	e008      	b.n	8005c38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005c26:	4b0c      	ldr	r3, [pc, #48]	; (8005c58 <prvInsertBlockIntoFreeList+0xb0>)
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	e003      	b.n	8005c38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d002      	beq.n	8005c46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c46:	bf00      	nop
 8005c48:	3714      	adds	r7, #20
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	200045dc 	.word	0x200045dc
 8005c58:	200045e4 	.word	0x200045e4

08005c5c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
    /* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8005c64:	1d39      	adds	r1, r7, #4
 8005c66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	4803      	ldr	r0, [pc, #12]	; (8005c7c <__io_putchar+0x20>)
 8005c6e:	f7fd f9ba 	bl	8002fe6 <HAL_UART_Transmit>

	return ch;
 8005c72:	687b      	ldr	r3, [r7, #4]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3708      	adds	r7, #8
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	200002fc 	.word	0x200002fc

08005c80 <vPrintString>:

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	taskENTER_CRITICAL();
 8005c88:	f7ff fd1c 	bl	80056c4 <vPortEnterCritical>
	{
		printf( "%s", pcString );
 8005c8c:	6879      	ldr	r1, [r7, #4]
 8005c8e:	4807      	ldr	r0, [pc, #28]	; (8005cac <vPrintString+0x2c>)
 8005c90:	f000 fb16 	bl	80062c0 <iprintf>
		fflush( stdout );
 8005c94:	4b06      	ldr	r3, [pc, #24]	; (8005cb0 <vPrintString+0x30>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f000 f8ea 	bl	8005e74 <fflush>
	}
	taskEXIT_CRITICAL();
 8005ca0:	f7ff fd40 	bl	8005724 <vPortExitCritical>
}
 8005ca4:	bf00      	nop
 8005ca6:	3708      	adds	r7, #8
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	08006e84 	.word	0x08006e84
 8005cb0:	20000048 	.word	0x20000048

08005cb4 <vPrintTwoStrings>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vPrintTwoStrings( const char *pcString1, const char *pcString2 )
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	vTaskSuspendAll();
 8005cbe:	f7fe ff0f 	bl	8004ae0 <vTaskSuspendAll>
	{
		printf( "At time %lu: %s %s\r\n", xTaskGetTickCount(), pcString1, pcString2 );
 8005cc2:	f7fe ffb7 	bl	8004c34 <xTaskGetTickCount>
 8005cc6:	4601      	mov	r1, r0
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	4804      	ldr	r0, [pc, #16]	; (8005ce0 <vPrintTwoStrings+0x2c>)
 8005cce:	f000 faf7 	bl	80062c0 <iprintf>
	}
	xTaskResumeAll();
 8005cd2:	f7fe ff13 	bl	8004afc <xTaskResumeAll>
}
 8005cd6:	bf00      	nop
 8005cd8:	3708      	adds	r7, #8
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	08006e94 	.word	0x08006e94

08005ce4 <__errno>:
 8005ce4:	4b01      	ldr	r3, [pc, #4]	; (8005cec <__errno+0x8>)
 8005ce6:	6818      	ldr	r0, [r3, #0]
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	20000048 	.word	0x20000048

08005cf0 <__sflush_r>:
 8005cf0:	898a      	ldrh	r2, [r1, #12]
 8005cf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf6:	4605      	mov	r5, r0
 8005cf8:	0710      	lsls	r0, r2, #28
 8005cfa:	460c      	mov	r4, r1
 8005cfc:	d458      	bmi.n	8005db0 <__sflush_r+0xc0>
 8005cfe:	684b      	ldr	r3, [r1, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	dc05      	bgt.n	8005d10 <__sflush_r+0x20>
 8005d04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	dc02      	bgt.n	8005d10 <__sflush_r+0x20>
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d12:	2e00      	cmp	r6, #0
 8005d14:	d0f9      	beq.n	8005d0a <__sflush_r+0x1a>
 8005d16:	2300      	movs	r3, #0
 8005d18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d1c:	682f      	ldr	r7, [r5, #0]
 8005d1e:	602b      	str	r3, [r5, #0]
 8005d20:	d032      	beq.n	8005d88 <__sflush_r+0x98>
 8005d22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d24:	89a3      	ldrh	r3, [r4, #12]
 8005d26:	075a      	lsls	r2, r3, #29
 8005d28:	d505      	bpl.n	8005d36 <__sflush_r+0x46>
 8005d2a:	6863      	ldr	r3, [r4, #4]
 8005d2c:	1ac0      	subs	r0, r0, r3
 8005d2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d30:	b10b      	cbz	r3, 8005d36 <__sflush_r+0x46>
 8005d32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d34:	1ac0      	subs	r0, r0, r3
 8005d36:	2300      	movs	r3, #0
 8005d38:	4602      	mov	r2, r0
 8005d3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d3c:	6a21      	ldr	r1, [r4, #32]
 8005d3e:	4628      	mov	r0, r5
 8005d40:	47b0      	blx	r6
 8005d42:	1c43      	adds	r3, r0, #1
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	d106      	bne.n	8005d56 <__sflush_r+0x66>
 8005d48:	6829      	ldr	r1, [r5, #0]
 8005d4a:	291d      	cmp	r1, #29
 8005d4c:	d82c      	bhi.n	8005da8 <__sflush_r+0xb8>
 8005d4e:	4a2a      	ldr	r2, [pc, #168]	; (8005df8 <__sflush_r+0x108>)
 8005d50:	40ca      	lsrs	r2, r1
 8005d52:	07d6      	lsls	r6, r2, #31
 8005d54:	d528      	bpl.n	8005da8 <__sflush_r+0xb8>
 8005d56:	2200      	movs	r2, #0
 8005d58:	6062      	str	r2, [r4, #4]
 8005d5a:	04d9      	lsls	r1, r3, #19
 8005d5c:	6922      	ldr	r2, [r4, #16]
 8005d5e:	6022      	str	r2, [r4, #0]
 8005d60:	d504      	bpl.n	8005d6c <__sflush_r+0x7c>
 8005d62:	1c42      	adds	r2, r0, #1
 8005d64:	d101      	bne.n	8005d6a <__sflush_r+0x7a>
 8005d66:	682b      	ldr	r3, [r5, #0]
 8005d68:	b903      	cbnz	r3, 8005d6c <__sflush_r+0x7c>
 8005d6a:	6560      	str	r0, [r4, #84]	; 0x54
 8005d6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d6e:	602f      	str	r7, [r5, #0]
 8005d70:	2900      	cmp	r1, #0
 8005d72:	d0ca      	beq.n	8005d0a <__sflush_r+0x1a>
 8005d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d78:	4299      	cmp	r1, r3
 8005d7a:	d002      	beq.n	8005d82 <__sflush_r+0x92>
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	f000 f9bf 	bl	8006100 <_free_r>
 8005d82:	2000      	movs	r0, #0
 8005d84:	6360      	str	r0, [r4, #52]	; 0x34
 8005d86:	e7c1      	b.n	8005d0c <__sflush_r+0x1c>
 8005d88:	6a21      	ldr	r1, [r4, #32]
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	4628      	mov	r0, r5
 8005d8e:	47b0      	blx	r6
 8005d90:	1c41      	adds	r1, r0, #1
 8005d92:	d1c7      	bne.n	8005d24 <__sflush_r+0x34>
 8005d94:	682b      	ldr	r3, [r5, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d0c4      	beq.n	8005d24 <__sflush_r+0x34>
 8005d9a:	2b1d      	cmp	r3, #29
 8005d9c:	d001      	beq.n	8005da2 <__sflush_r+0xb2>
 8005d9e:	2b16      	cmp	r3, #22
 8005da0:	d101      	bne.n	8005da6 <__sflush_r+0xb6>
 8005da2:	602f      	str	r7, [r5, #0]
 8005da4:	e7b1      	b.n	8005d0a <__sflush_r+0x1a>
 8005da6:	89a3      	ldrh	r3, [r4, #12]
 8005da8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dac:	81a3      	strh	r3, [r4, #12]
 8005dae:	e7ad      	b.n	8005d0c <__sflush_r+0x1c>
 8005db0:	690f      	ldr	r7, [r1, #16]
 8005db2:	2f00      	cmp	r7, #0
 8005db4:	d0a9      	beq.n	8005d0a <__sflush_r+0x1a>
 8005db6:	0793      	lsls	r3, r2, #30
 8005db8:	680e      	ldr	r6, [r1, #0]
 8005dba:	bf08      	it	eq
 8005dbc:	694b      	ldreq	r3, [r1, #20]
 8005dbe:	600f      	str	r7, [r1, #0]
 8005dc0:	bf18      	it	ne
 8005dc2:	2300      	movne	r3, #0
 8005dc4:	eba6 0807 	sub.w	r8, r6, r7
 8005dc8:	608b      	str	r3, [r1, #8]
 8005dca:	f1b8 0f00 	cmp.w	r8, #0
 8005dce:	dd9c      	ble.n	8005d0a <__sflush_r+0x1a>
 8005dd0:	6a21      	ldr	r1, [r4, #32]
 8005dd2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005dd4:	4643      	mov	r3, r8
 8005dd6:	463a      	mov	r2, r7
 8005dd8:	4628      	mov	r0, r5
 8005dda:	47b0      	blx	r6
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	dc06      	bgt.n	8005dee <__sflush_r+0xfe>
 8005de0:	89a3      	ldrh	r3, [r4, #12]
 8005de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005de6:	81a3      	strh	r3, [r4, #12]
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dec:	e78e      	b.n	8005d0c <__sflush_r+0x1c>
 8005dee:	4407      	add	r7, r0
 8005df0:	eba8 0800 	sub.w	r8, r8, r0
 8005df4:	e7e9      	b.n	8005dca <__sflush_r+0xda>
 8005df6:	bf00      	nop
 8005df8:	20400001 	.word	0x20400001

08005dfc <_fflush_r>:
 8005dfc:	b538      	push	{r3, r4, r5, lr}
 8005dfe:	690b      	ldr	r3, [r1, #16]
 8005e00:	4605      	mov	r5, r0
 8005e02:	460c      	mov	r4, r1
 8005e04:	b913      	cbnz	r3, 8005e0c <_fflush_r+0x10>
 8005e06:	2500      	movs	r5, #0
 8005e08:	4628      	mov	r0, r5
 8005e0a:	bd38      	pop	{r3, r4, r5, pc}
 8005e0c:	b118      	cbz	r0, 8005e16 <_fflush_r+0x1a>
 8005e0e:	6983      	ldr	r3, [r0, #24]
 8005e10:	b90b      	cbnz	r3, 8005e16 <_fflush_r+0x1a>
 8005e12:	f000 f899 	bl	8005f48 <__sinit>
 8005e16:	4b14      	ldr	r3, [pc, #80]	; (8005e68 <_fflush_r+0x6c>)
 8005e18:	429c      	cmp	r4, r3
 8005e1a:	d11b      	bne.n	8005e54 <_fflush_r+0x58>
 8005e1c:	686c      	ldr	r4, [r5, #4]
 8005e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0ef      	beq.n	8005e06 <_fflush_r+0xa>
 8005e26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e28:	07d0      	lsls	r0, r2, #31
 8005e2a:	d404      	bmi.n	8005e36 <_fflush_r+0x3a>
 8005e2c:	0599      	lsls	r1, r3, #22
 8005e2e:	d402      	bmi.n	8005e36 <_fflush_r+0x3a>
 8005e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e32:	f000 f94c 	bl	80060ce <__retarget_lock_acquire_recursive>
 8005e36:	4628      	mov	r0, r5
 8005e38:	4621      	mov	r1, r4
 8005e3a:	f7ff ff59 	bl	8005cf0 <__sflush_r>
 8005e3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e40:	07da      	lsls	r2, r3, #31
 8005e42:	4605      	mov	r5, r0
 8005e44:	d4e0      	bmi.n	8005e08 <_fflush_r+0xc>
 8005e46:	89a3      	ldrh	r3, [r4, #12]
 8005e48:	059b      	lsls	r3, r3, #22
 8005e4a:	d4dd      	bmi.n	8005e08 <_fflush_r+0xc>
 8005e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e4e:	f000 f93f 	bl	80060d0 <__retarget_lock_release_recursive>
 8005e52:	e7d9      	b.n	8005e08 <_fflush_r+0xc>
 8005e54:	4b05      	ldr	r3, [pc, #20]	; (8005e6c <_fflush_r+0x70>)
 8005e56:	429c      	cmp	r4, r3
 8005e58:	d101      	bne.n	8005e5e <_fflush_r+0x62>
 8005e5a:	68ac      	ldr	r4, [r5, #8]
 8005e5c:	e7df      	b.n	8005e1e <_fflush_r+0x22>
 8005e5e:	4b04      	ldr	r3, [pc, #16]	; (8005e70 <_fflush_r+0x74>)
 8005e60:	429c      	cmp	r4, r3
 8005e62:	bf08      	it	eq
 8005e64:	68ec      	ldreq	r4, [r5, #12]
 8005e66:	e7da      	b.n	8005e1e <_fflush_r+0x22>
 8005e68:	08006ee4 	.word	0x08006ee4
 8005e6c:	08006f04 	.word	0x08006f04
 8005e70:	08006ec4 	.word	0x08006ec4

08005e74 <fflush>:
 8005e74:	4601      	mov	r1, r0
 8005e76:	b920      	cbnz	r0, 8005e82 <fflush+0xe>
 8005e78:	4b04      	ldr	r3, [pc, #16]	; (8005e8c <fflush+0x18>)
 8005e7a:	4905      	ldr	r1, [pc, #20]	; (8005e90 <fflush+0x1c>)
 8005e7c:	6818      	ldr	r0, [r3, #0]
 8005e7e:	f000 b8e1 	b.w	8006044 <_fwalk_reent>
 8005e82:	4b04      	ldr	r3, [pc, #16]	; (8005e94 <fflush+0x20>)
 8005e84:	6818      	ldr	r0, [r3, #0]
 8005e86:	f7ff bfb9 	b.w	8005dfc <_fflush_r>
 8005e8a:	bf00      	nop
 8005e8c:	08006f24 	.word	0x08006f24
 8005e90:	08005dfd 	.word	0x08005dfd
 8005e94:	20000048 	.word	0x20000048

08005e98 <std>:
 8005e98:	2300      	movs	r3, #0
 8005e9a:	b510      	push	{r4, lr}
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	e9c0 3300 	strd	r3, r3, [r0]
 8005ea2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ea6:	6083      	str	r3, [r0, #8]
 8005ea8:	8181      	strh	r1, [r0, #12]
 8005eaa:	6643      	str	r3, [r0, #100]	; 0x64
 8005eac:	81c2      	strh	r2, [r0, #14]
 8005eae:	6183      	str	r3, [r0, #24]
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	2208      	movs	r2, #8
 8005eb4:	305c      	adds	r0, #92	; 0x5c
 8005eb6:	f000 f91a 	bl	80060ee <memset>
 8005eba:	4b05      	ldr	r3, [pc, #20]	; (8005ed0 <std+0x38>)
 8005ebc:	6263      	str	r3, [r4, #36]	; 0x24
 8005ebe:	4b05      	ldr	r3, [pc, #20]	; (8005ed4 <std+0x3c>)
 8005ec0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005ec2:	4b05      	ldr	r3, [pc, #20]	; (8005ed8 <std+0x40>)
 8005ec4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005ec6:	4b05      	ldr	r3, [pc, #20]	; (8005edc <std+0x44>)
 8005ec8:	6224      	str	r4, [r4, #32]
 8005eca:	6323      	str	r3, [r4, #48]	; 0x30
 8005ecc:	bd10      	pop	{r4, pc}
 8005ece:	bf00      	nop
 8005ed0:	080063e5 	.word	0x080063e5
 8005ed4:	08006407 	.word	0x08006407
 8005ed8:	0800643f 	.word	0x0800643f
 8005edc:	08006463 	.word	0x08006463

08005ee0 <_cleanup_r>:
 8005ee0:	4901      	ldr	r1, [pc, #4]	; (8005ee8 <_cleanup_r+0x8>)
 8005ee2:	f000 b8af 	b.w	8006044 <_fwalk_reent>
 8005ee6:	bf00      	nop
 8005ee8:	08005dfd 	.word	0x08005dfd

08005eec <__sfmoreglue>:
 8005eec:	b570      	push	{r4, r5, r6, lr}
 8005eee:	2268      	movs	r2, #104	; 0x68
 8005ef0:	1e4d      	subs	r5, r1, #1
 8005ef2:	4355      	muls	r5, r2
 8005ef4:	460e      	mov	r6, r1
 8005ef6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005efa:	f000 f96d 	bl	80061d8 <_malloc_r>
 8005efe:	4604      	mov	r4, r0
 8005f00:	b140      	cbz	r0, 8005f14 <__sfmoreglue+0x28>
 8005f02:	2100      	movs	r1, #0
 8005f04:	e9c0 1600 	strd	r1, r6, [r0]
 8005f08:	300c      	adds	r0, #12
 8005f0a:	60a0      	str	r0, [r4, #8]
 8005f0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005f10:	f000 f8ed 	bl	80060ee <memset>
 8005f14:	4620      	mov	r0, r4
 8005f16:	bd70      	pop	{r4, r5, r6, pc}

08005f18 <__sfp_lock_acquire>:
 8005f18:	4801      	ldr	r0, [pc, #4]	; (8005f20 <__sfp_lock_acquire+0x8>)
 8005f1a:	f000 b8d8 	b.w	80060ce <__retarget_lock_acquire_recursive>
 8005f1e:	bf00      	nop
 8005f20:	200045fd 	.word	0x200045fd

08005f24 <__sfp_lock_release>:
 8005f24:	4801      	ldr	r0, [pc, #4]	; (8005f2c <__sfp_lock_release+0x8>)
 8005f26:	f000 b8d3 	b.w	80060d0 <__retarget_lock_release_recursive>
 8005f2a:	bf00      	nop
 8005f2c:	200045fd 	.word	0x200045fd

08005f30 <__sinit_lock_acquire>:
 8005f30:	4801      	ldr	r0, [pc, #4]	; (8005f38 <__sinit_lock_acquire+0x8>)
 8005f32:	f000 b8cc 	b.w	80060ce <__retarget_lock_acquire_recursive>
 8005f36:	bf00      	nop
 8005f38:	200045fe 	.word	0x200045fe

08005f3c <__sinit_lock_release>:
 8005f3c:	4801      	ldr	r0, [pc, #4]	; (8005f44 <__sinit_lock_release+0x8>)
 8005f3e:	f000 b8c7 	b.w	80060d0 <__retarget_lock_release_recursive>
 8005f42:	bf00      	nop
 8005f44:	200045fe 	.word	0x200045fe

08005f48 <__sinit>:
 8005f48:	b510      	push	{r4, lr}
 8005f4a:	4604      	mov	r4, r0
 8005f4c:	f7ff fff0 	bl	8005f30 <__sinit_lock_acquire>
 8005f50:	69a3      	ldr	r3, [r4, #24]
 8005f52:	b11b      	cbz	r3, 8005f5c <__sinit+0x14>
 8005f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f58:	f7ff bff0 	b.w	8005f3c <__sinit_lock_release>
 8005f5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005f60:	6523      	str	r3, [r4, #80]	; 0x50
 8005f62:	4b13      	ldr	r3, [pc, #76]	; (8005fb0 <__sinit+0x68>)
 8005f64:	4a13      	ldr	r2, [pc, #76]	; (8005fb4 <__sinit+0x6c>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	62a2      	str	r2, [r4, #40]	; 0x28
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	bf04      	itt	eq
 8005f6e:	2301      	moveq	r3, #1
 8005f70:	61a3      	streq	r3, [r4, #24]
 8005f72:	4620      	mov	r0, r4
 8005f74:	f000 f820 	bl	8005fb8 <__sfp>
 8005f78:	6060      	str	r0, [r4, #4]
 8005f7a:	4620      	mov	r0, r4
 8005f7c:	f000 f81c 	bl	8005fb8 <__sfp>
 8005f80:	60a0      	str	r0, [r4, #8]
 8005f82:	4620      	mov	r0, r4
 8005f84:	f000 f818 	bl	8005fb8 <__sfp>
 8005f88:	2200      	movs	r2, #0
 8005f8a:	60e0      	str	r0, [r4, #12]
 8005f8c:	2104      	movs	r1, #4
 8005f8e:	6860      	ldr	r0, [r4, #4]
 8005f90:	f7ff ff82 	bl	8005e98 <std>
 8005f94:	68a0      	ldr	r0, [r4, #8]
 8005f96:	2201      	movs	r2, #1
 8005f98:	2109      	movs	r1, #9
 8005f9a:	f7ff ff7d 	bl	8005e98 <std>
 8005f9e:	68e0      	ldr	r0, [r4, #12]
 8005fa0:	2202      	movs	r2, #2
 8005fa2:	2112      	movs	r1, #18
 8005fa4:	f7ff ff78 	bl	8005e98 <std>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	61a3      	str	r3, [r4, #24]
 8005fac:	e7d2      	b.n	8005f54 <__sinit+0xc>
 8005fae:	bf00      	nop
 8005fb0:	08006f24 	.word	0x08006f24
 8005fb4:	08005ee1 	.word	0x08005ee1

08005fb8 <__sfp>:
 8005fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fba:	4607      	mov	r7, r0
 8005fbc:	f7ff ffac 	bl	8005f18 <__sfp_lock_acquire>
 8005fc0:	4b1e      	ldr	r3, [pc, #120]	; (800603c <__sfp+0x84>)
 8005fc2:	681e      	ldr	r6, [r3, #0]
 8005fc4:	69b3      	ldr	r3, [r6, #24]
 8005fc6:	b913      	cbnz	r3, 8005fce <__sfp+0x16>
 8005fc8:	4630      	mov	r0, r6
 8005fca:	f7ff ffbd 	bl	8005f48 <__sinit>
 8005fce:	3648      	adds	r6, #72	; 0x48
 8005fd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	d503      	bpl.n	8005fe0 <__sfp+0x28>
 8005fd8:	6833      	ldr	r3, [r6, #0]
 8005fda:	b30b      	cbz	r3, 8006020 <__sfp+0x68>
 8005fdc:	6836      	ldr	r6, [r6, #0]
 8005fde:	e7f7      	b.n	8005fd0 <__sfp+0x18>
 8005fe0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005fe4:	b9d5      	cbnz	r5, 800601c <__sfp+0x64>
 8005fe6:	4b16      	ldr	r3, [pc, #88]	; (8006040 <__sfp+0x88>)
 8005fe8:	60e3      	str	r3, [r4, #12]
 8005fea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005fee:	6665      	str	r5, [r4, #100]	; 0x64
 8005ff0:	f000 f86c 	bl	80060cc <__retarget_lock_init_recursive>
 8005ff4:	f7ff ff96 	bl	8005f24 <__sfp_lock_release>
 8005ff8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005ffc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006000:	6025      	str	r5, [r4, #0]
 8006002:	61a5      	str	r5, [r4, #24]
 8006004:	2208      	movs	r2, #8
 8006006:	4629      	mov	r1, r5
 8006008:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800600c:	f000 f86f 	bl	80060ee <memset>
 8006010:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006014:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006018:	4620      	mov	r0, r4
 800601a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800601c:	3468      	adds	r4, #104	; 0x68
 800601e:	e7d9      	b.n	8005fd4 <__sfp+0x1c>
 8006020:	2104      	movs	r1, #4
 8006022:	4638      	mov	r0, r7
 8006024:	f7ff ff62 	bl	8005eec <__sfmoreglue>
 8006028:	4604      	mov	r4, r0
 800602a:	6030      	str	r0, [r6, #0]
 800602c:	2800      	cmp	r0, #0
 800602e:	d1d5      	bne.n	8005fdc <__sfp+0x24>
 8006030:	f7ff ff78 	bl	8005f24 <__sfp_lock_release>
 8006034:	230c      	movs	r3, #12
 8006036:	603b      	str	r3, [r7, #0]
 8006038:	e7ee      	b.n	8006018 <__sfp+0x60>
 800603a:	bf00      	nop
 800603c:	08006f24 	.word	0x08006f24
 8006040:	ffff0001 	.word	0xffff0001

08006044 <_fwalk_reent>:
 8006044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006048:	4606      	mov	r6, r0
 800604a:	4688      	mov	r8, r1
 800604c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006050:	2700      	movs	r7, #0
 8006052:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006056:	f1b9 0901 	subs.w	r9, r9, #1
 800605a:	d505      	bpl.n	8006068 <_fwalk_reent+0x24>
 800605c:	6824      	ldr	r4, [r4, #0]
 800605e:	2c00      	cmp	r4, #0
 8006060:	d1f7      	bne.n	8006052 <_fwalk_reent+0xe>
 8006062:	4638      	mov	r0, r7
 8006064:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006068:	89ab      	ldrh	r3, [r5, #12]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d907      	bls.n	800607e <_fwalk_reent+0x3a>
 800606e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006072:	3301      	adds	r3, #1
 8006074:	d003      	beq.n	800607e <_fwalk_reent+0x3a>
 8006076:	4629      	mov	r1, r5
 8006078:	4630      	mov	r0, r6
 800607a:	47c0      	blx	r8
 800607c:	4307      	orrs	r7, r0
 800607e:	3568      	adds	r5, #104	; 0x68
 8006080:	e7e9      	b.n	8006056 <_fwalk_reent+0x12>
	...

08006084 <__libc_init_array>:
 8006084:	b570      	push	{r4, r5, r6, lr}
 8006086:	4d0d      	ldr	r5, [pc, #52]	; (80060bc <__libc_init_array+0x38>)
 8006088:	4c0d      	ldr	r4, [pc, #52]	; (80060c0 <__libc_init_array+0x3c>)
 800608a:	1b64      	subs	r4, r4, r5
 800608c:	10a4      	asrs	r4, r4, #2
 800608e:	2600      	movs	r6, #0
 8006090:	42a6      	cmp	r6, r4
 8006092:	d109      	bne.n	80060a8 <__libc_init_array+0x24>
 8006094:	4d0b      	ldr	r5, [pc, #44]	; (80060c4 <__libc_init_array+0x40>)
 8006096:	4c0c      	ldr	r4, [pc, #48]	; (80060c8 <__libc_init_array+0x44>)
 8006098:	f000 fe70 	bl	8006d7c <_init>
 800609c:	1b64      	subs	r4, r4, r5
 800609e:	10a4      	asrs	r4, r4, #2
 80060a0:	2600      	movs	r6, #0
 80060a2:	42a6      	cmp	r6, r4
 80060a4:	d105      	bne.n	80060b2 <__libc_init_array+0x2e>
 80060a6:	bd70      	pop	{r4, r5, r6, pc}
 80060a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ac:	4798      	blx	r3
 80060ae:	3601      	adds	r6, #1
 80060b0:	e7ee      	b.n	8006090 <__libc_init_array+0xc>
 80060b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060b6:	4798      	blx	r3
 80060b8:	3601      	adds	r6, #1
 80060ba:	e7f2      	b.n	80060a2 <__libc_init_array+0x1e>
 80060bc:	08006f64 	.word	0x08006f64
 80060c0:	08006f64 	.word	0x08006f64
 80060c4:	08006f64 	.word	0x08006f64
 80060c8:	08006f68 	.word	0x08006f68

080060cc <__retarget_lock_init_recursive>:
 80060cc:	4770      	bx	lr

080060ce <__retarget_lock_acquire_recursive>:
 80060ce:	4770      	bx	lr

080060d0 <__retarget_lock_release_recursive>:
 80060d0:	4770      	bx	lr

080060d2 <memcpy>:
 80060d2:	440a      	add	r2, r1
 80060d4:	4291      	cmp	r1, r2
 80060d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80060da:	d100      	bne.n	80060de <memcpy+0xc>
 80060dc:	4770      	bx	lr
 80060de:	b510      	push	{r4, lr}
 80060e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060e8:	4291      	cmp	r1, r2
 80060ea:	d1f9      	bne.n	80060e0 <memcpy+0xe>
 80060ec:	bd10      	pop	{r4, pc}

080060ee <memset>:
 80060ee:	4402      	add	r2, r0
 80060f0:	4603      	mov	r3, r0
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d100      	bne.n	80060f8 <memset+0xa>
 80060f6:	4770      	bx	lr
 80060f8:	f803 1b01 	strb.w	r1, [r3], #1
 80060fc:	e7f9      	b.n	80060f2 <memset+0x4>
	...

08006100 <_free_r>:
 8006100:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006102:	2900      	cmp	r1, #0
 8006104:	d044      	beq.n	8006190 <_free_r+0x90>
 8006106:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800610a:	9001      	str	r0, [sp, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	f1a1 0404 	sub.w	r4, r1, #4
 8006112:	bfb8      	it	lt
 8006114:	18e4      	addlt	r4, r4, r3
 8006116:	f000 f9dd 	bl	80064d4 <__malloc_lock>
 800611a:	4a1e      	ldr	r2, [pc, #120]	; (8006194 <_free_r+0x94>)
 800611c:	9801      	ldr	r0, [sp, #4]
 800611e:	6813      	ldr	r3, [r2, #0]
 8006120:	b933      	cbnz	r3, 8006130 <_free_r+0x30>
 8006122:	6063      	str	r3, [r4, #4]
 8006124:	6014      	str	r4, [r2, #0]
 8006126:	b003      	add	sp, #12
 8006128:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800612c:	f000 b9d8 	b.w	80064e0 <__malloc_unlock>
 8006130:	42a3      	cmp	r3, r4
 8006132:	d908      	bls.n	8006146 <_free_r+0x46>
 8006134:	6825      	ldr	r5, [r4, #0]
 8006136:	1961      	adds	r1, r4, r5
 8006138:	428b      	cmp	r3, r1
 800613a:	bf01      	itttt	eq
 800613c:	6819      	ldreq	r1, [r3, #0]
 800613e:	685b      	ldreq	r3, [r3, #4]
 8006140:	1949      	addeq	r1, r1, r5
 8006142:	6021      	streq	r1, [r4, #0]
 8006144:	e7ed      	b.n	8006122 <_free_r+0x22>
 8006146:	461a      	mov	r2, r3
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	b10b      	cbz	r3, 8006150 <_free_r+0x50>
 800614c:	42a3      	cmp	r3, r4
 800614e:	d9fa      	bls.n	8006146 <_free_r+0x46>
 8006150:	6811      	ldr	r1, [r2, #0]
 8006152:	1855      	adds	r5, r2, r1
 8006154:	42a5      	cmp	r5, r4
 8006156:	d10b      	bne.n	8006170 <_free_r+0x70>
 8006158:	6824      	ldr	r4, [r4, #0]
 800615a:	4421      	add	r1, r4
 800615c:	1854      	adds	r4, r2, r1
 800615e:	42a3      	cmp	r3, r4
 8006160:	6011      	str	r1, [r2, #0]
 8006162:	d1e0      	bne.n	8006126 <_free_r+0x26>
 8006164:	681c      	ldr	r4, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	6053      	str	r3, [r2, #4]
 800616a:	4421      	add	r1, r4
 800616c:	6011      	str	r1, [r2, #0]
 800616e:	e7da      	b.n	8006126 <_free_r+0x26>
 8006170:	d902      	bls.n	8006178 <_free_r+0x78>
 8006172:	230c      	movs	r3, #12
 8006174:	6003      	str	r3, [r0, #0]
 8006176:	e7d6      	b.n	8006126 <_free_r+0x26>
 8006178:	6825      	ldr	r5, [r4, #0]
 800617a:	1961      	adds	r1, r4, r5
 800617c:	428b      	cmp	r3, r1
 800617e:	bf04      	itt	eq
 8006180:	6819      	ldreq	r1, [r3, #0]
 8006182:	685b      	ldreq	r3, [r3, #4]
 8006184:	6063      	str	r3, [r4, #4]
 8006186:	bf04      	itt	eq
 8006188:	1949      	addeq	r1, r1, r5
 800618a:	6021      	streq	r1, [r4, #0]
 800618c:	6054      	str	r4, [r2, #4]
 800618e:	e7ca      	b.n	8006126 <_free_r+0x26>
 8006190:	b003      	add	sp, #12
 8006192:	bd30      	pop	{r4, r5, pc}
 8006194:	20004600 	.word	0x20004600

08006198 <sbrk_aligned>:
 8006198:	b570      	push	{r4, r5, r6, lr}
 800619a:	4e0e      	ldr	r6, [pc, #56]	; (80061d4 <sbrk_aligned+0x3c>)
 800619c:	460c      	mov	r4, r1
 800619e:	6831      	ldr	r1, [r6, #0]
 80061a0:	4605      	mov	r5, r0
 80061a2:	b911      	cbnz	r1, 80061aa <sbrk_aligned+0x12>
 80061a4:	f000 f90e 	bl	80063c4 <_sbrk_r>
 80061a8:	6030      	str	r0, [r6, #0]
 80061aa:	4621      	mov	r1, r4
 80061ac:	4628      	mov	r0, r5
 80061ae:	f000 f909 	bl	80063c4 <_sbrk_r>
 80061b2:	1c43      	adds	r3, r0, #1
 80061b4:	d00a      	beq.n	80061cc <sbrk_aligned+0x34>
 80061b6:	1cc4      	adds	r4, r0, #3
 80061b8:	f024 0403 	bic.w	r4, r4, #3
 80061bc:	42a0      	cmp	r0, r4
 80061be:	d007      	beq.n	80061d0 <sbrk_aligned+0x38>
 80061c0:	1a21      	subs	r1, r4, r0
 80061c2:	4628      	mov	r0, r5
 80061c4:	f000 f8fe 	bl	80063c4 <_sbrk_r>
 80061c8:	3001      	adds	r0, #1
 80061ca:	d101      	bne.n	80061d0 <sbrk_aligned+0x38>
 80061cc:	f04f 34ff 	mov.w	r4, #4294967295
 80061d0:	4620      	mov	r0, r4
 80061d2:	bd70      	pop	{r4, r5, r6, pc}
 80061d4:	20004604 	.word	0x20004604

080061d8 <_malloc_r>:
 80061d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061dc:	1ccd      	adds	r5, r1, #3
 80061de:	f025 0503 	bic.w	r5, r5, #3
 80061e2:	3508      	adds	r5, #8
 80061e4:	2d0c      	cmp	r5, #12
 80061e6:	bf38      	it	cc
 80061e8:	250c      	movcc	r5, #12
 80061ea:	2d00      	cmp	r5, #0
 80061ec:	4607      	mov	r7, r0
 80061ee:	db01      	blt.n	80061f4 <_malloc_r+0x1c>
 80061f0:	42a9      	cmp	r1, r5
 80061f2:	d905      	bls.n	8006200 <_malloc_r+0x28>
 80061f4:	230c      	movs	r3, #12
 80061f6:	603b      	str	r3, [r7, #0]
 80061f8:	2600      	movs	r6, #0
 80061fa:	4630      	mov	r0, r6
 80061fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006200:	4e2e      	ldr	r6, [pc, #184]	; (80062bc <_malloc_r+0xe4>)
 8006202:	f000 f967 	bl	80064d4 <__malloc_lock>
 8006206:	6833      	ldr	r3, [r6, #0]
 8006208:	461c      	mov	r4, r3
 800620a:	bb34      	cbnz	r4, 800625a <_malloc_r+0x82>
 800620c:	4629      	mov	r1, r5
 800620e:	4638      	mov	r0, r7
 8006210:	f7ff ffc2 	bl	8006198 <sbrk_aligned>
 8006214:	1c43      	adds	r3, r0, #1
 8006216:	4604      	mov	r4, r0
 8006218:	d14d      	bne.n	80062b6 <_malloc_r+0xde>
 800621a:	6834      	ldr	r4, [r6, #0]
 800621c:	4626      	mov	r6, r4
 800621e:	2e00      	cmp	r6, #0
 8006220:	d140      	bne.n	80062a4 <_malloc_r+0xcc>
 8006222:	6823      	ldr	r3, [r4, #0]
 8006224:	4631      	mov	r1, r6
 8006226:	4638      	mov	r0, r7
 8006228:	eb04 0803 	add.w	r8, r4, r3
 800622c:	f000 f8ca 	bl	80063c4 <_sbrk_r>
 8006230:	4580      	cmp	r8, r0
 8006232:	d13a      	bne.n	80062aa <_malloc_r+0xd2>
 8006234:	6821      	ldr	r1, [r4, #0]
 8006236:	3503      	adds	r5, #3
 8006238:	1a6d      	subs	r5, r5, r1
 800623a:	f025 0503 	bic.w	r5, r5, #3
 800623e:	3508      	adds	r5, #8
 8006240:	2d0c      	cmp	r5, #12
 8006242:	bf38      	it	cc
 8006244:	250c      	movcc	r5, #12
 8006246:	4629      	mov	r1, r5
 8006248:	4638      	mov	r0, r7
 800624a:	f7ff ffa5 	bl	8006198 <sbrk_aligned>
 800624e:	3001      	adds	r0, #1
 8006250:	d02b      	beq.n	80062aa <_malloc_r+0xd2>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	442b      	add	r3, r5
 8006256:	6023      	str	r3, [r4, #0]
 8006258:	e00e      	b.n	8006278 <_malloc_r+0xa0>
 800625a:	6822      	ldr	r2, [r4, #0]
 800625c:	1b52      	subs	r2, r2, r5
 800625e:	d41e      	bmi.n	800629e <_malloc_r+0xc6>
 8006260:	2a0b      	cmp	r2, #11
 8006262:	d916      	bls.n	8006292 <_malloc_r+0xba>
 8006264:	1961      	adds	r1, r4, r5
 8006266:	42a3      	cmp	r3, r4
 8006268:	6025      	str	r5, [r4, #0]
 800626a:	bf18      	it	ne
 800626c:	6059      	strne	r1, [r3, #4]
 800626e:	6863      	ldr	r3, [r4, #4]
 8006270:	bf08      	it	eq
 8006272:	6031      	streq	r1, [r6, #0]
 8006274:	5162      	str	r2, [r4, r5]
 8006276:	604b      	str	r3, [r1, #4]
 8006278:	4638      	mov	r0, r7
 800627a:	f104 060b 	add.w	r6, r4, #11
 800627e:	f000 f92f 	bl	80064e0 <__malloc_unlock>
 8006282:	f026 0607 	bic.w	r6, r6, #7
 8006286:	1d23      	adds	r3, r4, #4
 8006288:	1af2      	subs	r2, r6, r3
 800628a:	d0b6      	beq.n	80061fa <_malloc_r+0x22>
 800628c:	1b9b      	subs	r3, r3, r6
 800628e:	50a3      	str	r3, [r4, r2]
 8006290:	e7b3      	b.n	80061fa <_malloc_r+0x22>
 8006292:	6862      	ldr	r2, [r4, #4]
 8006294:	42a3      	cmp	r3, r4
 8006296:	bf0c      	ite	eq
 8006298:	6032      	streq	r2, [r6, #0]
 800629a:	605a      	strne	r2, [r3, #4]
 800629c:	e7ec      	b.n	8006278 <_malloc_r+0xa0>
 800629e:	4623      	mov	r3, r4
 80062a0:	6864      	ldr	r4, [r4, #4]
 80062a2:	e7b2      	b.n	800620a <_malloc_r+0x32>
 80062a4:	4634      	mov	r4, r6
 80062a6:	6876      	ldr	r6, [r6, #4]
 80062a8:	e7b9      	b.n	800621e <_malloc_r+0x46>
 80062aa:	230c      	movs	r3, #12
 80062ac:	603b      	str	r3, [r7, #0]
 80062ae:	4638      	mov	r0, r7
 80062b0:	f000 f916 	bl	80064e0 <__malloc_unlock>
 80062b4:	e7a1      	b.n	80061fa <_malloc_r+0x22>
 80062b6:	6025      	str	r5, [r4, #0]
 80062b8:	e7de      	b.n	8006278 <_malloc_r+0xa0>
 80062ba:	bf00      	nop
 80062bc:	20004600 	.word	0x20004600

080062c0 <iprintf>:
 80062c0:	b40f      	push	{r0, r1, r2, r3}
 80062c2:	4b0a      	ldr	r3, [pc, #40]	; (80062ec <iprintf+0x2c>)
 80062c4:	b513      	push	{r0, r1, r4, lr}
 80062c6:	681c      	ldr	r4, [r3, #0]
 80062c8:	b124      	cbz	r4, 80062d4 <iprintf+0x14>
 80062ca:	69a3      	ldr	r3, [r4, #24]
 80062cc:	b913      	cbnz	r3, 80062d4 <iprintf+0x14>
 80062ce:	4620      	mov	r0, r4
 80062d0:	f7ff fe3a 	bl	8005f48 <__sinit>
 80062d4:	ab05      	add	r3, sp, #20
 80062d6:	9a04      	ldr	r2, [sp, #16]
 80062d8:	68a1      	ldr	r1, [r4, #8]
 80062da:	9301      	str	r3, [sp, #4]
 80062dc:	4620      	mov	r0, r4
 80062de:	f000 f92f 	bl	8006540 <_vfiprintf_r>
 80062e2:	b002      	add	sp, #8
 80062e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062e8:	b004      	add	sp, #16
 80062ea:	4770      	bx	lr
 80062ec:	20000048 	.word	0x20000048

080062f0 <cleanup_glue>:
 80062f0:	b538      	push	{r3, r4, r5, lr}
 80062f2:	460c      	mov	r4, r1
 80062f4:	6809      	ldr	r1, [r1, #0]
 80062f6:	4605      	mov	r5, r0
 80062f8:	b109      	cbz	r1, 80062fe <cleanup_glue+0xe>
 80062fa:	f7ff fff9 	bl	80062f0 <cleanup_glue>
 80062fe:	4621      	mov	r1, r4
 8006300:	4628      	mov	r0, r5
 8006302:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006306:	f7ff befb 	b.w	8006100 <_free_r>
	...

0800630c <_reclaim_reent>:
 800630c:	4b2c      	ldr	r3, [pc, #176]	; (80063c0 <_reclaim_reent+0xb4>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4283      	cmp	r3, r0
 8006312:	b570      	push	{r4, r5, r6, lr}
 8006314:	4604      	mov	r4, r0
 8006316:	d051      	beq.n	80063bc <_reclaim_reent+0xb0>
 8006318:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800631a:	b143      	cbz	r3, 800632e <_reclaim_reent+0x22>
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d14a      	bne.n	80063b8 <_reclaim_reent+0xac>
 8006322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006324:	6819      	ldr	r1, [r3, #0]
 8006326:	b111      	cbz	r1, 800632e <_reclaim_reent+0x22>
 8006328:	4620      	mov	r0, r4
 800632a:	f7ff fee9 	bl	8006100 <_free_r>
 800632e:	6961      	ldr	r1, [r4, #20]
 8006330:	b111      	cbz	r1, 8006338 <_reclaim_reent+0x2c>
 8006332:	4620      	mov	r0, r4
 8006334:	f7ff fee4 	bl	8006100 <_free_r>
 8006338:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800633a:	b111      	cbz	r1, 8006342 <_reclaim_reent+0x36>
 800633c:	4620      	mov	r0, r4
 800633e:	f7ff fedf 	bl	8006100 <_free_r>
 8006342:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006344:	b111      	cbz	r1, 800634c <_reclaim_reent+0x40>
 8006346:	4620      	mov	r0, r4
 8006348:	f7ff feda 	bl	8006100 <_free_r>
 800634c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800634e:	b111      	cbz	r1, 8006356 <_reclaim_reent+0x4a>
 8006350:	4620      	mov	r0, r4
 8006352:	f7ff fed5 	bl	8006100 <_free_r>
 8006356:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006358:	b111      	cbz	r1, 8006360 <_reclaim_reent+0x54>
 800635a:	4620      	mov	r0, r4
 800635c:	f7ff fed0 	bl	8006100 <_free_r>
 8006360:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006362:	b111      	cbz	r1, 800636a <_reclaim_reent+0x5e>
 8006364:	4620      	mov	r0, r4
 8006366:	f7ff fecb 	bl	8006100 <_free_r>
 800636a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800636c:	b111      	cbz	r1, 8006374 <_reclaim_reent+0x68>
 800636e:	4620      	mov	r0, r4
 8006370:	f7ff fec6 	bl	8006100 <_free_r>
 8006374:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006376:	b111      	cbz	r1, 800637e <_reclaim_reent+0x72>
 8006378:	4620      	mov	r0, r4
 800637a:	f7ff fec1 	bl	8006100 <_free_r>
 800637e:	69a3      	ldr	r3, [r4, #24]
 8006380:	b1e3      	cbz	r3, 80063bc <_reclaim_reent+0xb0>
 8006382:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006384:	4620      	mov	r0, r4
 8006386:	4798      	blx	r3
 8006388:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800638a:	b1b9      	cbz	r1, 80063bc <_reclaim_reent+0xb0>
 800638c:	4620      	mov	r0, r4
 800638e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006392:	f7ff bfad 	b.w	80062f0 <cleanup_glue>
 8006396:	5949      	ldr	r1, [r1, r5]
 8006398:	b941      	cbnz	r1, 80063ac <_reclaim_reent+0xa0>
 800639a:	3504      	adds	r5, #4
 800639c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800639e:	2d80      	cmp	r5, #128	; 0x80
 80063a0:	68d9      	ldr	r1, [r3, #12]
 80063a2:	d1f8      	bne.n	8006396 <_reclaim_reent+0x8a>
 80063a4:	4620      	mov	r0, r4
 80063a6:	f7ff feab 	bl	8006100 <_free_r>
 80063aa:	e7ba      	b.n	8006322 <_reclaim_reent+0x16>
 80063ac:	680e      	ldr	r6, [r1, #0]
 80063ae:	4620      	mov	r0, r4
 80063b0:	f7ff fea6 	bl	8006100 <_free_r>
 80063b4:	4631      	mov	r1, r6
 80063b6:	e7ef      	b.n	8006398 <_reclaim_reent+0x8c>
 80063b8:	2500      	movs	r5, #0
 80063ba:	e7ef      	b.n	800639c <_reclaim_reent+0x90>
 80063bc:	bd70      	pop	{r4, r5, r6, pc}
 80063be:	bf00      	nop
 80063c0:	20000048 	.word	0x20000048

080063c4 <_sbrk_r>:
 80063c4:	b538      	push	{r3, r4, r5, lr}
 80063c6:	4d06      	ldr	r5, [pc, #24]	; (80063e0 <_sbrk_r+0x1c>)
 80063c8:	2300      	movs	r3, #0
 80063ca:	4604      	mov	r4, r0
 80063cc:	4608      	mov	r0, r1
 80063ce:	602b      	str	r3, [r5, #0]
 80063d0:	f7fa fe68 	bl	80010a4 <_sbrk>
 80063d4:	1c43      	adds	r3, r0, #1
 80063d6:	d102      	bne.n	80063de <_sbrk_r+0x1a>
 80063d8:	682b      	ldr	r3, [r5, #0]
 80063da:	b103      	cbz	r3, 80063de <_sbrk_r+0x1a>
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	bd38      	pop	{r3, r4, r5, pc}
 80063e0:	20004608 	.word	0x20004608

080063e4 <__sread>:
 80063e4:	b510      	push	{r4, lr}
 80063e6:	460c      	mov	r4, r1
 80063e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ec:	f000 fb6c 	bl	8006ac8 <_read_r>
 80063f0:	2800      	cmp	r0, #0
 80063f2:	bfab      	itete	ge
 80063f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063f6:	89a3      	ldrhlt	r3, [r4, #12]
 80063f8:	181b      	addge	r3, r3, r0
 80063fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80063fe:	bfac      	ite	ge
 8006400:	6563      	strge	r3, [r4, #84]	; 0x54
 8006402:	81a3      	strhlt	r3, [r4, #12]
 8006404:	bd10      	pop	{r4, pc}

08006406 <__swrite>:
 8006406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800640a:	461f      	mov	r7, r3
 800640c:	898b      	ldrh	r3, [r1, #12]
 800640e:	05db      	lsls	r3, r3, #23
 8006410:	4605      	mov	r5, r0
 8006412:	460c      	mov	r4, r1
 8006414:	4616      	mov	r6, r2
 8006416:	d505      	bpl.n	8006424 <__swrite+0x1e>
 8006418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800641c:	2302      	movs	r3, #2
 800641e:	2200      	movs	r2, #0
 8006420:	f000 f846 	bl	80064b0 <_lseek_r>
 8006424:	89a3      	ldrh	r3, [r4, #12]
 8006426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800642a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800642e:	81a3      	strh	r3, [r4, #12]
 8006430:	4632      	mov	r2, r6
 8006432:	463b      	mov	r3, r7
 8006434:	4628      	mov	r0, r5
 8006436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800643a:	f000 b817 	b.w	800646c <_write_r>

0800643e <__sseek>:
 800643e:	b510      	push	{r4, lr}
 8006440:	460c      	mov	r4, r1
 8006442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006446:	f000 f833 	bl	80064b0 <_lseek_r>
 800644a:	1c43      	adds	r3, r0, #1
 800644c:	89a3      	ldrh	r3, [r4, #12]
 800644e:	bf15      	itete	ne
 8006450:	6560      	strne	r0, [r4, #84]	; 0x54
 8006452:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006456:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800645a:	81a3      	strheq	r3, [r4, #12]
 800645c:	bf18      	it	ne
 800645e:	81a3      	strhne	r3, [r4, #12]
 8006460:	bd10      	pop	{r4, pc}

08006462 <__sclose>:
 8006462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006466:	f000 b813 	b.w	8006490 <_close_r>
	...

0800646c <_write_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4d07      	ldr	r5, [pc, #28]	; (800648c <_write_r+0x20>)
 8006470:	4604      	mov	r4, r0
 8006472:	4608      	mov	r0, r1
 8006474:	4611      	mov	r1, r2
 8006476:	2200      	movs	r2, #0
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fa fdc1 	bl	8001002 <_write>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_write_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_write_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	20004608 	.word	0x20004608

08006490 <_close_r>:
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4d06      	ldr	r5, [pc, #24]	; (80064ac <_close_r+0x1c>)
 8006494:	2300      	movs	r3, #0
 8006496:	4604      	mov	r4, r0
 8006498:	4608      	mov	r0, r1
 800649a:	602b      	str	r3, [r5, #0]
 800649c:	f7fa fdcd 	bl	800103a <_close>
 80064a0:	1c43      	adds	r3, r0, #1
 80064a2:	d102      	bne.n	80064aa <_close_r+0x1a>
 80064a4:	682b      	ldr	r3, [r5, #0]
 80064a6:	b103      	cbz	r3, 80064aa <_close_r+0x1a>
 80064a8:	6023      	str	r3, [r4, #0]
 80064aa:	bd38      	pop	{r3, r4, r5, pc}
 80064ac:	20004608 	.word	0x20004608

080064b0 <_lseek_r>:
 80064b0:	b538      	push	{r3, r4, r5, lr}
 80064b2:	4d07      	ldr	r5, [pc, #28]	; (80064d0 <_lseek_r+0x20>)
 80064b4:	4604      	mov	r4, r0
 80064b6:	4608      	mov	r0, r1
 80064b8:	4611      	mov	r1, r2
 80064ba:	2200      	movs	r2, #0
 80064bc:	602a      	str	r2, [r5, #0]
 80064be:	461a      	mov	r2, r3
 80064c0:	f7fa fde2 	bl	8001088 <_lseek>
 80064c4:	1c43      	adds	r3, r0, #1
 80064c6:	d102      	bne.n	80064ce <_lseek_r+0x1e>
 80064c8:	682b      	ldr	r3, [r5, #0]
 80064ca:	b103      	cbz	r3, 80064ce <_lseek_r+0x1e>
 80064cc:	6023      	str	r3, [r4, #0]
 80064ce:	bd38      	pop	{r3, r4, r5, pc}
 80064d0:	20004608 	.word	0x20004608

080064d4 <__malloc_lock>:
 80064d4:	4801      	ldr	r0, [pc, #4]	; (80064dc <__malloc_lock+0x8>)
 80064d6:	f7ff bdfa 	b.w	80060ce <__retarget_lock_acquire_recursive>
 80064da:	bf00      	nop
 80064dc:	200045fc 	.word	0x200045fc

080064e0 <__malloc_unlock>:
 80064e0:	4801      	ldr	r0, [pc, #4]	; (80064e8 <__malloc_unlock+0x8>)
 80064e2:	f7ff bdf5 	b.w	80060d0 <__retarget_lock_release_recursive>
 80064e6:	bf00      	nop
 80064e8:	200045fc 	.word	0x200045fc

080064ec <__sfputc_r>:
 80064ec:	6893      	ldr	r3, [r2, #8]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	b410      	push	{r4}
 80064f4:	6093      	str	r3, [r2, #8]
 80064f6:	da08      	bge.n	800650a <__sfputc_r+0x1e>
 80064f8:	6994      	ldr	r4, [r2, #24]
 80064fa:	42a3      	cmp	r3, r4
 80064fc:	db01      	blt.n	8006502 <__sfputc_r+0x16>
 80064fe:	290a      	cmp	r1, #10
 8006500:	d103      	bne.n	800650a <__sfputc_r+0x1e>
 8006502:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006506:	f000 baf1 	b.w	8006aec <__swbuf_r>
 800650a:	6813      	ldr	r3, [r2, #0]
 800650c:	1c58      	adds	r0, r3, #1
 800650e:	6010      	str	r0, [r2, #0]
 8006510:	7019      	strb	r1, [r3, #0]
 8006512:	4608      	mov	r0, r1
 8006514:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006518:	4770      	bx	lr

0800651a <__sfputs_r>:
 800651a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800651c:	4606      	mov	r6, r0
 800651e:	460f      	mov	r7, r1
 8006520:	4614      	mov	r4, r2
 8006522:	18d5      	adds	r5, r2, r3
 8006524:	42ac      	cmp	r4, r5
 8006526:	d101      	bne.n	800652c <__sfputs_r+0x12>
 8006528:	2000      	movs	r0, #0
 800652a:	e007      	b.n	800653c <__sfputs_r+0x22>
 800652c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006530:	463a      	mov	r2, r7
 8006532:	4630      	mov	r0, r6
 8006534:	f7ff ffda 	bl	80064ec <__sfputc_r>
 8006538:	1c43      	adds	r3, r0, #1
 800653a:	d1f3      	bne.n	8006524 <__sfputs_r+0xa>
 800653c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006540 <_vfiprintf_r>:
 8006540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006544:	460d      	mov	r5, r1
 8006546:	b09d      	sub	sp, #116	; 0x74
 8006548:	4614      	mov	r4, r2
 800654a:	4698      	mov	r8, r3
 800654c:	4606      	mov	r6, r0
 800654e:	b118      	cbz	r0, 8006558 <_vfiprintf_r+0x18>
 8006550:	6983      	ldr	r3, [r0, #24]
 8006552:	b90b      	cbnz	r3, 8006558 <_vfiprintf_r+0x18>
 8006554:	f7ff fcf8 	bl	8005f48 <__sinit>
 8006558:	4b89      	ldr	r3, [pc, #548]	; (8006780 <_vfiprintf_r+0x240>)
 800655a:	429d      	cmp	r5, r3
 800655c:	d11b      	bne.n	8006596 <_vfiprintf_r+0x56>
 800655e:	6875      	ldr	r5, [r6, #4]
 8006560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006562:	07d9      	lsls	r1, r3, #31
 8006564:	d405      	bmi.n	8006572 <_vfiprintf_r+0x32>
 8006566:	89ab      	ldrh	r3, [r5, #12]
 8006568:	059a      	lsls	r2, r3, #22
 800656a:	d402      	bmi.n	8006572 <_vfiprintf_r+0x32>
 800656c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800656e:	f7ff fdae 	bl	80060ce <__retarget_lock_acquire_recursive>
 8006572:	89ab      	ldrh	r3, [r5, #12]
 8006574:	071b      	lsls	r3, r3, #28
 8006576:	d501      	bpl.n	800657c <_vfiprintf_r+0x3c>
 8006578:	692b      	ldr	r3, [r5, #16]
 800657a:	b9eb      	cbnz	r3, 80065b8 <_vfiprintf_r+0x78>
 800657c:	4629      	mov	r1, r5
 800657e:	4630      	mov	r0, r6
 8006580:	f000 fb06 	bl	8006b90 <__swsetup_r>
 8006584:	b1c0      	cbz	r0, 80065b8 <_vfiprintf_r+0x78>
 8006586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006588:	07dc      	lsls	r4, r3, #31
 800658a:	d50e      	bpl.n	80065aa <_vfiprintf_r+0x6a>
 800658c:	f04f 30ff 	mov.w	r0, #4294967295
 8006590:	b01d      	add	sp, #116	; 0x74
 8006592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006596:	4b7b      	ldr	r3, [pc, #492]	; (8006784 <_vfiprintf_r+0x244>)
 8006598:	429d      	cmp	r5, r3
 800659a:	d101      	bne.n	80065a0 <_vfiprintf_r+0x60>
 800659c:	68b5      	ldr	r5, [r6, #8]
 800659e:	e7df      	b.n	8006560 <_vfiprintf_r+0x20>
 80065a0:	4b79      	ldr	r3, [pc, #484]	; (8006788 <_vfiprintf_r+0x248>)
 80065a2:	429d      	cmp	r5, r3
 80065a4:	bf08      	it	eq
 80065a6:	68f5      	ldreq	r5, [r6, #12]
 80065a8:	e7da      	b.n	8006560 <_vfiprintf_r+0x20>
 80065aa:	89ab      	ldrh	r3, [r5, #12]
 80065ac:	0598      	lsls	r0, r3, #22
 80065ae:	d4ed      	bmi.n	800658c <_vfiprintf_r+0x4c>
 80065b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065b2:	f7ff fd8d 	bl	80060d0 <__retarget_lock_release_recursive>
 80065b6:	e7e9      	b.n	800658c <_vfiprintf_r+0x4c>
 80065b8:	2300      	movs	r3, #0
 80065ba:	9309      	str	r3, [sp, #36]	; 0x24
 80065bc:	2320      	movs	r3, #32
 80065be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80065c6:	2330      	movs	r3, #48	; 0x30
 80065c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800678c <_vfiprintf_r+0x24c>
 80065cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065d0:	f04f 0901 	mov.w	r9, #1
 80065d4:	4623      	mov	r3, r4
 80065d6:	469a      	mov	sl, r3
 80065d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065dc:	b10a      	cbz	r2, 80065e2 <_vfiprintf_r+0xa2>
 80065de:	2a25      	cmp	r2, #37	; 0x25
 80065e0:	d1f9      	bne.n	80065d6 <_vfiprintf_r+0x96>
 80065e2:	ebba 0b04 	subs.w	fp, sl, r4
 80065e6:	d00b      	beq.n	8006600 <_vfiprintf_r+0xc0>
 80065e8:	465b      	mov	r3, fp
 80065ea:	4622      	mov	r2, r4
 80065ec:	4629      	mov	r1, r5
 80065ee:	4630      	mov	r0, r6
 80065f0:	f7ff ff93 	bl	800651a <__sfputs_r>
 80065f4:	3001      	adds	r0, #1
 80065f6:	f000 80aa 	beq.w	800674e <_vfiprintf_r+0x20e>
 80065fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065fc:	445a      	add	r2, fp
 80065fe:	9209      	str	r2, [sp, #36]	; 0x24
 8006600:	f89a 3000 	ldrb.w	r3, [sl]
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 80a2 	beq.w	800674e <_vfiprintf_r+0x20e>
 800660a:	2300      	movs	r3, #0
 800660c:	f04f 32ff 	mov.w	r2, #4294967295
 8006610:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006614:	f10a 0a01 	add.w	sl, sl, #1
 8006618:	9304      	str	r3, [sp, #16]
 800661a:	9307      	str	r3, [sp, #28]
 800661c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006620:	931a      	str	r3, [sp, #104]	; 0x68
 8006622:	4654      	mov	r4, sl
 8006624:	2205      	movs	r2, #5
 8006626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800662a:	4858      	ldr	r0, [pc, #352]	; (800678c <_vfiprintf_r+0x24c>)
 800662c:	f7f9 fde0 	bl	80001f0 <memchr>
 8006630:	9a04      	ldr	r2, [sp, #16]
 8006632:	b9d8      	cbnz	r0, 800666c <_vfiprintf_r+0x12c>
 8006634:	06d1      	lsls	r1, r2, #27
 8006636:	bf44      	itt	mi
 8006638:	2320      	movmi	r3, #32
 800663a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800663e:	0713      	lsls	r3, r2, #28
 8006640:	bf44      	itt	mi
 8006642:	232b      	movmi	r3, #43	; 0x2b
 8006644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006648:	f89a 3000 	ldrb.w	r3, [sl]
 800664c:	2b2a      	cmp	r3, #42	; 0x2a
 800664e:	d015      	beq.n	800667c <_vfiprintf_r+0x13c>
 8006650:	9a07      	ldr	r2, [sp, #28]
 8006652:	4654      	mov	r4, sl
 8006654:	2000      	movs	r0, #0
 8006656:	f04f 0c0a 	mov.w	ip, #10
 800665a:	4621      	mov	r1, r4
 800665c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006660:	3b30      	subs	r3, #48	; 0x30
 8006662:	2b09      	cmp	r3, #9
 8006664:	d94e      	bls.n	8006704 <_vfiprintf_r+0x1c4>
 8006666:	b1b0      	cbz	r0, 8006696 <_vfiprintf_r+0x156>
 8006668:	9207      	str	r2, [sp, #28]
 800666a:	e014      	b.n	8006696 <_vfiprintf_r+0x156>
 800666c:	eba0 0308 	sub.w	r3, r0, r8
 8006670:	fa09 f303 	lsl.w	r3, r9, r3
 8006674:	4313      	orrs	r3, r2
 8006676:	9304      	str	r3, [sp, #16]
 8006678:	46a2      	mov	sl, r4
 800667a:	e7d2      	b.n	8006622 <_vfiprintf_r+0xe2>
 800667c:	9b03      	ldr	r3, [sp, #12]
 800667e:	1d19      	adds	r1, r3, #4
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	9103      	str	r1, [sp, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	bfbb      	ittet	lt
 8006688:	425b      	neglt	r3, r3
 800668a:	f042 0202 	orrlt.w	r2, r2, #2
 800668e:	9307      	strge	r3, [sp, #28]
 8006690:	9307      	strlt	r3, [sp, #28]
 8006692:	bfb8      	it	lt
 8006694:	9204      	strlt	r2, [sp, #16]
 8006696:	7823      	ldrb	r3, [r4, #0]
 8006698:	2b2e      	cmp	r3, #46	; 0x2e
 800669a:	d10c      	bne.n	80066b6 <_vfiprintf_r+0x176>
 800669c:	7863      	ldrb	r3, [r4, #1]
 800669e:	2b2a      	cmp	r3, #42	; 0x2a
 80066a0:	d135      	bne.n	800670e <_vfiprintf_r+0x1ce>
 80066a2:	9b03      	ldr	r3, [sp, #12]
 80066a4:	1d1a      	adds	r2, r3, #4
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	9203      	str	r2, [sp, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	bfb8      	it	lt
 80066ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80066b2:	3402      	adds	r4, #2
 80066b4:	9305      	str	r3, [sp, #20]
 80066b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800679c <_vfiprintf_r+0x25c>
 80066ba:	7821      	ldrb	r1, [r4, #0]
 80066bc:	2203      	movs	r2, #3
 80066be:	4650      	mov	r0, sl
 80066c0:	f7f9 fd96 	bl	80001f0 <memchr>
 80066c4:	b140      	cbz	r0, 80066d8 <_vfiprintf_r+0x198>
 80066c6:	2340      	movs	r3, #64	; 0x40
 80066c8:	eba0 000a 	sub.w	r0, r0, sl
 80066cc:	fa03 f000 	lsl.w	r0, r3, r0
 80066d0:	9b04      	ldr	r3, [sp, #16]
 80066d2:	4303      	orrs	r3, r0
 80066d4:	3401      	adds	r4, #1
 80066d6:	9304      	str	r3, [sp, #16]
 80066d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066dc:	482c      	ldr	r0, [pc, #176]	; (8006790 <_vfiprintf_r+0x250>)
 80066de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066e2:	2206      	movs	r2, #6
 80066e4:	f7f9 fd84 	bl	80001f0 <memchr>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	d03f      	beq.n	800676c <_vfiprintf_r+0x22c>
 80066ec:	4b29      	ldr	r3, [pc, #164]	; (8006794 <_vfiprintf_r+0x254>)
 80066ee:	bb1b      	cbnz	r3, 8006738 <_vfiprintf_r+0x1f8>
 80066f0:	9b03      	ldr	r3, [sp, #12]
 80066f2:	3307      	adds	r3, #7
 80066f4:	f023 0307 	bic.w	r3, r3, #7
 80066f8:	3308      	adds	r3, #8
 80066fa:	9303      	str	r3, [sp, #12]
 80066fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066fe:	443b      	add	r3, r7
 8006700:	9309      	str	r3, [sp, #36]	; 0x24
 8006702:	e767      	b.n	80065d4 <_vfiprintf_r+0x94>
 8006704:	fb0c 3202 	mla	r2, ip, r2, r3
 8006708:	460c      	mov	r4, r1
 800670a:	2001      	movs	r0, #1
 800670c:	e7a5      	b.n	800665a <_vfiprintf_r+0x11a>
 800670e:	2300      	movs	r3, #0
 8006710:	3401      	adds	r4, #1
 8006712:	9305      	str	r3, [sp, #20]
 8006714:	4619      	mov	r1, r3
 8006716:	f04f 0c0a 	mov.w	ip, #10
 800671a:	4620      	mov	r0, r4
 800671c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006720:	3a30      	subs	r2, #48	; 0x30
 8006722:	2a09      	cmp	r2, #9
 8006724:	d903      	bls.n	800672e <_vfiprintf_r+0x1ee>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d0c5      	beq.n	80066b6 <_vfiprintf_r+0x176>
 800672a:	9105      	str	r1, [sp, #20]
 800672c:	e7c3      	b.n	80066b6 <_vfiprintf_r+0x176>
 800672e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006732:	4604      	mov	r4, r0
 8006734:	2301      	movs	r3, #1
 8006736:	e7f0      	b.n	800671a <_vfiprintf_r+0x1da>
 8006738:	ab03      	add	r3, sp, #12
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	462a      	mov	r2, r5
 800673e:	4b16      	ldr	r3, [pc, #88]	; (8006798 <_vfiprintf_r+0x258>)
 8006740:	a904      	add	r1, sp, #16
 8006742:	4630      	mov	r0, r6
 8006744:	f3af 8000 	nop.w
 8006748:	4607      	mov	r7, r0
 800674a:	1c78      	adds	r0, r7, #1
 800674c:	d1d6      	bne.n	80066fc <_vfiprintf_r+0x1bc>
 800674e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006750:	07d9      	lsls	r1, r3, #31
 8006752:	d405      	bmi.n	8006760 <_vfiprintf_r+0x220>
 8006754:	89ab      	ldrh	r3, [r5, #12]
 8006756:	059a      	lsls	r2, r3, #22
 8006758:	d402      	bmi.n	8006760 <_vfiprintf_r+0x220>
 800675a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800675c:	f7ff fcb8 	bl	80060d0 <__retarget_lock_release_recursive>
 8006760:	89ab      	ldrh	r3, [r5, #12]
 8006762:	065b      	lsls	r3, r3, #25
 8006764:	f53f af12 	bmi.w	800658c <_vfiprintf_r+0x4c>
 8006768:	9809      	ldr	r0, [sp, #36]	; 0x24
 800676a:	e711      	b.n	8006590 <_vfiprintf_r+0x50>
 800676c:	ab03      	add	r3, sp, #12
 800676e:	9300      	str	r3, [sp, #0]
 8006770:	462a      	mov	r2, r5
 8006772:	4b09      	ldr	r3, [pc, #36]	; (8006798 <_vfiprintf_r+0x258>)
 8006774:	a904      	add	r1, sp, #16
 8006776:	4630      	mov	r0, r6
 8006778:	f000 f880 	bl	800687c <_printf_i>
 800677c:	e7e4      	b.n	8006748 <_vfiprintf_r+0x208>
 800677e:	bf00      	nop
 8006780:	08006ee4 	.word	0x08006ee4
 8006784:	08006f04 	.word	0x08006f04
 8006788:	08006ec4 	.word	0x08006ec4
 800678c:	08006f28 	.word	0x08006f28
 8006790:	08006f32 	.word	0x08006f32
 8006794:	00000000 	.word	0x00000000
 8006798:	0800651b 	.word	0x0800651b
 800679c:	08006f2e 	.word	0x08006f2e

080067a0 <_printf_common>:
 80067a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067a4:	4616      	mov	r6, r2
 80067a6:	4699      	mov	r9, r3
 80067a8:	688a      	ldr	r2, [r1, #8]
 80067aa:	690b      	ldr	r3, [r1, #16]
 80067ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067b0:	4293      	cmp	r3, r2
 80067b2:	bfb8      	it	lt
 80067b4:	4613      	movlt	r3, r2
 80067b6:	6033      	str	r3, [r6, #0]
 80067b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067bc:	4607      	mov	r7, r0
 80067be:	460c      	mov	r4, r1
 80067c0:	b10a      	cbz	r2, 80067c6 <_printf_common+0x26>
 80067c2:	3301      	adds	r3, #1
 80067c4:	6033      	str	r3, [r6, #0]
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	0699      	lsls	r1, r3, #26
 80067ca:	bf42      	ittt	mi
 80067cc:	6833      	ldrmi	r3, [r6, #0]
 80067ce:	3302      	addmi	r3, #2
 80067d0:	6033      	strmi	r3, [r6, #0]
 80067d2:	6825      	ldr	r5, [r4, #0]
 80067d4:	f015 0506 	ands.w	r5, r5, #6
 80067d8:	d106      	bne.n	80067e8 <_printf_common+0x48>
 80067da:	f104 0a19 	add.w	sl, r4, #25
 80067de:	68e3      	ldr	r3, [r4, #12]
 80067e0:	6832      	ldr	r2, [r6, #0]
 80067e2:	1a9b      	subs	r3, r3, r2
 80067e4:	42ab      	cmp	r3, r5
 80067e6:	dc26      	bgt.n	8006836 <_printf_common+0x96>
 80067e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067ec:	1e13      	subs	r3, r2, #0
 80067ee:	6822      	ldr	r2, [r4, #0]
 80067f0:	bf18      	it	ne
 80067f2:	2301      	movne	r3, #1
 80067f4:	0692      	lsls	r2, r2, #26
 80067f6:	d42b      	bmi.n	8006850 <_printf_common+0xb0>
 80067f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067fc:	4649      	mov	r1, r9
 80067fe:	4638      	mov	r0, r7
 8006800:	47c0      	blx	r8
 8006802:	3001      	adds	r0, #1
 8006804:	d01e      	beq.n	8006844 <_printf_common+0xa4>
 8006806:	6823      	ldr	r3, [r4, #0]
 8006808:	68e5      	ldr	r5, [r4, #12]
 800680a:	6832      	ldr	r2, [r6, #0]
 800680c:	f003 0306 	and.w	r3, r3, #6
 8006810:	2b04      	cmp	r3, #4
 8006812:	bf08      	it	eq
 8006814:	1aad      	subeq	r5, r5, r2
 8006816:	68a3      	ldr	r3, [r4, #8]
 8006818:	6922      	ldr	r2, [r4, #16]
 800681a:	bf0c      	ite	eq
 800681c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006820:	2500      	movne	r5, #0
 8006822:	4293      	cmp	r3, r2
 8006824:	bfc4      	itt	gt
 8006826:	1a9b      	subgt	r3, r3, r2
 8006828:	18ed      	addgt	r5, r5, r3
 800682a:	2600      	movs	r6, #0
 800682c:	341a      	adds	r4, #26
 800682e:	42b5      	cmp	r5, r6
 8006830:	d11a      	bne.n	8006868 <_printf_common+0xc8>
 8006832:	2000      	movs	r0, #0
 8006834:	e008      	b.n	8006848 <_printf_common+0xa8>
 8006836:	2301      	movs	r3, #1
 8006838:	4652      	mov	r2, sl
 800683a:	4649      	mov	r1, r9
 800683c:	4638      	mov	r0, r7
 800683e:	47c0      	blx	r8
 8006840:	3001      	adds	r0, #1
 8006842:	d103      	bne.n	800684c <_printf_common+0xac>
 8006844:	f04f 30ff 	mov.w	r0, #4294967295
 8006848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800684c:	3501      	adds	r5, #1
 800684e:	e7c6      	b.n	80067de <_printf_common+0x3e>
 8006850:	18e1      	adds	r1, r4, r3
 8006852:	1c5a      	adds	r2, r3, #1
 8006854:	2030      	movs	r0, #48	; 0x30
 8006856:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800685a:	4422      	add	r2, r4
 800685c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006860:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006864:	3302      	adds	r3, #2
 8006866:	e7c7      	b.n	80067f8 <_printf_common+0x58>
 8006868:	2301      	movs	r3, #1
 800686a:	4622      	mov	r2, r4
 800686c:	4649      	mov	r1, r9
 800686e:	4638      	mov	r0, r7
 8006870:	47c0      	blx	r8
 8006872:	3001      	adds	r0, #1
 8006874:	d0e6      	beq.n	8006844 <_printf_common+0xa4>
 8006876:	3601      	adds	r6, #1
 8006878:	e7d9      	b.n	800682e <_printf_common+0x8e>
	...

0800687c <_printf_i>:
 800687c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006880:	7e0f      	ldrb	r7, [r1, #24]
 8006882:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006884:	2f78      	cmp	r7, #120	; 0x78
 8006886:	4691      	mov	r9, r2
 8006888:	4680      	mov	r8, r0
 800688a:	460c      	mov	r4, r1
 800688c:	469a      	mov	sl, r3
 800688e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006892:	d807      	bhi.n	80068a4 <_printf_i+0x28>
 8006894:	2f62      	cmp	r7, #98	; 0x62
 8006896:	d80a      	bhi.n	80068ae <_printf_i+0x32>
 8006898:	2f00      	cmp	r7, #0
 800689a:	f000 80d8 	beq.w	8006a4e <_printf_i+0x1d2>
 800689e:	2f58      	cmp	r7, #88	; 0x58
 80068a0:	f000 80a3 	beq.w	80069ea <_printf_i+0x16e>
 80068a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068ac:	e03a      	b.n	8006924 <_printf_i+0xa8>
 80068ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068b2:	2b15      	cmp	r3, #21
 80068b4:	d8f6      	bhi.n	80068a4 <_printf_i+0x28>
 80068b6:	a101      	add	r1, pc, #4	; (adr r1, 80068bc <_printf_i+0x40>)
 80068b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068bc:	08006915 	.word	0x08006915
 80068c0:	08006929 	.word	0x08006929
 80068c4:	080068a5 	.word	0x080068a5
 80068c8:	080068a5 	.word	0x080068a5
 80068cc:	080068a5 	.word	0x080068a5
 80068d0:	080068a5 	.word	0x080068a5
 80068d4:	08006929 	.word	0x08006929
 80068d8:	080068a5 	.word	0x080068a5
 80068dc:	080068a5 	.word	0x080068a5
 80068e0:	080068a5 	.word	0x080068a5
 80068e4:	080068a5 	.word	0x080068a5
 80068e8:	08006a35 	.word	0x08006a35
 80068ec:	08006959 	.word	0x08006959
 80068f0:	08006a17 	.word	0x08006a17
 80068f4:	080068a5 	.word	0x080068a5
 80068f8:	080068a5 	.word	0x080068a5
 80068fc:	08006a57 	.word	0x08006a57
 8006900:	080068a5 	.word	0x080068a5
 8006904:	08006959 	.word	0x08006959
 8006908:	080068a5 	.word	0x080068a5
 800690c:	080068a5 	.word	0x080068a5
 8006910:	08006a1f 	.word	0x08006a1f
 8006914:	682b      	ldr	r3, [r5, #0]
 8006916:	1d1a      	adds	r2, r3, #4
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	602a      	str	r2, [r5, #0]
 800691c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006920:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006924:	2301      	movs	r3, #1
 8006926:	e0a3      	b.n	8006a70 <_printf_i+0x1f4>
 8006928:	6820      	ldr	r0, [r4, #0]
 800692a:	6829      	ldr	r1, [r5, #0]
 800692c:	0606      	lsls	r6, r0, #24
 800692e:	f101 0304 	add.w	r3, r1, #4
 8006932:	d50a      	bpl.n	800694a <_printf_i+0xce>
 8006934:	680e      	ldr	r6, [r1, #0]
 8006936:	602b      	str	r3, [r5, #0]
 8006938:	2e00      	cmp	r6, #0
 800693a:	da03      	bge.n	8006944 <_printf_i+0xc8>
 800693c:	232d      	movs	r3, #45	; 0x2d
 800693e:	4276      	negs	r6, r6
 8006940:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006944:	485e      	ldr	r0, [pc, #376]	; (8006ac0 <_printf_i+0x244>)
 8006946:	230a      	movs	r3, #10
 8006948:	e019      	b.n	800697e <_printf_i+0x102>
 800694a:	680e      	ldr	r6, [r1, #0]
 800694c:	602b      	str	r3, [r5, #0]
 800694e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006952:	bf18      	it	ne
 8006954:	b236      	sxthne	r6, r6
 8006956:	e7ef      	b.n	8006938 <_printf_i+0xbc>
 8006958:	682b      	ldr	r3, [r5, #0]
 800695a:	6820      	ldr	r0, [r4, #0]
 800695c:	1d19      	adds	r1, r3, #4
 800695e:	6029      	str	r1, [r5, #0]
 8006960:	0601      	lsls	r1, r0, #24
 8006962:	d501      	bpl.n	8006968 <_printf_i+0xec>
 8006964:	681e      	ldr	r6, [r3, #0]
 8006966:	e002      	b.n	800696e <_printf_i+0xf2>
 8006968:	0646      	lsls	r6, r0, #25
 800696a:	d5fb      	bpl.n	8006964 <_printf_i+0xe8>
 800696c:	881e      	ldrh	r6, [r3, #0]
 800696e:	4854      	ldr	r0, [pc, #336]	; (8006ac0 <_printf_i+0x244>)
 8006970:	2f6f      	cmp	r7, #111	; 0x6f
 8006972:	bf0c      	ite	eq
 8006974:	2308      	moveq	r3, #8
 8006976:	230a      	movne	r3, #10
 8006978:	2100      	movs	r1, #0
 800697a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800697e:	6865      	ldr	r5, [r4, #4]
 8006980:	60a5      	str	r5, [r4, #8]
 8006982:	2d00      	cmp	r5, #0
 8006984:	bfa2      	ittt	ge
 8006986:	6821      	ldrge	r1, [r4, #0]
 8006988:	f021 0104 	bicge.w	r1, r1, #4
 800698c:	6021      	strge	r1, [r4, #0]
 800698e:	b90e      	cbnz	r6, 8006994 <_printf_i+0x118>
 8006990:	2d00      	cmp	r5, #0
 8006992:	d04d      	beq.n	8006a30 <_printf_i+0x1b4>
 8006994:	4615      	mov	r5, r2
 8006996:	fbb6 f1f3 	udiv	r1, r6, r3
 800699a:	fb03 6711 	mls	r7, r3, r1, r6
 800699e:	5dc7      	ldrb	r7, [r0, r7]
 80069a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80069a4:	4637      	mov	r7, r6
 80069a6:	42bb      	cmp	r3, r7
 80069a8:	460e      	mov	r6, r1
 80069aa:	d9f4      	bls.n	8006996 <_printf_i+0x11a>
 80069ac:	2b08      	cmp	r3, #8
 80069ae:	d10b      	bne.n	80069c8 <_printf_i+0x14c>
 80069b0:	6823      	ldr	r3, [r4, #0]
 80069b2:	07de      	lsls	r6, r3, #31
 80069b4:	d508      	bpl.n	80069c8 <_printf_i+0x14c>
 80069b6:	6923      	ldr	r3, [r4, #16]
 80069b8:	6861      	ldr	r1, [r4, #4]
 80069ba:	4299      	cmp	r1, r3
 80069bc:	bfde      	ittt	le
 80069be:	2330      	movle	r3, #48	; 0x30
 80069c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069c8:	1b52      	subs	r2, r2, r5
 80069ca:	6122      	str	r2, [r4, #16]
 80069cc:	f8cd a000 	str.w	sl, [sp]
 80069d0:	464b      	mov	r3, r9
 80069d2:	aa03      	add	r2, sp, #12
 80069d4:	4621      	mov	r1, r4
 80069d6:	4640      	mov	r0, r8
 80069d8:	f7ff fee2 	bl	80067a0 <_printf_common>
 80069dc:	3001      	adds	r0, #1
 80069de:	d14c      	bne.n	8006a7a <_printf_i+0x1fe>
 80069e0:	f04f 30ff 	mov.w	r0, #4294967295
 80069e4:	b004      	add	sp, #16
 80069e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ea:	4835      	ldr	r0, [pc, #212]	; (8006ac0 <_printf_i+0x244>)
 80069ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069f0:	6829      	ldr	r1, [r5, #0]
 80069f2:	6823      	ldr	r3, [r4, #0]
 80069f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80069f8:	6029      	str	r1, [r5, #0]
 80069fa:	061d      	lsls	r5, r3, #24
 80069fc:	d514      	bpl.n	8006a28 <_printf_i+0x1ac>
 80069fe:	07df      	lsls	r7, r3, #31
 8006a00:	bf44      	itt	mi
 8006a02:	f043 0320 	orrmi.w	r3, r3, #32
 8006a06:	6023      	strmi	r3, [r4, #0]
 8006a08:	b91e      	cbnz	r6, 8006a12 <_printf_i+0x196>
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	f023 0320 	bic.w	r3, r3, #32
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	2310      	movs	r3, #16
 8006a14:	e7b0      	b.n	8006978 <_printf_i+0xfc>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	f043 0320 	orr.w	r3, r3, #32
 8006a1c:	6023      	str	r3, [r4, #0]
 8006a1e:	2378      	movs	r3, #120	; 0x78
 8006a20:	4828      	ldr	r0, [pc, #160]	; (8006ac4 <_printf_i+0x248>)
 8006a22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a26:	e7e3      	b.n	80069f0 <_printf_i+0x174>
 8006a28:	0659      	lsls	r1, r3, #25
 8006a2a:	bf48      	it	mi
 8006a2c:	b2b6      	uxthmi	r6, r6
 8006a2e:	e7e6      	b.n	80069fe <_printf_i+0x182>
 8006a30:	4615      	mov	r5, r2
 8006a32:	e7bb      	b.n	80069ac <_printf_i+0x130>
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	6826      	ldr	r6, [r4, #0]
 8006a38:	6961      	ldr	r1, [r4, #20]
 8006a3a:	1d18      	adds	r0, r3, #4
 8006a3c:	6028      	str	r0, [r5, #0]
 8006a3e:	0635      	lsls	r5, r6, #24
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	d501      	bpl.n	8006a48 <_printf_i+0x1cc>
 8006a44:	6019      	str	r1, [r3, #0]
 8006a46:	e002      	b.n	8006a4e <_printf_i+0x1d2>
 8006a48:	0670      	lsls	r0, r6, #25
 8006a4a:	d5fb      	bpl.n	8006a44 <_printf_i+0x1c8>
 8006a4c:	8019      	strh	r1, [r3, #0]
 8006a4e:	2300      	movs	r3, #0
 8006a50:	6123      	str	r3, [r4, #16]
 8006a52:	4615      	mov	r5, r2
 8006a54:	e7ba      	b.n	80069cc <_printf_i+0x150>
 8006a56:	682b      	ldr	r3, [r5, #0]
 8006a58:	1d1a      	adds	r2, r3, #4
 8006a5a:	602a      	str	r2, [r5, #0]
 8006a5c:	681d      	ldr	r5, [r3, #0]
 8006a5e:	6862      	ldr	r2, [r4, #4]
 8006a60:	2100      	movs	r1, #0
 8006a62:	4628      	mov	r0, r5
 8006a64:	f7f9 fbc4 	bl	80001f0 <memchr>
 8006a68:	b108      	cbz	r0, 8006a6e <_printf_i+0x1f2>
 8006a6a:	1b40      	subs	r0, r0, r5
 8006a6c:	6060      	str	r0, [r4, #4]
 8006a6e:	6863      	ldr	r3, [r4, #4]
 8006a70:	6123      	str	r3, [r4, #16]
 8006a72:	2300      	movs	r3, #0
 8006a74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a78:	e7a8      	b.n	80069cc <_printf_i+0x150>
 8006a7a:	6923      	ldr	r3, [r4, #16]
 8006a7c:	462a      	mov	r2, r5
 8006a7e:	4649      	mov	r1, r9
 8006a80:	4640      	mov	r0, r8
 8006a82:	47d0      	blx	sl
 8006a84:	3001      	adds	r0, #1
 8006a86:	d0ab      	beq.n	80069e0 <_printf_i+0x164>
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	079b      	lsls	r3, r3, #30
 8006a8c:	d413      	bmi.n	8006ab6 <_printf_i+0x23a>
 8006a8e:	68e0      	ldr	r0, [r4, #12]
 8006a90:	9b03      	ldr	r3, [sp, #12]
 8006a92:	4298      	cmp	r0, r3
 8006a94:	bfb8      	it	lt
 8006a96:	4618      	movlt	r0, r3
 8006a98:	e7a4      	b.n	80069e4 <_printf_i+0x168>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	4632      	mov	r2, r6
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	4640      	mov	r0, r8
 8006aa2:	47d0      	blx	sl
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	d09b      	beq.n	80069e0 <_printf_i+0x164>
 8006aa8:	3501      	adds	r5, #1
 8006aaa:	68e3      	ldr	r3, [r4, #12]
 8006aac:	9903      	ldr	r1, [sp, #12]
 8006aae:	1a5b      	subs	r3, r3, r1
 8006ab0:	42ab      	cmp	r3, r5
 8006ab2:	dcf2      	bgt.n	8006a9a <_printf_i+0x21e>
 8006ab4:	e7eb      	b.n	8006a8e <_printf_i+0x212>
 8006ab6:	2500      	movs	r5, #0
 8006ab8:	f104 0619 	add.w	r6, r4, #25
 8006abc:	e7f5      	b.n	8006aaa <_printf_i+0x22e>
 8006abe:	bf00      	nop
 8006ac0:	08006f39 	.word	0x08006f39
 8006ac4:	08006f4a 	.word	0x08006f4a

08006ac8 <_read_r>:
 8006ac8:	b538      	push	{r3, r4, r5, lr}
 8006aca:	4d07      	ldr	r5, [pc, #28]	; (8006ae8 <_read_r+0x20>)
 8006acc:	4604      	mov	r4, r0
 8006ace:	4608      	mov	r0, r1
 8006ad0:	4611      	mov	r1, r2
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	602a      	str	r2, [r5, #0]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	f7fa fa76 	bl	8000fc8 <_read>
 8006adc:	1c43      	adds	r3, r0, #1
 8006ade:	d102      	bne.n	8006ae6 <_read_r+0x1e>
 8006ae0:	682b      	ldr	r3, [r5, #0]
 8006ae2:	b103      	cbz	r3, 8006ae6 <_read_r+0x1e>
 8006ae4:	6023      	str	r3, [r4, #0]
 8006ae6:	bd38      	pop	{r3, r4, r5, pc}
 8006ae8:	20004608 	.word	0x20004608

08006aec <__swbuf_r>:
 8006aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aee:	460e      	mov	r6, r1
 8006af0:	4614      	mov	r4, r2
 8006af2:	4605      	mov	r5, r0
 8006af4:	b118      	cbz	r0, 8006afe <__swbuf_r+0x12>
 8006af6:	6983      	ldr	r3, [r0, #24]
 8006af8:	b90b      	cbnz	r3, 8006afe <__swbuf_r+0x12>
 8006afa:	f7ff fa25 	bl	8005f48 <__sinit>
 8006afe:	4b21      	ldr	r3, [pc, #132]	; (8006b84 <__swbuf_r+0x98>)
 8006b00:	429c      	cmp	r4, r3
 8006b02:	d12b      	bne.n	8006b5c <__swbuf_r+0x70>
 8006b04:	686c      	ldr	r4, [r5, #4]
 8006b06:	69a3      	ldr	r3, [r4, #24]
 8006b08:	60a3      	str	r3, [r4, #8]
 8006b0a:	89a3      	ldrh	r3, [r4, #12]
 8006b0c:	071a      	lsls	r2, r3, #28
 8006b0e:	d52f      	bpl.n	8006b70 <__swbuf_r+0x84>
 8006b10:	6923      	ldr	r3, [r4, #16]
 8006b12:	b36b      	cbz	r3, 8006b70 <__swbuf_r+0x84>
 8006b14:	6923      	ldr	r3, [r4, #16]
 8006b16:	6820      	ldr	r0, [r4, #0]
 8006b18:	1ac0      	subs	r0, r0, r3
 8006b1a:	6963      	ldr	r3, [r4, #20]
 8006b1c:	b2f6      	uxtb	r6, r6
 8006b1e:	4283      	cmp	r3, r0
 8006b20:	4637      	mov	r7, r6
 8006b22:	dc04      	bgt.n	8006b2e <__swbuf_r+0x42>
 8006b24:	4621      	mov	r1, r4
 8006b26:	4628      	mov	r0, r5
 8006b28:	f7ff f968 	bl	8005dfc <_fflush_r>
 8006b2c:	bb30      	cbnz	r0, 8006b7c <__swbuf_r+0x90>
 8006b2e:	68a3      	ldr	r3, [r4, #8]
 8006b30:	3b01      	subs	r3, #1
 8006b32:	60a3      	str	r3, [r4, #8]
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	6022      	str	r2, [r4, #0]
 8006b3a:	701e      	strb	r6, [r3, #0]
 8006b3c:	6963      	ldr	r3, [r4, #20]
 8006b3e:	3001      	adds	r0, #1
 8006b40:	4283      	cmp	r3, r0
 8006b42:	d004      	beq.n	8006b4e <__swbuf_r+0x62>
 8006b44:	89a3      	ldrh	r3, [r4, #12]
 8006b46:	07db      	lsls	r3, r3, #31
 8006b48:	d506      	bpl.n	8006b58 <__swbuf_r+0x6c>
 8006b4a:	2e0a      	cmp	r6, #10
 8006b4c:	d104      	bne.n	8006b58 <__swbuf_r+0x6c>
 8006b4e:	4621      	mov	r1, r4
 8006b50:	4628      	mov	r0, r5
 8006b52:	f7ff f953 	bl	8005dfc <_fflush_r>
 8006b56:	b988      	cbnz	r0, 8006b7c <__swbuf_r+0x90>
 8006b58:	4638      	mov	r0, r7
 8006b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b5c:	4b0a      	ldr	r3, [pc, #40]	; (8006b88 <__swbuf_r+0x9c>)
 8006b5e:	429c      	cmp	r4, r3
 8006b60:	d101      	bne.n	8006b66 <__swbuf_r+0x7a>
 8006b62:	68ac      	ldr	r4, [r5, #8]
 8006b64:	e7cf      	b.n	8006b06 <__swbuf_r+0x1a>
 8006b66:	4b09      	ldr	r3, [pc, #36]	; (8006b8c <__swbuf_r+0xa0>)
 8006b68:	429c      	cmp	r4, r3
 8006b6a:	bf08      	it	eq
 8006b6c:	68ec      	ldreq	r4, [r5, #12]
 8006b6e:	e7ca      	b.n	8006b06 <__swbuf_r+0x1a>
 8006b70:	4621      	mov	r1, r4
 8006b72:	4628      	mov	r0, r5
 8006b74:	f000 f80c 	bl	8006b90 <__swsetup_r>
 8006b78:	2800      	cmp	r0, #0
 8006b7a:	d0cb      	beq.n	8006b14 <__swbuf_r+0x28>
 8006b7c:	f04f 37ff 	mov.w	r7, #4294967295
 8006b80:	e7ea      	b.n	8006b58 <__swbuf_r+0x6c>
 8006b82:	bf00      	nop
 8006b84:	08006ee4 	.word	0x08006ee4
 8006b88:	08006f04 	.word	0x08006f04
 8006b8c:	08006ec4 	.word	0x08006ec4

08006b90 <__swsetup_r>:
 8006b90:	4b32      	ldr	r3, [pc, #200]	; (8006c5c <__swsetup_r+0xcc>)
 8006b92:	b570      	push	{r4, r5, r6, lr}
 8006b94:	681d      	ldr	r5, [r3, #0]
 8006b96:	4606      	mov	r6, r0
 8006b98:	460c      	mov	r4, r1
 8006b9a:	b125      	cbz	r5, 8006ba6 <__swsetup_r+0x16>
 8006b9c:	69ab      	ldr	r3, [r5, #24]
 8006b9e:	b913      	cbnz	r3, 8006ba6 <__swsetup_r+0x16>
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f7ff f9d1 	bl	8005f48 <__sinit>
 8006ba6:	4b2e      	ldr	r3, [pc, #184]	; (8006c60 <__swsetup_r+0xd0>)
 8006ba8:	429c      	cmp	r4, r3
 8006baa:	d10f      	bne.n	8006bcc <__swsetup_r+0x3c>
 8006bac:	686c      	ldr	r4, [r5, #4]
 8006bae:	89a3      	ldrh	r3, [r4, #12]
 8006bb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bb4:	0719      	lsls	r1, r3, #28
 8006bb6:	d42c      	bmi.n	8006c12 <__swsetup_r+0x82>
 8006bb8:	06dd      	lsls	r5, r3, #27
 8006bba:	d411      	bmi.n	8006be0 <__swsetup_r+0x50>
 8006bbc:	2309      	movs	r3, #9
 8006bbe:	6033      	str	r3, [r6, #0]
 8006bc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bc4:	81a3      	strh	r3, [r4, #12]
 8006bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bca:	e03e      	b.n	8006c4a <__swsetup_r+0xba>
 8006bcc:	4b25      	ldr	r3, [pc, #148]	; (8006c64 <__swsetup_r+0xd4>)
 8006bce:	429c      	cmp	r4, r3
 8006bd0:	d101      	bne.n	8006bd6 <__swsetup_r+0x46>
 8006bd2:	68ac      	ldr	r4, [r5, #8]
 8006bd4:	e7eb      	b.n	8006bae <__swsetup_r+0x1e>
 8006bd6:	4b24      	ldr	r3, [pc, #144]	; (8006c68 <__swsetup_r+0xd8>)
 8006bd8:	429c      	cmp	r4, r3
 8006bda:	bf08      	it	eq
 8006bdc:	68ec      	ldreq	r4, [r5, #12]
 8006bde:	e7e6      	b.n	8006bae <__swsetup_r+0x1e>
 8006be0:	0758      	lsls	r0, r3, #29
 8006be2:	d512      	bpl.n	8006c0a <__swsetup_r+0x7a>
 8006be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006be6:	b141      	cbz	r1, 8006bfa <__swsetup_r+0x6a>
 8006be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bec:	4299      	cmp	r1, r3
 8006bee:	d002      	beq.n	8006bf6 <__swsetup_r+0x66>
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	f7ff fa85 	bl	8006100 <_free_r>
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8006bfa:	89a3      	ldrh	r3, [r4, #12]
 8006bfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c00:	81a3      	strh	r3, [r4, #12]
 8006c02:	2300      	movs	r3, #0
 8006c04:	6063      	str	r3, [r4, #4]
 8006c06:	6923      	ldr	r3, [r4, #16]
 8006c08:	6023      	str	r3, [r4, #0]
 8006c0a:	89a3      	ldrh	r3, [r4, #12]
 8006c0c:	f043 0308 	orr.w	r3, r3, #8
 8006c10:	81a3      	strh	r3, [r4, #12]
 8006c12:	6923      	ldr	r3, [r4, #16]
 8006c14:	b94b      	cbnz	r3, 8006c2a <__swsetup_r+0x9a>
 8006c16:	89a3      	ldrh	r3, [r4, #12]
 8006c18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c20:	d003      	beq.n	8006c2a <__swsetup_r+0x9a>
 8006c22:	4621      	mov	r1, r4
 8006c24:	4630      	mov	r0, r6
 8006c26:	f000 f847 	bl	8006cb8 <__smakebuf_r>
 8006c2a:	89a0      	ldrh	r0, [r4, #12]
 8006c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c30:	f010 0301 	ands.w	r3, r0, #1
 8006c34:	d00a      	beq.n	8006c4c <__swsetup_r+0xbc>
 8006c36:	2300      	movs	r3, #0
 8006c38:	60a3      	str	r3, [r4, #8]
 8006c3a:	6963      	ldr	r3, [r4, #20]
 8006c3c:	425b      	negs	r3, r3
 8006c3e:	61a3      	str	r3, [r4, #24]
 8006c40:	6923      	ldr	r3, [r4, #16]
 8006c42:	b943      	cbnz	r3, 8006c56 <__swsetup_r+0xc6>
 8006c44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c48:	d1ba      	bne.n	8006bc0 <__swsetup_r+0x30>
 8006c4a:	bd70      	pop	{r4, r5, r6, pc}
 8006c4c:	0781      	lsls	r1, r0, #30
 8006c4e:	bf58      	it	pl
 8006c50:	6963      	ldrpl	r3, [r4, #20]
 8006c52:	60a3      	str	r3, [r4, #8]
 8006c54:	e7f4      	b.n	8006c40 <__swsetup_r+0xb0>
 8006c56:	2000      	movs	r0, #0
 8006c58:	e7f7      	b.n	8006c4a <__swsetup_r+0xba>
 8006c5a:	bf00      	nop
 8006c5c:	20000048 	.word	0x20000048
 8006c60:	08006ee4 	.word	0x08006ee4
 8006c64:	08006f04 	.word	0x08006f04
 8006c68:	08006ec4 	.word	0x08006ec4

08006c6c <__swhatbuf_r>:
 8006c6c:	b570      	push	{r4, r5, r6, lr}
 8006c6e:	460e      	mov	r6, r1
 8006c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c74:	2900      	cmp	r1, #0
 8006c76:	b096      	sub	sp, #88	; 0x58
 8006c78:	4614      	mov	r4, r2
 8006c7a:	461d      	mov	r5, r3
 8006c7c:	da08      	bge.n	8006c90 <__swhatbuf_r+0x24>
 8006c7e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	602a      	str	r2, [r5, #0]
 8006c86:	061a      	lsls	r2, r3, #24
 8006c88:	d410      	bmi.n	8006cac <__swhatbuf_r+0x40>
 8006c8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c8e:	e00e      	b.n	8006cae <__swhatbuf_r+0x42>
 8006c90:	466a      	mov	r2, sp
 8006c92:	f000 f851 	bl	8006d38 <_fstat_r>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	dbf1      	blt.n	8006c7e <__swhatbuf_r+0x12>
 8006c9a:	9a01      	ldr	r2, [sp, #4]
 8006c9c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006ca0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006ca4:	425a      	negs	r2, r3
 8006ca6:	415a      	adcs	r2, r3
 8006ca8:	602a      	str	r2, [r5, #0]
 8006caa:	e7ee      	b.n	8006c8a <__swhatbuf_r+0x1e>
 8006cac:	2340      	movs	r3, #64	; 0x40
 8006cae:	2000      	movs	r0, #0
 8006cb0:	6023      	str	r3, [r4, #0]
 8006cb2:	b016      	add	sp, #88	; 0x58
 8006cb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08006cb8 <__smakebuf_r>:
 8006cb8:	898b      	ldrh	r3, [r1, #12]
 8006cba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006cbc:	079d      	lsls	r5, r3, #30
 8006cbe:	4606      	mov	r6, r0
 8006cc0:	460c      	mov	r4, r1
 8006cc2:	d507      	bpl.n	8006cd4 <__smakebuf_r+0x1c>
 8006cc4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	6123      	str	r3, [r4, #16]
 8006ccc:	2301      	movs	r3, #1
 8006cce:	6163      	str	r3, [r4, #20]
 8006cd0:	b002      	add	sp, #8
 8006cd2:	bd70      	pop	{r4, r5, r6, pc}
 8006cd4:	ab01      	add	r3, sp, #4
 8006cd6:	466a      	mov	r2, sp
 8006cd8:	f7ff ffc8 	bl	8006c6c <__swhatbuf_r>
 8006cdc:	9900      	ldr	r1, [sp, #0]
 8006cde:	4605      	mov	r5, r0
 8006ce0:	4630      	mov	r0, r6
 8006ce2:	f7ff fa79 	bl	80061d8 <_malloc_r>
 8006ce6:	b948      	cbnz	r0, 8006cfc <__smakebuf_r+0x44>
 8006ce8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cec:	059a      	lsls	r2, r3, #22
 8006cee:	d4ef      	bmi.n	8006cd0 <__smakebuf_r+0x18>
 8006cf0:	f023 0303 	bic.w	r3, r3, #3
 8006cf4:	f043 0302 	orr.w	r3, r3, #2
 8006cf8:	81a3      	strh	r3, [r4, #12]
 8006cfa:	e7e3      	b.n	8006cc4 <__smakebuf_r+0xc>
 8006cfc:	4b0d      	ldr	r3, [pc, #52]	; (8006d34 <__smakebuf_r+0x7c>)
 8006cfe:	62b3      	str	r3, [r6, #40]	; 0x28
 8006d00:	89a3      	ldrh	r3, [r4, #12]
 8006d02:	6020      	str	r0, [r4, #0]
 8006d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d08:	81a3      	strh	r3, [r4, #12]
 8006d0a:	9b00      	ldr	r3, [sp, #0]
 8006d0c:	6163      	str	r3, [r4, #20]
 8006d0e:	9b01      	ldr	r3, [sp, #4]
 8006d10:	6120      	str	r0, [r4, #16]
 8006d12:	b15b      	cbz	r3, 8006d2c <__smakebuf_r+0x74>
 8006d14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d18:	4630      	mov	r0, r6
 8006d1a:	f000 f81f 	bl	8006d5c <_isatty_r>
 8006d1e:	b128      	cbz	r0, 8006d2c <__smakebuf_r+0x74>
 8006d20:	89a3      	ldrh	r3, [r4, #12]
 8006d22:	f023 0303 	bic.w	r3, r3, #3
 8006d26:	f043 0301 	orr.w	r3, r3, #1
 8006d2a:	81a3      	strh	r3, [r4, #12]
 8006d2c:	89a0      	ldrh	r0, [r4, #12]
 8006d2e:	4305      	orrs	r5, r0
 8006d30:	81a5      	strh	r5, [r4, #12]
 8006d32:	e7cd      	b.n	8006cd0 <__smakebuf_r+0x18>
 8006d34:	08005ee1 	.word	0x08005ee1

08006d38 <_fstat_r>:
 8006d38:	b538      	push	{r3, r4, r5, lr}
 8006d3a:	4d07      	ldr	r5, [pc, #28]	; (8006d58 <_fstat_r+0x20>)
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	4604      	mov	r4, r0
 8006d40:	4608      	mov	r0, r1
 8006d42:	4611      	mov	r1, r2
 8006d44:	602b      	str	r3, [r5, #0]
 8006d46:	f7fa f984 	bl	8001052 <_fstat>
 8006d4a:	1c43      	adds	r3, r0, #1
 8006d4c:	d102      	bne.n	8006d54 <_fstat_r+0x1c>
 8006d4e:	682b      	ldr	r3, [r5, #0]
 8006d50:	b103      	cbz	r3, 8006d54 <_fstat_r+0x1c>
 8006d52:	6023      	str	r3, [r4, #0]
 8006d54:	bd38      	pop	{r3, r4, r5, pc}
 8006d56:	bf00      	nop
 8006d58:	20004608 	.word	0x20004608

08006d5c <_isatty_r>:
 8006d5c:	b538      	push	{r3, r4, r5, lr}
 8006d5e:	4d06      	ldr	r5, [pc, #24]	; (8006d78 <_isatty_r+0x1c>)
 8006d60:	2300      	movs	r3, #0
 8006d62:	4604      	mov	r4, r0
 8006d64:	4608      	mov	r0, r1
 8006d66:	602b      	str	r3, [r5, #0]
 8006d68:	f7fa f983 	bl	8001072 <_isatty>
 8006d6c:	1c43      	adds	r3, r0, #1
 8006d6e:	d102      	bne.n	8006d76 <_isatty_r+0x1a>
 8006d70:	682b      	ldr	r3, [r5, #0]
 8006d72:	b103      	cbz	r3, 8006d76 <_isatty_r+0x1a>
 8006d74:	6023      	str	r3, [r4, #0]
 8006d76:	bd38      	pop	{r3, r4, r5, pc}
 8006d78:	20004608 	.word	0x20004608

08006d7c <_init>:
 8006d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d7e:	bf00      	nop
 8006d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d82:	bc08      	pop	{r3}
 8006d84:	469e      	mov	lr, r3
 8006d86:	4770      	bx	lr

08006d88 <_fini>:
 8006d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d8a:	bf00      	nop
 8006d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d8e:	bc08      	pop	{r3}
 8006d90:	469e      	mov	lr, r3
 8006d92:	4770      	bx	lr
