
somax2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007e70  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000e8  20000000  00007e70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000200e8  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000200e8  2**0
                  CONTENTS
  4 .bss          00000b44  200000e8  00007f58  000200e8  2**2
                  ALLOC
  5 .stack        00010004  20000c2c  00008a9c  000200e8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY
  8 .debug_info   00063cc3  00000000  00000000  0002016f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000879d  00000000  00000000  00083e32  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000231cc  00000000  00000000  0008c5cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001c40  00000000  00000000  000af79b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001e60  00000000  00000000  000b13db  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003e837  00000000  00000000  000b323b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002ea40  00000000  00000000  000f1a72  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011628e  00000000  00000000  001204b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004fe4  00000000  00000000  00236740  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	30 0c 01 20 01 04 00 00 fd 03 00 00 fd 03 00 00     0.. ............
      10:	fd 03 00 00 fd 03 00 00 fd 03 00 00 00 00 00 00     ................
	...
      2c:	fd 03 00 00 fd 03 00 00 00 00 00 00 fd 03 00 00     ................
      3c:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
      4c:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
      5c:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
      6c:	3d 30 00 00 fd 03 00 00 fd 03 00 00 3d 2b 00 00     =0..........=+..
      7c:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
      8c:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
      9c:	fd 03 00 00 fd 03 00 00 49 2b 00 00 fd 03 00 00     ........I+......
      ac:	fd 03 00 00 fd 03 00 00 49 2c 00 00 5d 2c 00 00     ........I,..],..
      bc:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
      cc:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
      dc:	fd 03 00 00 fd 03 00 00 fd 03 00 00 00 00 00 00     ................
	...
      f4:	cd 2d 00 00 c9 3a 00 00 dd 3a 00 00 f1 3a 00 00     .-...:...:...:..
     104:	05 3b 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     .;..............
     114:	fd 03 00 00 19 3b 00 00 2d 3b 00 00 41 3b 00 00     .....;..-;..A;..
     124:	55 3b 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     U;..............
     134:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     144:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     154:	fd 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
     178:	fd 03 00 00 c1 28 00 00 91 53 00 00 9d 53 00 00     .....(...S...S..
     188:	a9 53 00 00 b5 53 00 00 00 00 00 00 fd 03 00 00     .S...S..........
     198:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     1a8:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     1b8:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     1c8:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     1d8:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     1e8:	fd 03 00 00 dd 40 00 00 fd 03 00 00 fd 03 00 00     .....@..........
     1f8:	fd 03 00 00 fd 03 00 00 fd 03 00 00 00 00 00 00     ................
     208:	00 00 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     218:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     228:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     238:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     248:	fd 03 00 00 fd 03 00 00 fd 03 00 00 fd 03 00 00     ................
     258:	fd 03 00 00 fd 03 00 00 00 00 00 00                 ............

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200000e8 	.word	0x200000e8
     280:	00000000 	.word	0x00000000
     284:	00007e70 	.word	0x00007e70

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00007e70 	.word	0x00007e70
     2c4:	200000ec 	.word	0x200000ec
     2c8:	00007e70 	.word	0x00007e70
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b02      	ldr	r3, [pc, #8]	; (2dc <atmel_start_init+0xc>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b02      	ldr	r3, [pc, #8]	; (2e0 <atmel_start_init+0x10>)
     2d8:	4798      	blx	r3
     2da:	bd08      	pop	{r3, pc}
     2dc:	00000b1d 	.word	0x00000b1d
     2e0:	00006e59 	.word	0x00006e59

000002e4 <tx_cb_USART_0>:

static struct io_descriptor *ble_io;


static void tx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e4:	4770      	bx	lr

000002e6 <rx_cb_USART_0>:
	/* Transfer completed */
	//usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e6:	4770      	bx	lr

000002e8 <ble_init>:
	/* Transfer completed */
	//usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
}

int ble_init(void)
{
     2e8:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_0, USART_ASYNC_TXC_CB, tx_cb_USART_0);
     2ea:	4c0b      	ldr	r4, [pc, #44]	; (318 <ble_init+0x30>)
     2ec:	4a0b      	ldr	r2, [pc, #44]	; (31c <ble_init+0x34>)
     2ee:	2101      	movs	r1, #1
     2f0:	4620      	mov	r0, r4
     2f2:	4d0b      	ldr	r5, [pc, #44]	; (320 <ble_init+0x38>)
     2f4:	47a8      	blx	r5
	usart_async_register_callback(&USART_0, USART_ASYNC_RXC_CB, rx_cb_USART_0);
     2f6:	4a0b      	ldr	r2, [pc, #44]	; (324 <ble_init+0x3c>)
     2f8:	2100      	movs	r1, #0
     2fa:	4620      	mov	r0, r4
     2fc:	47a8      	blx	r5
	//usart_async_register_callback(&USART_0, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_0, &ble_io);
     2fe:	490a      	ldr	r1, [pc, #40]	; (328 <ble_init+0x40>)
     300:	4620      	mov	r0, r4
     302:	4b0a      	ldr	r3, [pc, #40]	; (32c <ble_init+0x44>)
     304:	4798      	blx	r3
	usart_async_enable(&USART_0);
     306:	4620      	mov	r0, r4
     308:	4b09      	ldr	r3, [pc, #36]	; (330 <ble_init+0x48>)
     30a:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     30c:	2014      	movs	r0, #20
     30e:	4b09      	ldr	r3, [pc, #36]	; (334 <ble_init+0x4c>)
     310:	4798      	blx	r3
	
	return 0;
}
     312:	2000      	movs	r0, #0
     314:	bd38      	pop	{r3, r4, r5, pc}
     316:	bf00      	nop
     318:	20000ab8 	.word	0x20000ab8
     31c:	000002e5 	.word	0x000002e5
     320:	00001d8d 	.word	0x00001d8d
     324:	000002e7 	.word	0x000002e7
     328:	20000104 	.word	0x20000104
     32c:	00001d61 	.word	0x00001d61
     330:	00001d35 	.word	0x00001d35
     334:	00001661 	.word	0x00001661

00000338 <ble_send>:

void ble_send(char* command)
{
     338:	b510      	push	{r4, lr}
     33a:	b090      	sub	sp, #64	; 0x40
     33c:	4604      	mov	r4, r0
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     33e:	2240      	movs	r2, #64	; 0x40
     340:	2100      	movs	r1, #0
     342:	4668      	mov	r0, sp
     344:	4b08      	ldr	r3, [pc, #32]	; (368 <ble_send+0x30>)
     346:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     348:	4621      	mov	r1, r4
     34a:	4668      	mov	r0, sp
     34c:	4b07      	ldr	r3, [pc, #28]	; (36c <ble_send+0x34>)
     34e:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     350:	4668      	mov	r0, sp
     352:	4b07      	ldr	r3, [pc, #28]	; (370 <ble_send+0x38>)
     354:	4798      	blx	r3
     356:	b282      	uxth	r2, r0
     358:	4669      	mov	r1, sp
     35a:	4b06      	ldr	r3, [pc, #24]	; (374 <ble_send+0x3c>)
     35c:	6818      	ldr	r0, [r3, #0]
     35e:	4b06      	ldr	r3, [pc, #24]	; (378 <ble_send+0x40>)
     360:	4798      	blx	r3
}
     362:	b010      	add	sp, #64	; 0x40
     364:	bd10      	pop	{r4, pc}
     366:	bf00      	nop
     368:	00006faf 	.word	0x00006faf
     36c:	00007009 	.word	0x00007009
     370:	0000703b 	.word	0x0000703b
     374:	20000104 	.word	0x20000104
     378:	00001869 	.word	0x00001869

0000037c <ble_send_and_receive>:

void ble_send_and_receive(char* command, char* response)
{
     37c:	b5f0      	push	{r4, r5, r6, r7, lr}
     37e:	b091      	sub	sp, #68	; 0x44
     380:	4604      	mov	r4, r0
     382:	460f      	mov	r7, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     384:	2640      	movs	r6, #64	; 0x40
     386:	4632      	mov	r2, r6
     388:	2100      	movs	r1, #0
     38a:	4668      	mov	r0, sp
     38c:	4b0d      	ldr	r3, [pc, #52]	; (3c4 <ble_send_and_receive+0x48>)
     38e:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     390:	4621      	mov	r1, r4
     392:	4668      	mov	r0, sp
     394:	4b0c      	ldr	r3, [pc, #48]	; (3c8 <ble_send_and_receive+0x4c>)
     396:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     398:	4668      	mov	r0, sp
     39a:	4b0c      	ldr	r3, [pc, #48]	; (3cc <ble_send_and_receive+0x50>)
     39c:	4798      	blx	r3
     39e:	4d0c      	ldr	r5, [pc, #48]	; (3d0 <ble_send_and_receive+0x54>)
     3a0:	b282      	uxth	r2, r0
     3a2:	4669      	mov	r1, sp
     3a4:	6828      	ldr	r0, [r5, #0]
     3a6:	4b0b      	ldr	r3, [pc, #44]	; (3d4 <ble_send_and_receive+0x58>)
     3a8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3aa:	2014      	movs	r0, #20
     3ac:	4c0a      	ldr	r4, [pc, #40]	; (3d8 <ble_send_and_receive+0x5c>)
     3ae:	47a0      	blx	r4
	io_read(ble_io, response, MAX_MESSAGE_LENGTH);
     3b0:	4632      	mov	r2, r6
     3b2:	4639      	mov	r1, r7
     3b4:	6828      	ldr	r0, [r5, #0]
     3b6:	4b09      	ldr	r3, [pc, #36]	; (3dc <ble_send_and_receive+0x60>)
     3b8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3ba:	2014      	movs	r0, #20
     3bc:	47a0      	blx	r4
}
     3be:	b011      	add	sp, #68	; 0x44
     3c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3c2:	bf00      	nop
     3c4:	00006faf 	.word	0x00006faf
     3c8:	00007009 	.word	0x00007009
     3cc:	0000703b 	.word	0x0000703b
     3d0:	20000104 	.word	0x20000104
     3d4:	00001869 	.word	0x00001869
     3d8:	00001661 	.word	0x00001661
     3dc:	0000189d 	.word	0x0000189d

000003e0 <ble_set_timer>:
{
	return ((*ble).time_ + (*ble).timer_)<  _calendar_get_counter(&CALENDAR_0.device);// some like millis()
	return false;
}

void ble_set_timer(unsigned long t, Ble *ble){
     3e0:	b510      	push	{r4, lr}
     3e2:	460c      	mov	r4, r1
	(*ble).timer_ = t;
     3e4:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
	(*ble).time_ = _calendar_get_counter(&CALENDAR_0.device);// some like millis()
     3e8:	4802      	ldr	r0, [pc, #8]	; (3f4 <ble_set_timer+0x14>)
     3ea:	4b03      	ldr	r3, [pc, #12]	; (3f8 <ble_set_timer+0x18>)
     3ec:	4798      	blx	r3
     3ee:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
     3f2:	bd10      	pop	{r4, pc}
     3f4:	20000a80 	.word	0x20000a80
     3f8:	00002f5d 	.word	0x00002f5d

000003fc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     3fc:	e7fe      	b.n	3fc <Dummy_Handler>
	...

00000400 <Reset_Handler>:
{
     400:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     402:	4b15      	ldr	r3, [pc, #84]	; (458 <Reset_Handler+0x58>)
     404:	4a15      	ldr	r2, [pc, #84]	; (45c <Reset_Handler+0x5c>)
     406:	429a      	cmp	r2, r3
     408:	d009      	beq.n	41e <Reset_Handler+0x1e>
     40a:	4b13      	ldr	r3, [pc, #76]	; (458 <Reset_Handler+0x58>)
     40c:	4a13      	ldr	r2, [pc, #76]	; (45c <Reset_Handler+0x5c>)
     40e:	e003      	b.n	418 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     410:	6811      	ldr	r1, [r2, #0]
     412:	6019      	str	r1, [r3, #0]
     414:	3304      	adds	r3, #4
     416:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     418:	4911      	ldr	r1, [pc, #68]	; (460 <Reset_Handler+0x60>)
     41a:	428b      	cmp	r3, r1
     41c:	d3f8      	bcc.n	410 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     41e:	4b11      	ldr	r3, [pc, #68]	; (464 <Reset_Handler+0x64>)
     420:	e002      	b.n	428 <Reset_Handler+0x28>
                *pDest++ = 0;
     422:	2200      	movs	r2, #0
     424:	601a      	str	r2, [r3, #0]
     426:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     428:	4a0f      	ldr	r2, [pc, #60]	; (468 <Reset_Handler+0x68>)
     42a:	4293      	cmp	r3, r2
     42c:	d3f9      	bcc.n	422 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     42e:	4b0f      	ldr	r3, [pc, #60]	; (46c <Reset_Handler+0x6c>)
     430:	4a0f      	ldr	r2, [pc, #60]	; (470 <Reset_Handler+0x70>)
     432:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     436:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     438:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     43c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     440:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     444:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     448:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     44c:	4b09      	ldr	r3, [pc, #36]	; (474 <Reset_Handler+0x74>)
     44e:	4798      	blx	r3
        main();
     450:	4b09      	ldr	r3, [pc, #36]	; (478 <Reset_Handler+0x78>)
     452:	4798      	blx	r3
     454:	e7fe      	b.n	454 <Reset_Handler+0x54>
     456:	bf00      	nop
     458:	20000000 	.word	0x20000000
     45c:	00007e70 	.word	0x00007e70
     460:	200000e8 	.word	0x200000e8
     464:	200000e8 	.word	0x200000e8
     468:	20000c2c 	.word	0x20000c2c
     46c:	e000ed00 	.word	0xe000ed00
     470:	00000000 	.word	0x00000000
     474:	00006f51 	.word	0x00006f51
     478:	00005c21 	.word	0x00005c21

0000047c <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     47c:	b508      	push	{r3, lr}
}

static inline void hri_mclk_set_APBAMASK_TC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     47e:	4a08      	ldr	r2, [pc, #32]	; (4a0 <TIMER_0_init+0x24>)
     480:	6953      	ldr	r3, [r2, #20]
     482:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     486:	6153      	str	r3, [r2, #20]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     488:	2240      	movs	r2, #64	; 0x40
     48a:	4b06      	ldr	r3, [pc, #24]	; (4a4 <TIMER_0_init+0x28>)
     48c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	timer_init(&TIMER_0, TC0, _tc_get_timer());
     490:	4b05      	ldr	r3, [pc, #20]	; (4a8 <TIMER_0_init+0x2c>)
     492:	4798      	blx	r3
     494:	4602      	mov	r2, r0
     496:	4905      	ldr	r1, [pc, #20]	; (4ac <TIMER_0_init+0x30>)
     498:	4805      	ldr	r0, [pc, #20]	; (4b0 <TIMER_0_init+0x34>)
     49a:	4b06      	ldr	r3, [pc, #24]	; (4b4 <TIMER_0_init+0x38>)
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}
     4a0:	40000800 	.word	0x40000800
     4a4:	40001c00 	.word	0x40001c00
     4a8:	000040d9 	.word	0x000040d9
     4ac:	40003800 	.word	0x40003800
     4b0:	20000b78 	.word	0x20000b78
     4b4:	00001b0d 	.word	0x00001b0d

000004b8 <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4b8:	4b24      	ldr	r3, [pc, #144]	; (54c <ADC_0_PORT_init+0x94>)
     4ba:	2204      	movs	r2, #4
     4bc:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4be:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     4c2:	629a      	str	r2, [r3, #40]	; 0x28
     4c4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     4c8:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4ca:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
     4ce:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4d2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4da:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     4de:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     4e2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4e6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4ea:	2208      	movs	r2, #8
     4ec:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4ee:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     4f2:	629a      	str	r2, [r3, #40]	; 0x28
     4f4:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4f6:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
     4fa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4fe:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     506:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     50a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     50e:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     512:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     516:	f44f 7280 	mov.w	r2, #256	; 0x100
     51a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     51e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     522:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     526:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     52a:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     52e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     532:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     536:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     53a:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     53e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     542:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     546:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     54a:	4770      	bx	lr
     54c:	41008000 	.word	0x41008000

00000550 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     550:	4a04      	ldr	r2, [pc, #16]	; (564 <ADC_0_CLOCK_init+0x14>)
     552:	6a13      	ldr	r3, [r2, #32]
     554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     558:	6213      	str	r3, [r2, #32]
     55a:	2240      	movs	r2, #64	; 0x40
     55c:	4b02      	ldr	r3, [pc, #8]	; (568 <ADC_0_CLOCK_init+0x18>)
     55e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
     562:	4770      	bx	lr
     564:	40000800 	.word	0x40000800
     568:	40001c00 	.word	0x40001c00

0000056c <ADC_0_init>:
{
     56c:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
     56e:	4b05      	ldr	r3, [pc, #20]	; (584 <ADC_0_init+0x18>)
     570:	4798      	blx	r3
	ADC_0_PORT_init();
     572:	4b05      	ldr	r3, [pc, #20]	; (588 <ADC_0_init+0x1c>)
     574:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
     576:	2200      	movs	r2, #0
     578:	4904      	ldr	r1, [pc, #16]	; (58c <ADC_0_init+0x20>)
     57a:	4805      	ldr	r0, [pc, #20]	; (590 <ADC_0_init+0x24>)
     57c:	4b05      	ldr	r3, [pc, #20]	; (594 <ADC_0_init+0x28>)
     57e:	4798      	blx	r3
     580:	bd08      	pop	{r3, pc}
     582:	bf00      	nop
     584:	00000551 	.word	0x00000551
     588:	000004b9 	.word	0x000004b9
     58c:	43001c00 	.word	0x43001c00
     590:	20000a7c 	.word	0x20000a7c
     594:	00000f05 	.word	0x00000f05

00000598 <CRC_0_init>:
{
     598:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     59a:	4a05      	ldr	r2, [pc, #20]	; (5b0 <CRC_0_init+0x18>)
     59c:	6993      	ldr	r3, [r2, #24]
     59e:	f043 0302 	orr.w	r3, r3, #2
     5a2:	6193      	str	r3, [r2, #24]
	crc_sync_init(&CRC_0, DSU);
     5a4:	4903      	ldr	r1, [pc, #12]	; (5b4 <CRC_0_init+0x1c>)
     5a6:	4804      	ldr	r0, [pc, #16]	; (5b8 <CRC_0_init+0x20>)
     5a8:	4b04      	ldr	r3, [pc, #16]	; (5bc <CRC_0_init+0x24>)
     5aa:	4798      	blx	r3
     5ac:	bd08      	pop	{r3, pc}
     5ae:	bf00      	nop
     5b0:	40000800 	.word	0x40000800
     5b4:	41002000 	.word	0x41002000
     5b8:	20000a78 	.word	0x20000a78
     5bc:	00001619 	.word	0x00001619

000005c0 <EXTERNAL_IRQ_0_init>:
{
     5c0:	b508      	push	{r3, lr}
     5c2:	2240      	movs	r2, #64	; 0x40
     5c4:	4b24      	ldr	r3, [pc, #144]	; (658 <EXTERNAL_IRQ_0_init+0x98>)
     5c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     5ca:	4a24      	ldr	r2, [pc, #144]	; (65c <EXTERNAL_IRQ_0_init+0x9c>)
     5cc:	6953      	ldr	r3, [r2, #20]
     5ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     5d2:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     5d4:	4b22      	ldr	r3, [pc, #136]	; (660 <EXTERNAL_IRQ_0_init+0xa0>)
     5d6:	2204      	movs	r2, #4
     5d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5dc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     5e0:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     5e4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     5e8:	491e      	ldr	r1, [pc, #120]	; (664 <EXTERNAL_IRQ_0_init+0xa4>)
     5ea:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5ee:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
     5f2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5f6:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5fa:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
	tmp &= ~PORT_PINCFG_PMUXEN;
     5fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     602:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     606:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     60a:	f893 20b1 	ldrb.w	r2, [r3, #177]	; 0xb1
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     60e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     612:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     616:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     61a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     61e:	4a12      	ldr	r2, [pc, #72]	; (668 <EXTERNAL_IRQ_0_init+0xa8>)
     620:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     624:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     628:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
     62c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     630:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     634:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     638:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     63c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     640:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     644:	f893 20b6 	ldrb.w	r2, [r3, #182]	; 0xb6
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     648:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     64c:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
	ext_irq_init();
     650:	4b06      	ldr	r3, [pc, #24]	; (66c <EXTERNAL_IRQ_0_init+0xac>)
     652:	4798      	blx	r3
     654:	bd08      	pop	{r3, pc}
     656:	bf00      	nop
     658:	40001c00 	.word	0x40001c00
     65c:	40000800 	.word	0x40000800
     660:	41008000 	.word	0x41008000
     664:	c0020000 	.word	0xc0020000
     668:	40022000 	.word	0x40022000
     66c:	000016c5 	.word	0x000016c5

00000670 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     670:	4a02      	ldr	r2, [pc, #8]	; (67c <FLASH_0_CLOCK_init+0xc>)
     672:	6913      	ldr	r3, [r2, #16]
     674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     678:	6113      	str	r3, [r2, #16]
     67a:	4770      	bx	lr
     67c:	40000800 	.word	0x40000800

00000680 <FLASH_0_init>:
{
     680:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     682:	4b03      	ldr	r3, [pc, #12]	; (690 <FLASH_0_init+0x10>)
     684:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     686:	4903      	ldr	r1, [pc, #12]	; (694 <FLASH_0_init+0x14>)
     688:	4803      	ldr	r0, [pc, #12]	; (698 <FLASH_0_init+0x18>)
     68a:	4b04      	ldr	r3, [pc, #16]	; (69c <FLASH_0_init+0x1c>)
     68c:	4798      	blx	r3
     68e:	bd08      	pop	{r3, pc}
     690:	00000671 	.word	0x00000671
     694:	41004000 	.word	0x41004000
     698:	20000a5c 	.word	0x20000a5c
     69c:	0000170d 	.word	0x0000170d

000006a0 <CALENDAR_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
     6a0:	4a02      	ldr	r2, [pc, #8]	; (6ac <CALENDAR_0_CLOCK_init+0xc>)
     6a2:	6953      	ldr	r3, [r2, #20]
     6a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     6a8:	6153      	str	r3, [r2, #20]
     6aa:	4770      	bx	lr
     6ac:	40000800 	.word	0x40000800

000006b0 <CALENDAR_0_init>:
{
     6b0:	b508      	push	{r3, lr}
	CALENDAR_0_CLOCK_init();
     6b2:	4b03      	ldr	r3, [pc, #12]	; (6c0 <CALENDAR_0_init+0x10>)
     6b4:	4798      	blx	r3
	calendar_init(&CALENDAR_0, RTC);
     6b6:	4903      	ldr	r1, [pc, #12]	; (6c4 <CALENDAR_0_init+0x14>)
     6b8:	4803      	ldr	r0, [pc, #12]	; (6c8 <CALENDAR_0_init+0x18>)
     6ba:	4b04      	ldr	r3, [pc, #16]	; (6cc <CALENDAR_0_init+0x1c>)
     6bc:	4798      	blx	r3
     6be:	bd08      	pop	{r3, pc}
     6c0:	000006a1 	.word	0x000006a1
     6c4:	40002400 	.word	0x40002400
     6c8:	20000a80 	.word	0x20000a80
     6cc:	00001355 	.word	0x00001355

000006d0 <USART_0_CLOCK_init>:
     6d0:	4b06      	ldr	r3, [pc, #24]	; (6ec <USART_0_CLOCK_init+0x1c>)
     6d2:	2240      	movs	r2, #64	; 0x40
     6d4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     6d8:	2241      	movs	r2, #65	; 0x41
     6da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     6de:	4a04      	ldr	r2, [pc, #16]	; (6f0 <USART_0_CLOCK_init+0x20>)
     6e0:	6953      	ldr	r3, [r2, #20]
     6e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     6e6:	6153      	str	r3, [r2, #20]
     6e8:	4770      	bx	lr
     6ea:	bf00      	nop
     6ec:	40001c00 	.word	0x40001c00
     6f0:	40000800 	.word	0x40000800

000006f4 <USART_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     6f4:	4b10      	ldr	r3, [pc, #64]	; (738 <USART_0_PORT_init+0x44>)
     6f6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
     6fa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6fe:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     706:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     70a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     70e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     712:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     716:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     71a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     71e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     722:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     726:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     72a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     72e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     732:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
     736:	4770      	bx	lr
     738:	41008000 	.word	0x41008000

0000073c <USART_0_init>:
{
     73c:	b510      	push	{r4, lr}
     73e:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
     740:	4b06      	ldr	r3, [pc, #24]	; (75c <USART_0_init+0x20>)
     742:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM0, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     744:	2300      	movs	r3, #0
     746:	9300      	str	r3, [sp, #0]
     748:	2310      	movs	r3, #16
     74a:	4a05      	ldr	r2, [pc, #20]	; (760 <USART_0_init+0x24>)
     74c:	4905      	ldr	r1, [pc, #20]	; (764 <USART_0_init+0x28>)
     74e:	4806      	ldr	r0, [pc, #24]	; (768 <USART_0_init+0x2c>)
     750:	4c06      	ldr	r4, [pc, #24]	; (76c <USART_0_init+0x30>)
     752:	47a0      	blx	r4
	USART_0_PORT_init();
     754:	4b06      	ldr	r3, [pc, #24]	; (770 <USART_0_init+0x34>)
     756:	4798      	blx	r3
}
     758:	b002      	add	sp, #8
     75a:	bd10      	pop	{r4, pc}
     75c:	000006d1 	.word	0x000006d1
     760:	2000010c 	.word	0x2000010c
     764:	40003000 	.word	0x40003000
     768:	20000ab8 	.word	0x20000ab8
     76c:	00001ca1 	.word	0x00001ca1
     770:	000006f5 	.word	0x000006f5

00000774 <USART_1_CLOCK_init>:
     774:	4b06      	ldr	r3, [pc, #24]	; (790 <USART_1_CLOCK_init+0x1c>)
     776:	2240      	movs	r2, #64	; 0x40
     778:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     77c:	2243      	movs	r2, #67	; 0x43
     77e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     782:	4a04      	ldr	r2, [pc, #16]	; (794 <USART_1_CLOCK_init+0x20>)
     784:	6993      	ldr	r3, [r2, #24]
     786:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     78a:	6193      	str	r3, [r2, #24]
     78c:	4770      	bx	lr
     78e:	bf00      	nop
     790:	40001c00 	.word	0x40001c00
     794:	40000800 	.word	0x40000800

00000798 <USART_1_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     798:	4b10      	ldr	r3, [pc, #64]	; (7dc <USART_1_PORT_init+0x44>)
     79a:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     79e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7a2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7a6:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7aa:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7ae:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     7b2:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7ba:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     7be:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7c2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7c6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7ca:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     7ce:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     7d2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
     7da:	4770      	bx	lr
     7dc:	41008000 	.word	0x41008000

000007e0 <USART_1_init>:
{
     7e0:	b510      	push	{r4, lr}
     7e2:	b082      	sub	sp, #8
	USART_1_CLOCK_init();
     7e4:	4b06      	ldr	r3, [pc, #24]	; (800 <USART_1_init+0x20>)
     7e6:	4798      	blx	r3
	usart_async_init(&USART_1, SERCOM2, USART_1_buffer, USART_1_BUFFER_SIZE, (void *)NULL);
     7e8:	2300      	movs	r3, #0
     7ea:	9300      	str	r3, [sp, #0]
     7ec:	2310      	movs	r3, #16
     7ee:	4a05      	ldr	r2, [pc, #20]	; (804 <USART_1_init+0x24>)
     7f0:	4905      	ldr	r1, [pc, #20]	; (808 <USART_1_init+0x28>)
     7f2:	4806      	ldr	r0, [pc, #24]	; (80c <USART_1_init+0x2c>)
     7f4:	4c06      	ldr	r4, [pc, #24]	; (810 <USART_1_init+0x30>)
     7f6:	47a0      	blx	r4
	USART_1_PORT_init();
     7f8:	4b06      	ldr	r3, [pc, #24]	; (814 <USART_1_init+0x34>)
     7fa:	4798      	blx	r3
}
     7fc:	b002      	add	sp, #8
     7fe:	bd10      	pop	{r4, pc}
     800:	00000775 	.word	0x00000775
     804:	2000011c 	.word	0x2000011c
     808:	41012000 	.word	0x41012000
     80c:	20000b08 	.word	0x20000b08
     810:	00001ca1 	.word	0x00001ca1
     814:	00000799 	.word	0x00000799

00000818 <I2C_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     818:	4b16      	ldr	r3, [pc, #88]	; (874 <I2C_0_PORT_init+0x5c>)
     81a:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
     81e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     822:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     826:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
     82a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     82e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     832:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     836:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     83a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     83e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     842:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     846:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
     84a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     84e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     852:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     856:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     85a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     85e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     862:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     866:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     86a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     86e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
     872:	4770      	bx	lr
     874:	41008000 	.word	0x41008000

00000878 <I2C_0_CLOCK_init>:
     878:	4b06      	ldr	r3, [pc, #24]	; (894 <I2C_0_CLOCK_init+0x1c>)
     87a:	2240      	movs	r2, #64	; 0x40
     87c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     880:	2241      	movs	r2, #65	; 0x41
     882:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     886:	4a04      	ldr	r2, [pc, #16]	; (898 <I2C_0_CLOCK_init+0x20>)
     888:	6993      	ldr	r3, [r2, #24]
     88a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     88e:	6193      	str	r3, [r2, #24]
     890:	4770      	bx	lr
     892:	bf00      	nop
     894:	40001c00 	.word	0x40001c00
     898:	40000800 	.word	0x40000800

0000089c <I2C_0_init>:
{
     89c:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
     89e:	4b04      	ldr	r3, [pc, #16]	; (8b0 <I2C_0_init+0x14>)
     8a0:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     8a2:	4904      	ldr	r1, [pc, #16]	; (8b4 <I2C_0_init+0x18>)
     8a4:	4804      	ldr	r0, [pc, #16]	; (8b8 <I2C_0_init+0x1c>)
     8a6:	4b05      	ldr	r3, [pc, #20]	; (8bc <I2C_0_init+0x20>)
     8a8:	4798      	blx	r3
	I2C_0_PORT_init();
     8aa:	4b05      	ldr	r3, [pc, #20]	; (8c0 <I2C_0_init+0x24>)
     8ac:	4798      	blx	r3
     8ae:	bd08      	pop	{r3, pc}
     8b0:	00000879 	.word	0x00000879
     8b4:	41014000 	.word	0x41014000
     8b8:	20000b58 	.word	0x20000b58
     8bc:	000017b5 	.word	0x000017b5
     8c0:	00000819 	.word	0x00000819

000008c4 <SPI_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8c4:	4b28      	ldr	r3, [pc, #160]	; (968 <SPI_0_PORT_init+0xa4>)
     8c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     8ca:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8cc:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8ce:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     8d2:	629a      	str	r2, [r3, #40]	; 0x28
     8d4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     8d8:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8da:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
	tmp &= ~PORT_PINCFG_PMUXEN;
     8de:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8e2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8e6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8ea:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     8ee:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     8f2:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8f6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     8fe:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     900:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     902:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     906:	629a      	str	r2, [r3, #40]	; 0x28
     908:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     90a:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
	tmp &= ~PORT_PINCFG_PMUXEN;
     90e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     912:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     916:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     91a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     91e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     922:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     926:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     92a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     92e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     930:	4a0e      	ldr	r2, [pc, #56]	; (96c <SPI_0_PORT_init+0xa8>)
     932:	629a      	str	r2, [r3, #40]	; 0x28
     934:	f1a2 2280 	sub.w	r2, r2, #2147516416	; 0x80008000
     938:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     93a:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
     93e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     942:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     946:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
	tmp &= ~PORT_PINCFG_PMUXEN;
     94a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     94e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     952:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     956:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     95a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     95e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     962:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
     966:	4770      	bx	lr
     968:	41008000 	.word	0x41008000
     96c:	40028000 	.word	0x40028000

00000970 <SPI_0_CLOCK_init>:
     970:	4b06      	ldr	r3, [pc, #24]	; (98c <SPI_0_CLOCK_init+0x1c>)
     972:	2240      	movs	r2, #64	; 0x40
     974:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     978:	2241      	movs	r2, #65	; 0x41
     97a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     97e:	4a04      	ldr	r2, [pc, #16]	; (990 <SPI_0_CLOCK_init+0x20>)
     980:	6a13      	ldr	r3, [r2, #32]
     982:	f043 0301 	orr.w	r3, r3, #1
     986:	6213      	str	r3, [r2, #32]
     988:	4770      	bx	lr
     98a:	bf00      	nop
     98c:	40001c00 	.word	0x40001c00
     990:	40000800 	.word	0x40000800

00000994 <SPI_0_init>:
{
     994:	b508      	push	{r3, lr}
	SPI_0_CLOCK_init();
     996:	4b05      	ldr	r3, [pc, #20]	; (9ac <SPI_0_init+0x18>)
     998:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM4);
     99a:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     99e:	4804      	ldr	r0, [pc, #16]	; (9b0 <SPI_0_init+0x1c>)
     9a0:	4b04      	ldr	r3, [pc, #16]	; (9b4 <SPI_0_init+0x20>)
     9a2:	4798      	blx	r3
	SPI_0_PORT_init();
     9a4:	4b04      	ldr	r3, [pc, #16]	; (9b8 <SPI_0_init+0x24>)
     9a6:	4798      	blx	r3
     9a8:	bd08      	pop	{r3, pc}
     9aa:	bf00      	nop
     9ac:	00000971 	.word	0x00000971
     9b0:	20000aa0 	.word	0x20000aa0
     9b4:	000018f1 	.word	0x000018f1
     9b8:	000008c5 	.word	0x000008c5

000009bc <delay_driver_init>:
{
     9bc:	b508      	push	{r3, lr}
	delay_init(SysTick);
     9be:	4802      	ldr	r0, [pc, #8]	; (9c8 <delay_driver_init+0xc>)
     9c0:	4b02      	ldr	r3, [pc, #8]	; (9cc <delay_driver_init+0x10>)
     9c2:	4798      	blx	r3
     9c4:	bd08      	pop	{r3, pc}
     9c6:	bf00      	nop
     9c8:	e000e010 	.word	0xe000e010
     9cc:	0000164d 	.word	0x0000164d

000009d0 <USB_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     9d0:	4b1e      	ldr	r3, [pc, #120]	; (a4c <USB_0_PORT_init+0x7c>)
     9d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     9d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     9d8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     9dc:	6299      	str	r1, [r3, #40]	; 0x28
     9de:	481c      	ldr	r0, [pc, #112]	; (a50 <USB_0_PORT_init+0x80>)
     9e0:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     9e2:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     9e4:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     9e8:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     9ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     9f0:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     9f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     9f8:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     9fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a00:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a04:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a08:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     a14:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a16:	6299      	str	r1, [r3, #40]	; 0x28
     a18:	490e      	ldr	r1, [pc, #56]	; (a54 <USB_0_PORT_init+0x84>)
     a1a:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a1c:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     a1e:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     a22:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     a26:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a2a:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     a2e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a32:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a36:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a3a:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a3e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a42:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     a4a:	4770      	bx	lr
     a4c:	41008000 	.word	0x41008000
     a50:	c0000100 	.word	0xc0000100
     a54:	c0000200 	.word	0xc0000200

00000a58 <USB_0_CLOCK_init>:
     a58:	2240      	movs	r2, #64	; 0x40
     a5a:	4b07      	ldr	r3, [pc, #28]	; (a78 <USB_0_CLOCK_init+0x20>)
     a5c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     a60:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     a64:	691a      	ldr	r2, [r3, #16]
     a66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     a6a:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     a6c:	699a      	ldr	r2, [r3, #24]
     a6e:	f042 0201 	orr.w	r2, r2, #1
     a72:	619a      	str	r2, [r3, #24]
     a74:	4770      	bx	lr
     a76:	bf00      	nop
     a78:	40001c00 	.word	0x40001c00

00000a7c <USB_0_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_0_init(void)
{
     a7c:	b508      	push	{r3, lr}
	USB_0_CLOCK_init();
     a7e:	4b03      	ldr	r3, [pc, #12]	; (a8c <USB_0_init+0x10>)
     a80:	4798      	blx	r3
	usb_d_init();
     a82:	4b03      	ldr	r3, [pc, #12]	; (a90 <USB_0_init+0x14>)
     a84:	4798      	blx	r3
	USB_0_PORT_init();
     a86:	4b03      	ldr	r3, [pc, #12]	; (a94 <USB_0_init+0x18>)
     a88:	4798      	blx	r3
     a8a:	bd08      	pop	{r3, pc}
     a8c:	00000a59 	.word	0x00000a59
     a90:	0000205d 	.word	0x0000205d
     a94:	000009d1 	.word	0x000009d1

00000a98 <CAN_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a98:	4b10      	ldr	r3, [pc, #64]	; (adc <CAN_0_PORT_init+0x44>)
     a9a:	f893 20cf 	ldrb.w	r2, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     a9e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     aa2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aa6:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     aaa:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     aae:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ab2:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ab6:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aba:	f893 20ce 	ldrb.w	r2, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     abe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ac6:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     aca:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     ace:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     ad2:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ad6:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
     ada:	4770      	bx	lr
     adc:	41008000 	.word	0x41008000

00000ae0 <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
     ae0:	b508      	push	{r3, lr}
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_CAN1;
     ae2:	4a08      	ldr	r2, [pc, #32]	; (b04 <CAN_0_init+0x24>)
     ae4:	6913      	ldr	r3, [r2, #16]
     ae6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
     aea:	6113      	str	r3, [r2, #16]
     aec:	2240      	movs	r2, #64	; 0x40
     aee:	4b06      	ldr	r3, [pc, #24]	; (b08 <CAN_0_init+0x28>)
     af0:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	hri_mclk_set_AHBMASK_CAN1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, CAN1_GCLK_ID, CONF_GCLK_CAN1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	can_async_init(&CAN_0, CAN1);
     af4:	4905      	ldr	r1, [pc, #20]	; (b0c <CAN_0_init+0x2c>)
     af6:	4806      	ldr	r0, [pc, #24]	; (b10 <CAN_0_init+0x30>)
     af8:	4b06      	ldr	r3, [pc, #24]	; (b14 <CAN_0_init+0x34>)
     afa:	4798      	blx	r3
	CAN_0_PORT_init();
     afc:	4b06      	ldr	r3, [pc, #24]	; (b18 <CAN_0_init+0x38>)
     afe:	4798      	blx	r3
     b00:	bd08      	pop	{r3, pc}
     b02:	bf00      	nop
     b04:	40000800 	.word	0x40000800
     b08:	40001c00 	.word	0x40001c00
     b0c:	42000400 	.word	0x42000400
     b10:	20000a34 	.word	0x20000a34
     b14:	000015c9 	.word	0x000015c9
     b18:	00000a99 	.word	0x00000a99

00000b1c <system_init>:
}

void system_init(void)
{
     b1c:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     b1e:	4b7c      	ldr	r3, [pc, #496]	; (d10 <system_init+0x1f4>)
     b20:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b22:	4b7c      	ldr	r3, [pc, #496]	; (d14 <system_init+0x1f8>)
     b24:	2180      	movs	r1, #128	; 0x80
     b26:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b28:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b2a:	4d7b      	ldr	r5, [pc, #492]	; (d18 <system_init+0x1fc>)
     b2c:	629d      	str	r5, [r3, #40]	; 0x28
     b2e:	f04f 4040 	mov.w	r0, #3221225472	; 0xc0000000
     b32:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b34:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     b38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b3c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     b40:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b44:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b46:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     b4a:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     b4e:	629a      	str	r2, [r3, #40]	; 0x28
     b50:	4a72      	ldr	r2, [pc, #456]	; (d1c <system_init+0x200>)
     b52:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b54:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
     b58:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     b5c:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b60:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     b64:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b68:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     b6c:	f44f 6400 	mov.w	r4, #2048	; 0x800
     b70:	605c      	str	r4, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b72:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     b76:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     b7a:	629c      	str	r4, [r3, #40]	; 0x28
     b7c:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b7e:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
     b82:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     b86:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b8a:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     b8e:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b92:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     b96:	f44f 4480 	mov.w	r4, #16384	; 0x4000
     b9a:	619c      	str	r4, [r3, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b9c:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b9e:	f04f 2440 	mov.w	r4, #1073758208	; 0x40004000
     ba2:	629c      	str	r4, [r3, #40]	; 0x28
     ba4:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba6:	f893 404e 	ldrb.w	r4, [r3, #78]	; 0x4e
	tmp &= ~PORT_PINCFG_PMUXEN;
     baa:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bae:	f883 404e 	strb.w	r4, [r3, #78]	; 0x4e
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     bb2:	f44f 2480 	mov.w	r4, #262144	; 0x40000
     bb6:	615c      	str	r4, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     bb8:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     bba:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
     bbe:	629c      	str	r4, [r3, #40]	; 0x28
     bc0:	4e57      	ldr	r6, [pc, #348]	; (d20 <system_init+0x204>)
     bc2:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bc4:	f893 6052 	ldrb.w	r6, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
     bc8:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bcc:	f883 6052 	strb.w	r6, [r3, #82]	; 0x52
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     bd0:	f44f 2600 	mov.w	r6, #524288	; 0x80000
     bd4:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     bd6:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     bd8:	629c      	str	r4, [r3, #40]	; 0x28
     bda:	4e52      	ldr	r6, [pc, #328]	; (d24 <system_init+0x208>)
     bdc:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bde:	f893 6053 	ldrb.w	r6, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     be2:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     be6:	f883 6053 	strb.w	r6, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     bea:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
     bee:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     bf0:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     bf2:	629c      	str	r4, [r3, #40]	; 0x28
     bf4:	4c4c      	ldr	r4, [pc, #304]	; (d28 <system_init+0x20c>)
     bf6:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bf8:	f893 4054 	ldrb.w	r4, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     bfc:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c00:	f883 4054 	strb.w	r4, [r3, #84]	; 0x54
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c04:	2410      	movs	r4, #16
     c06:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c0a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     c0e:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     c12:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     c16:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c1a:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
     c1e:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c22:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c26:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
	tmp &= ~PORT_PINCFG_PMUXEN;
     c2a:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c2e:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c32:	2420      	movs	r4, #32
     c34:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c38:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     c3c:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     c40:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c48:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
     c4c:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c50:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c54:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
	tmp &= ~PORT_PINCFG_PMUXEN;
     c58:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5c:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c60:	2440      	movs	r4, #64	; 0x40
     c62:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c66:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     c6a:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     c6e:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     c72:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c76:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
     c7a:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c7e:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c82:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
	tmp &= ~PORT_PINCFG_PMUXEN;
     c86:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c8a:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c8e:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c92:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c96:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
     c9a:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c9e:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     ca2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ca6:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     caa:	f44f 7100 	mov.w	r1, #512	; 0x200
     cae:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     cb2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     cb6:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     cba:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     cbe:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     cc2:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
     cc6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     cca:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cce:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     cd2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cd6:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(BAT_STATUS, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     cda:	4b14      	ldr	r3, [pc, #80]	; (d2c <system_init+0x210>)
     cdc:	4798      	blx	r3

	CRC_0_init();
     cde:	4b14      	ldr	r3, [pc, #80]	; (d30 <system_init+0x214>)
     ce0:	4798      	blx	r3
	EXTERNAL_IRQ_0_init();
     ce2:	4b14      	ldr	r3, [pc, #80]	; (d34 <system_init+0x218>)
     ce4:	4798      	blx	r3

	FLASH_0_init();
     ce6:	4b14      	ldr	r3, [pc, #80]	; (d38 <system_init+0x21c>)
     ce8:	4798      	blx	r3

	CALENDAR_0_init();
     cea:	4b14      	ldr	r3, [pc, #80]	; (d3c <system_init+0x220>)
     cec:	4798      	blx	r3
	USART_0_init();
     cee:	4b14      	ldr	r3, [pc, #80]	; (d40 <system_init+0x224>)
     cf0:	4798      	blx	r3
	USART_1_init();
     cf2:	4b14      	ldr	r3, [pc, #80]	; (d44 <system_init+0x228>)
     cf4:	4798      	blx	r3

	I2C_0_init();
     cf6:	4b14      	ldr	r3, [pc, #80]	; (d48 <system_init+0x22c>)
     cf8:	4798      	blx	r3

	SPI_0_init();
     cfa:	4b14      	ldr	r3, [pc, #80]	; (d4c <system_init+0x230>)
     cfc:	4798      	blx	r3

	delay_driver_init();
     cfe:	4b14      	ldr	r3, [pc, #80]	; (d50 <system_init+0x234>)
     d00:	4798      	blx	r3

	TIMER_0_init();
     d02:	4b14      	ldr	r3, [pc, #80]	; (d54 <system_init+0x238>)
     d04:	4798      	blx	r3
	USB_0_init();
     d06:	4b14      	ldr	r3, [pc, #80]	; (d58 <system_init+0x23c>)
     d08:	4798      	blx	r3
	CAN_0_init();
     d0a:	4b14      	ldr	r3, [pc, #80]	; (d5c <system_init+0x240>)
     d0c:	4798      	blx	r3
     d0e:	bd70      	pop	{r4, r5, r6, pc}
     d10:	00002955 	.word	0x00002955
     d14:	41008000 	.word	0x41008000
     d18:	40000080 	.word	0x40000080
     d1c:	c0020000 	.word	0xc0020000
     d20:	c0000004 	.word	0xc0000004
     d24:	c0000008 	.word	0xc0000008
     d28:	c0000010 	.word	0xc0000010
     d2c:	0000056d 	.word	0x0000056d
     d30:	00000599 	.word	0x00000599
     d34:	000005c1 	.word	0x000005c1
     d38:	00000681 	.word	0x00000681
     d3c:	000006b1 	.word	0x000006b1
     d40:	0000073d 	.word	0x0000073d
     d44:	000007e1 	.word	0x000007e1
     d48:	0000089d 	.word	0x0000089d
     d4c:	00000995 	.word	0x00000995
     d50:	000009bd 	.word	0x000009bd
     d54:	0000047d 	.word	0x0000047d
     d58:	00000a7d 	.word	0x00000a7d
     d5c:	00000ae1 	.word	0x00000ae1

00000d60 <alarm_cb>:
 * Example of using CALENDAR_0.
 */
static struct calendar_alarm alarm;

static void alarm_cb(struct calendar_descriptor *const descr)
{
     d60:	4770      	bx	lr
	...

00000d64 <CALENDAR_0_example>:
	/* alarm expired */
}

void CALENDAR_0_example(void)
{
     d64:	b510      	push	{r4, lr}
     d66:	b082      	sub	sp, #8
	struct calendar_date date;
	struct calendar_time time;

	calendar_enable(&CALENDAR_0);
     d68:	4c17      	ldr	r4, [pc, #92]	; (dc8 <CALENDAR_0_example+0x64>)
     d6a:	4620      	mov	r0, r4
     d6c:	4b17      	ldr	r3, [pc, #92]	; (dcc <CALENDAR_0_example+0x68>)
     d6e:	4798      	blx	r3

	date.year  = 2023;
     d70:	f240 73e7 	movw	r3, #2023	; 0x7e7
     d74:	f8ad 3006 	strh.w	r3, [sp, #6]
	date.month = 9;
     d78:	2309      	movs	r3, #9
     d7a:	f88d 3005 	strb.w	r3, [sp, #5]
	date.day   = 6;
     d7e:	2306      	movs	r3, #6
     d80:	f88d 3004 	strb.w	r3, [sp, #4]

	time.hour = 17;
     d84:	2311      	movs	r3, #17
     d86:	f88d 3002 	strb.w	r3, [sp, #2]
	time.min  = 00;
     d8a:	2300      	movs	r3, #0
     d8c:	f88d 3001 	strb.w	r3, [sp, #1]
	time.sec  = 00;
     d90:	f88d 3000 	strb.w	r3, [sp]

	calendar_set_date(&CALENDAR_0, &date);
     d94:	a901      	add	r1, sp, #4
     d96:	4620      	mov	r0, r4
     d98:	4b0d      	ldr	r3, [pc, #52]	; (dd0 <CALENDAR_0_example+0x6c>)
     d9a:	4798      	blx	r3
	calendar_set_time(&CALENDAR_0, &time);
     d9c:	4669      	mov	r1, sp
     d9e:	4620      	mov	r0, r4
     da0:	4b0c      	ldr	r3, [pc, #48]	; (dd4 <CALENDAR_0_example+0x70>)
     da2:	4798      	blx	r3
	
	alarm.cal_alarm.datetime.time.sec = 4;
     da4:	490c      	ldr	r1, [pc, #48]	; (dd8 <CALENDAR_0_example+0x74>)
     da6:	2304      	movs	r3, #4
     da8:	f881 3404 	strb.w	r3, [r1, #1028]	; 0x404
	alarm.cal_alarm.option            = CALENDAR_ALARM_MATCH_SEC;
     dac:	2301      	movs	r3, #1
     dae:	f881 3410 	strb.w	r3, [r1, #1040]	; 0x410
	alarm.cal_alarm.mode              = REPEAT;
     db2:	2302      	movs	r3, #2
     db4:	f881 3411 	strb.w	r3, [r1, #1041]	; 0x411

	calendar_set_alarm(&CALENDAR_0, &alarm, alarm_cb);
     db8:	4a08      	ldr	r2, [pc, #32]	; (ddc <CALENDAR_0_example+0x78>)
     dba:	f501 6180 	add.w	r1, r1, #1024	; 0x400
     dbe:	4620      	mov	r0, r4
     dc0:	4b07      	ldr	r3, [pc, #28]	; (de0 <CALENDAR_0_example+0x7c>)
     dc2:	4798      	blx	r3
}
     dc4:	b002      	add	sp, #8
     dc6:	bd10      	pop	{r4, pc}
     dc8:	20000a80 	.word	0x20000a80
     dcc:	00001399 	.word	0x00001399
     dd0:	0000142d 	.word	0x0000142d
     dd4:	000013c5 	.word	0x000013c5
     dd8:	2000012c 	.word	0x2000012c
     ddc:	00000d61 	.word	0x00000d61
     de0:	00001495 	.word	0x00001495

00000de4 <i2c_m_sync_byte_write>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     de4:	b500      	push	{lr}
     de6:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     de8:	8b83      	ldrh	r3, [r0, #28]
     dea:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     dee:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     df0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     df4:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     df8:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     dfa:	a901      	add	r1, sp, #4
     dfc:	4b02      	ldr	r3, [pc, #8]	; (e08 <i2c_m_sync_byte_write+0x24>)
     dfe:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     e00:	b005      	add	sp, #20
     e02:	f85d fb04 	ldr.w	pc, [sp], #4
     e06:	bf00      	nop
     e08:	00003819 	.word	0x00003819

00000e0c <i2c_m_sync_byte_write_nostop>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write_nostop(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     e0c:	b500      	push	{lr}
     e0e:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     e10:	8b83      	ldrh	r3, [r0, #28]
     e12:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     e16:	9202      	str	r2, [sp, #8]
	msg.flags  = 0;
     e18:	2300      	movs	r3, #0
     e1a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     e1e:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     e20:	a901      	add	r1, sp, #4
     e22:	4b02      	ldr	r3, [pc, #8]	; (e2c <i2c_m_sync_byte_write_nostop+0x20>)
     e24:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     e26:	b005      	add	sp, #20
     e28:	f85d fb04 	ldr.w	pc, [sp], #4
     e2c:	00003819 	.word	0x00003819

00000e30 <i2c_m_sync_byte_read>:

/**
 * \brief Sync version of i2c read command for bytes
 */
int32_t i2c_m_sync_byte_read(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     e30:	b500      	push	{lr}
     e32:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     e34:	8b83      	ldrh	r3, [r0, #28]
     e36:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     e3a:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     e3c:	f248 0301 	movw	r3, #32769	; 0x8001
     e40:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     e44:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     e46:	a901      	add	r1, sp, #4
     e48:	4b02      	ldr	r3, [pc, #8]	; (e54 <i2c_m_sync_byte_read+0x24>)
     e4a:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     e4c:	b005      	add	sp, #20
     e4e:	f85d fb04 	ldr.w	pc, [sp], #4
     e52:	bf00      	nop
     e54:	00003819 	.word	0x00003819

00000e58 <FRAM_init>:


int FRAM_init(void)
{
     e58:	b510      	push	{r4, lr}
	//i2c_m_sync_get_io_descriptor(&I2C_0, &fram_io);
	i2c_m_sync_enable(&I2C_0);
     e5a:	4c05      	ldr	r4, [pc, #20]	; (e70 <FRAM_init+0x18>)
     e5c:	4620      	mov	r0, r4
     e5e:	4b05      	ldr	r3, [pc, #20]	; (e74 <FRAM_init+0x1c>)
     e60:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     e62:	f44f 6200 	mov.w	r2, #2048	; 0x800
     e66:	2150      	movs	r1, #80	; 0x50
     e68:	4620      	mov	r0, r4
     e6a:	4b03      	ldr	r3, [pc, #12]	; (e78 <FRAM_init+0x20>)
     e6c:	4798      	blx	r3
	
	return;
}
     e6e:	bd10      	pop	{r4, pc}
     e70:	20000b58 	.word	0x20000b58
     e74:	000017f5 	.word	0x000017f5
     e78:	00001801 	.word	0x00001801

00000e7c <FRAM_bytewrite>:


/*---------------------------------------------------------------------------*/
void FRAM_bytewrite(uint16_t addr, uint8_t* data)
{
     e7c:	b570      	push	{r4, r5, r6, lr}
     e7e:	b082      	sub	sp, #8
     e80:	4605      	mov	r5, r0
     e82:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     e84:	4c0a      	ldr	r4, [pc, #40]	; (eb0 <FRAM_bytewrite+0x34>)
     e86:	f44f 6200 	mov.w	r2, #2048	; 0x800
     e8a:	2150      	movs	r1, #80	; 0x50
     e8c:	4620      	mov	r0, r4
     e8e:	4b09      	ldr	r3, [pc, #36]	; (eb4 <FRAM_bytewrite+0x38>)
     e90:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
     e92:	0a2a      	lsrs	r2, r5, #8
	uint8_t databuf = *data;
     e94:	7833      	ldrb	r3, [r6, #0]
	uint8_t buff[3] = {add_high, add_low, databuf};
     e96:	f88d 2004 	strb.w	r2, [sp, #4]
     e9a:	f88d 5005 	strb.w	r5, [sp, #5]
     e9e:	f88d 3006 	strb.w	r3, [sp, #6]

	i2c_m_sync_byte_write(&I2C_0, buff, 3);
     ea2:	2203      	movs	r2, #3
     ea4:	a901      	add	r1, sp, #4
     ea6:	4620      	mov	r0, r4
     ea8:	4b03      	ldr	r3, [pc, #12]	; (eb8 <FRAM_bytewrite+0x3c>)
     eaa:	4798      	blx	r3
	
	return;
}
     eac:	b002      	add	sp, #8
     eae:	bd70      	pop	{r4, r5, r6, pc}
     eb0:	20000b58 	.word	0x20000b58
     eb4:	00001801 	.word	0x00001801
     eb8:	00000de5 	.word	0x00000de5

00000ebc <FRAM_byteread>:

void FRAM_byteread(uint16_t addr, uint8_t* data)
{
     ebc:	b570      	push	{r4, r5, r6, lr}
     ebe:	b082      	sub	sp, #8
     ec0:	4605      	mov	r5, r0
     ec2:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     ec4:	4c0b      	ldr	r4, [pc, #44]	; (ef4 <FRAM_byteread+0x38>)
     ec6:	f44f 6200 	mov.w	r2, #2048	; 0x800
     eca:	2150      	movs	r1, #80	; 0x50
     ecc:	4620      	mov	r0, r4
     ece:	4b0a      	ldr	r3, [pc, #40]	; (ef8 <FRAM_byteread+0x3c>)
     ed0:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
     ed2:	0a2b      	lsrs	r3, r5, #8
	uint8_t buff[2] = {add_high, add_low};
     ed4:	f88d 3004 	strb.w	r3, [sp, #4]
     ed8:	f88d 5005 	strb.w	r5, [sp, #5]
	
	//i2c_m_sync_write(fram_io, buff, 3);
	//i2c_m_sync_read(fram_io, data, 1);
	i2c_m_sync_byte_write_nostop(&I2C_0, buff, 2);
     edc:	2202      	movs	r2, #2
     ede:	a901      	add	r1, sp, #4
     ee0:	4620      	mov	r0, r4
     ee2:	4b06      	ldr	r3, [pc, #24]	; (efc <FRAM_byteread+0x40>)
     ee4:	4798      	blx	r3
	i2c_m_sync_byte_read(&I2C_0, data, 1);
     ee6:	2201      	movs	r2, #1
     ee8:	4631      	mov	r1, r6
     eea:	4620      	mov	r0, r4
     eec:	4b04      	ldr	r3, [pc, #16]	; (f00 <FRAM_byteread+0x44>)
     eee:	4798      	blx	r3
	
	return;
}
     ef0:	b002      	add	sp, #8
     ef2:	bd70      	pop	{r4, r5, r6, pc}
     ef4:	20000b58 	.word	0x20000b58
     ef8:	00001801 	.word	0x00001801
     efc:	00000e0d 	.word	0x00000e0d
     f00:	00000e31 	.word	0x00000e31

00000f04 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
     f04:	b538      	push	{r3, r4, r5, lr}
     f06:	460c      	mov	r4, r1
	ASSERT(descr && hw);
     f08:	4605      	mov	r5, r0
     f0a:	b160      	cbz	r0, f26 <adc_sync_init+0x22>
     f0c:	b149      	cbz	r1, f22 <adc_sync_init+0x1e>
     f0e:	2001      	movs	r0, #1
     f10:	2239      	movs	r2, #57	; 0x39
     f12:	4906      	ldr	r1, [pc, #24]	; (f2c <adc_sync_init+0x28>)
     f14:	4b06      	ldr	r3, [pc, #24]	; (f30 <adc_sync_init+0x2c>)
     f16:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
     f18:	4621      	mov	r1, r4
     f1a:	4628      	mov	r0, r5
     f1c:	4b05      	ldr	r3, [pc, #20]	; (f34 <adc_sync_init+0x30>)
     f1e:	4798      	blx	r3
}
     f20:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
     f22:	2000      	movs	r0, #0
     f24:	e7f4      	b.n	f10 <adc_sync_init+0xc>
     f26:	2000      	movs	r0, #0
     f28:	e7f2      	b.n	f10 <adc_sync_init+0xc>
     f2a:	bf00      	nop
     f2c:	000078f4 	.word	0x000078f4
     f30:	000023b5 	.word	0x000023b5
     f34:	0000277d 	.word	0x0000277d

00000f38 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     f38:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     f3c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     f3e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     f40:	f3bf 8f5f 	dmb	sy
     f44:	4770      	bx	lr

00000f46 <atomic_leave_critical>:
     f46:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     f4a:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     f4c:	f383 8810 	msr	PRIMASK, r3
     f50:	4770      	bx	lr

00000f52 <leap_year>:
 *  \retval false  not leap year.
 *  \retval true  leap year.
 */
static bool leap_year(uint16_t year)
{
	if (year & 3) {
     f52:	f010 0f03 	tst.w	r0, #3
     f56:	d101      	bne.n	f5c <leap_year+0xa>
		return false;
	} else {
		return true;
     f58:	2001      	movs	r0, #1
	}
}
     f5a:	4770      	bx	lr
		return false;
     f5c:	2000      	movs	r0, #0
     f5e:	4770      	bx	lr

00000f60 <get_secs_in_month>:

/** \brief calculate the seconds in specified year/month
 *  \retval 0  month error.
 */
static uint32_t get_secs_in_month(uint32_t year, uint8_t month)
{
     f60:	b510      	push	{r4, lr}
     f62:	460c      	mov	r4, r1
	uint32_t sec_in_month = 0;

	if (leap_year(year)) {
     f64:	b280      	uxth	r0, r0
     f66:	4b14      	ldr	r3, [pc, #80]	; (fb8 <get_secs_in_month+0x58>)
     f68:	4798      	blx	r3
     f6a:	b180      	cbz	r0, f8e <get_secs_in_month+0x2e>
		switch (month) {
     f6c:	3c01      	subs	r4, #1
     f6e:	2c0b      	cmp	r4, #11
     f70:	d807      	bhi.n	f82 <get_secs_in_month+0x22>
     f72:	e8df f004 	tbb	[pc, r4]
     f76:	081d      	.short	0x081d
     f78:	0a1d0a1d 	.word	0x0a1d0a1d
     f7c:	1d0a1d1d 	.word	0x1d0a1d1d
     f80:	1d0a      	.short	0x1d0a
	uint32_t sec_in_month = 0;
     f82:	2000      	movs	r0, #0
     f84:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_29DAYS;
     f86:	480d      	ldr	r0, [pc, #52]	; (fbc <get_secs_in_month+0x5c>)
			break;
     f88:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
     f8a:	480d      	ldr	r0, [pc, #52]	; (fc0 <get_secs_in_month+0x60>)
			break;
     f8c:	bd10      	pop	{r4, pc}
		default:
			break;
		}
	} else {
		switch (month) {
     f8e:	3c01      	subs	r4, #1
     f90:	2c0b      	cmp	r4, #11
     f92:	d807      	bhi.n	fa4 <get_secs_in_month+0x44>
     f94:	e8df f004 	tbb	[pc, r4]
     f98:	0a0e080e 	.word	0x0a0e080e
     f9c:	0e0e0a0e 	.word	0x0e0e0a0e
     fa0:	0e0a0e0a 	.word	0x0e0a0e0a
	uint32_t sec_in_month = 0;
     fa4:	2000      	movs	r0, #0
     fa6:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_28DAYS;
     fa8:	4806      	ldr	r0, [pc, #24]	; (fc4 <get_secs_in_month+0x64>)
			break;
     faa:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
     fac:	4804      	ldr	r0, [pc, #16]	; (fc0 <get_secs_in_month+0x60>)
			break;
     fae:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
     fb0:	4805      	ldr	r0, [pc, #20]	; (fc8 <get_secs_in_month+0x68>)
     fb2:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
     fb4:	4804      	ldr	r0, [pc, #16]	; (fc8 <get_secs_in_month+0x68>)
			break;
		}
	}

	return sec_in_month;
}
     fb6:	bd10      	pop	{r4, pc}
     fb8:	00000f53 	.word	0x00000f53
     fbc:	00263b80 	.word	0x00263b80
     fc0:	00278d00 	.word	0x00278d00
     fc4:	0024ea00 	.word	0x0024ea00
     fc8:	0028de80 	.word	0x0028de80

00000fcc <convert_timestamp_to_datetime>:

/** \brief convert timestamp to date/time
 */
static int32_t convert_timestamp_to_datetime(struct calendar_descriptor *const calendar, uint32_t ts,
                                             struct calendar_date_time *dt)
{
     fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     fd0:	460c      	mov	r4, r1
     fd2:	4690      	mov	r8, r2
	uint32_t tmp, sec_in_year, sec_in_month;
	uint32_t tmp_year    = calendar->base_year;
     fd4:	6986      	ldr	r6, [r0, #24]
     fd6:	e004      	b.n	fe2 <convert_timestamp_to_datetime+0x16>

	tmp = ts;

	/* Find year */
	while (true) {
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
     fd8:	4b20      	ldr	r3, [pc, #128]	; (105c <convert_timestamp_to_datetime+0x90>)

		if (tmp >= sec_in_year) {
     fda:	429c      	cmp	r4, r3
     fdc:	d309      	bcc.n	ff2 <convert_timestamp_to_datetime+0x26>
			tmp -= sec_in_year;
     fde:	1ae4      	subs	r4, r4, r3
			tmp_year++;
     fe0:	3601      	adds	r6, #1
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
     fe2:	b2b7      	uxth	r7, r6
     fe4:	4638      	mov	r0, r7
     fe6:	4b1e      	ldr	r3, [pc, #120]	; (1060 <convert_timestamp_to_datetime+0x94>)
     fe8:	4798      	blx	r3
     fea:	2800      	cmp	r0, #0
     fec:	d0f4      	beq.n	fd8 <convert_timestamp_to_datetime+0xc>
     fee:	4b1d      	ldr	r3, [pc, #116]	; (1064 <convert_timestamp_to_datetime+0x98>)
     ff0:	e7f3      	b.n	fda <convert_timestamp_to_datetime+0xe>
     ff2:	2501      	movs	r5, #1
			break;
		}
	}
	/* Find month of year */
	while (true) {
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
     ff4:	4629      	mov	r1, r5
     ff6:	4630      	mov	r0, r6
     ff8:	4b1b      	ldr	r3, [pc, #108]	; (1068 <convert_timestamp_to_datetime+0x9c>)
     ffa:	4798      	blx	r3

		if (tmp >= sec_in_month) {
     ffc:	4284      	cmp	r4, r0
     ffe:	d303      	bcc.n	1008 <convert_timestamp_to_datetime+0x3c>
			tmp -= sec_in_month;
    1000:	1a24      	subs	r4, r4, r0
			tmp_month++;
    1002:	3501      	adds	r5, #1
    1004:	b2ed      	uxtb	r5, r5
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
    1006:	e7f5      	b.n	ff4 <convert_timestamp_to_datetime+0x28>
    1008:	2101      	movs	r1, #1
			break;
		}
	}
	/* Find day of month */
	while (true) {
		if (tmp >= SECS_IN_DAY) {
    100a:	4b18      	ldr	r3, [pc, #96]	; (106c <convert_timestamp_to_datetime+0xa0>)
    100c:	429c      	cmp	r4, r3
    100e:	d906      	bls.n	101e <convert_timestamp_to_datetime+0x52>
			tmp -= SECS_IN_DAY;
    1010:	f5a4 34a8 	sub.w	r4, r4, #86016	; 0x15000
    1014:	f5a4 74c0 	sub.w	r4, r4, #384	; 0x180
			tmp_day++;
    1018:	3101      	adds	r1, #1
    101a:	b2c9      	uxtb	r1, r1
		if (tmp >= SECS_IN_DAY) {
    101c:	e7f5      	b.n	100a <convert_timestamp_to_datetime+0x3e>
    101e:	2200      	movs	r2, #0
			break;
		}
	}
	/* Find hour of day */
	while (true) {
		if (tmp >= SECS_IN_HOUR) {
    1020:	f5b4 6f61 	cmp.w	r4, #3600	; 0xe10
    1024:	d304      	bcc.n	1030 <convert_timestamp_to_datetime+0x64>
			tmp -= SECS_IN_HOUR;
    1026:	f5a4 6461 	sub.w	r4, r4, #3600	; 0xe10
			tmp_hour++;
    102a:	3201      	adds	r2, #1
    102c:	b2d2      	uxtb	r2, r2
		if (tmp >= SECS_IN_HOUR) {
    102e:	e7f7      	b.n	1020 <convert_timestamp_to_datetime+0x54>
    1030:	2300      	movs	r3, #0
			break;
		}
	}
	/* Find minute in hour */
	while (true) {
		if (tmp >= SECS_IN_MINUTE) {
    1032:	2c3b      	cmp	r4, #59	; 0x3b
    1034:	d903      	bls.n	103e <convert_timestamp_to_datetime+0x72>
			tmp -= SECS_IN_MINUTE;
    1036:	3c3c      	subs	r4, #60	; 0x3c
			tmp_minutes++;
    1038:	3301      	adds	r3, #1
    103a:	b2db      	uxtb	r3, r3
		if (tmp >= SECS_IN_MINUTE) {
    103c:	e7f9      	b.n	1032 <convert_timestamp_to_datetime+0x66>
		} else {
			break;
		}
	}

	dt->date.year  = tmp_year;
    103e:	f8a8 7006 	strh.w	r7, [r8, #6]
	dt->date.month = tmp_month;
    1042:	f888 5005 	strb.w	r5, [r8, #5]
	dt->date.day   = tmp_day;
    1046:	f888 1004 	strb.w	r1, [r8, #4]
	dt->time.hour  = tmp_hour;
    104a:	f888 2002 	strb.w	r2, [r8, #2]
	dt->time.min   = tmp_minutes;
    104e:	f888 3001 	strb.w	r3, [r8, #1]
	dt->time.sec   = tmp;
    1052:	f888 4000 	strb.w	r4, [r8]

	return ERR_NONE;
}
    1056:	2000      	movs	r0, #0
    1058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    105c:	01e13380 	.word	0x01e13380
    1060:	00000f53 	.word	0x00000f53
    1064:	01e28500 	.word	0x01e28500
    1068:	00000f61 	.word	0x00000f61
    106c:	0001517f 	.word	0x0001517f

00001070 <convert_datetime_to_timestamp>:

/** \brief convert date/time to timestamp
 *  \return timestamp
 */
static uint32_t convert_datetime_to_timestamp(struct calendar_descriptor *const calendar, struct calendar_date_time *dt)
{
    1070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1074:	b083      	sub	sp, #12
	uint32_t tmp = 0;
	uint32_t i   = 0;
	uint8_t  year, month, day, hour, minutes, seconds;

	year    = dt->date.year - calendar->base_year;
    1076:	88cf      	ldrh	r7, [r1, #6]
    1078:	b2fe      	uxtb	r6, r7
    107a:	f8d0 9018 	ldr.w	r9, [r0, #24]
    107e:	fa5f f389 	uxtb.w	r3, r9
    1082:	1af6      	subs	r6, r6, r3
    1084:	b2f6      	uxtb	r6, r6
	month   = dt->date.month;
    1086:	f891 8005 	ldrb.w	r8, [r1, #5]
	day     = dt->date.day;
    108a:	790b      	ldrb	r3, [r1, #4]
    108c:	9300      	str	r3, [sp, #0]
	hour    = dt->time.hour;
    108e:	788b      	ldrb	r3, [r1, #2]
    1090:	9301      	str	r3, [sp, #4]
	minutes = dt->time.min;
    1092:	f891 a001 	ldrb.w	sl, [r1, #1]
	seconds = dt->time.sec;
    1096:	f891 b000 	ldrb.w	fp, [r1]

	/* tot up year field */
	for (i = 0; i < year; ++i) {
    109a:	2500      	movs	r5, #0
	uint32_t tmp = 0;
    109c:	462c      	mov	r4, r5
	for (i = 0; i < year; ++i) {
    109e:	e006      	b.n	10ae <convert_datetime_to_timestamp+0x3e>
		if (leap_year(calendar->base_year + i)) {
			tmp += SECS_IN_LEAP_YEAR;
		} else {
			tmp += SECS_IN_NON_LEAP_YEAR;
    10a0:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    10a4:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    10a8:	f504 74c0 	add.w	r4, r4, #384	; 0x180
	for (i = 0; i < year; ++i) {
    10ac:	3501      	adds	r5, #1
    10ae:	42b5      	cmp	r5, r6
    10b0:	d20b      	bcs.n	10ca <convert_datetime_to_timestamp+0x5a>
		if (leap_year(calendar->base_year + i)) {
    10b2:	eb09 0005 	add.w	r0, r9, r5
    10b6:	b280      	uxth	r0, r0
    10b8:	4b12      	ldr	r3, [pc, #72]	; (1104 <convert_datetime_to_timestamp+0x94>)
    10ba:	4798      	blx	r3
    10bc:	2800      	cmp	r0, #0
    10be:	d0ef      	beq.n	10a0 <convert_datetime_to_timestamp+0x30>
			tmp += SECS_IN_LEAP_YEAR;
    10c0:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    10c4:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    10c8:	e7f0      	b.n	10ac <convert_datetime_to_timestamp+0x3c>
    10ca:	2501      	movs	r5, #1
    10cc:	e005      	b.n	10da <convert_datetime_to_timestamp+0x6a>
		}
	}

	/* tot up month field */
	for (i = 1; i < month; ++i) {
		tmp += get_secs_in_month(dt->date.year, i);
    10ce:	b2e9      	uxtb	r1, r5
    10d0:	4638      	mov	r0, r7
    10d2:	4b0d      	ldr	r3, [pc, #52]	; (1108 <convert_datetime_to_timestamp+0x98>)
    10d4:	4798      	blx	r3
    10d6:	4404      	add	r4, r0
	for (i = 1; i < month; ++i) {
    10d8:	3501      	adds	r5, #1
    10da:	4545      	cmp	r5, r8
    10dc:	d3f7      	bcc.n	10ce <convert_datetime_to_timestamp+0x5e>
	}

	/* tot up day/hour/minute/second fields */
	tmp += (day - 1) * SECS_IN_DAY;
    10de:	9b00      	ldr	r3, [sp, #0]
    10e0:	1e58      	subs	r0, r3, #1
    10e2:	4b0a      	ldr	r3, [pc, #40]	; (110c <convert_datetime_to_timestamp+0x9c>)
    10e4:	fb03 4000 	mla	r0, r3, r0, r4
	tmp += hour * SECS_IN_HOUR;
    10e8:	f44f 6461 	mov.w	r4, #3600	; 0xe10
    10ec:	9b01      	ldr	r3, [sp, #4]
    10ee:	fb04 0003 	mla	r0, r4, r3, r0
	tmp += minutes * SECS_IN_MINUTE;
    10f2:	ebca 1a0a 	rsb	sl, sl, sl, lsl #4
    10f6:	ea4f 048a 	mov.w	r4, sl, lsl #2
    10fa:	4420      	add	r0, r4
	tmp += seconds;

	return tmp;
}
    10fc:	4458      	add	r0, fp
    10fe:	b003      	add	sp, #12
    1100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1104:	00000f53 	.word	0x00000f53
    1108:	00000f61 	.word	0x00000f61
    110c:	00015180 	.word	0x00015180

00001110 <calibrate_timestamp>:

/** \brief calibrate timestamp to make desired timestamp ahead of current timestamp
 */
static void calibrate_timestamp(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm,
                                struct calendar_alarm *current_dt)
{
    1110:	b538      	push	{r3, r4, r5, lr}
    1112:	460d      	mov	r5, r1
	uint32_t alarm_ts;
	uint32_t current_ts = current_dt->cal_alarm.timestamp;
    1114:	68d1      	ldr	r1, [r2, #12]

	alarm_ts = alarm->cal_alarm.timestamp;
    1116:	68ec      	ldr	r4, [r5, #12]

	/* calibrate timestamp */
	switch (alarm->cal_alarm.option) {
    1118:	7c2b      	ldrb	r3, [r5, #16]
    111a:	3b01      	subs	r3, #1
    111c:	2b04      	cmp	r3, #4
    111e:	d807      	bhi.n	1130 <calibrate_timestamp+0x20>
    1120:	e8df f003 	tbb	[pc, r3]
    1124:	140d0803 	.word	0x140d0803
    1128:	1c          	.byte	0x1c
    1129:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:

		if (alarm_ts <= current_ts) {
    112a:	42a1      	cmp	r1, r4
    112c:	d300      	bcc.n	1130 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_MINUTE;
    112e:	343c      	adds	r4, #60	; 0x3c
	default:
		break;
	}

	/* desired timestamp after calibration */
	alarm->cal_alarm.timestamp = alarm_ts;
    1130:	60ec      	str	r4, [r5, #12]
    1132:	bd38      	pop	{r3, r4, r5, pc}
		if (alarm_ts <= current_ts) {
    1134:	42a1      	cmp	r1, r4
    1136:	d3fb      	bcc.n	1130 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_HOUR;
    1138:	f504 6461 	add.w	r4, r4, #3600	; 0xe10
    113c:	e7f8      	b.n	1130 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    113e:	42a1      	cmp	r1, r4
    1140:	d3f6      	bcc.n	1130 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_DAY;
    1142:	f504 34a8 	add.w	r4, r4, #86016	; 0x15000
    1146:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    114a:	e7f1      	b.n	1130 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    114c:	42a1      	cmp	r1, r4
    114e:	d3ef      	bcc.n	1130 <calibrate_timestamp+0x20>
			alarm_ts += get_secs_in_month(current_dt->cal_alarm.datetime.date.year,
    1150:	7a51      	ldrb	r1, [r2, #9]
    1152:	8950      	ldrh	r0, [r2, #10]
    1154:	4b0a      	ldr	r3, [pc, #40]	; (1180 <calibrate_timestamp+0x70>)
    1156:	4798      	blx	r3
    1158:	4404      	add	r4, r0
    115a:	e7e9      	b.n	1130 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    115c:	42a1      	cmp	r1, r4
    115e:	d3e7      	bcc.n	1130 <calibrate_timestamp+0x20>
			if (leap_year(current_dt->cal_alarm.datetime.date.year)) {
    1160:	8950      	ldrh	r0, [r2, #10]
    1162:	4b08      	ldr	r3, [pc, #32]	; (1184 <calibrate_timestamp+0x74>)
    1164:	4798      	blx	r3
    1166:	b930      	cbnz	r0, 1176 <calibrate_timestamp+0x66>
				alarm_ts += SECS_IN_NON_LEAP_YEAR;
    1168:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    116c:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    1170:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    1174:	e7dc      	b.n	1130 <calibrate_timestamp+0x20>
				alarm_ts += SECS_IN_LEAP_YEAR;
    1176:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    117a:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    117e:	e7d7      	b.n	1130 <calibrate_timestamp+0x20>
    1180:	00000f61 	.word	0x00000f61
    1184:	00000f53 	.word	0x00000f53

00001188 <fill_alarm>:
}

/** \brief complete alarm to absolute date/time, then fill up the timestamp
 */
static void fill_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm)
{
    1188:	b570      	push	{r4, r5, r6, lr}
    118a:	b086      	sub	sp, #24
    118c:	4605      	mov	r5, r0
    118e:	460c      	mov	r4, r1
	struct calendar_alarm current_dt;
	uint32_t              tmp, current_ts;

	/* get current date/time */
	current_ts = _calendar_get_counter(&calendar->device);
    1190:	4b2a      	ldr	r3, [pc, #168]	; (123c <fill_alarm+0xb4>)
    1192:	4798      	blx	r3
    1194:	4606      	mov	r6, r0
	convert_timestamp_to_datetime(calendar, current_ts, &current_dt.cal_alarm.datetime);
    1196:	aa01      	add	r2, sp, #4
    1198:	4601      	mov	r1, r0
    119a:	4628      	mov	r0, r5
    119c:	4b28      	ldr	r3, [pc, #160]	; (1240 <fill_alarm+0xb8>)
    119e:	4798      	blx	r3

	current_dt.cal_alarm.timestamp = current_ts;
    11a0:	9603      	str	r6, [sp, #12]

	/* complete alarm */
	switch (alarm->cal_alarm.option) {
    11a2:	7c23      	ldrb	r3, [r4, #16]
    11a4:	3b01      	subs	r3, #1
    11a6:	2b04      	cmp	r3, #4
    11a8:	d813      	bhi.n	11d2 <fill_alarm+0x4a>
    11aa:	e8df f003 	tbb	[pc, r3]
    11ae:	2403      	.short	0x2403
    11b0:	3b31      	.short	0x3b31
    11b2:	42          	.byte	0x42
    11b3:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    11b4:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    11b8:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    11ba:	f89d 3009 	ldrb.w	r3, [sp, #9]
    11be:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    11c0:	f89d 3008 	ldrb.w	r3, [sp, #8]
    11c4:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    11c6:	f89d 3006 	ldrb.w	r3, [sp, #6]
    11ca:	71a3      	strb	r3, [r4, #6]
		alarm->cal_alarm.datetime.time.min   = current_dt.cal_alarm.datetime.time.min;
    11cc:	f89d 3005 	ldrb.w	r3, [sp, #5]
    11d0:	7163      	strb	r3, [r4, #5]
	default:
		break;
	}

	/* fill up the timestamp */
	tmp                        = convert_datetime_to_timestamp(calendar, &alarm->cal_alarm.datetime);
    11d2:	1d26      	adds	r6, r4, #4
    11d4:	4631      	mov	r1, r6
    11d6:	4628      	mov	r0, r5
    11d8:	4b1a      	ldr	r3, [pc, #104]	; (1244 <fill_alarm+0xbc>)
    11da:	4798      	blx	r3
	alarm->cal_alarm.timestamp = tmp;
    11dc:	60e0      	str	r0, [r4, #12]

	/* calibrate the timestamp */
	calibrate_timestamp(calendar, alarm, &current_dt);
    11de:	466a      	mov	r2, sp
    11e0:	4621      	mov	r1, r4
    11e2:	4628      	mov	r0, r5
    11e4:	4b18      	ldr	r3, [pc, #96]	; (1248 <fill_alarm+0xc0>)
    11e6:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, alarm->cal_alarm.timestamp, &alarm->cal_alarm.datetime);
    11e8:	4632      	mov	r2, r6
    11ea:	68e1      	ldr	r1, [r4, #12]
    11ec:	4628      	mov	r0, r5
    11ee:	4b14      	ldr	r3, [pc, #80]	; (1240 <fill_alarm+0xb8>)
    11f0:	4798      	blx	r3
}
    11f2:	b006      	add	sp, #24
    11f4:	bd70      	pop	{r4, r5, r6, pc}
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    11f6:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    11fa:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    11fc:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1200:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    1202:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1206:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    1208:	f89d 3006 	ldrb.w	r3, [sp, #6]
    120c:	71a3      	strb	r3, [r4, #6]
		break;
    120e:	e7e0      	b.n	11d2 <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    1210:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1214:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1216:	f89d 3009 	ldrb.w	r3, [sp, #9]
    121a:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    121c:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1220:	7223      	strb	r3, [r4, #8]
		break;
    1222:	e7d6      	b.n	11d2 <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    1224:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1228:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    122a:	f89d 3009 	ldrb.w	r3, [sp, #9]
    122e:	7263      	strb	r3, [r4, #9]
		break;
    1230:	e7cf      	b.n	11d2 <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year = current_dt.cal_alarm.datetime.date.year;
    1232:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1236:	8163      	strh	r3, [r4, #10]
		break;
    1238:	e7cb      	b.n	11d2 <fill_alarm+0x4a>
    123a:	bf00      	nop
    123c:	00002f5d 	.word	0x00002f5d
    1240:	00000fcd 	.word	0x00000fcd
    1244:	00001071 	.word	0x00001071
    1248:	00001111 	.word	0x00001111

0000124c <calendar_add_new_alarm>:

/** \brief add new alarm into the list in ascending order
 */
static int32_t calendar_add_new_alarm(struct list_descriptor *list, struct calendar_alarm *alarm)
{
    124c:	b570      	push	{r4, r5, r6, lr}
    124e:	4606      	mov	r6, r0
    1250:	460c      	mov	r4, r1
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    1252:	6805      	ldr	r5, [r0, #0]

	/*get the head of alarms list*/
	head = (struct calendar_alarm *)list_get_head(list);

	/*if head is null, insert new alarm as head*/
	if (!head) {
    1254:	b14d      	cbz	r5, 126a <calendar_add_new_alarm+0x1e>
    1256:	462b      	mov	r3, r5
    1258:	2000      	movs	r0, #0
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
		return ERR_NONE;
	}

	/*insert the new alarm in accending order, the head will be invoked firstly */
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    125a:	b173      	cbz	r3, 127a <calendar_add_new_alarm+0x2e>
		if (alarm->cal_alarm.timestamp <= it->cal_alarm.timestamp) {
    125c:	68e1      	ldr	r1, [r4, #12]
    125e:	68da      	ldr	r2, [r3, #12]
    1260:	4291      	cmp	r1, r2
    1262:	d90a      	bls.n	127a <calendar_add_new_alarm+0x2e>
			break;
		}

		prev = it;
    1264:	4618      	mov	r0, r3
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    1266:	681b      	ldr	r3, [r3, #0]
    1268:	e7f7      	b.n	125a <calendar_add_new_alarm+0xe>
		list_insert_as_head(list, alarm);
    126a:	4b0c      	ldr	r3, [pc, #48]	; (129c <calendar_add_new_alarm+0x50>)
    126c:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    126e:	68e1      	ldr	r1, [r4, #12]
    1270:	f1a6 0014 	sub.w	r0, r6, #20
    1274:	4b0a      	ldr	r3, [pc, #40]	; (12a0 <calendar_add_new_alarm+0x54>)
    1276:	4798      	blx	r3
		return ERR_NONE;
    1278:	e004      	b.n	1284 <calendar_add_new_alarm+0x38>
	}

	/*insert new alarm into the list */
	if (it == head) {
    127a:	42ab      	cmp	r3, r5
    127c:	d004      	beq.n	1288 <calendar_add_new_alarm+0x3c>
		list_insert_as_head(list, alarm);
		/*get the head and set it into register*/
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);

	} else {
		list_insert_after(prev, alarm);
    127e:	4621      	mov	r1, r4
    1280:	4b08      	ldr	r3, [pc, #32]	; (12a4 <calendar_add_new_alarm+0x58>)
    1282:	4798      	blx	r3
	}

	return ERR_NONE;
}
    1284:	2000      	movs	r0, #0
    1286:	bd70      	pop	{r4, r5, r6, pc}
		list_insert_as_head(list, alarm);
    1288:	4621      	mov	r1, r4
    128a:	4630      	mov	r0, r6
    128c:	4b03      	ldr	r3, [pc, #12]	; (129c <calendar_add_new_alarm+0x50>)
    128e:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    1290:	68e1      	ldr	r1, [r4, #12]
    1292:	f1a6 0014 	sub.w	r0, r6, #20
    1296:	4b02      	ldr	r3, [pc, #8]	; (12a0 <calendar_add_new_alarm+0x54>)
    1298:	4798      	blx	r3
    129a:	e7f3      	b.n	1284 <calendar_add_new_alarm+0x38>
    129c:	000023d1 	.word	0x000023d1
    12a0:	00002f91 	.word	0x00002f91
    12a4:	000023fd 	.word	0x000023fd

000012a8 <calendar_alarm>:
{
	struct calendar_descriptor *calendar = CONTAINER_OF(dev, struct calendar_descriptor, device);

	struct calendar_alarm *head, *it, current_dt;

	if ((calendar->flags & SET_ALARM_BUSY) || (calendar->flags & PROCESS_ALARM_BUSY)) {
    12a8:	7f03      	ldrb	r3, [r0, #28]
    12aa:	f013 0f03 	tst.w	r3, #3
    12ae:	d003      	beq.n	12b8 <calendar_alarm+0x10>
		calendar->flags |= PROCESS_ALARM_BUSY;
    12b0:	f043 0302 	orr.w	r3, r3, #2
    12b4:	7703      	strb	r3, [r0, #28]
		return;
    12b6:	4770      	bx	lr
{
    12b8:	b570      	push	{r4, r5, r6, lr}
    12ba:	b086      	sub	sp, #24
    12bc:	4605      	mov	r5, r0
	}

	/* get current timestamp */
	current_dt.cal_alarm.timestamp = _calendar_get_counter(dev);
    12be:	4b1c      	ldr	r3, [pc, #112]	; (1330 <calendar_alarm+0x88>)
    12c0:	4798      	blx	r3
    12c2:	9003      	str	r0, [sp, #12]
    12c4:	696c      	ldr	r4, [r5, #20]

	/* get the head */
	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);
	ASSERT(head);
    12c6:	f44f 72ce 	mov.w	r2, #412	; 0x19c
    12ca:	491a      	ldr	r1, [pc, #104]	; (1334 <calendar_alarm+0x8c>)
    12cc:	1c20      	adds	r0, r4, #0
    12ce:	bf18      	it	ne
    12d0:	2001      	movne	r0, #1
    12d2:	4b19      	ldr	r3, [pc, #100]	; (1338 <calendar_alarm+0x90>)
    12d4:	4798      	blx	r3

	/* remove all alarms and invoke them*/
	for (it = head; it; it = (struct calendar_alarm *)list_get_head(&calendar->alarms)) {
    12d6:	e000      	b.n	12da <calendar_alarm+0x32>
    12d8:	696c      	ldr	r4, [r5, #20]
    12da:	b1ec      	cbz	r4, 1318 <calendar_alarm+0x70>
		/* check the timestamp with current timestamp*/
		if (it->cal_alarm.timestamp <= current_dt.cal_alarm.timestamp) {
    12dc:	68e2      	ldr	r2, [r4, #12]
    12de:	9b03      	ldr	r3, [sp, #12]
    12e0:	429a      	cmp	r2, r3
    12e2:	d819      	bhi.n	1318 <calendar_alarm+0x70>
			list_remove_head(&calendar->alarms);
    12e4:	f105 0614 	add.w	r6, r5, #20
    12e8:	4630      	mov	r0, r6
    12ea:	4b14      	ldr	r3, [pc, #80]	; (133c <calendar_alarm+0x94>)
    12ec:	4798      	blx	r3
			it->callback(calendar);
    12ee:	6963      	ldr	r3, [r4, #20]
    12f0:	4628      	mov	r0, r5
    12f2:	4798      	blx	r3

			if (it->cal_alarm.mode == REPEAT) {
    12f4:	7c63      	ldrb	r3, [r4, #17]
    12f6:	2b02      	cmp	r3, #2
    12f8:	d1ee      	bne.n	12d8 <calendar_alarm+0x30>
				calibrate_timestamp(calendar, it, &current_dt);
    12fa:	466a      	mov	r2, sp
    12fc:	4621      	mov	r1, r4
    12fe:	4628      	mov	r0, r5
    1300:	4b0f      	ldr	r3, [pc, #60]	; (1340 <calendar_alarm+0x98>)
    1302:	4798      	blx	r3
				convert_timestamp_to_datetime(calendar, it->cal_alarm.timestamp, &it->cal_alarm.datetime);
    1304:	1d22      	adds	r2, r4, #4
    1306:	68e1      	ldr	r1, [r4, #12]
    1308:	4628      	mov	r0, r5
    130a:	4b0e      	ldr	r3, [pc, #56]	; (1344 <calendar_alarm+0x9c>)
    130c:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, it);
    130e:	4621      	mov	r1, r4
    1310:	4630      	mov	r0, r6
    1312:	4b0d      	ldr	r3, [pc, #52]	; (1348 <calendar_alarm+0xa0>)
    1314:	4798      	blx	r3
    1316:	e7df      	b.n	12d8 <calendar_alarm+0x30>
			break;
		}
	}

	/*if no alarm in the list, register null */
	if (!it) {
    1318:	b12c      	cbz	r4, 1326 <calendar_alarm+0x7e>
		_calendar_register_callback(&calendar->device, NULL);
		return;
	}

	/*put the new head into register */
	_calendar_set_comp(&calendar->device, it->cal_alarm.timestamp);
    131a:	68e1      	ldr	r1, [r4, #12]
    131c:	4628      	mov	r0, r5
    131e:	4b0b      	ldr	r3, [pc, #44]	; (134c <calendar_alarm+0xa4>)
    1320:	4798      	blx	r3
}
    1322:	b006      	add	sp, #24
    1324:	bd70      	pop	{r4, r5, r6, pc}
		_calendar_register_callback(&calendar->device, NULL);
    1326:	2100      	movs	r1, #0
    1328:	4628      	mov	r0, r5
    132a:	4b09      	ldr	r3, [pc, #36]	; (1350 <calendar_alarm+0xa8>)
    132c:	4798      	blx	r3
		return;
    132e:	e7f8      	b.n	1322 <calendar_alarm+0x7a>
    1330:	00002f5d 	.word	0x00002f5d
    1334:	00007910 	.word	0x00007910
    1338:	000023b5 	.word	0x000023b5
    133c:	00002445 	.word	0x00002445
    1340:	00001111 	.word	0x00001111
    1344:	00000fcd 	.word	0x00000fcd
    1348:	0000124d 	.word	0x0000124d
    134c:	00002f91 	.word	0x00002f91
    1350:	00002fc9 	.word	0x00002fc9

00001354 <calendar_init>:

/** \brief Initialize Calendar
 */
int32_t calendar_init(struct calendar_descriptor *const calendar, const void *hw)
{
    1354:	b538      	push	{r3, r4, r5, lr}
    1356:	460d      	mov	r5, r1
	int32_t ret = 0;

	/* Sanity check arguments */
	ASSERT(calendar);
    1358:	4604      	mov	r4, r0
    135a:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
    135e:	490b      	ldr	r1, [pc, #44]	; (138c <calendar_init+0x38>)
    1360:	3000      	adds	r0, #0
    1362:	bf18      	it	ne
    1364:	2001      	movne	r0, #1
    1366:	4b0a      	ldr	r3, [pc, #40]	; (1390 <calendar_init+0x3c>)
    1368:	4798      	blx	r3

	if (calendar->device.hw == hw) {
    136a:	6823      	ldr	r3, [r4, #0]
    136c:	42ab      	cmp	r3, r5
    136e:	d008      	beq.n	1382 <calendar_init+0x2e>
		/* Already initialized with current configuration */
		return ERR_NONE;
	} else if (calendar->device.hw != NULL) {
    1370:	b94b      	cbnz	r3, 1386 <calendar_init+0x32>
		/* Initialized with another configuration */
		return ERR_ALREADY_INITIALIZED;
	}
	calendar->device.hw = (void *)hw;
    1372:	6025      	str	r5, [r4, #0]
	ret                 = _calendar_init(&calendar->device);
    1374:	4620      	mov	r0, r4
    1376:	4b07      	ldr	r3, [pc, #28]	; (1394 <calendar_init+0x40>)
    1378:	4798      	blx	r3
	calendar->base_year = DEFAULT_BASE_YEAR;
    137a:	f240 73b2 	movw	r3, #1970	; 0x7b2
    137e:	61a3      	str	r3, [r4, #24]

	return ret;
    1380:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NONE;
    1382:	2000      	movs	r0, #0
    1384:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_ALREADY_INITIALIZED;
    1386:	f06f 0011 	mvn.w	r0, #17
}
    138a:	bd38      	pop	{r3, r4, r5, pc}
    138c:	00007910 	.word	0x00007910
    1390:	000023b5 	.word	0x000023b5
    1394:	00002e49 	.word	0x00002e49

00001398 <calendar_enable>:
}

/** \brief Enable the Calendar
 */
int32_t calendar_enable(struct calendar_descriptor *const calendar)
{
    1398:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(calendar);
    139a:	4604      	mov	r4, r0
    139c:	f240 12e5 	movw	r2, #485	; 0x1e5
    13a0:	4905      	ldr	r1, [pc, #20]	; (13b8 <calendar_enable+0x20>)
    13a2:	3000      	adds	r0, #0
    13a4:	bf18      	it	ne
    13a6:	2001      	movne	r0, #1
    13a8:	4b04      	ldr	r3, [pc, #16]	; (13bc <calendar_enable+0x24>)
    13aa:	4798      	blx	r3

	_calendar_enable(&calendar->device);
    13ac:	4620      	mov	r0, r4
    13ae:	4b04      	ldr	r3, [pc, #16]	; (13c0 <calendar_enable+0x28>)
    13b0:	4798      	blx	r3

	return ERR_NONE;
}
    13b2:	2000      	movs	r0, #0
    13b4:	bd10      	pop	{r4, pc}
    13b6:	bf00      	nop
    13b8:	00007910 	.word	0x00007910
    13bc:	000023b5 	.word	0x000023b5
    13c0:	00002ee5 	.word	0x00002ee5

000013c4 <calendar_set_time>:
}

/** \brief Set time for calendar
 */
int32_t calendar_set_time(struct calendar_descriptor *const calendar, struct calendar_time *const p_calendar_time)
{
    13c4:	b530      	push	{r4, r5, lr}
    13c6:	b083      	sub	sp, #12
    13c8:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    13ca:	4604      	mov	r4, r0
    13cc:	f44f 7203 	mov.w	r2, #524	; 0x20c
    13d0:	4910      	ldr	r1, [pc, #64]	; (1414 <calendar_set_time+0x50>)
    13d2:	3000      	adds	r0, #0
    13d4:	bf18      	it	ne
    13d6:	2001      	movne	r0, #1
    13d8:	4b0f      	ldr	r3, [pc, #60]	; (1418 <calendar_set_time+0x54>)
    13da:	4798      	blx	r3

	/* convert time to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    13dc:	4620      	mov	r0, r4
    13de:	4b0f      	ldr	r3, [pc, #60]	; (141c <calendar_set_time+0x58>)
    13e0:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    13e2:	466a      	mov	r2, sp
    13e4:	4601      	mov	r1, r0
    13e6:	4620      	mov	r0, r4
    13e8:	4b0d      	ldr	r3, [pc, #52]	; (1420 <calendar_set_time+0x5c>)
    13ea:	4798      	blx	r3
	dt.time.sec  = p_calendar_time->sec;
    13ec:	782b      	ldrb	r3, [r5, #0]
    13ee:	f88d 3000 	strb.w	r3, [sp]
	dt.time.min  = p_calendar_time->min;
    13f2:	786b      	ldrb	r3, [r5, #1]
    13f4:	f88d 3001 	strb.w	r3, [sp, #1]
	dt.time.hour = p_calendar_time->hour;
    13f8:	78ab      	ldrb	r3, [r5, #2]
    13fa:	f88d 3002 	strb.w	r3, [sp, #2]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    13fe:	4669      	mov	r1, sp
    1400:	4620      	mov	r0, r4
    1402:	4b08      	ldr	r3, [pc, #32]	; (1424 <calendar_set_time+0x60>)
    1404:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    1406:	4601      	mov	r1, r0
    1408:	4620      	mov	r0, r4
    140a:	4b07      	ldr	r3, [pc, #28]	; (1428 <calendar_set_time+0x64>)
    140c:	4798      	blx	r3

	return ERR_NONE;
}
    140e:	2000      	movs	r0, #0
    1410:	b003      	add	sp, #12
    1412:	bd30      	pop	{r4, r5, pc}
    1414:	00007910 	.word	0x00007910
    1418:	000023b5 	.word	0x000023b5
    141c:	00002f5d 	.word	0x00002f5d
    1420:	00000fcd 	.word	0x00000fcd
    1424:	00001071 	.word	0x00001071
    1428:	00002f25 	.word	0x00002f25

0000142c <calendar_set_date>:

/** \brief Set date for calendar
 */
int32_t calendar_set_date(struct calendar_descriptor *const calendar, struct calendar_date *const p_calendar_date)
{
    142c:	b530      	push	{r4, r5, lr}
    142e:	b083      	sub	sp, #12
    1430:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    1432:	4604      	mov	r4, r0
    1434:	f44f 7209 	mov.w	r2, #548	; 0x224
    1438:	4910      	ldr	r1, [pc, #64]	; (147c <calendar_set_date+0x50>)
    143a:	3000      	adds	r0, #0
    143c:	bf18      	it	ne
    143e:	2001      	movne	r0, #1
    1440:	4b0f      	ldr	r3, [pc, #60]	; (1480 <calendar_set_date+0x54>)
    1442:	4798      	blx	r3

	/* convert date to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    1444:	4620      	mov	r0, r4
    1446:	4b0f      	ldr	r3, [pc, #60]	; (1484 <calendar_set_date+0x58>)
    1448:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    144a:	466a      	mov	r2, sp
    144c:	4601      	mov	r1, r0
    144e:	4620      	mov	r0, r4
    1450:	4b0d      	ldr	r3, [pc, #52]	; (1488 <calendar_set_date+0x5c>)
    1452:	4798      	blx	r3
	dt.date.day   = p_calendar_date->day;
    1454:	782b      	ldrb	r3, [r5, #0]
    1456:	f88d 3004 	strb.w	r3, [sp, #4]
	dt.date.month = p_calendar_date->month;
    145a:	786b      	ldrb	r3, [r5, #1]
    145c:	f88d 3005 	strb.w	r3, [sp, #5]
	dt.date.year  = p_calendar_date->year;
    1460:	886b      	ldrh	r3, [r5, #2]
    1462:	f8ad 3006 	strh.w	r3, [sp, #6]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    1466:	4669      	mov	r1, sp
    1468:	4620      	mov	r0, r4
    146a:	4b08      	ldr	r3, [pc, #32]	; (148c <calendar_set_date+0x60>)
    146c:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    146e:	4601      	mov	r1, r0
    1470:	4620      	mov	r0, r4
    1472:	4b07      	ldr	r3, [pc, #28]	; (1490 <calendar_set_date+0x64>)
    1474:	4798      	blx	r3

	return ERR_NONE;
}
    1476:	2000      	movs	r0, #0
    1478:	b003      	add	sp, #12
    147a:	bd30      	pop	{r4, r5, pc}
    147c:	00007910 	.word	0x00007910
    1480:	000023b5 	.word	0x000023b5
    1484:	00002f5d 	.word	0x00002f5d
    1488:	00000fcd 	.word	0x00000fcd
    148c:	00001071 	.word	0x00001071
    1490:	00002f25 	.word	0x00002f25

00001494 <calendar_set_alarm>:

/** \brief Set alarm for calendar
 */
int32_t calendar_set_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *const alarm,
                           calendar_cb_alarm_t callback)
{
    1494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1498:	b082      	sub	sp, #8
    149a:	460d      	mov	r5, r1
    149c:	4690      	mov	r8, r2
	struct calendar_alarm *head;

	/* Sanity check arguments */
	ASSERT(calendar);
    149e:	4f37      	ldr	r7, [pc, #220]	; (157c <calendar_set_alarm+0xe8>)
    14a0:	4604      	mov	r4, r0
    14a2:	f44f 7213 	mov.w	r2, #588	; 0x24c
    14a6:	4639      	mov	r1, r7
    14a8:	3000      	adds	r0, #0
    14aa:	bf18      	it	ne
    14ac:	2001      	movne	r0, #1
    14ae:	4e34      	ldr	r6, [pc, #208]	; (1580 <calendar_set_alarm+0xec>)
    14b0:	47b0      	blx	r6
	ASSERT(alarm);
    14b2:	f240 224d 	movw	r2, #589	; 0x24d
    14b6:	4639      	mov	r1, r7
    14b8:	1c28      	adds	r0, r5, #0
    14ba:	bf18      	it	ne
    14bc:	2001      	movne	r0, #1
    14be:	47b0      	blx	r6

	alarm->callback = callback;
    14c0:	f8c5 8014 	str.w	r8, [r5, #20]

	fill_alarm(calendar, alarm);
    14c4:	4629      	mov	r1, r5
    14c6:	4620      	mov	r0, r4
    14c8:	4b2e      	ldr	r3, [pc, #184]	; (1584 <calendar_set_alarm+0xf0>)
    14ca:	4798      	blx	r3

	calendar->flags |= SET_ALARM_BUSY;
    14cc:	7f23      	ldrb	r3, [r4, #28]
    14ce:	f043 0301 	orr.w	r3, r3, #1
    14d2:	7723      	strb	r3, [r4, #28]
    14d4:	6963      	ldr	r3, [r4, #20]

	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);

	if (head != NULL) {
    14d6:	2b00      	cmp	r3, #0
    14d8:	d042      	beq.n	1560 <calendar_set_alarm+0xcc>
		/* already added */
		if (is_list_element(&calendar->alarms, alarm)) {
    14da:	f104 0614 	add.w	r6, r4, #20
    14de:	4629      	mov	r1, r5
    14e0:	4630      	mov	r0, r6
    14e2:	4b29      	ldr	r3, [pc, #164]	; (1588 <calendar_set_alarm+0xf4>)
    14e4:	4798      	blx	r3
    14e6:	b328      	cbz	r0, 1534 <calendar_set_alarm+0xa0>
			if (callback == NULL) {
    14e8:	f1b8 0f00 	cmp.w	r8, #0
    14ec:	d016      	beq.n	151c <calendar_set_alarm+0x88>
				if (!list_get_head(&calendar->alarms)) {
					_calendar_register_callback(&calendar->device, NULL);
				}
			} else {
				/* re-add */
				list_delete_element(&calendar->alarms, alarm);
    14ee:	4629      	mov	r1, r5
    14f0:	4630      	mov	r0, r6
    14f2:	4b26      	ldr	r3, [pc, #152]	; (158c <calendar_set_alarm+0xf8>)
    14f4:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, alarm);
    14f6:	4629      	mov	r1, r5
    14f8:	4630      	mov	r0, r6
    14fa:	4b25      	ldr	r3, [pc, #148]	; (1590 <calendar_set_alarm+0xfc>)
    14fc:	4798      	blx	r3
			}
		} else if (callback != NULL) {
			calendar_add_new_alarm(&calendar->alarms, alarm);
		}

		calendar->flags &= ~SET_ALARM_BUSY;
    14fe:	7f23      	ldrb	r3, [r4, #28]
    1500:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    1504:	7723      	strb	r3, [r4, #28]

		if (calendar->flags & PROCESS_ALARM_BUSY) {
    1506:	f013 0f02 	tst.w	r3, #2
    150a:	d11b      	bne.n	1544 <calendar_set_alarm+0xb0>
		/* if head is NULL, Register callback*/
		_calendar_register_callback(&calendar->device, calendar_alarm);
		calendar_add_new_alarm(&calendar->alarms, alarm);
	}

	calendar->flags &= ~SET_ALARM_BUSY;
    150c:	7f23      	ldrb	r3, [r4, #28]
    150e:	f023 0301 	bic.w	r3, r3, #1
    1512:	7723      	strb	r3, [r4, #28]

	return ERR_NONE;
}
    1514:	2000      	movs	r0, #0
    1516:	b002      	add	sp, #8
    1518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				list_delete_element(&calendar->alarms, alarm);
    151c:	4629      	mov	r1, r5
    151e:	4630      	mov	r0, r6
    1520:	4b1a      	ldr	r3, [pc, #104]	; (158c <calendar_set_alarm+0xf8>)
    1522:	4798      	blx	r3
    1524:	6963      	ldr	r3, [r4, #20]
				if (!list_get_head(&calendar->alarms)) {
    1526:	2b00      	cmp	r3, #0
    1528:	d1e9      	bne.n	14fe <calendar_set_alarm+0x6a>
					_calendar_register_callback(&calendar->device, NULL);
    152a:	2100      	movs	r1, #0
    152c:	4620      	mov	r0, r4
    152e:	4b19      	ldr	r3, [pc, #100]	; (1594 <calendar_set_alarm+0x100>)
    1530:	4798      	blx	r3
    1532:	e7e4      	b.n	14fe <calendar_set_alarm+0x6a>
		} else if (callback != NULL) {
    1534:	f1b8 0f00 	cmp.w	r8, #0
    1538:	d0e1      	beq.n	14fe <calendar_set_alarm+0x6a>
			calendar_add_new_alarm(&calendar->alarms, alarm);
    153a:	4629      	mov	r1, r5
    153c:	4630      	mov	r0, r6
    153e:	4b14      	ldr	r3, [pc, #80]	; (1590 <calendar_set_alarm+0xfc>)
    1540:	4798      	blx	r3
    1542:	e7dc      	b.n	14fe <calendar_set_alarm+0x6a>
			CRITICAL_SECTION_ENTER()
    1544:	a801      	add	r0, sp, #4
    1546:	4b14      	ldr	r3, [pc, #80]	; (1598 <calendar_set_alarm+0x104>)
    1548:	4798      	blx	r3
			calendar->flags &= ~PROCESS_ALARM_BUSY;
    154a:	7f23      	ldrb	r3, [r4, #28]
    154c:	f023 0302 	bic.w	r3, r3, #2
    1550:	7723      	strb	r3, [r4, #28]
			_calendar_set_irq(&calendar->device);
    1552:	4620      	mov	r0, r4
    1554:	4b11      	ldr	r3, [pc, #68]	; (159c <calendar_set_alarm+0x108>)
    1556:	4798      	blx	r3
			CRITICAL_SECTION_LEAVE()
    1558:	a801      	add	r0, sp, #4
    155a:	4b11      	ldr	r3, [pc, #68]	; (15a0 <calendar_set_alarm+0x10c>)
    155c:	4798      	blx	r3
    155e:	e7d5      	b.n	150c <calendar_set_alarm+0x78>
	} else if (callback != NULL) {
    1560:	f1b8 0f00 	cmp.w	r8, #0
    1564:	d0d2      	beq.n	150c <calendar_set_alarm+0x78>
		_calendar_register_callback(&calendar->device, calendar_alarm);
    1566:	490f      	ldr	r1, [pc, #60]	; (15a4 <calendar_set_alarm+0x110>)
    1568:	4620      	mov	r0, r4
    156a:	4b0a      	ldr	r3, [pc, #40]	; (1594 <calendar_set_alarm+0x100>)
    156c:	4798      	blx	r3
		calendar_add_new_alarm(&calendar->alarms, alarm);
    156e:	4629      	mov	r1, r5
    1570:	f104 0014 	add.w	r0, r4, #20
    1574:	4b06      	ldr	r3, [pc, #24]	; (1590 <calendar_set_alarm+0xfc>)
    1576:	4798      	blx	r3
    1578:	e7c8      	b.n	150c <calendar_set_alarm+0x78>
    157a:	bf00      	nop
    157c:	00007910 	.word	0x00007910
    1580:	000023b5 	.word	0x000023b5
    1584:	00001189 	.word	0x00001189
    1588:	000023bb 	.word	0x000023bb
    158c:	00002455 	.word	0x00002455
    1590:	0000124d 	.word	0x0000124d
    1594:	00002fc9 	.word	0x00002fc9
    1598:	00000f39 	.word	0x00000f39
    159c:	0000302d 	.word	0x0000302d
    15a0:	00000f47 	.word	0x00000f47
    15a4:	000012a9 	.word	0x000012a9

000015a8 <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
    15a8:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
    15aa:	69c3      	ldr	r3, [r0, #28]
    15ac:	b103      	cbz	r3, 15b0 <can_tx_done+0x8>
		descr->cb.tx_done(descr);
    15ae:	4798      	blx	r3
    15b0:	bd08      	pop	{r3, pc}

000015b2 <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
    15b2:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
    15b4:	6a03      	ldr	r3, [r0, #32]
    15b6:	b103      	cbz	r3, 15ba <can_rx_done+0x8>
		descr->cb.rx_done(descr);
    15b8:	4798      	blx	r3
    15ba:	bd08      	pop	{r3, pc}

000015bc <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
    15bc:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
    15be:	6a43      	ldr	r3, [r0, #36]	; 0x24
    15c0:	b103      	cbz	r3, 15c4 <can_irq_handler+0x8>
		descr->cb.irq_handler(descr, type);
    15c2:	4798      	blx	r3
    15c4:	bd08      	pop	{r3, pc}
	...

000015c8 <can_async_init>:
{
    15c8:	b538      	push	{r3, r4, r5, lr}
    15ca:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    15cc:	4604      	mov	r4, r0
    15ce:	b1a8      	cbz	r0, 15fc <can_async_init+0x34>
    15d0:	b191      	cbz	r1, 15f8 <can_async_init+0x30>
    15d2:	2001      	movs	r0, #1
    15d4:	2241      	movs	r2, #65	; 0x41
    15d6:	490a      	ldr	r1, [pc, #40]	; (1600 <can_async_init+0x38>)
    15d8:	4b0a      	ldr	r3, [pc, #40]	; (1604 <can_async_init+0x3c>)
    15da:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
    15dc:	4629      	mov	r1, r5
    15de:	4620      	mov	r0, r4
    15e0:	4b09      	ldr	r3, [pc, #36]	; (1608 <can_async_init+0x40>)
    15e2:	4798      	blx	r3
	if (rc) {
    15e4:	4603      	mov	r3, r0
    15e6:	b928      	cbnz	r0, 15f4 <can_async_init+0x2c>
	descr->dev.cb.tx_done     = can_tx_done;
    15e8:	4a08      	ldr	r2, [pc, #32]	; (160c <can_async_init+0x44>)
    15ea:	6062      	str	r2, [r4, #4]
	descr->dev.cb.rx_done     = can_rx_done;
    15ec:	4a08      	ldr	r2, [pc, #32]	; (1610 <can_async_init+0x48>)
    15ee:	60a2      	str	r2, [r4, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
    15f0:	4a08      	ldr	r2, [pc, #32]	; (1614 <can_async_init+0x4c>)
    15f2:	60e2      	str	r2, [r4, #12]
}
    15f4:	4618      	mov	r0, r3
    15f6:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    15f8:	2000      	movs	r0, #0
    15fa:	e7eb      	b.n	15d4 <can_async_init+0xc>
    15fc:	2000      	movs	r0, #0
    15fe:	e7e9      	b.n	15d4 <can_async_init+0xc>
    1600:	0000792c 	.word	0x0000792c
    1604:	000023b5 	.word	0x000023b5
    1608:	000027b5 	.word	0x000027b5
    160c:	000015a9 	.word	0x000015a9
    1610:	000015b3 	.word	0x000015b3
    1614:	000015bd 	.word	0x000015bd

00001618 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    1618:	b538      	push	{r3, r4, r5, lr}
    161a:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    161c:	4605      	mov	r5, r0
    161e:	b160      	cbz	r0, 163a <crc_sync_init+0x22>
    1620:	b149      	cbz	r1, 1636 <crc_sync_init+0x1e>
    1622:	2001      	movs	r0, #1
    1624:	222b      	movs	r2, #43	; 0x2b
    1626:	4906      	ldr	r1, [pc, #24]	; (1640 <crc_sync_init+0x28>)
    1628:	4b06      	ldr	r3, [pc, #24]	; (1644 <crc_sync_init+0x2c>)
    162a:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    162c:	4621      	mov	r1, r4
    162e:	4628      	mov	r0, r5
    1630:	4b05      	ldr	r3, [pc, #20]	; (1648 <crc_sync_init+0x30>)
    1632:	4798      	blx	r3
}
    1634:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1636:	2000      	movs	r0, #0
    1638:	e7f4      	b.n	1624 <crc_sync_init+0xc>
    163a:	2000      	movs	r0, #0
    163c:	e7f2      	b.n	1624 <crc_sync_init+0xc>
    163e:	bf00      	nop
    1640:	00007948 	.word	0x00007948
    1644:	000023b5 	.word	0x000023b5
    1648:	00002995 	.word	0x00002995

0000164c <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    164c:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    164e:	4b02      	ldr	r3, [pc, #8]	; (1658 <delay_init+0xc>)
    1650:	6018      	str	r0, [r3, #0]
    1652:	4b02      	ldr	r3, [pc, #8]	; (165c <delay_init+0x10>)
    1654:	4798      	blx	r3
    1656:	bd08      	pop	{r3, pc}
    1658:	2000056c 	.word	0x2000056c
    165c:	00003e2d 	.word	0x00003e2d

00001660 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    1660:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    1662:	4b04      	ldr	r3, [pc, #16]	; (1674 <delay_ms+0x14>)
    1664:	681c      	ldr	r4, [r3, #0]
    1666:	4b04      	ldr	r3, [pc, #16]	; (1678 <delay_ms+0x18>)
    1668:	4798      	blx	r3
    166a:	4601      	mov	r1, r0
    166c:	4620      	mov	r0, r4
    166e:	4b03      	ldr	r3, [pc, #12]	; (167c <delay_ms+0x1c>)
    1670:	4798      	blx	r3
    1672:	bd10      	pop	{r4, pc}
    1674:	2000056c 	.word	0x2000056c
    1678:	00002945 	.word	0x00002945
    167c:	00003e39 	.word	0x00003e39

00001680 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    1680:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
    1682:	2502      	movs	r5, #2
    1684:	2400      	movs	r4, #0

	while (upper >= lower) {
    1686:	e007      	b.n	1698 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
    1688:	4a0d      	ldr	r2, [pc, #52]	; (16c0 <process_ext_irq+0x40>)
    168a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    168e:	b1b3      	cbz	r3, 16be <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
    1690:	4798      	blx	r3
    1692:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
    1694:	3a01      	subs	r2, #1
    1696:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
    1698:	42ac      	cmp	r4, r5
    169a:	d810      	bhi.n	16be <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
    169c:	192b      	adds	r3, r5, r4
    169e:	105b      	asrs	r3, r3, #1
    16a0:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
    16a2:	2a01      	cmp	r2, #1
    16a4:	d80b      	bhi.n	16be <process_ext_irq+0x3e>
    16a6:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
    16a8:	4905      	ldr	r1, [pc, #20]	; (16c0 <process_ext_irq+0x40>)
    16aa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    16ae:	6849      	ldr	r1, [r1, #4]
    16b0:	4281      	cmp	r1, r0
    16b2:	d0e9      	beq.n	1688 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
    16b4:	4281      	cmp	r1, r0
    16b6:	d2ed      	bcs.n	1694 <process_ext_irq+0x14>
			lower = middle + 1;
    16b8:	3201      	adds	r2, #1
    16ba:	b2d4      	uxtb	r4, r2
    16bc:	e7ec      	b.n	1698 <process_ext_irq+0x18>
    16be:	bd38      	pop	{r3, r4, r5, pc}
    16c0:	20000570 	.word	0x20000570

000016c4 <ext_irq_init>:
{
    16c4:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    16c6:	2300      	movs	r3, #0
    16c8:	e00a      	b.n	16e0 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
    16ca:	4a08      	ldr	r2, [pc, #32]	; (16ec <ext_irq_init+0x28>)
    16cc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    16d0:	f04f 30ff 	mov.w	r0, #4294967295
    16d4:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
    16d6:	2100      	movs	r1, #0
    16d8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    16dc:	3301      	adds	r3, #1
    16de:	b29b      	uxth	r3, r3
    16e0:	2b01      	cmp	r3, #1
    16e2:	d9f2      	bls.n	16ca <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
    16e4:	4802      	ldr	r0, [pc, #8]	; (16f0 <ext_irq_init+0x2c>)
    16e6:	4b03      	ldr	r3, [pc, #12]	; (16f4 <ext_irq_init+0x30>)
    16e8:	4798      	blx	r3
}
    16ea:	bd08      	pop	{r3, pc}
    16ec:	20000570 	.word	0x20000570
    16f0:	00001681 	.word	0x00001681
    16f4:	00002a61 	.word	0x00002a61

000016f8 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    16f8:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    16fa:	6943      	ldr	r3, [r0, #20]
    16fc:	b103      	cbz	r3, 1700 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    16fe:	4798      	blx	r3
    1700:	bd08      	pop	{r3, pc}

00001702 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    1702:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    1704:	6983      	ldr	r3, [r0, #24]
    1706:	b103      	cbz	r3, 170a <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    1708:	4798      	blx	r3
    170a:	bd08      	pop	{r3, pc}

0000170c <flash_init>:
{
    170c:	b538      	push	{r3, r4, r5, lr}
    170e:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    1710:	4604      	mov	r4, r0
    1712:	b198      	cbz	r0, 173c <flash_init+0x30>
    1714:	b181      	cbz	r1, 1738 <flash_init+0x2c>
    1716:	2001      	movs	r0, #1
    1718:	2238      	movs	r2, #56	; 0x38
    171a:	4909      	ldr	r1, [pc, #36]	; (1740 <flash_init+0x34>)
    171c:	4b09      	ldr	r3, [pc, #36]	; (1744 <flash_init+0x38>)
    171e:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    1720:	4629      	mov	r1, r5
    1722:	4620      	mov	r0, r4
    1724:	4b08      	ldr	r3, [pc, #32]	; (1748 <flash_init+0x3c>)
    1726:	4798      	blx	r3
	if (rc) {
    1728:	4603      	mov	r3, r0
    172a:	b918      	cbnz	r0, 1734 <flash_init+0x28>
	flash->dev.flash_cb.ready_cb = flash_ready;
    172c:	4a07      	ldr	r2, [pc, #28]	; (174c <flash_init+0x40>)
    172e:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    1730:	4a07      	ldr	r2, [pc, #28]	; (1750 <flash_init+0x44>)
    1732:	6062      	str	r2, [r4, #4]
}
    1734:	4618      	mov	r0, r3
    1736:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(flash && hw);
    1738:	2000      	movs	r0, #0
    173a:	e7ed      	b.n	1718 <flash_init+0xc>
    173c:	2000      	movs	r0, #0
    173e:	e7eb      	b.n	1718 <flash_init+0xc>
    1740:	00007964 	.word	0x00007964
    1744:	000023b5 	.word	0x000023b5
    1748:	00002bcd 	.word	0x00002bcd
    174c:	000016f9 	.word	0x000016f9
    1750:	00001703 	.word	0x00001703

00001754 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
    1754:	b510      	push	{r4, lr}
    1756:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
    1758:	8903      	ldrh	r3, [r0, #8]
    175a:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    175e:	4614      	mov	r4, r2
    1760:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    1762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1766:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    176a:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    176c:	a901      	add	r1, sp, #4
    176e:	3814      	subs	r0, #20
    1770:	4b03      	ldr	r3, [pc, #12]	; (1780 <i2c_m_sync_write+0x2c>)
    1772:	4798      	blx	r3

	if (ret) {
    1774:	b910      	cbnz	r0, 177c <i2c_m_sync_write+0x28>
		return ret;
	}

	return n;
}
    1776:	4620      	mov	r0, r4
    1778:	b004      	add	sp, #16
    177a:	bd10      	pop	{r4, pc}
		return ret;
    177c:	4604      	mov	r4, r0
    177e:	e7fa      	b.n	1776 <i2c_m_sync_write+0x22>
    1780:	00003819 	.word	0x00003819

00001784 <i2c_m_sync_read>:
{
    1784:	b510      	push	{r4, lr}
    1786:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
    1788:	8903      	ldrh	r3, [r0, #8]
    178a:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    178e:	4614      	mov	r4, r2
    1790:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    1792:	f248 0301 	movw	r3, #32769	; 0x8001
    1796:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    179a:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    179c:	a901      	add	r1, sp, #4
    179e:	3814      	subs	r0, #20
    17a0:	4b03      	ldr	r3, [pc, #12]	; (17b0 <i2c_m_sync_read+0x2c>)
    17a2:	4798      	blx	r3
	if (ret) {
    17a4:	b910      	cbnz	r0, 17ac <i2c_m_sync_read+0x28>
}
    17a6:	4620      	mov	r0, r4
    17a8:	b004      	add	sp, #16
    17aa:	bd10      	pop	{r4, pc}
		return ret;
    17ac:	4604      	mov	r4, r0
    17ae:	e7fa      	b.n	17a6 <i2c_m_sync_read+0x22>
    17b0:	00003819 	.word	0x00003819

000017b4 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
    17b4:	b538      	push	{r3, r4, r5, lr}
    17b6:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    17b8:	4604      	mov	r4, r0
    17ba:	225e      	movs	r2, #94	; 0x5e
    17bc:	4908      	ldr	r1, [pc, #32]	; (17e0 <i2c_m_sync_init+0x2c>)
    17be:	3000      	adds	r0, #0
    17c0:	bf18      	it	ne
    17c2:	2001      	movne	r0, #1
    17c4:	4b07      	ldr	r3, [pc, #28]	; (17e4 <i2c_m_sync_init+0x30>)
    17c6:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
    17c8:	4629      	mov	r1, r5
    17ca:	4620      	mov	r0, r4
    17cc:	4b06      	ldr	r3, [pc, #24]	; (17e8 <i2c_m_sync_init+0x34>)
    17ce:	4798      	blx	r3
	if (init_status) {
    17d0:	4603      	mov	r3, r0
    17d2:	b918      	cbnz	r0, 17dc <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
    17d4:	4a05      	ldr	r2, [pc, #20]	; (17ec <i2c_m_sync_init+0x38>)
    17d6:	61a2      	str	r2, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
    17d8:	4a05      	ldr	r2, [pc, #20]	; (17f0 <i2c_m_sync_init+0x3c>)
    17da:	6162      	str	r2, [r4, #20]

	return ERR_NONE;
}
    17dc:	4618      	mov	r0, r3
    17de:	bd38      	pop	{r3, r4, r5, pc}
    17e0:	0000797c 	.word	0x0000797c
    17e4:	000023b5 	.word	0x000023b5
    17e8:	00003771 	.word	0x00003771
    17ec:	00001785 	.word	0x00001785
    17f0:	00001755 	.word	0x00001755

000017f4 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
    17f4:	b508      	push	{r3, lr}
	return _i2c_m_sync_enable(&i2c->device);
    17f6:	4b01      	ldr	r3, [pc, #4]	; (17fc <i2c_m_sync_enable+0x8>)
    17f8:	4798      	blx	r3
}
    17fa:	bd08      	pop	{r3, pc}
    17fc:	000037a1 	.word	0x000037a1

00001800 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
    1800:	f3c1 0109 	ubfx	r1, r1, #0, #10
    1804:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    1808:	430a      	orrs	r2, r1
    180a:	8382      	strh	r2, [r0, #28]
}
    180c:	4610      	mov	r0, r2
    180e:	4770      	bx	lr

00001810 <i2c_m_sync_cmd_read>:

/**
 * \brief Sync version of i2c read command
 */
int32_t i2c_m_sync_cmd_read(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
    1810:	b570      	push	{r4, r5, r6, lr}
    1812:	b086      	sub	sp, #24
    1814:	4604      	mov	r4, r0
    1816:	4616      	mov	r6, r2
    1818:	461d      	mov	r5, r3
    181a:	f88d 1007 	strb.w	r1, [sp, #7]
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
    181e:	8b83      	ldrh	r3, [r0, #28]
    1820:	f8ad 300c 	strh.w	r3, [sp, #12]
	msg.len    = 1;
    1824:	2301      	movs	r3, #1
    1826:	9304      	str	r3, [sp, #16]
	msg.flags  = 0;
    1828:	2300      	movs	r3, #0
    182a:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = &reg;
    182e:	f10d 0307 	add.w	r3, sp, #7
    1832:	9305      	str	r3, [sp, #20]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1834:	a903      	add	r1, sp, #12
    1836:	4b09      	ldr	r3, [pc, #36]	; (185c <i2c_m_sync_cmd_read+0x4c>)
    1838:	4798      	blx	r3

	if (ret != 0) {
    183a:	4603      	mov	r3, r0
    183c:	b110      	cbz	r0, 1844 <i2c_m_sync_cmd_read+0x34>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
    183e:	4618      	mov	r0, r3
    1840:	b006      	add	sp, #24
    1842:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    1844:	f248 0301 	movw	r3, #32769	; 0x8001
    1848:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = buffer;
    184c:	9605      	str	r6, [sp, #20]
	msg.len    = length;
    184e:	9504      	str	r5, [sp, #16]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1850:	a903      	add	r1, sp, #12
    1852:	4620      	mov	r0, r4
    1854:	4b01      	ldr	r3, [pc, #4]	; (185c <i2c_m_sync_cmd_read+0x4c>)
    1856:	4798      	blx	r3
    1858:	4603      	mov	r3, r0
    185a:	e7f0      	b.n	183e <i2c_m_sync_cmd_read+0x2e>
    185c:	00003819 	.word	0x00003819

00001860 <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
    1860:	3014      	adds	r0, #20
    1862:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
    1864:	2000      	movs	r0, #0
    1866:	4770      	bx	lr

00001868 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    1868:	b570      	push	{r4, r5, r6, lr}
    186a:	460d      	mov	r5, r1
    186c:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    186e:	4604      	mov	r4, r0
    1870:	b168      	cbz	r0, 188e <io_write+0x26>
    1872:	b151      	cbz	r1, 188a <io_write+0x22>
    1874:	2001      	movs	r0, #1
    1876:	2234      	movs	r2, #52	; 0x34
    1878:	4906      	ldr	r1, [pc, #24]	; (1894 <io_write+0x2c>)
    187a:	4b07      	ldr	r3, [pc, #28]	; (1898 <io_write+0x30>)
    187c:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    187e:	6823      	ldr	r3, [r4, #0]
    1880:	4632      	mov	r2, r6
    1882:	4629      	mov	r1, r5
    1884:	4620      	mov	r0, r4
    1886:	4798      	blx	r3
}
    1888:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    188a:	2000      	movs	r0, #0
    188c:	e7f3      	b.n	1876 <io_write+0xe>
    188e:	2000      	movs	r0, #0
    1890:	e7f1      	b.n	1876 <io_write+0xe>
    1892:	bf00      	nop
    1894:	00007998 	.word	0x00007998
    1898:	000023b5 	.word	0x000023b5

0000189c <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    189c:	b570      	push	{r4, r5, r6, lr}
    189e:	460d      	mov	r5, r1
    18a0:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    18a2:	4604      	mov	r4, r0
    18a4:	b168      	cbz	r0, 18c2 <io_read+0x26>
    18a6:	b151      	cbz	r1, 18be <io_read+0x22>
    18a8:	2001      	movs	r0, #1
    18aa:	223d      	movs	r2, #61	; 0x3d
    18ac:	4906      	ldr	r1, [pc, #24]	; (18c8 <io_read+0x2c>)
    18ae:	4b07      	ldr	r3, [pc, #28]	; (18cc <io_read+0x30>)
    18b0:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    18b2:	6863      	ldr	r3, [r4, #4]
    18b4:	4632      	mov	r2, r6
    18b6:	4629      	mov	r1, r5
    18b8:	4620      	mov	r0, r4
    18ba:	4798      	blx	r3
}
    18bc:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    18be:	2000      	movs	r0, #0
    18c0:	e7f3      	b.n	18aa <io_read+0xe>
    18c2:	2000      	movs	r0, #0
    18c4:	e7f1      	b.n	18aa <io_read+0xe>
    18c6:	bf00      	nop
    18c8:	00007998 	.word	0x00007998
    18cc:	000023b5 	.word	0x000023b5

000018d0 <sleep>:
 * \retval -1 The requested sleep mode was invalid or not available
 * \retval  0 The operation completed successfully, returned after leaving the
 *            sleep
 */
int sleep(const uint8_t mode)
{
    18d0:	b508      	push	{r3, lr}
	if (ERR_NONE != _set_sleep_mode(mode))
    18d2:	4b05      	ldr	r3, [pc, #20]	; (18e8 <sleep+0x18>)
    18d4:	4798      	blx	r3
    18d6:	b918      	cbnz	r0, 18e0 <sleep+0x10>
		return ERR_INVALID_ARG;

	_go_to_sleep();
    18d8:	4b04      	ldr	r3, [pc, #16]	; (18ec <sleep+0x1c>)
    18da:	4798      	blx	r3

	return ERR_NONE;
    18dc:	2000      	movs	r0, #0
    18de:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    18e0:	f06f 000c 	mvn.w	r0, #12
}
    18e4:	bd08      	pop	{r3, pc}
    18e6:	bf00      	nop
    18e8:	00002d95 	.word	0x00002d95
    18ec:	0000293d 	.word	0x0000293d

000018f0 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
    18f0:	b538      	push	{r3, r4, r5, lr}
    18f2:	460d      	mov	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
    18f4:	4604      	mov	r4, r0
    18f6:	b1c0      	cbz	r0, 192a <spi_m_sync_init+0x3a>
    18f8:	b1a9      	cbz	r1, 1926 <spi_m_sync_init+0x36>
    18fa:	2001      	movs	r0, #1
    18fc:	2240      	movs	r2, #64	; 0x40
    18fe:	490c      	ldr	r1, [pc, #48]	; (1930 <spi_m_sync_init+0x40>)
    1900:	4b0c      	ldr	r3, [pc, #48]	; (1934 <spi_m_sync_init+0x44>)
    1902:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    1904:	4620      	mov	r0, r4
    1906:	f840 5f04 	str.w	r5, [r0, #4]!
	rc            = _spi_m_sync_init(&spi->dev, hw);
    190a:	4629      	mov	r1, r5
    190c:	4b0a      	ldr	r3, [pc, #40]	; (1938 <spi_m_sync_init+0x48>)
    190e:	4798      	blx	r3

	if (rc < 0) {
    1910:	2800      	cmp	r0, #0
    1912:	db07      	blt.n	1924 <spi_m_sync_init+0x34>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
    1914:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1918:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
    191a:	4b08      	ldr	r3, [pc, #32]	; (193c <spi_m_sync_init+0x4c>)
    191c:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
    191e:	4b08      	ldr	r3, [pc, #32]	; (1940 <spi_m_sync_init+0x50>)
    1920:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
    1922:	2000      	movs	r0, #0
}
    1924:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && hw);
    1926:	2000      	movs	r0, #0
    1928:	e7e8      	b.n	18fc <spi_m_sync_init+0xc>
    192a:	2000      	movs	r0, #0
    192c:	e7e6      	b.n	18fc <spi_m_sync_init+0xc>
    192e:	bf00      	nop
    1930:	000079ac 	.word	0x000079ac
    1934:	000023b5 	.word	0x000023b5
    1938:	00003b69 	.word	0x00003b69
    193c:	000019ed 	.word	0x000019ed
    1940:	000019b1 	.word	0x000019b1

00001944 <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
    1944:	b510      	push	{r4, lr}
	ASSERT(spi);
    1946:	4604      	mov	r4, r0
    1948:	2257      	movs	r2, #87	; 0x57
    194a:	4905      	ldr	r1, [pc, #20]	; (1960 <spi_m_sync_enable+0x1c>)
    194c:	3000      	adds	r0, #0
    194e:	bf18      	it	ne
    1950:	2001      	movne	r0, #1
    1952:	4b04      	ldr	r3, [pc, #16]	; (1964 <spi_m_sync_enable+0x20>)
    1954:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
    1956:	1d20      	adds	r0, r4, #4
    1958:	4b03      	ldr	r3, [pc, #12]	; (1968 <spi_m_sync_enable+0x24>)
    195a:	4798      	blx	r3
    195c:	bd10      	pop	{r4, pc}
    195e:	bf00      	nop
    1960:	000079ac 	.word	0x000079ac
    1964:	000023b5 	.word	0x000023b5
    1968:	00003ce5 	.word	0x00003ce5

0000196c <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
    196c:	b530      	push	{r4, r5, lr}
    196e:	b085      	sub	sp, #20
    1970:	460c      	mov	r4, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
    1972:	4605      	mov	r5, r0
    1974:	b198      	cbz	r0, 199e <spi_m_sync_transfer+0x32>
    1976:	b181      	cbz	r1, 199a <spi_m_sync_transfer+0x2e>
    1978:	2001      	movs	r0, #1
    197a:	22b3      	movs	r2, #179	; 0xb3
    197c:	4909      	ldr	r1, [pc, #36]	; (19a4 <spi_m_sync_transfer+0x38>)
    197e:	4b0a      	ldr	r3, [pc, #40]	; (19a8 <spi_m_sync_transfer+0x3c>)
    1980:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
    1982:	6823      	ldr	r3, [r4, #0]
    1984:	9301      	str	r3, [sp, #4]
	msg.rxbuf = p_xfer->rxbuf;
    1986:	6863      	ldr	r3, [r4, #4]
    1988:	9302      	str	r3, [sp, #8]
	msg.size  = p_xfer->size;
    198a:	68a3      	ldr	r3, [r4, #8]
    198c:	9303      	str	r3, [sp, #12]
	return _spi_m_sync_trans(&spi->dev, &msg);
    198e:	a901      	add	r1, sp, #4
    1990:	1d28      	adds	r0, r5, #4
    1992:	4b06      	ldr	r3, [pc, #24]	; (19ac <spi_m_sync_transfer+0x40>)
    1994:	4798      	blx	r3
}
    1996:	b005      	add	sp, #20
    1998:	bd30      	pop	{r4, r5, pc}
	ASSERT(spi && p_xfer);
    199a:	2000      	movs	r0, #0
    199c:	e7ed      	b.n	197a <spi_m_sync_transfer+0xe>
    199e:	2000      	movs	r0, #0
    19a0:	e7eb      	b.n	197a <spi_m_sync_transfer+0xe>
    19a2:	bf00      	nop
    19a4:	000079ac 	.word	0x000079ac
    19a8:	000023b5 	.word	0x000023b5
    19ac:	00003d19 	.word	0x00003d19

000019b0 <_spi_m_sync_io_write>:
{
    19b0:	b570      	push	{r4, r5, r6, lr}
    19b2:	b084      	sub	sp, #16
    19b4:	460e      	mov	r6, r1
    19b6:	4615      	mov	r5, r2
	ASSERT(io);
    19b8:	4604      	mov	r4, r0
    19ba:	22a3      	movs	r2, #163	; 0xa3
    19bc:	4908      	ldr	r1, [pc, #32]	; (19e0 <_spi_m_sync_io_write+0x30>)
    19be:	3000      	adds	r0, #0
    19c0:	bf18      	it	ne
    19c2:	2001      	movne	r0, #1
    19c4:	4b07      	ldr	r3, [pc, #28]	; (19e4 <_spi_m_sync_io_write+0x34>)
    19c6:	4798      	blx	r3
	xfer.rxbuf = 0;
    19c8:	2300      	movs	r3, #0
    19ca:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
    19cc:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
    19ce:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    19d0:	a901      	add	r1, sp, #4
    19d2:	f1a4 000c 	sub.w	r0, r4, #12
    19d6:	4b04      	ldr	r3, [pc, #16]	; (19e8 <_spi_m_sync_io_write+0x38>)
    19d8:	4798      	blx	r3
}
    19da:	b004      	add	sp, #16
    19dc:	bd70      	pop	{r4, r5, r6, pc}
    19de:	bf00      	nop
    19e0:	000079ac 	.word	0x000079ac
    19e4:	000023b5 	.word	0x000023b5
    19e8:	0000196d 	.word	0x0000196d

000019ec <_spi_m_sync_io_read>:
{
    19ec:	b570      	push	{r4, r5, r6, lr}
    19ee:	b084      	sub	sp, #16
    19f0:	460e      	mov	r6, r1
    19f2:	4615      	mov	r5, r2
	ASSERT(io);
    19f4:	4604      	mov	r4, r0
    19f6:	2287      	movs	r2, #135	; 0x87
    19f8:	4908      	ldr	r1, [pc, #32]	; (1a1c <_spi_m_sync_io_read+0x30>)
    19fa:	3000      	adds	r0, #0
    19fc:	bf18      	it	ne
    19fe:	2001      	movne	r0, #1
    1a00:	4b07      	ldr	r3, [pc, #28]	; (1a20 <_spi_m_sync_io_read+0x34>)
    1a02:	4798      	blx	r3
	xfer.rxbuf = buf;
    1a04:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
    1a06:	2300      	movs	r3, #0
    1a08:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
    1a0a:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    1a0c:	a901      	add	r1, sp, #4
    1a0e:	f1a4 000c 	sub.w	r0, r4, #12
    1a12:	4b04      	ldr	r3, [pc, #16]	; (1a24 <_spi_m_sync_io_read+0x38>)
    1a14:	4798      	blx	r3
}
    1a16:	b004      	add	sp, #16
    1a18:	bd70      	pop	{r4, r5, r6, pc}
    1a1a:	bf00      	nop
    1a1c:	000079ac 	.word	0x000079ac
    1a20:	000023b5 	.word	0x000023b5
    1a24:	0000196d 	.word	0x0000196d

00001a28 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
    1a28:	b538      	push	{r3, r4, r5, lr}
    1a2a:	460d      	mov	r5, r1
	ASSERT(spi && io);
    1a2c:	4604      	mov	r4, r0
    1a2e:	b158      	cbz	r0, 1a48 <spi_m_sync_get_io_descriptor+0x20>
    1a30:	b141      	cbz	r1, 1a44 <spi_m_sync_get_io_descriptor+0x1c>
    1a32:	2001      	movs	r0, #1
    1a34:	22bd      	movs	r2, #189	; 0xbd
    1a36:	4905      	ldr	r1, [pc, #20]	; (1a4c <spi_m_sync_get_io_descriptor+0x24>)
    1a38:	4b05      	ldr	r3, [pc, #20]	; (1a50 <spi_m_sync_get_io_descriptor+0x28>)
    1a3a:	4798      	blx	r3
	*io = &spi->io;
    1a3c:	340c      	adds	r4, #12
    1a3e:	602c      	str	r4, [r5, #0]
	return 0;
}
    1a40:	2000      	movs	r0, #0
    1a42:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && io);
    1a44:	2000      	movs	r0, #0
    1a46:	e7f5      	b.n	1a34 <spi_m_sync_get_io_descriptor+0xc>
    1a48:	2000      	movs	r0, #0
    1a4a:	e7f3      	b.n	1a34 <spi_m_sync_get_io_descriptor+0xc>
    1a4c:	000079ac 	.word	0x000079ac
    1a50:	000023b5 	.word	0x000023b5

00001a54 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a56:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    1a58:	b117      	cbz	r7, 1a60 <timer_add_timer_task+0xc>
    1a5a:	463c      	mov	r4, r7
    1a5c:	2600      	movs	r6, #0
    1a5e:	e00b      	b.n	1a78 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
    1a60:	4b0e      	ldr	r3, [pc, #56]	; (1a9c <timer_add_timer_task+0x48>)
    1a62:	4798      	blx	r3
		return;
    1a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1a66:	68a5      	ldr	r5, [r4, #8]
    1a68:	442b      	add	r3, r5
    1a6a:	1a9b      	subs	r3, r3, r2
    1a6c:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
    1a6e:	688d      	ldr	r5, [r1, #8]
    1a70:	42ab      	cmp	r3, r5
    1a72:	d209      	bcs.n	1a88 <timer_add_timer_task+0x34>
			break;
		prev = it;
    1a74:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1a76:	6824      	ldr	r4, [r4, #0]
    1a78:	b134      	cbz	r4, 1a88 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
    1a7a:	6863      	ldr	r3, [r4, #4]
    1a7c:	4293      	cmp	r3, r2
    1a7e:	d8f2      	bhi.n	1a66 <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
    1a80:	68a5      	ldr	r5, [r4, #8]
    1a82:	1a9b      	subs	r3, r3, r2
    1a84:	442b      	add	r3, r5
    1a86:	e7f2      	b.n	1a6e <timer_add_timer_task+0x1a>
	}

	if (it == head) {
    1a88:	42bc      	cmp	r4, r7
    1a8a:	d003      	beq.n	1a94 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    1a8c:	4630      	mov	r0, r6
    1a8e:	4b04      	ldr	r3, [pc, #16]	; (1aa0 <timer_add_timer_task+0x4c>)
    1a90:	4798      	blx	r3
    1a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    1a94:	4b01      	ldr	r3, [pc, #4]	; (1a9c <timer_add_timer_task+0x48>)
    1a96:	4798      	blx	r3
    1a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a9a:	bf00      	nop
    1a9c:	000023d1 	.word	0x000023d1
    1aa0:	000023fd 	.word	0x000023fd

00001aa4 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    1aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1aa6:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    1aa8:	6906      	ldr	r6, [r0, #16]
    1aaa:	3601      	adds	r6, #1
    1aac:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1aae:	7e03      	ldrb	r3, [r0, #24]
    1ab0:	f013 0f01 	tst.w	r3, #1
    1ab4:	d105      	bne.n	1ac2 <timer_process_counted+0x1e>
    1ab6:	7e03      	ldrb	r3, [r0, #24]
    1ab8:	f013 0f02 	tst.w	r3, #2
    1abc:	d101      	bne.n	1ac2 <timer_process_counted+0x1e>
    1abe:	4605      	mov	r5, r0
    1ac0:	e009      	b.n	1ad6 <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    1ac2:	7e03      	ldrb	r3, [r0, #24]
    1ac4:	f043 0302 	orr.w	r3, r3, #2
    1ac8:	7603      	strb	r3, [r0, #24]
		return;
    1aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1acc:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1ace:	68e3      	ldr	r3, [r4, #12]
    1ad0:	4620      	mov	r0, r4
    1ad2:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1ad4:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
    1ad6:	b19c      	cbz	r4, 1b00 <timer_process_counted+0x5c>
    1ad8:	6863      	ldr	r3, [r4, #4]
    1ada:	1af3      	subs	r3, r6, r3
    1adc:	68a2      	ldr	r2, [r4, #8]
    1ade:	4293      	cmp	r3, r2
    1ae0:	d30e      	bcc.n	1b00 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
    1ae2:	f105 0714 	add.w	r7, r5, #20
    1ae6:	4638      	mov	r0, r7
    1ae8:	4b06      	ldr	r3, [pc, #24]	; (1b04 <timer_process_counted+0x60>)
    1aea:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1aec:	7c23      	ldrb	r3, [r4, #16]
    1aee:	2b01      	cmp	r3, #1
    1af0:	d1ec      	bne.n	1acc <timer_process_counted+0x28>
			tmp->time_label = time;
    1af2:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1af4:	4632      	mov	r2, r6
    1af6:	4621      	mov	r1, r4
    1af8:	4638      	mov	r0, r7
    1afa:	4b03      	ldr	r3, [pc, #12]	; (1b08 <timer_process_counted+0x64>)
    1afc:	4798      	blx	r3
    1afe:	e7e5      	b.n	1acc <timer_process_counted+0x28>
    1b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b02:	bf00      	nop
    1b04:	00002445 	.word	0x00002445
    1b08:	00001a55 	.word	0x00001a55

00001b0c <timer_init>:
{
    1b0c:	b538      	push	{r3, r4, r5, lr}
    1b0e:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1b10:	4604      	mov	r4, r0
    1b12:	b180      	cbz	r0, 1b36 <timer_init+0x2a>
    1b14:	b169      	cbz	r1, 1b32 <timer_init+0x26>
    1b16:	2001      	movs	r0, #1
    1b18:	223b      	movs	r2, #59	; 0x3b
    1b1a:	4908      	ldr	r1, [pc, #32]	; (1b3c <timer_init+0x30>)
    1b1c:	4b08      	ldr	r3, [pc, #32]	; (1b40 <timer_init+0x34>)
    1b1e:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    1b20:	4629      	mov	r1, r5
    1b22:	4620      	mov	r0, r4
    1b24:	4b07      	ldr	r3, [pc, #28]	; (1b44 <timer_init+0x38>)
    1b26:	4798      	blx	r3
	descr->time                           = 0;
    1b28:	2000      	movs	r0, #0
    1b2a:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1b2c:	4b06      	ldr	r3, [pc, #24]	; (1b48 <timer_init+0x3c>)
    1b2e:	6023      	str	r3, [r4, #0]
}
    1b30:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1b32:	2000      	movs	r0, #0
    1b34:	e7f0      	b.n	1b18 <timer_init+0xc>
    1b36:	2000      	movs	r0, #0
    1b38:	e7ee      	b.n	1b18 <timer_init+0xc>
    1b3a:	bf00      	nop
    1b3c:	000079c8 	.word	0x000079c8
    1b40:	000023b5 	.word	0x000023b5
    1b44:	00003f1d 	.word	0x00003f1d
    1b48:	00001aa5 	.word	0x00001aa5

00001b4c <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1b4c:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1b4e:	2300      	movs	r3, #0
    1b50:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    1b52:	69c3      	ldr	r3, [r0, #28]
    1b54:	b11b      	cbz	r3, 1b5e <usart_transmission_complete+0x12>
    1b56:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    1b5a:	4610      	mov	r0, r2
    1b5c:	4798      	blx	r3
    1b5e:	bd08      	pop	{r3, pc}

00001b60 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    1b60:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1b62:	2300      	movs	r3, #0
    1b64:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    1b66:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1b68:	b11b      	cbz	r3, 1b72 <usart_error+0x12>
    1b6a:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    1b6e:	4610      	mov	r0, r2
    1b70:	4798      	blx	r3
    1b72:	bd08      	pop	{r3, pc}

00001b74 <usart_fill_rx_buffer>:
{
    1b74:	b538      	push	{r3, r4, r5, lr}
    1b76:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1b78:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    1b7c:	302c      	adds	r0, #44	; 0x2c
    1b7e:	4b03      	ldr	r3, [pc, #12]	; (1b8c <usart_fill_rx_buffer+0x18>)
    1b80:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    1b82:	6a23      	ldr	r3, [r4, #32]
    1b84:	b10b      	cbz	r3, 1b8a <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    1b86:	4628      	mov	r0, r5
    1b88:	4798      	blx	r3
    1b8a:	bd38      	pop	{r3, r4, r5, pc}
    1b8c:	00002515 	.word	0x00002515

00001b90 <usart_async_write>:
{
    1b90:	b570      	push	{r4, r5, r6, lr}
    1b92:	460e      	mov	r6, r1
    1b94:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    1b96:	4604      	mov	r4, r0
    1b98:	b1d8      	cbz	r0, 1bd2 <usart_async_write+0x42>
    1b9a:	b1e1      	cbz	r1, 1bd6 <usart_async_write+0x46>
    1b9c:	b9ea      	cbnz	r2, 1bda <usart_async_write+0x4a>
    1b9e:	2000      	movs	r0, #0
    1ba0:	f240 123b 	movw	r2, #315	; 0x13b
    1ba4:	490f      	ldr	r1, [pc, #60]	; (1be4 <usart_async_write+0x54>)
    1ba6:	4b10      	ldr	r3, [pc, #64]	; (1be8 <usart_async_write+0x58>)
    1ba8:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    1baa:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    1bae:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    1bb2:	429a      	cmp	r2, r3
    1bb4:	d113      	bne.n	1bde <usart_async_write+0x4e>
	descr->tx_buffer        = (uint8_t *)buf;
    1bb6:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    1bb8:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    1bbc:	2300      	movs	r3, #0
    1bbe:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    1bc2:	2301      	movs	r3, #1
    1bc4:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    1bc6:	f104 0008 	add.w	r0, r4, #8
    1bca:	4b08      	ldr	r3, [pc, #32]	; (1bec <usart_async_write+0x5c>)
    1bcc:	4798      	blx	r3
	return (int32_t)length;
    1bce:	4628      	mov	r0, r5
    1bd0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    1bd2:	2000      	movs	r0, #0
    1bd4:	e7e4      	b.n	1ba0 <usart_async_write+0x10>
    1bd6:	2000      	movs	r0, #0
    1bd8:	e7e2      	b.n	1ba0 <usart_async_write+0x10>
    1bda:	2001      	movs	r0, #1
    1bdc:	e7e0      	b.n	1ba0 <usart_async_write+0x10>
		return ERR_NO_RESOURCE;
    1bde:	f06f 001b 	mvn.w	r0, #27
}
    1be2:	bd70      	pop	{r4, r5, r6, pc}
    1be4:	000079e0 	.word	0x000079e0
    1be8:	000023b5 	.word	0x000023b5
    1bec:	000036ef 	.word	0x000036ef

00001bf0 <usart_process_byte_sent>:
{
    1bf0:	b510      	push	{r4, lr}
    1bf2:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    1bf4:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    1bf6:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    1bfa:	4293      	cmp	r3, r2
    1bfc:	d009      	beq.n	1c12 <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    1bfe:	6c02      	ldr	r2, [r0, #64]	; 0x40
    1c00:	1c59      	adds	r1, r3, #1
    1c02:	8781      	strh	r1, [r0, #60]	; 0x3c
    1c04:	5cd1      	ldrb	r1, [r2, r3]
    1c06:	4b04      	ldr	r3, [pc, #16]	; (1c18 <usart_process_byte_sent+0x28>)
    1c08:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    1c0a:	4620      	mov	r0, r4
    1c0c:	4b03      	ldr	r3, [pc, #12]	; (1c1c <usart_process_byte_sent+0x2c>)
    1c0e:	4798      	blx	r3
    1c10:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    1c12:	4b03      	ldr	r3, [pc, #12]	; (1c20 <usart_process_byte_sent+0x30>)
    1c14:	4798      	blx	r3
    1c16:	bd10      	pop	{r4, pc}
    1c18:	000036e9 	.word	0x000036e9
    1c1c:	000036ef 	.word	0x000036ef
    1c20:	000036f7 	.word	0x000036f7

00001c24 <usart_async_read>:
{
    1c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1c28:	b082      	sub	sp, #8
    1c2a:	4688      	mov	r8, r1
    1c2c:	4616      	mov	r6, r2
	ASSERT(descr && buf && length);
    1c2e:	4605      	mov	r5, r0
    1c30:	b1a0      	cbz	r0, 1c5c <usart_async_read+0x38>
    1c32:	b1a9      	cbz	r1, 1c60 <usart_async_read+0x3c>
    1c34:	b9b2      	cbnz	r2, 1c64 <usart_async_read+0x40>
    1c36:	2000      	movs	r0, #0
    1c38:	f44f 72ac 	mov.w	r2, #344	; 0x158
    1c3c:	4912      	ldr	r1, [pc, #72]	; (1c88 <usart_async_read+0x64>)
    1c3e:	4b13      	ldr	r3, [pc, #76]	; (1c8c <usart_async_read+0x68>)
    1c40:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    1c42:	a801      	add	r0, sp, #4
    1c44:	4b12      	ldr	r3, [pc, #72]	; (1c90 <usart_async_read+0x6c>)
    1c46:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1c48:	3534      	adds	r5, #52	; 0x34
    1c4a:	4628      	mov	r0, r5
    1c4c:	4b11      	ldr	r3, [pc, #68]	; (1c94 <usart_async_read+0x70>)
    1c4e:	4798      	blx	r3
    1c50:	4607      	mov	r7, r0
	CRITICAL_SECTION_LEAVE()
    1c52:	a801      	add	r0, sp, #4
    1c54:	4b10      	ldr	r3, [pc, #64]	; (1c98 <usart_async_read+0x74>)
    1c56:	4798      	blx	r3
	uint16_t                       was_read = 0;
    1c58:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
    1c5a:	e00b      	b.n	1c74 <usart_async_read+0x50>
	ASSERT(descr && buf && length);
    1c5c:	2000      	movs	r0, #0
    1c5e:	e7eb      	b.n	1c38 <usart_async_read+0x14>
    1c60:	2000      	movs	r0, #0
    1c62:	e7e9      	b.n	1c38 <usart_async_read+0x14>
    1c64:	2001      	movs	r0, #1
    1c66:	e7e7      	b.n	1c38 <usart_async_read+0x14>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    1c68:	3401      	adds	r4, #1
    1c6a:	b2a4      	uxth	r4, r4
    1c6c:	4441      	add	r1, r8
    1c6e:	4628      	mov	r0, r5
    1c70:	4b0a      	ldr	r3, [pc, #40]	; (1c9c <usart_async_read+0x78>)
    1c72:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    1c74:	4621      	mov	r1, r4
    1c76:	42a7      	cmp	r7, r4
    1c78:	d901      	bls.n	1c7e <usart_async_read+0x5a>
    1c7a:	42b4      	cmp	r4, r6
    1c7c:	d3f4      	bcc.n	1c68 <usart_async_read+0x44>
}
    1c7e:	4620      	mov	r0, r4
    1c80:	b002      	add	sp, #8
    1c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1c86:	bf00      	nop
    1c88:	000079e0 	.word	0x000079e0
    1c8c:	000023b5 	.word	0x000023b5
    1c90:	00000f39 	.word	0x00000f39
    1c94:	00002555 	.word	0x00002555
    1c98:	00000f47 	.word	0x00000f47
    1c9c:	000024cd 	.word	0x000024cd

00001ca0 <usart_async_init>:
{
    1ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ca2:	460d      	mov	r5, r1
    1ca4:	4616      	mov	r6, r2
    1ca6:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1ca8:	4604      	mov	r4, r0
    1caa:	b318      	cbz	r0, 1cf4 <usart_async_init+0x54>
    1cac:	b321      	cbz	r1, 1cf8 <usart_async_init+0x58>
    1cae:	b32a      	cbz	r2, 1cfc <usart_async_init+0x5c>
    1cb0:	bb33      	cbnz	r3, 1d00 <usart_async_init+0x60>
    1cb2:	2000      	movs	r0, #0
    1cb4:	223a      	movs	r2, #58	; 0x3a
    1cb6:	4915      	ldr	r1, [pc, #84]	; (1d0c <usart_async_init+0x6c>)
    1cb8:	4b15      	ldr	r3, [pc, #84]	; (1d10 <usart_async_init+0x70>)
    1cba:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    1cbc:	463a      	mov	r2, r7
    1cbe:	4631      	mov	r1, r6
    1cc0:	f104 0034 	add.w	r0, r4, #52	; 0x34
    1cc4:	4b13      	ldr	r3, [pc, #76]	; (1d14 <usart_async_init+0x74>)
    1cc6:	4798      	blx	r3
    1cc8:	b9e0      	cbnz	r0, 1d04 <usart_async_init+0x64>
	init_status = _usart_async_init(&descr->device, hw);
    1cca:	4629      	mov	r1, r5
    1ccc:	f104 0008 	add.w	r0, r4, #8
    1cd0:	4b11      	ldr	r3, [pc, #68]	; (1d18 <usart_async_init+0x78>)
    1cd2:	4798      	blx	r3
	if (init_status) {
    1cd4:	4603      	mov	r3, r0
    1cd6:	b958      	cbnz	r0, 1cf0 <usart_async_init+0x50>
	descr->io.read  = usart_async_read;
    1cd8:	4a10      	ldr	r2, [pc, #64]	; (1d1c <usart_async_init+0x7c>)
    1cda:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    1cdc:	4a10      	ldr	r2, [pc, #64]	; (1d20 <usart_async_init+0x80>)
    1cde:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    1ce0:	4a10      	ldr	r2, [pc, #64]	; (1d24 <usart_async_init+0x84>)
    1ce2:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    1ce4:	4a10      	ldr	r2, [pc, #64]	; (1d28 <usart_async_init+0x88>)
    1ce6:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1ce8:	4a10      	ldr	r2, [pc, #64]	; (1d2c <usart_async_init+0x8c>)
    1cea:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1cec:	4a10      	ldr	r2, [pc, #64]	; (1d30 <usart_async_init+0x90>)
    1cee:	6162      	str	r2, [r4, #20]
}
    1cf0:	4618      	mov	r0, r3
    1cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1cf4:	2000      	movs	r0, #0
    1cf6:	e7dd      	b.n	1cb4 <usart_async_init+0x14>
    1cf8:	2000      	movs	r0, #0
    1cfa:	e7db      	b.n	1cb4 <usart_async_init+0x14>
    1cfc:	2000      	movs	r0, #0
    1cfe:	e7d9      	b.n	1cb4 <usart_async_init+0x14>
    1d00:	2001      	movs	r0, #1
    1d02:	e7d7      	b.n	1cb4 <usart_async_init+0x14>
		return ERR_INVALID_ARG;
    1d04:	f06f 030c 	mvn.w	r3, #12
    1d08:	e7f2      	b.n	1cf0 <usart_async_init+0x50>
    1d0a:	bf00      	nop
    1d0c:	000079e0 	.word	0x000079e0
    1d10:	000023b5 	.word	0x000023b5
    1d14:	00002489 	.word	0x00002489
    1d18:	00003651 	.word	0x00003651
    1d1c:	00001c25 	.word	0x00001c25
    1d20:	00001b91 	.word	0x00001b91
    1d24:	00001bf1 	.word	0x00001bf1
    1d28:	00001b75 	.word	0x00001b75
    1d2c:	00001b4d 	.word	0x00001b4d
    1d30:	00001b61 	.word	0x00001b61

00001d34 <usart_async_enable>:
{
    1d34:	b510      	push	{r4, lr}
	ASSERT(descr);
    1d36:	4604      	mov	r4, r0
    1d38:	2261      	movs	r2, #97	; 0x61
    1d3a:	4906      	ldr	r1, [pc, #24]	; (1d54 <usart_async_enable+0x20>)
    1d3c:	3000      	adds	r0, #0
    1d3e:	bf18      	it	ne
    1d40:	2001      	movne	r0, #1
    1d42:	4b05      	ldr	r3, [pc, #20]	; (1d58 <usart_async_enable+0x24>)
    1d44:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    1d46:	f104 0008 	add.w	r0, r4, #8
    1d4a:	4b04      	ldr	r3, [pc, #16]	; (1d5c <usart_async_enable+0x28>)
    1d4c:	4798      	blx	r3
}
    1d4e:	2000      	movs	r0, #0
    1d50:	bd10      	pop	{r4, pc}
    1d52:	bf00      	nop
    1d54:	000079e0 	.word	0x000079e0
    1d58:	000023b5 	.word	0x000023b5
    1d5c:	000036d5 	.word	0x000036d5

00001d60 <usart_async_get_io_descriptor>:
{
    1d60:	b538      	push	{r3, r4, r5, lr}
    1d62:	460c      	mov	r4, r1
	ASSERT(descr && io);
    1d64:	4605      	mov	r5, r0
    1d66:	b150      	cbz	r0, 1d7e <usart_async_get_io_descriptor+0x1e>
    1d68:	b139      	cbz	r1, 1d7a <usart_async_get_io_descriptor+0x1a>
    1d6a:	2001      	movs	r0, #1
    1d6c:	2277      	movs	r2, #119	; 0x77
    1d6e:	4905      	ldr	r1, [pc, #20]	; (1d84 <usart_async_get_io_descriptor+0x24>)
    1d70:	4b05      	ldr	r3, [pc, #20]	; (1d88 <usart_async_get_io_descriptor+0x28>)
    1d72:	4798      	blx	r3
	*io = &descr->io;
    1d74:	6025      	str	r5, [r4, #0]
}
    1d76:	2000      	movs	r0, #0
    1d78:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && io);
    1d7a:	2000      	movs	r0, #0
    1d7c:	e7f6      	b.n	1d6c <usart_async_get_io_descriptor+0xc>
    1d7e:	2000      	movs	r0, #0
    1d80:	e7f4      	b.n	1d6c <usart_async_get_io_descriptor+0xc>
    1d82:	bf00      	nop
    1d84:	000079e0 	.word	0x000079e0
    1d88:	000023b5 	.word	0x000023b5

00001d8c <usart_async_register_callback>:
{
    1d8c:	b570      	push	{r4, r5, r6, lr}
    1d8e:	460c      	mov	r4, r1
    1d90:	4616      	mov	r6, r2
	ASSERT(descr);
    1d92:	4605      	mov	r5, r0
    1d94:	2283      	movs	r2, #131	; 0x83
    1d96:	4917      	ldr	r1, [pc, #92]	; (1df4 <usart_async_register_callback+0x68>)
    1d98:	3000      	adds	r0, #0
    1d9a:	bf18      	it	ne
    1d9c:	2001      	movne	r0, #1
    1d9e:	4b16      	ldr	r3, [pc, #88]	; (1df8 <usart_async_register_callback+0x6c>)
    1da0:	4798      	blx	r3
	switch (type) {
    1da2:	2c01      	cmp	r4, #1
    1da4:	d010      	beq.n	1dc8 <usart_async_register_callback+0x3c>
    1da6:	b124      	cbz	r4, 1db2 <usart_async_register_callback+0x26>
    1da8:	2c02      	cmp	r4, #2
    1daa:	d018      	beq.n	1dde <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    1dac:	f06f 000c 	mvn.w	r0, #12
}
    1db0:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    1db2:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    1db4:	1c32      	adds	r2, r6, #0
    1db6:	bf18      	it	ne
    1db8:	2201      	movne	r2, #1
    1dba:	2101      	movs	r1, #1
    1dbc:	f105 0008 	add.w	r0, r5, #8
    1dc0:	4b0e      	ldr	r3, [pc, #56]	; (1dfc <usart_async_register_callback+0x70>)
    1dc2:	4798      	blx	r3
	return ERR_NONE;
    1dc4:	2000      	movs	r0, #0
		break;
    1dc6:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    1dc8:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    1dca:	1c32      	adds	r2, r6, #0
    1dcc:	bf18      	it	ne
    1dce:	2201      	movne	r2, #1
    1dd0:	2102      	movs	r1, #2
    1dd2:	f105 0008 	add.w	r0, r5, #8
    1dd6:	4b09      	ldr	r3, [pc, #36]	; (1dfc <usart_async_register_callback+0x70>)
    1dd8:	4798      	blx	r3
	return ERR_NONE;
    1dda:	2000      	movs	r0, #0
		break;
    1ddc:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    1dde:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    1de0:	1c32      	adds	r2, r6, #0
    1de2:	bf18      	it	ne
    1de4:	2201      	movne	r2, #1
    1de6:	2103      	movs	r1, #3
    1de8:	f105 0008 	add.w	r0, r5, #8
    1dec:	4b03      	ldr	r3, [pc, #12]	; (1dfc <usart_async_register_callback+0x70>)
    1dee:	4798      	blx	r3
	return ERR_NONE;
    1df0:	2000      	movs	r0, #0
		break;
    1df2:	bd70      	pop	{r4, r5, r6, pc}
    1df4:	000079e0 	.word	0x000079e0
    1df8:	000023b5 	.word	0x000023b5
    1dfc:	00003701 	.word	0x00003701

00001e00 <_usb_d_find_ep>:
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1e00:	2300      	movs	r3, #0
    1e02:	2b03      	cmp	r3, #3
    1e04:	dc21      	bgt.n	1e4a <_usb_d_find_ep+0x4a>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1e06:	4a13      	ldr	r2, [pc, #76]	; (1e54 <_usb_d_find_ep+0x54>)
    1e08:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1e0c:	7851      	ldrb	r1, [r2, #1]
    1e0e:	4281      	cmp	r1, r0
    1e10:	d01d      	beq.n	1e4e <_usb_d_find_ep+0x4e>
{
    1e12:	b410      	push	{r4}
    1e14:	e009      	b.n	1e2a <_usb_d_find_ep+0x2a>
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1e16:	3301      	adds	r3, #1
    1e18:	b25b      	sxtb	r3, r3
    1e1a:	2b03      	cmp	r3, #3
    1e1c:	dc0f      	bgt.n	1e3e <_usb_d_find_ep+0x3e>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1e1e:	4a0d      	ldr	r2, [pc, #52]	; (1e54 <_usb_d_find_ep+0x54>)
    1e20:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1e24:	7851      	ldrb	r1, [r2, #1]
    1e26:	4281      	cmp	r1, r0
    1e28:	d00b      	beq.n	1e42 <_usb_d_find_ep+0x42>
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    1e2a:	015a      	lsls	r2, r3, #5
    1e2c:	4c09      	ldr	r4, [pc, #36]	; (1e54 <_usb_d_find_ep+0x54>)
    1e2e:	5ca2      	ldrb	r2, [r4, r2]
    1e30:	2a00      	cmp	r2, #0
    1e32:	d1f0      	bne.n	1e16 <_usb_d_find_ep+0x16>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    1e34:	f000 020f 	and.w	r2, r0, #15
    1e38:	428a      	cmp	r2, r1
    1e3a:	d1ec      	bne.n	1e16 <_usb_d_find_ep+0x16>
    1e3c:	e001      	b.n	1e42 <_usb_d_find_ep+0x42>
			return i;
		}
	}
	return -1;
    1e3e:	f04f 33ff 	mov.w	r3, #4294967295
}
    1e42:	4618      	mov	r0, r3
    1e44:	f85d 4b04 	ldr.w	r4, [sp], #4
    1e48:	4770      	bx	lr
	return -1;
    1e4a:	f04f 33ff 	mov.w	r3, #4294967295
}
    1e4e:	4618      	mov	r0, r3
    1e50:	4770      	bx	lr
    1e52:	bf00      	nop
    1e54:	20000580 	.word	0x20000580

00001e58 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    1e58:	2000      	movs	r0, #0
    1e5a:	4770      	bx	lr

00001e5c <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    1e5c:	b538      	push	{r3, r4, r5, lr}
    1e5e:	4604      	mov	r4, r0
    1e60:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    1e62:	4b09      	ldr	r3, [pc, #36]	; (1e88 <usb_d_cb_trans_more+0x2c>)
    1e64:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    1e66:	4b09      	ldr	r3, [pc, #36]	; (1e8c <usb_d_cb_trans_more+0x30>)
    1e68:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1e6c:	789b      	ldrb	r3, [r3, #2]
    1e6e:	2b03      	cmp	r3, #3
    1e70:	d001      	beq.n	1e76 <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    1e72:	2000      	movs	r0, #0
}
    1e74:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    1e76:	4b05      	ldr	r3, [pc, #20]	; (1e8c <usb_d_cb_trans_more+0x30>)
    1e78:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    1e7c:	6983      	ldr	r3, [r0, #24]
    1e7e:	4629      	mov	r1, r5
    1e80:	4620      	mov	r0, r4
    1e82:	4798      	blx	r3
    1e84:	bd38      	pop	{r3, r4, r5, pc}
    1e86:	bf00      	nop
    1e88:	00001e01 	.word	0x00001e01
    1e8c:	20000580 	.word	0x20000580

00001e90 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    1e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1e94:	b084      	sub	sp, #16
    1e96:	4607      	mov	r7, r0
    1e98:	460d      	mov	r5, r1
    1e9a:	4690      	mov	r8, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    1e9c:	4b48      	ldr	r3, [pc, #288]	; (1fc0 <_usb_d_cb_trans_done+0x130>)
    1e9e:	4798      	blx	r3
    1ea0:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
    1ea2:	4e48      	ldr	r6, [pc, #288]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1ea4:	eb06 1640 	add.w	r6, r6, r0, lsl #5

	if (code == USB_TRANS_DONE) {
    1ea8:	2d00      	cmp	r5, #0
    1eaa:	d14f      	bne.n	1f4c <_usb_d_cb_trans_done+0xbc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    1eac:	4a45      	ldr	r2, [pc, #276]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1eae:	0143      	lsls	r3, r0, #5
    1eb0:	2000      	movs	r0, #0
    1eb2:	70f0      	strb	r0, [r6, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    1eb4:	5cd3      	ldrb	r3, [r2, r3]
    1eb6:	b17b      	cbz	r3, 1ed8 <_usb_d_cb_trans_done+0x48>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    1eb8:	4b42      	ldr	r3, [pc, #264]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1eba:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    1ebe:	2201      	movs	r2, #1
    1ec0:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    1ec2:	4b40      	ldr	r3, [pc, #256]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1ec4:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    1ec8:	69e3      	ldr	r3, [r4, #28]
    1eca:	4642      	mov	r2, r8
    1ecc:	78e1      	ldrb	r1, [r4, #3]
    1ece:	4638      	mov	r0, r7
    1ed0:	4798      	blx	r3
}
    1ed2:	b004      	add	sp, #16
    1ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t state   = ept->xfer.hdr.state;
    1ed8:	78b3      	ldrb	r3, [r6, #2]
    1eda:	f996 400c 	ldrsb.w	r4, [r6, #12]
	if (state == USB_EP_S_X_DATA) {
    1ede:	2b03      	cmp	r3, #3
    1ee0:	d008      	beq.n	1ef4 <_usb_d_cb_trans_done+0x64>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    1ee2:	69f3      	ldr	r3, [r6, #28]
    1ee4:	f106 020c 	add.w	r2, r6, #12
    1ee8:	2100      	movs	r1, #0
    1eea:	7870      	ldrb	r0, [r6, #1]
    1eec:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    1eee:	2302      	movs	r3, #2
    1ef0:	70b3      	strb	r3, [r6, #2]
    1ef2:	e7ee      	b.n	1ed2 <_usb_d_cb_trans_done+0x42>
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    1ef4:	69f3      	ldr	r3, [r6, #28]
    1ef6:	f106 020c 	add.w	r2, r6, #12
    1efa:	2101      	movs	r1, #1
    1efc:	7870      	ldrb	r0, [r6, #1]
    1efe:	4798      	blx	r3
		if (err) {
    1f00:	b170      	cbz	r0, 1f20 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    1f02:	2305      	movs	r3, #5
    1f04:	70b3      	strb	r3, [r6, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    1f06:	2302      	movs	r3, #2
    1f08:	70f3      	strb	r3, [r6, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    1f0a:	2c00      	cmp	r4, #0
    1f0c:	db06      	blt.n	1f1c <_usb_d_cb_trans_done+0x8c>
    1f0e:	7870      	ldrb	r0, [r6, #1]
    1f10:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    1f14:	2101      	movs	r1, #1
    1f16:	4b2c      	ldr	r3, [pc, #176]	; (1fc8 <_usb_d_cb_trans_done+0x138>)
    1f18:	4798      	blx	r3
    1f1a:	e7da      	b.n	1ed2 <_usb_d_cb_trans_done+0x42>
    1f1c:	7870      	ldrb	r0, [r6, #1]
    1f1e:	e7f9      	b.n	1f14 <_usb_d_cb_trans_done+0x84>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    1f20:	2304      	movs	r3, #4
    1f22:	70b3      	strb	r3, [r6, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    1f24:	7873      	ldrb	r3, [r6, #1]
	struct usb_d_transfer trans
    1f26:	2200      	movs	r2, #0
    1f28:	9201      	str	r2, [sp, #4]
    1f2a:	9202      	str	r2, [sp, #8]
    1f2c:	4294      	cmp	r4, r2
    1f2e:	db0a      	blt.n	1f46 <_usb_d_cb_trans_done+0xb6>
    1f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1f34:	f88d 300c 	strb.w	r3, [sp, #12]
    1f38:	2301      	movs	r3, #1
    1f3a:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    1f3e:	a801      	add	r0, sp, #4
    1f40:	4b22      	ldr	r3, [pc, #136]	; (1fcc <_usb_d_cb_trans_done+0x13c>)
    1f42:	4798      	blx	r3
    1f44:	e7c5      	b.n	1ed2 <_usb_d_cb_trans_done+0x42>
	struct usb_d_transfer trans
    1f46:	f003 030f 	and.w	r3, r3, #15
    1f4a:	e7f3      	b.n	1f34 <_usb_d_cb_trans_done+0xa4>
	} else if (code == USB_TRANS_STALL) {
    1f4c:	2d01      	cmp	r5, #1
    1f4e:	d00a      	beq.n	1f66 <_usb_d_cb_trans_done+0xd6>
	} else if (code == USB_TRANS_ABORT) {
    1f50:	2d02      	cmp	r5, #2
    1f52:	d01c      	beq.n	1f8e <_usb_d_cb_trans_done+0xfe>
	} else if (code == USB_TRANS_RESET) {
    1f54:	2d03      	cmp	r5, #3
    1f56:	d02a      	beq.n	1fae <_usb_d_cb_trans_done+0x11e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    1f58:	4b1a      	ldr	r3, [pc, #104]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1f5a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1f5e:	2206      	movs	r2, #6
    1f60:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    1f62:	70da      	strb	r2, [r3, #3]
    1f64:	e7ad      	b.n	1ec2 <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_HALT;
    1f66:	4a17      	ldr	r2, [pc, #92]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1f68:	0143      	lsls	r3, r0, #5
    1f6a:	18d1      	adds	r1, r2, r3
    1f6c:	2002      	movs	r0, #2
    1f6e:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    1f70:	5cd3      	ldrb	r3, [r2, r3]
    1f72:	b12b      	cbz	r3, 1f80 <_usb_d_cb_trans_done+0xf0>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    1f74:	4b13      	ldr	r3, [pc, #76]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1f76:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    1f7a:	2205      	movs	r2, #5
    1f7c:	709a      	strb	r2, [r3, #2]
    1f7e:	e7a0      	b.n	1ec2 <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    1f80:	460b      	mov	r3, r1
    1f82:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    1f84:	2100      	movs	r1, #0
    1f86:	4638      	mov	r0, r7
    1f88:	4b0f      	ldr	r3, [pc, #60]	; (1fc8 <_usb_d_cb_trans_done+0x138>)
    1f8a:	4798      	blx	r3
    1f8c:	e799      	b.n	1ec2 <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    1f8e:	4a0d      	ldr	r2, [pc, #52]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1f90:	0143      	lsls	r3, r0, #5
    1f92:	18d1      	adds	r1, r2, r3
    1f94:	2004      	movs	r0, #4
    1f96:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    1f98:	5cd3      	ldrb	r3, [r2, r3]
    1f9a:	b12b      	cbz	r3, 1fa8 <_usb_d_cb_trans_done+0x118>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    1f9c:	4b09      	ldr	r3, [pc, #36]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1f9e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    1fa2:	2201      	movs	r2, #1
    1fa4:	709a      	strb	r2, [r3, #2]
    1fa6:	e78c      	b.n	1ec2 <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    1fa8:	2302      	movs	r3, #2
    1faa:	708b      	strb	r3, [r1, #2]
			return;
    1fac:	e791      	b.n	1ed2 <_usb_d_cb_trans_done+0x42>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    1fae:	4b05      	ldr	r3, [pc, #20]	; (1fc4 <_usb_d_cb_trans_done+0x134>)
    1fb0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1fb4:	2200      	movs	r2, #0
    1fb6:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    1fb8:	2205      	movs	r2, #5
    1fba:	70da      	strb	r2, [r3, #3]
    1fbc:	e781      	b.n	1ec2 <_usb_d_cb_trans_done+0x32>
    1fbe:	bf00      	nop
    1fc0:	00001e01 	.word	0x00001e01
    1fc4:	20000580 	.word	0x20000580
    1fc8:	00004fcd 	.word	0x00004fcd
    1fcc:	00005189 	.word	0x00005189

00001fd0 <usb_d_cb_trans_setup>:
{
    1fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1fd4:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    1fd6:	4b1d      	ldr	r3, [pc, #116]	; (204c <usb_d_cb_trans_setup+0x7c>)
    1fd8:	4798      	blx	r3
    1fda:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    1fdc:	0144      	lsls	r4, r0, #5
    1fde:	f104 0308 	add.w	r3, r4, #8
    1fe2:	4c1b      	ldr	r4, [pc, #108]	; (2050 <usb_d_cb_trans_setup+0x80>)
    1fe4:	441c      	add	r4, r3
    1fe6:	3404      	adds	r4, #4
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    1fe8:	4621      	mov	r1, r4
    1fea:	4628      	mov	r0, r5
    1fec:	4b19      	ldr	r3, [pc, #100]	; (2054 <usb_d_cb_trans_setup+0x84>)
    1fee:	4798      	blx	r3
    1ff0:	b2c0      	uxtb	r0, r0
	if (n != 8) {
    1ff2:	2808      	cmp	r0, #8
    1ff4:	d009      	beq.n	200a <usb_d_cb_trans_setup+0x3a>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    1ff6:	2101      	movs	r1, #1
    1ff8:	4628      	mov	r0, r5
    1ffa:	4c17      	ldr	r4, [pc, #92]	; (2058 <usb_d_cb_trans_setup+0x88>)
    1ffc:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    1ffe:	2101      	movs	r1, #1
    2000:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    2004:	47a0      	blx	r4
		return;
    2006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    200a:	2100      	movs	r1, #0
    200c:	4628      	mov	r0, r5
    200e:	4f12      	ldr	r7, [pc, #72]	; (2058 <usb_d_cb_trans_setup+0x88>)
    2010:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    2012:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    2016:	2100      	movs	r1, #0
    2018:	4640      	mov	r0, r8
    201a:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    201c:	4b0c      	ldr	r3, [pc, #48]	; (2050 <usb_d_cb_trans_setup+0x80>)
    201e:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    2022:	2201      	movs	r2, #1
    2024:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    2026:	695b      	ldr	r3, [r3, #20]
    2028:	4621      	mov	r1, r4
    202a:	4628      	mov	r0, r5
    202c:	4798      	blx	r3
    202e:	b108      	cbz	r0, 2034 <usb_d_cb_trans_setup+0x64>
    2030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    2034:	4b06      	ldr	r3, [pc, #24]	; (2050 <usb_d_cb_trans_setup+0x80>)
    2036:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    203a:	2305      	movs	r3, #5
    203c:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    203e:	2101      	movs	r1, #1
    2040:	4628      	mov	r0, r5
    2042:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    2044:	2101      	movs	r1, #1
    2046:	4640      	mov	r0, r8
    2048:	47b8      	blx	r7
    204a:	e7f1      	b.n	2030 <usb_d_cb_trans_setup+0x60>
    204c:	00001e01 	.word	0x00001e01
    2050:	20000580 	.word	0x20000580
    2054:	00005115 	.word	0x00005115
    2058:	00004fcd 	.word	0x00004fcd

0000205c <usb_d_init>:

int32_t usb_d_init(void)
{
    205c:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    205e:	4b12      	ldr	r3, [pc, #72]	; (20a8 <usb_d_init+0x4c>)
    2060:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    2062:	2800      	cmp	r0, #0
    2064:	db1e      	blt.n	20a4 <usb_d_init+0x48>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    2066:	2280      	movs	r2, #128	; 0x80
    2068:	2100      	movs	r1, #0
    206a:	4810      	ldr	r0, [pc, #64]	; (20ac <usb_d_init+0x50>)
    206c:	4b10      	ldr	r3, [pc, #64]	; (20b0 <usb_d_init+0x54>)
    206e:	4798      	blx	r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    2070:	2200      	movs	r2, #0
    2072:	e00a      	b.n	208a <usb_d_init+0x2e>
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    2074:	4b0d      	ldr	r3, [pc, #52]	; (20ac <usb_d_init+0x50>)
    2076:	eb03 1342 	add.w	r3, r3, r2, lsl #5
    207a:	21ff      	movs	r1, #255	; 0xff
    207c:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    207e:	490d      	ldr	r1, [pc, #52]	; (20b4 <usb_d_init+0x58>)
    2080:	6159      	str	r1, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    2082:	6199      	str	r1, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    2084:	61d9      	str	r1, [r3, #28]
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    2086:	3201      	adds	r2, #1
    2088:	b2d2      	uxtb	r2, r2
    208a:	2a03      	cmp	r2, #3
    208c:	d9f2      	bls.n	2074 <usb_d_init+0x18>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    208e:	490a      	ldr	r1, [pc, #40]	; (20b8 <usb_d_init+0x5c>)
    2090:	2000      	movs	r0, #0
    2092:	4c0a      	ldr	r4, [pc, #40]	; (20bc <usb_d_init+0x60>)
    2094:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    2096:	490a      	ldr	r1, [pc, #40]	; (20c0 <usb_d_init+0x64>)
    2098:	2001      	movs	r0, #1
    209a:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    209c:	4909      	ldr	r1, [pc, #36]	; (20c4 <usb_d_init+0x68>)
    209e:	2002      	movs	r0, #2
    20a0:	47a0      	blx	r4
	return ERR_NONE;
    20a2:	2000      	movs	r0, #0
}
    20a4:	bd10      	pop	{r4, pc}
    20a6:	bf00      	nop
    20a8:	000049b5 	.word	0x000049b5
    20ac:	20000580 	.word	0x20000580
    20b0:	00006faf 	.word	0x00006faf
    20b4:	00001e59 	.word	0x00001e59
    20b8:	00001fd1 	.word	0x00001fd1
    20bc:	00005361 	.word	0x00005361
    20c0:	00001e5d 	.word	0x00001e5d
    20c4:	00001e91 	.word	0x00001e91

000020c8 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    20c8:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    20ca:	4b01      	ldr	r3, [pc, #4]	; (20d0 <usb_d_register_callback+0x8>)
    20cc:	4798      	blx	r3
    20ce:	bd08      	pop	{r3, pc}
    20d0:	0000533d 	.word	0x0000533d

000020d4 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    20d4:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    20d6:	4b01      	ldr	r3, [pc, #4]	; (20dc <usb_d_enable+0x8>)
    20d8:	4798      	blx	r3
}
    20da:	bd08      	pop	{r3, pc}
    20dc:	00004a7d 	.word	0x00004a7d

000020e0 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    20e0:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    20e2:	4b01      	ldr	r3, [pc, #4]	; (20e8 <usb_d_attach+0x8>)
    20e4:	4798      	blx	r3
    20e6:	bd08      	pop	{r3, pc}
    20e8:	00004aed 	.word	0x00004aed

000020ec <usb_d_detach>:
}

void usb_d_detach(void)
{
    20ec:	b508      	push	{r3, lr}
	_usb_d_dev_detach();
    20ee:	4b01      	ldr	r3, [pc, #4]	; (20f4 <usb_d_detach+0x8>)
    20f0:	4798      	blx	r3
    20f2:	bd08      	pop	{r3, pc}
    20f4:	00004aff 	.word	0x00004aff

000020f8 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    20f8:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    20fa:	4b01      	ldr	r3, [pc, #4]	; (2100 <usb_d_set_address+0x8>)
    20fc:	4798      	blx	r3
    20fe:	bd08      	pop	{r3, pc}
    2100:	00004b0f 	.word	0x00004b0f

00002104 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    2104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2106:	4606      	mov	r6, r0
    2108:	460c      	mov	r4, r1
    210a:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    210c:	4b0f      	ldr	r3, [pc, #60]	; (214c <usb_d_ep_init+0x48>)
    210e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    2110:	2800      	cmp	r0, #0
    2112:	da14      	bge.n	213e <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    2114:	20ff      	movs	r0, #255	; 0xff
    2116:	4b0d      	ldr	r3, [pc, #52]	; (214c <usb_d_ep_init+0x48>)
    2118:	4798      	blx	r3
		if (ep_index < 0) {
    211a:	1e05      	subs	r5, r0, #0
    211c:	db12      	blt.n	2144 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    211e:	463a      	mov	r2, r7
    2120:	4621      	mov	r1, r4
    2122:	4630      	mov	r0, r6
    2124:	4b0a      	ldr	r3, [pc, #40]	; (2150 <usb_d_ep_init+0x4c>)
    2126:	4798      	blx	r3
	if (rc < 0) {
    2128:	2800      	cmp	r0, #0
    212a:	db0d      	blt.n	2148 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    212c:	4b09      	ldr	r3, [pc, #36]	; (2154 <usb_d_ep_init+0x50>)
    212e:	0168      	lsls	r0, r5, #5
    2130:	181a      	adds	r2, r3, r0
    2132:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    2134:	f004 0403 	and.w	r4, r4, #3
    2138:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    213a:	2000      	movs	r0, #0
    213c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    213e:	f06f 0013 	mvn.w	r0, #19
    2142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    2144:	f06f 0014 	mvn.w	r0, #20
}
    2148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    214a:	bf00      	nop
    214c:	00001e01 	.word	0x00001e01
    2150:	00004b1d 	.word	0x00004b1d
    2154:	20000580 	.word	0x20000580

00002158 <usb_d_ep0_init>:
{
    2158:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    215a:	4602      	mov	r2, r0
    215c:	2100      	movs	r1, #0
    215e:	4608      	mov	r0, r1
    2160:	4b01      	ldr	r3, [pc, #4]	; (2168 <usb_d_ep0_init+0x10>)
    2162:	4798      	blx	r3
}
    2164:	bd08      	pop	{r3, pc}
    2166:	bf00      	nop
    2168:	00002105 	.word	0x00002105

0000216c <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    216c:	b538      	push	{r3, r4, r5, lr}
    216e:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    2170:	4b06      	ldr	r3, [pc, #24]	; (218c <usb_d_ep_deinit+0x20>)
    2172:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    2174:	1e04      	subs	r4, r0, #0
    2176:	db07      	blt.n	2188 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    2178:	4628      	mov	r0, r5
    217a:	4b05      	ldr	r3, [pc, #20]	; (2190 <usb_d_ep_deinit+0x24>)
    217c:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    217e:	4805      	ldr	r0, [pc, #20]	; (2194 <usb_d_ep_deinit+0x28>)
    2180:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    2184:	23ff      	movs	r3, #255	; 0xff
    2186:	7043      	strb	r3, [r0, #1]
    2188:	bd38      	pop	{r3, r4, r5, pc}
    218a:	bf00      	nop
    218c:	00001e01 	.word	0x00001e01
    2190:	00004c3d 	.word	0x00004c3d
    2194:	20000580 	.word	0x20000580

00002198 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    2198:	b538      	push	{r3, r4, r5, lr}
    219a:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    219c:	4b0e      	ldr	r3, [pc, #56]	; (21d8 <usb_d_ep_enable+0x40>)
    219e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    21a0:	1e04      	subs	r4, r0, #0
    21a2:	db16      	blt.n	21d2 <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    21a4:	0163      	lsls	r3, r4, #5
    21a6:	4a0d      	ldr	r2, [pc, #52]	; (21dc <usb_d_ep_enable+0x44>)
    21a8:	5cd3      	ldrb	r3, [r2, r3]
    21aa:	b953      	cbnz	r3, 21c2 <usb_d_ep_enable+0x2a>
    21ac:	2202      	movs	r2, #2
    21ae:	4b0b      	ldr	r3, [pc, #44]	; (21dc <usb_d_ep_enable+0x44>)
    21b0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    21b4:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    21b6:	4628      	mov	r0, r5
    21b8:	4b09      	ldr	r3, [pc, #36]	; (21e0 <usb_d_ep_enable+0x48>)
    21ba:	4798      	blx	r3
	if (rc < 0) {
    21bc:	2800      	cmp	r0, #0
    21be:	db02      	blt.n	21c6 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    21c0:	bd38      	pop	{r3, r4, r5, pc}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    21c2:	2201      	movs	r2, #1
    21c4:	e7f3      	b.n	21ae <usb_d_ep_enable+0x16>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    21c6:	4b05      	ldr	r3, [pc, #20]	; (21dc <usb_d_ep_enable+0x44>)
    21c8:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    21cc:	2300      	movs	r3, #0
    21ce:	70a3      	strb	r3, [r4, #2]
    21d0:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    21d2:	f06f 0011 	mvn.w	r0, #17
    21d6:	e7f3      	b.n	21c0 <usb_d_ep_enable+0x28>
    21d8:	00001e01 	.word	0x00001e01
    21dc:	20000580 	.word	0x20000580
    21e0:	00004cfd 	.word	0x00004cfd

000021e4 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    21e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    21e8:	b086      	sub	sp, #24
    21ea:	4605      	mov	r5, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    21ec:	7a06      	ldrb	r6, [r0, #8]
    21ee:	4630      	mov	r0, r6
    21f0:	4b3c      	ldr	r3, [pc, #240]	; (22e4 <usb_d_ep_transfer+0x100>)
    21f2:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    21f4:	7a6c      	ldrb	r4, [r5, #9]
    21f6:	3400      	adds	r4, #0
    21f8:	bf18      	it	ne
    21fa:	2401      	movne	r4, #1
	uint32_t              len = xfer->size;
    21fc:	f8d5 8004 	ldr.w	r8, [r5, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    2200:	1e07      	subs	r7, r0, #0
    2202:	db69      	blt.n	22d8 <usb_d_ep_transfer+0xf4>
    2204:	09f6      	lsrs	r6, r6, #7
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    2206:	a804      	add	r0, sp, #16
    2208:	4b37      	ldr	r3, [pc, #220]	; (22e8 <usb_d_ep_transfer+0x104>)
    220a:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    220c:	4b37      	ldr	r3, [pc, #220]	; (22ec <usb_d_ep_transfer+0x108>)
    220e:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    2212:	789b      	ldrb	r3, [r3, #2]
    2214:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    2218:	f89d 3017 	ldrb.w	r3, [sp, #23]
    221c:	b2db      	uxtb	r3, r3
    221e:	2b01      	cmp	r3, #1
    2220:	d00c      	beq.n	223c <usb_d_ep_transfer+0x58>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    2222:	a804      	add	r0, sp, #16
    2224:	4b32      	ldr	r3, [pc, #200]	; (22f0 <usb_d_ep_transfer+0x10c>)
    2226:	4798      	blx	r3
		switch (state) {
    2228:	f89d 3017 	ldrb.w	r3, [sp, #23]
    222c:	b2db      	uxtb	r3, r3
    222e:	2b05      	cmp	r3, #5
    2230:	d025      	beq.n	227e <usb_d_ep_transfer+0x9a>
    2232:	2b06      	cmp	r3, #6
    2234:	d053      	beq.n	22de <usb_d_ep_transfer+0xfa>
    2236:	b323      	cbz	r3, 2282 <usb_d_ep_transfer+0x9e>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    2238:	2001      	movs	r0, #1
    223a:	e01d      	b.n	2278 <usb_d_ep_transfer+0x94>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    223c:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 22ec <usb_d_ep_transfer+0x108>
    2240:	ea4f 1947 	mov.w	r9, r7, lsl #5
    2244:	eb0a 0309 	add.w	r3, sl, r9
    2248:	2203      	movs	r2, #3
    224a:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    224c:	a804      	add	r0, sp, #16
    224e:	4b28      	ldr	r3, [pc, #160]	; (22f0 <usb_d_ep_transfer+0x10c>)
    2250:	4798      	blx	r3
		}
	}

	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    2252:	f81a 3009 	ldrb.w	r3, [sl, r9]
    2256:	b1bb      	cbz	r3, 2288 <usb_d_ep_transfer+0xa4>
				zlp = false;
			}
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    2258:	7a2b      	ldrb	r3, [r5, #8]
    225a:	682a      	ldr	r2, [r5, #0]
	struct usb_d_transfer trans
    225c:	9201      	str	r2, [sp, #4]
    225e:	f8cd 8008 	str.w	r8, [sp, #8]
    2262:	2e00      	cmp	r6, #0
    2264:	d035      	beq.n	22d2 <usb_d_ep_transfer+0xee>
    2266:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    226a:	f88d 300c 	strb.w	r3, [sp, #12]
    226e:	f88d 400d 	strb.w	r4, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    2272:	a801      	add	r0, sp, #4
    2274:	4b1f      	ldr	r3, [pc, #124]	; (22f4 <usb_d_ep_transfer+0x110>)
    2276:	4798      	blx	r3
	return rc;
}
    2278:	b006      	add	sp, #24
    227a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return USB_HALTED;
    227e:	2002      	movs	r0, #2
    2280:	e7fa      	b.n	2278 <usb_d_ep_transfer+0x94>
			return -USB_ERR_FUNC;
    2282:	f06f 0012 	mvn.w	r0, #18
    2286:	e7f7      	b.n	2278 <usb_d_ep_transfer+0x94>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    2288:	4b18      	ldr	r3, [pc, #96]	; (22ec <usb_d_ep_transfer+0x108>)
    228a:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    228e:	7c9c      	ldrb	r4, [r3, #18]
    2290:	7cdb      	ldrb	r3, [r3, #19]
    2292:	eb04 2403 	add.w	r4, r4, r3, lsl #8
    2296:	b2a4      	uxth	r4, r4
		if (req_len == 0) {
    2298:	b94c      	cbnz	r4, 22ae <usb_d_ep_transfer+0xca>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    229a:	4b14      	ldr	r3, [pc, #80]	; (22ec <usb_d_ep_transfer+0x108>)
    229c:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    22a0:	2304      	movs	r3, #4
    22a2:	70bb      	strb	r3, [r7, #2]
			len                 = 0;
    22a4:	f04f 0800 	mov.w	r8, #0
			zlp                 = true;
    22a8:	2401      	movs	r4, #1
			dir                 = true;
    22aa:	4626      	mov	r6, r4
    22ac:	e7d4      	b.n	2258 <usb_d_ep_transfer+0x74>
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    22ae:	4b0f      	ldr	r3, [pc, #60]	; (22ec <usb_d_ep_transfer+0x108>)
    22b0:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    22b4:	f997 300c 	ldrsb.w	r3, [r7, #12]
    22b8:	0fde      	lsrs	r6, r3, #31
			if (len > req_len) {
    22ba:	45a0      	cmp	r8, r4
    22bc:	d900      	bls.n	22c0 <usb_d_ep_transfer+0xdc>
				len = req_len;
    22be:	46a0      	mov	r8, r4
			if (dir) {
    22c0:	2b00      	cmp	r3, #0
    22c2:	db01      	blt.n	22c8 <usb_d_ep_transfer+0xe4>
				zlp = false;
    22c4:	2400      	movs	r4, #0
    22c6:	e7c7      	b.n	2258 <usb_d_ep_transfer+0x74>
				zlp = (req_len > len);
    22c8:	45a0      	cmp	r8, r4
    22ca:	bf2c      	ite	cs
    22cc:	2400      	movcs	r4, #0
    22ce:	2401      	movcc	r4, #1
    22d0:	e7c2      	b.n	2258 <usb_d_ep_transfer+0x74>
	struct usb_d_transfer trans
    22d2:	f003 030f 	and.w	r3, r3, #15
    22d6:	e7c8      	b.n	226a <usb_d_ep_transfer+0x86>
		return -USB_ERR_PARAM;
    22d8:	f06f 0011 	mvn.w	r0, #17
    22dc:	e7cc      	b.n	2278 <usb_d_ep_transfer+0x94>
			return -USB_ERROR;
    22de:	f06f 000f 	mvn.w	r0, #15
    22e2:	e7c9      	b.n	2278 <usb_d_ep_transfer+0x94>
    22e4:	00001e01 	.word	0x00001e01
    22e8:	00000f39 	.word	0x00000f39
    22ec:	20000580 	.word	0x20000580
    22f0:	00000f47 	.word	0x00000f47
    22f4:	00005189 	.word	0x00005189

000022f8 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    22f8:	b538      	push	{r3, r4, r5, lr}
    22fa:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    22fc:	b139      	cbz	r1, 230e <usb_d_ep_halt+0x16>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    22fe:	2901      	cmp	r1, #1
    2300:	d026      	beq.n	2350 <usb_d_ep_halt+0x58>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    2302:	2102      	movs	r1, #2
    2304:	4b15      	ldr	r3, [pc, #84]	; (235c <usb_d_ep_halt+0x64>)
    2306:	4798      	blx	r3
    2308:	4603      	mov	r3, r0
	}
}
    230a:	4618      	mov	r0, r3
    230c:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    230e:	4b14      	ldr	r3, [pc, #80]	; (2360 <usb_d_ep_halt+0x68>)
    2310:	4798      	blx	r3
	if (ep_index < 0) {
    2312:	1e05      	subs	r5, r0, #0
    2314:	db19      	blt.n	234a <usb_d_ep_halt+0x52>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    2316:	2102      	movs	r1, #2
    2318:	4620      	mov	r0, r4
    231a:	4b10      	ldr	r3, [pc, #64]	; (235c <usb_d_ep_halt+0x64>)
    231c:	4798      	blx	r3
    231e:	4603      	mov	r3, r0
    2320:	2800      	cmp	r0, #0
    2322:	d0f2      	beq.n	230a <usb_d_ep_halt+0x12>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2324:	2100      	movs	r1, #0
    2326:	4620      	mov	r0, r4
    2328:	4b0c      	ldr	r3, [pc, #48]	; (235c <usb_d_ep_halt+0x64>)
    232a:	4798      	blx	r3
		if (rc < 0) {
    232c:	1e03      	subs	r3, r0, #0
    232e:	dbec      	blt.n	230a <usb_d_ep_halt+0x12>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    2330:	4b0c      	ldr	r3, [pc, #48]	; (2364 <usb_d_ep_halt+0x6c>)
    2332:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    2336:	2201      	movs	r2, #1
    2338:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    233a:	2103      	movs	r1, #3
    233c:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    233e:	69db      	ldr	r3, [r3, #28]
    2340:	2200      	movs	r2, #0
    2342:	4620      	mov	r0, r4
    2344:	4798      	blx	r3
	return ERR_NONE;
    2346:	2300      	movs	r3, #0
    2348:	e7df      	b.n	230a <usb_d_ep_halt+0x12>
		return -USB_ERR_PARAM;
    234a:	f06f 0311 	mvn.w	r3, #17
		return _usb_d_ep_halt_clr(ep);
    234e:	e7dc      	b.n	230a <usb_d_ep_halt+0x12>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    2350:	2101      	movs	r1, #1
    2352:	4b02      	ldr	r3, [pc, #8]	; (235c <usb_d_ep_halt+0x64>)
    2354:	4798      	blx	r3
    2356:	4603      	mov	r3, r0
    2358:	e7d7      	b.n	230a <usb_d_ep_halt+0x12>
    235a:	bf00      	nop
    235c:	00004fcd 	.word	0x00004fcd
    2360:	00001e01 	.word	0x00001e01
    2364:	20000580 	.word	0x20000580

00002368 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    2368:	b538      	push	{r3, r4, r5, lr}
    236a:	460d      	mov	r5, r1
    236c:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    236e:	4b0e      	ldr	r3, [pc, #56]	; (23a8 <usb_d_ep_register_callback+0x40>)
    2370:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    2372:	b13c      	cbz	r4, 2384 <usb_d_ep_register_callback+0x1c>
	if (ep_index < 0) {
    2374:	2800      	cmp	r0, #0
    2376:	db15      	blt.n	23a4 <usb_d_ep_register_callback+0x3c>
		return;
	}
	switch (type) {
    2378:	2d01      	cmp	r5, #1
    237a:	d00a      	beq.n	2392 <usb_d_ep_register_callback+0x2a>
    237c:	b125      	cbz	r5, 2388 <usb_d_ep_register_callback+0x20>
    237e:	2d02      	cmp	r5, #2
    2380:	d00c      	beq.n	239c <usb_d_ep_register_callback+0x34>
    2382:	bd38      	pop	{r3, r4, r5, pc}
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    2384:	4c09      	ldr	r4, [pc, #36]	; (23ac <usb_d_ep_register_callback+0x44>)
    2386:	e7f5      	b.n	2374 <usb_d_ep_register_callback+0xc>
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    2388:	4b09      	ldr	r3, [pc, #36]	; (23b0 <usb_d_ep_register_callback+0x48>)
    238a:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    238e:	6144      	str	r4, [r0, #20]
		break;
    2390:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    2392:	4b07      	ldr	r3, [pc, #28]	; (23b0 <usb_d_ep_register_callback+0x48>)
    2394:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    2398:	6184      	str	r4, [r0, #24]
		break;
    239a:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    239c:	4b04      	ldr	r3, [pc, #16]	; (23b0 <usb_d_ep_register_callback+0x48>)
    239e:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    23a2:	61c4      	str	r4, [r0, #28]
    23a4:	bd38      	pop	{r3, r4, r5, pc}
    23a6:	bf00      	nop
    23a8:	00001e01 	.word	0x00001e01
    23ac:	00001e59 	.word	0x00001e59
    23b0:	20000580 	.word	0x20000580

000023b4 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    23b4:	b900      	cbnz	r0, 23b8 <assert+0x4>
		__asm("BKPT #0");
    23b6:	be00      	bkpt	0x0000
    23b8:	4770      	bx	lr

000023ba <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    23ba:	6803      	ldr	r3, [r0, #0]
    23bc:	b11b      	cbz	r3, 23c6 <is_list_element+0xc>
		if (it == element) {
    23be:	428b      	cmp	r3, r1
    23c0:	d003      	beq.n	23ca <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
    23c2:	681b      	ldr	r3, [r3, #0]
    23c4:	e7fa      	b.n	23bc <is_list_element+0x2>
			return true;
		}
	}

	return false;
    23c6:	2000      	movs	r0, #0
    23c8:	4770      	bx	lr
			return true;
    23ca:	2001      	movs	r0, #1
}
    23cc:	4770      	bx	lr
	...

000023d0 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    23d0:	b538      	push	{r3, r4, r5, lr}
    23d2:	4604      	mov	r4, r0
    23d4:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    23d6:	4b06      	ldr	r3, [pc, #24]	; (23f0 <list_insert_as_head+0x20>)
    23d8:	4798      	blx	r3
    23da:	f080 0001 	eor.w	r0, r0, #1
    23de:	2239      	movs	r2, #57	; 0x39
    23e0:	4904      	ldr	r1, [pc, #16]	; (23f4 <list_insert_as_head+0x24>)
    23e2:	b2c0      	uxtb	r0, r0
    23e4:	4b04      	ldr	r3, [pc, #16]	; (23f8 <list_insert_as_head+0x28>)
    23e6:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    23e8:	6823      	ldr	r3, [r4, #0]
    23ea:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    23ec:	6025      	str	r5, [r4, #0]
    23ee:	bd38      	pop	{r3, r4, r5, pc}
    23f0:	000023bb 	.word	0x000023bb
    23f4:	00007a00 	.word	0x00007a00
    23f8:	000023b5 	.word	0x000023b5

000023fc <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    23fc:	6803      	ldr	r3, [r0, #0]
    23fe:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    2400:	6001      	str	r1, [r0, #0]
    2402:	4770      	bx	lr

00002404 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    2404:	b570      	push	{r4, r5, r6, lr}
    2406:	4605      	mov	r5, r0
    2408:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    240a:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    240c:	4b0a      	ldr	r3, [pc, #40]	; (2438 <list_insert_at_end+0x34>)
    240e:	4798      	blx	r3
    2410:	f080 0001 	eor.w	r0, r0, #1
    2414:	224f      	movs	r2, #79	; 0x4f
    2416:	4909      	ldr	r1, [pc, #36]	; (243c <list_insert_at_end+0x38>)
    2418:	b2c0      	uxtb	r0, r0
    241a:	4b09      	ldr	r3, [pc, #36]	; (2440 <list_insert_at_end+0x3c>)
    241c:	4798      	blx	r3

	if (!list->head) {
    241e:	682b      	ldr	r3, [r5, #0]
    2420:	b91b      	cbnz	r3, 242a <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    2422:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    2424:	6033      	str	r3, [r6, #0]
		return;
    2426:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    2428:	461c      	mov	r4, r3
	while (it->next) {
    242a:	6823      	ldr	r3, [r4, #0]
    242c:	2b00      	cmp	r3, #0
    242e:	d1fb      	bne.n	2428 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    2430:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    2432:	6033      	str	r3, [r6, #0]
    2434:	bd70      	pop	{r4, r5, r6, pc}
    2436:	bf00      	nop
    2438:	000023bb 	.word	0x000023bb
    243c:	00007a00 	.word	0x00007a00
    2440:	000023b5 	.word	0x000023b5

00002444 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    2444:	6803      	ldr	r3, [r0, #0]
    2446:	b11b      	cbz	r3, 2450 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    2448:	681a      	ldr	r2, [r3, #0]
    244a:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
    244c:	4618      	mov	r0, r3
    244e:	4770      	bx	lr
	}

	return NULL;
    2450:	2000      	movs	r0, #0
}
    2452:	4770      	bx	lr

00002454 <list_delete_element>:
/**
 * \brief Removes list element
 */
bool list_delete_element(struct list_descriptor *const list, const void *const element)
{
	if (!element) {
    2454:	b1a1      	cbz	r1, 2480 <list_delete_element+0x2c>
{
    2456:	b410      	push	{r4}
    2458:	460c      	mov	r4, r1
		return false;
	}

	if (list->head == element) {
    245a:	6803      	ldr	r3, [r0, #0]
    245c:	4299      	cmp	r1, r3
    245e:	d104      	bne.n	246a <list_delete_element+0x16>
		list->head = list->head->next;
    2460:	681b      	ldr	r3, [r3, #0]
    2462:	6003      	str	r3, [r0, #0]
		return true;
    2464:	2001      	movs	r0, #1
    2466:	e008      	b.n	247a <list_delete_element+0x26>
	} else {
		struct list_element *it = list->head;

		while (it && it->next != element) {
			it = it->next;
    2468:	4613      	mov	r3, r2
		while (it && it->next != element) {
    246a:	b113      	cbz	r3, 2472 <list_delete_element+0x1e>
    246c:	681a      	ldr	r2, [r3, #0]
    246e:	4294      	cmp	r4, r2
    2470:	d1fa      	bne.n	2468 <list_delete_element+0x14>
		}
		if (it) {
    2472:	b13b      	cbz	r3, 2484 <list_delete_element+0x30>
			it->next = ((struct list_element *)element)->next;
    2474:	6822      	ldr	r2, [r4, #0]
    2476:	601a      	str	r2, [r3, #0]
			return true;
    2478:	2001      	movs	r0, #1
		}
	}

	return false;
}
    247a:	f85d 4b04 	ldr.w	r4, [sp], #4
    247e:	4770      	bx	lr
		return false;
    2480:	2000      	movs	r0, #0
    2482:	4770      	bx	lr
	return false;
    2484:	2000      	movs	r0, #0
    2486:	e7f8      	b.n	247a <list_delete_element+0x26>

00002488 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    2488:	b570      	push	{r4, r5, r6, lr}
    248a:	460e      	mov	r6, r1
    248c:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    248e:	4604      	mov	r4, r0
    2490:	b178      	cbz	r0, 24b2 <ringbuffer_init+0x2a>
    2492:	b181      	cbz	r1, 24b6 <ringbuffer_init+0x2e>
    2494:	b98a      	cbnz	r2, 24ba <ringbuffer_init+0x32>
    2496:	2000      	movs	r0, #0
    2498:	2228      	movs	r2, #40	; 0x28
    249a:	490a      	ldr	r1, [pc, #40]	; (24c4 <ringbuffer_init+0x3c>)
    249c:	4b0a      	ldr	r3, [pc, #40]	; (24c8 <ringbuffer_init+0x40>)
    249e:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    24a0:	1e6b      	subs	r3, r5, #1
    24a2:	421d      	tst	r5, r3
    24a4:	d10b      	bne.n	24be <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    24a6:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    24a8:	2000      	movs	r0, #0
    24aa:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    24ac:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    24ae:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    24b0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    24b2:	2000      	movs	r0, #0
    24b4:	e7f0      	b.n	2498 <ringbuffer_init+0x10>
    24b6:	2000      	movs	r0, #0
    24b8:	e7ee      	b.n	2498 <ringbuffer_init+0x10>
    24ba:	2001      	movs	r0, #1
    24bc:	e7ec      	b.n	2498 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    24be:	f06f 000c 	mvn.w	r0, #12
}
    24c2:	bd70      	pop	{r4, r5, r6, pc}
    24c4:	00007a20 	.word	0x00007a20
    24c8:	000023b5 	.word	0x000023b5

000024cc <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    24cc:	b538      	push	{r3, r4, r5, lr}
    24ce:	460d      	mov	r5, r1
	ASSERT(rb && data);
    24d0:	4604      	mov	r4, r0
    24d2:	b1a8      	cbz	r0, 2500 <ringbuffer_get+0x34>
    24d4:	b191      	cbz	r1, 24fc <ringbuffer_get+0x30>
    24d6:	2001      	movs	r0, #1
    24d8:	2240      	movs	r2, #64	; 0x40
    24da:	490c      	ldr	r1, [pc, #48]	; (250c <ringbuffer_get+0x40>)
    24dc:	4b0c      	ldr	r3, [pc, #48]	; (2510 <ringbuffer_get+0x44>)
    24de:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    24e0:	68e2      	ldr	r2, [r4, #12]
    24e2:	68a3      	ldr	r3, [r4, #8]
    24e4:	429a      	cmp	r2, r3
    24e6:	d00d      	beq.n	2504 <ringbuffer_get+0x38>
		*data = rb->buf[rb->read_index & rb->size];
    24e8:	6822      	ldr	r2, [r4, #0]
    24ea:	6861      	ldr	r1, [r4, #4]
    24ec:	400b      	ands	r3, r1
    24ee:	5cd3      	ldrb	r3, [r2, r3]
    24f0:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    24f2:	68a3      	ldr	r3, [r4, #8]
    24f4:	3301      	adds	r3, #1
    24f6:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    24f8:	2000      	movs	r0, #0
    24fa:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(rb && data);
    24fc:	2000      	movs	r0, #0
    24fe:	e7eb      	b.n	24d8 <ringbuffer_get+0xc>
    2500:	2000      	movs	r0, #0
    2502:	e7e9      	b.n	24d8 <ringbuffer_get+0xc>
	}

	return ERR_NOT_FOUND;
    2504:	f06f 0009 	mvn.w	r0, #9
}
    2508:	bd38      	pop	{r3, r4, r5, pc}
    250a:	bf00      	nop
    250c:	00007a20 	.word	0x00007a20
    2510:	000023b5 	.word	0x000023b5

00002514 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    2514:	b538      	push	{r3, r4, r5, lr}
    2516:	460d      	mov	r5, r1
	ASSERT(rb);
    2518:	4604      	mov	r4, r0
    251a:	2251      	movs	r2, #81	; 0x51
    251c:	490b      	ldr	r1, [pc, #44]	; (254c <ringbuffer_put+0x38>)
    251e:	3000      	adds	r0, #0
    2520:	bf18      	it	ne
    2522:	2001      	movne	r0, #1
    2524:	4b0a      	ldr	r3, [pc, #40]	; (2550 <ringbuffer_put+0x3c>)
    2526:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    2528:	6822      	ldr	r2, [r4, #0]
    252a:	68e3      	ldr	r3, [r4, #12]
    252c:	6861      	ldr	r1, [r4, #4]
    252e:	400b      	ands	r3, r1
    2530:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    2532:	68e3      	ldr	r3, [r4, #12]
    2534:	68a2      	ldr	r2, [r4, #8]
    2536:	1a9a      	subs	r2, r3, r2
    2538:	6861      	ldr	r1, [r4, #4]
    253a:	428a      	cmp	r2, r1
    253c:	d901      	bls.n	2542 <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
    253e:	1a59      	subs	r1, r3, r1
    2540:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
    2542:	3301      	adds	r3, #1
    2544:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    2546:	2000      	movs	r0, #0
    2548:	bd38      	pop	{r3, r4, r5, pc}
    254a:	bf00      	nop
    254c:	00007a20 	.word	0x00007a20
    2550:	000023b5 	.word	0x000023b5

00002554 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    2554:	b510      	push	{r4, lr}
	ASSERT(rb);
    2556:	4604      	mov	r4, r0
    2558:	2267      	movs	r2, #103	; 0x67
    255a:	4905      	ldr	r1, [pc, #20]	; (2570 <ringbuffer_num+0x1c>)
    255c:	3000      	adds	r0, #0
    255e:	bf18      	it	ne
    2560:	2001      	movne	r0, #1
    2562:	4b04      	ldr	r3, [pc, #16]	; (2574 <ringbuffer_num+0x20>)
    2564:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    2566:	68e0      	ldr	r0, [r4, #12]
    2568:	68a3      	ldr	r3, [r4, #8]
}
    256a:	1ac0      	subs	r0, r0, r3
    256c:	bd10      	pop	{r4, pc}
    256e:	bf00      	nop
    2570:	00007a20 	.word	0x00007a20
    2574:	000023b5 	.word	0x000023b5

00002578 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    2578:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    257a:	4a06      	ldr	r2, [pc, #24]	; (2594 <_sbrk+0x1c>)
    257c:	6812      	ldr	r2, [r2, #0]
    257e:	b122      	cbz	r2, 258a <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2580:	4a04      	ldr	r2, [pc, #16]	; (2594 <_sbrk+0x1c>)
    2582:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2584:	4403      	add	r3, r0
    2586:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    2588:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    258a:	4903      	ldr	r1, [pc, #12]	; (2598 <_sbrk+0x20>)
    258c:	4a01      	ldr	r2, [pc, #4]	; (2594 <_sbrk+0x1c>)
    258e:	6011      	str	r1, [r2, #0]
    2590:	e7f6      	b.n	2580 <_sbrk+0x8>
    2592:	bf00      	nop
    2594:	20000600 	.word	0x20000600
    2598:	20010c30 	.word	0x20010c30

0000259c <_adc_get_hardware_index>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    259c:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    25a0:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
}
    25a4:	f3c0 2087 	ubfx	r0, r0, #10, #8
    25a8:	4770      	bx	lr
	...

000025ac <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
    25ac:	b410      	push	{r4}
	uint16_t calib_reg = 0;
	if (hw == ADC0) {
    25ae:	4b60      	ldr	r3, [pc, #384]	; (2730 <_adc_init+0x184>)
    25b0:	4298      	cmp	r0, r3
    25b2:	f000 809c 	beq.w	26ee <_adc_init+0x142>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
	} else if (hw == ADC1) {
    25b6:	4b5f      	ldr	r3, [pc, #380]	; (2734 <_adc_init+0x188>)
    25b8:	4298      	cmp	r0, r3
    25ba:	f000 80a8 	beq.w	270e <_adc_init+0x162>
	uint16_t calib_reg = 0;
    25be:	2200      	movs	r2, #0
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    25c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
	}

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    25c2:	f013 0f01 	tst.w	r3, #1
    25c6:	d11b      	bne.n	2600 <_adc_init+0x54>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    25c8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25ca:	f013 0f03 	tst.w	r3, #3
    25ce:	d1fb      	bne.n	25c8 <_adc_init+0x1c>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    25d0:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    25d2:	f013 0f02 	tst.w	r3, #2
    25d6:	d00d      	beq.n	25f4 <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    25d8:	8803      	ldrh	r3, [r0, #0]
    25da:	b29b      	uxth	r3, r3
    25dc:	f023 0302 	bic.w	r3, r3, #2
    25e0:	b29b      	uxth	r3, r3
    25e2:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    25e4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25e6:	f013 0f03 	tst.w	r3, #3
    25ea:	d1fb      	bne.n	25e4 <_adc_init+0x38>
    25ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25ee:	f013 0f02 	tst.w	r3, #2
    25f2:	d1fb      	bne.n	25ec <_adc_init+0x40>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    25f4:	2301      	movs	r3, #1
    25f6:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    25f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25fa:	f013 0f03 	tst.w	r3, #3
    25fe:	d1fb      	bne.n	25f8 <_adc_init+0x4c>
    2600:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2602:	f013 0f01 	tst.w	r3, #1
    2606:	d1fb      	bne.n	2600 <_adc_init+0x54>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
    2608:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    260c:	2316      	movs	r3, #22
    260e:	4a4a      	ldr	r2, [pc, #296]	; (2738 <_adc_init+0x18c>)
    2610:	fb03 2301 	mla	r3, r3, r1, r2
    2614:	889b      	ldrh	r3, [r3, #4]
	((Adc *)hw)->CTRLB.reg = data;
    2616:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2618:	6b03      	ldr	r3, [r0, #48]	; 0x30
    261a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    261e:	2b00      	cmp	r3, #0
    2620:	d1fa      	bne.n	2618 <_adc_init+0x6c>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    2622:	2316      	movs	r3, #22
    2624:	4a44      	ldr	r2, [pc, #272]	; (2738 <_adc_init+0x18c>)
    2626:	fb03 2301 	mla	r3, r3, r1, r2
    262a:	799b      	ldrb	r3, [r3, #6]
	((Adc *)hw)->REFCTRL.reg = data;
    262c:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    262e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2630:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2634:	2b00      	cmp	r3, #0
    2636:	d1fa      	bne.n	262e <_adc_init+0x82>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    2638:	2316      	movs	r3, #22
    263a:	4a3f      	ldr	r2, [pc, #252]	; (2738 <_adc_init+0x18c>)
    263c:	fb03 2301 	mla	r3, r3, r1, r2
    2640:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    2642:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    2644:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    2646:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2648:	6b03      	ldr	r3, [r0, #48]	; 0x30
    264a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    264e:	2b00      	cmp	r3, #0
    2650:	d1fa      	bne.n	2648 <_adc_init+0x9c>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    2652:	2316      	movs	r3, #22
    2654:	4a38      	ldr	r2, [pc, #224]	; (2738 <_adc_init+0x18c>)
    2656:	fb03 2301 	mla	r3, r3, r1, r2
    265a:	7a9b      	ldrb	r3, [r3, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
    265c:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    265e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2660:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2664:	2b00      	cmp	r3, #0
    2666:	d1fa      	bne.n	265e <_adc_init+0xb2>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    2668:	2316      	movs	r3, #22
    266a:	4a33      	ldr	r2, [pc, #204]	; (2738 <_adc_init+0x18c>)
    266c:	fb03 2301 	mla	r3, r3, r1, r2
    2670:	7adb      	ldrb	r3, [r3, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
    2672:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2674:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2676:	f3c3 030b 	ubfx	r3, r3, #0, #12
    267a:	2b00      	cmp	r3, #0
    267c:	d1fa      	bne.n	2674 <_adc_init+0xc8>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    267e:	2316      	movs	r3, #22
    2680:	4a2d      	ldr	r2, [pc, #180]	; (2738 <_adc_init+0x18c>)
    2682:	fb03 2301 	mla	r3, r3, r1, r2
    2686:	899b      	ldrh	r3, [r3, #12]
	((Adc *)hw)->WINLT.reg = data;
    2688:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    268a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    268c:	f013 0f80 	tst.w	r3, #128	; 0x80
    2690:	d1fb      	bne.n	268a <_adc_init+0xde>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    2692:	2316      	movs	r3, #22
    2694:	4a28      	ldr	r2, [pc, #160]	; (2738 <_adc_init+0x18c>)
    2696:	fb03 2301 	mla	r3, r3, r1, r2
    269a:	89db      	ldrh	r3, [r3, #14]
	((Adc *)hw)->WINUT.reg = data;
    269c:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    269e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26a0:	f413 7f80 	tst.w	r3, #256	; 0x100
    26a4:	d1fb      	bne.n	269e <_adc_init+0xf2>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    26a6:	2316      	movs	r3, #22
    26a8:	4a23      	ldr	r2, [pc, #140]	; (2738 <_adc_init+0x18c>)
    26aa:	fb03 2301 	mla	r3, r3, r1, r2
    26ae:	8a1b      	ldrh	r3, [r3, #16]
	((Adc *)hw)->GAINCORR.reg = data;
    26b0:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    26b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26b4:	f413 7f00 	tst.w	r3, #512	; 0x200
    26b8:	d1fb      	bne.n	26b2 <_adc_init+0x106>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    26ba:	2316      	movs	r3, #22
    26bc:	4a1e      	ldr	r2, [pc, #120]	; (2738 <_adc_init+0x18c>)
    26be:	fb03 2301 	mla	r3, r3, r1, r2
    26c2:	8a5b      	ldrh	r3, [r3, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
    26c4:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    26c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26c8:	f413 6f80 	tst.w	r3, #1024	; 0x400
    26cc:	d1fb      	bne.n	26c6 <_adc_init+0x11a>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    26ce:	2216      	movs	r2, #22
    26d0:	4b19      	ldr	r3, [pc, #100]	; (2738 <_adc_init+0x18c>)
    26d2:	fb02 3101 	mla	r1, r2, r1, r3
    26d6:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    26d8:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    26da:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    26dc:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    26de:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26e0:	f013 0f03 	tst.w	r3, #3
    26e4:	d1fb      	bne.n	26de <_adc_init+0x132>

	return ERR_NONE;
}
    26e6:	2000      	movs	r0, #0
    26e8:	f85d 4b04 	ldr.w	r4, [sp], #4
    26ec:	4770      	bx	lr
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    26ee:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    26f2:	681b      	ldr	r3, [r3, #0]
    26f4:	095a      	lsrs	r2, r3, #5
    26f6:	0212      	lsls	r2, r2, #8
    26f8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
    26fc:	0a1c      	lsrs	r4, r3, #8
    26fe:	0124      	lsls	r4, r4, #4
    2700:	f004 0470 	and.w	r4, r4, #112	; 0x70
    2704:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
    2706:	f3c3 0382 	ubfx	r3, r3, #2, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    270a:	431a      	orrs	r2, r3
    270c:	e758      	b.n	25c0 <_adc_init+0x14>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    270e:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    2712:	681b      	ldr	r3, [r3, #0]
    2714:	0cda      	lsrs	r2, r3, #19
    2716:	0212      	lsls	r2, r2, #8
    2718:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
    271c:	0d9c      	lsrs	r4, r3, #22
    271e:	0124      	lsls	r4, r4, #4
    2720:	f004 0470 	and.w	r4, r4, #112	; 0x70
    2724:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
    2726:	f3c3 4302 	ubfx	r3, r3, #16, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    272a:	431a      	orrs	r2, r3
    272c:	e748      	b.n	25c0 <_adc_init+0x14>
    272e:	bf00      	nop
    2730:	43001c00 	.word	0x43001c00
    2734:	43002000 	.word	0x43002000
    2738:	00007a44 	.word	0x00007a44

0000273c <_adc_get_regs>:
{
    273c:	b508      	push	{r3, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
    273e:	4b0b      	ldr	r3, [pc, #44]	; (276c <_adc_get_regs+0x30>)
    2740:	4798      	blx	r3
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2742:	2300      	movs	r3, #0
    2744:	b13b      	cbz	r3, 2756 <_adc_get_regs+0x1a>
	ASSERT(false);
    2746:	2288      	movs	r2, #136	; 0x88
    2748:	4909      	ldr	r1, [pc, #36]	; (2770 <_adc_get_regs+0x34>)
    274a:	2000      	movs	r0, #0
    274c:	4b09      	ldr	r3, [pc, #36]	; (2774 <_adc_get_regs+0x38>)
    274e:	4798      	blx	r3
	return 0;
    2750:	2300      	movs	r3, #0
}
    2752:	4618      	mov	r0, r3
    2754:	bd08      	pop	{r3, pc}
		if (_adcs[i].number == n) {
    2756:	2216      	movs	r2, #22
    2758:	fb02 f203 	mul.w	r2, r2, r3
    275c:	4906      	ldr	r1, [pc, #24]	; (2778 <_adc_get_regs+0x3c>)
    275e:	5c8a      	ldrb	r2, [r1, r2]
    2760:	4290      	cmp	r0, r2
    2762:	d0f6      	beq.n	2752 <_adc_get_regs+0x16>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2764:	3301      	adds	r3, #1
    2766:	b2db      	uxtb	r3, r3
    2768:	e7ec      	b.n	2744 <_adc_get_regs+0x8>
    276a:	bf00      	nop
    276c:	0000259d 	.word	0x0000259d
    2770:	00007a5c 	.word	0x00007a5c
    2774:	000023b5 	.word	0x000023b5
    2778:	00007a44 	.word	0x00007a44

0000277c <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    277c:	b538      	push	{r3, r4, r5, lr}
    277e:	460c      	mov	r4, r1
	ASSERT(device);
    2780:	4605      	mov	r5, r0
    2782:	22d9      	movs	r2, #217	; 0xd9
    2784:	4907      	ldr	r1, [pc, #28]	; (27a4 <_adc_sync_init+0x28>)
    2786:	3000      	adds	r0, #0
    2788:	bf18      	it	ne
    278a:	2001      	movne	r0, #1
    278c:	4b06      	ldr	r3, [pc, #24]	; (27a8 <_adc_sync_init+0x2c>)
    278e:	4798      	blx	r3

	device->hw = hw;
    2790:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    2792:	4620      	mov	r0, r4
    2794:	4b05      	ldr	r3, [pc, #20]	; (27ac <_adc_sync_init+0x30>)
    2796:	4798      	blx	r3
    2798:	4601      	mov	r1, r0
    279a:	4620      	mov	r0, r4
    279c:	4b04      	ldr	r3, [pc, #16]	; (27b0 <_adc_sync_init+0x34>)
    279e:	4798      	blx	r3
}
    27a0:	bd38      	pop	{r3, r4, r5, pc}
    27a2:	bf00      	nop
    27a4:	00007a5c 	.word	0x00007a5c
    27a8:	000023b5 	.word	0x000023b5
    27ac:	0000273d 	.word	0x0000273d
    27b0:	000025ad 	.word	0x000025ad

000027b4 <_can_async_init>:

/**
 * \brief Initialize CAN.
 */
int32_t _can_async_init(struct _can_async_device *const dev, void *const hw)
{
    27b4:	b430      	push	{r4, r5}
	dev->hw = hw;
    27b6:	6001      	str	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_INIT_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
    27b8:	698b      	ldr	r3, [r1, #24]
    27ba:	f043 0301 	orr.w	r3, r3, #1
    27be:	618b      	str	r3, [r1, #24]
	hri_can_set_CCCR_INIT_bit(dev->hw);
	while (hri_can_get_CCCR_INIT_bit(dev->hw) == 0)
    27c0:	6803      	ldr	r3, [r0, #0]
}

static inline bool hri_can_get_CCCR_INIT_bit(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Can *)hw)->CCCR.reg;
    27c2:	699a      	ldr	r2, [r3, #24]
    27c4:	f012 0f01 	tst.w	r2, #1
    27c8:	d0fa      	beq.n	27c0 <_can_async_init+0xc>
}

static inline void hri_can_set_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_CCE;
    27ca:	699a      	ldr	r2, [r3, #24]
    27cc:	f042 0202 	orr.w	r2, r2, #2
    27d0:	619a      	str	r2, [r3, #24]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

#ifdef CONF_CAN1_ENABLED
	if (hw == CAN1) {
    27d2:	4b34      	ldr	r3, [pc, #208]	; (28a4 <_can_async_init+0xf0>)
    27d4:	4299      	cmp	r1, r3
    27d6:	d011      	beq.n	27fc <_can_async_init+0x48>
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

	/* Disable CCE to prevent Configuration Change */
	hri_can_clear_CCCR_CCE_bit(dev->hw);
    27d8:	6802      	ldr	r2, [r0, #0]
}

static inline void hri_can_clear_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_CCE;
    27da:	6993      	ldr	r3, [r2, #24]
    27dc:	f023 0302 	bic.w	r3, r3, #2
    27e0:	6193      	str	r3, [r2, #24]
	hri_can_clear_CCCR_INIT_bit(dev->hw);
    27e2:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
    27e4:	6993      	ldr	r3, [r2, #24]
    27e6:	f023 0301 	bic.w	r3, r3, #1
    27ea:	6193      	str	r3, [r2, #24]
	while (hri_can_get_CCCR_INIT_bit(dev->hw)) {
    27ec:	6803      	ldr	r3, [r0, #0]
	tmp = ((Can *)hw)->CCCR.reg;
    27ee:	699b      	ldr	r3, [r3, #24]
    27f0:	f013 0f01 	tst.w	r3, #1
    27f4:	d1fa      	bne.n	27ec <_can_async_init+0x38>
	};

	return ERR_NONE;
}
    27f6:	2000      	movs	r0, #0
    27f8:	bc30      	pop	{r4, r5}
    27fa:	4770      	bx	lr
		_can1_dev    = dev;
    27fc:	4b2a      	ldr	r3, [pc, #168]	; (28a8 <_can_async_init+0xf4>)
    27fe:	461a      	mov	r2, r3
    2800:	f842 0b04 	str.w	r0, [r2], #4
		dev->context = (void *)&_can1_context;
    2804:	4929      	ldr	r1, [pc, #164]	; (28ac <_can_async_init+0xf8>)
    2806:	6181      	str	r1, [r0, #24]
		hri_can_set_CCCR_reg(dev->hw, CONF_CAN1_CCCR_REG);
    2808:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_reg(const void *const hw, hri_can_cccr_reg_t mask)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= mask;
    280a:	698c      	ldr	r4, [r1, #24]
    280c:	618c      	str	r4, [r1, #24]
		hri_can_write_MRCFG_reg(dev->hw, CONF_CAN1_MRCFG_REG);
    280e:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->MRCFG.reg = data;
    2810:	2400      	movs	r4, #0
    2812:	608c      	str	r4, [r1, #8]
		hri_can_write_NBTP_reg(dev->hw, CONF_CAN1_BTP_REG);
    2814:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_NBTP_reg(const void *const hw, hri_can_nbtp_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->NBTP.reg = data;
    2816:	4d26      	ldr	r5, [pc, #152]	; (28b0 <_can_async_init+0xfc>)
    2818:	61cd      	str	r5, [r1, #28]
		hri_can_write_DBTP_reg(dev->hw, CONF_CAN1_DBTP_REG);
    281a:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->DBTP.reg = data;
    281c:	f640 2533 	movw	r5, #2611	; 0xa33
    2820:	60cd      	str	r5, [r1, #12]
		hri_can_write_RXF0C_reg(dev->hw, CONF_CAN1_RXF0C_REG | CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo));
    2822:	6805      	ldr	r5, [r0, #0]
    2824:	4923      	ldr	r1, [pc, #140]	; (28b4 <_can_async_init+0x100>)
    2826:	b289      	uxth	r1, r1
    2828:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
}

static inline void hri_can_write_RXF0C_reg(const void *const hw, hri_can_rxf0c_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXF0C.reg = data;
    282c:	f8c5 10a0 	str.w	r1, [r5, #160]	; 0xa0
		hri_can_write_RXESC_reg(dev->hw, CONF_CAN1_RXESC_REG);
    2830:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_RXESC_reg(const void *const hw, hri_can_rxesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXESC.reg = data;
    2832:	f8c1 40bc 	str.w	r4, [r1, #188]	; 0xbc
		hri_can_write_TXESC_reg(dev->hw, CONF_CAN1_TXESC_REG);
    2836:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_TXESC_reg(const void *const hw, hri_can_txesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXESC.reg = data;
    2838:	f8c1 40c8 	str.w	r4, [r1, #200]	; 0xc8
		hri_can_write_TXBC_reg(dev->hw, CONF_CAN1_TXBC_REG | CAN_TXBC_TBSA((uint32_t)can1_tx_fifo));
    283c:	6805      	ldr	r5, [r0, #0]
    283e:	491e      	ldr	r1, [pc, #120]	; (28b8 <_can_async_init+0x104>)
    2840:	b289      	uxth	r1, r1
    2842:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
	((Can *)hw)->TXBC.reg = data;
    2846:	f8c5 10c0 	str.w	r1, [r5, #192]	; 0xc0
		hri_can_write_TXEFC_reg(dev->hw, CONF_CAN1_TXEFC_REG | CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo));
    284a:	6801      	ldr	r1, [r0, #0]
    284c:	b292      	uxth	r2, r2
    284e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
}

static inline void hri_can_write_TXEFC_reg(const void *const hw, hri_can_txefc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXEFC.reg = data;
    2852:	f8c1 20f0 	str.w	r2, [r1, #240]	; 0xf0
		hri_can_write_GFC_reg(dev->hw, CONF_CAN1_GFC_REG);
    2856:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->GFC.reg = data;
    2858:	2128      	movs	r1, #40	; 0x28
    285a:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
		hri_can_write_SIDFC_reg(dev->hw, CONF_CAN1_SIDFC_REG | CAN_SIDFC_FLSSA((uint32_t)can1_rx_std_filter));
    285e:	6801      	ldr	r1, [r0, #0]
    2860:	f103 0214 	add.w	r2, r3, #20
    2864:	b292      	uxth	r2, r2
    2866:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
	((Can *)hw)->SIDFC.reg = data;
    286a:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
		hri_can_write_XIDFC_reg(dev->hw, CONF_CAN1_XIDFC_REG | CAN_XIDFC_FLESA((uint32_t)can1_rx_ext_filter));
    286e:	6802      	ldr	r2, [r0, #0]
    2870:	331c      	adds	r3, #28
    2872:	b29b      	uxth	r3, r3
    2874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Can *)hw)->XIDFC.reg = data;
    2878:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		hri_can_write_XIDAM_reg(dev->hw, CONF_CAN1_XIDAM_REG);
    287c:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->XIDAM.reg = data;
    287e:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2882:	4b0e      	ldr	r3, [pc, #56]	; (28bc <_can_async_init+0x108>)
    2884:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    2888:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
    288c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2890:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2894:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2898:	609a      	str	r2, [r3, #8]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
    289a:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->ILE.reg = data;
    289c:	2201      	movs	r2, #1
    289e:	65da      	str	r2, [r3, #92]	; 0x5c
    28a0:	e79a      	b.n	27d8 <_can_async_init+0x24>
    28a2:	bf00      	nop
    28a4:	42000400 	.word	0x42000400
    28a8:	20000604 	.word	0x20000604
    28ac:	20000000 	.word	0x20000000
    28b0:	06020a07 	.word	0x06020a07
    28b4:	20000bb4 	.word	0x20000bb4
    28b8:	20000b94 	.word	0x20000b94
    28bc:	e000e100 	.word	0xe000e100

000028c0 <CAN1_Handler>:

/*
 * \brief CAN interrupt handler
 */
void CAN1_Handler(void)
{
    28c0:	b538      	push	{r3, r4, r5, lr}
	struct _can_async_device *dev = _can1_dev;
    28c2:	4b1d      	ldr	r3, [pc, #116]	; (2938 <CAN1_Handler+0x78>)
    28c4:	681d      	ldr	r5, [r3, #0]
	uint32_t                  ir;
	ir = hri_can_read_IR_reg(dev->hw);
    28c6:	682b      	ldr	r3, [r5, #0]
	return ((Can *)hw)->IR.reg;
    28c8:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & CAN_IR_RF0N) {
    28ca:	f014 0f01 	tst.w	r4, #1
    28ce:	d11a      	bne.n	2906 <CAN1_Handler+0x46>
		dev->cb.rx_done(dev);
	}

	if (ir & CAN_IR_TC) {
    28d0:	f414 7f00 	tst.w	r4, #512	; 0x200
    28d4:	d11b      	bne.n	290e <CAN1_Handler+0x4e>
		dev->cb.tx_done(dev);
	}

	if (ir & CAN_IR_BO) {
    28d6:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    28da:	d11c      	bne.n	2916 <CAN1_Handler+0x56>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & CAN_IR_EW) {
    28dc:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    28e0:	d11e      	bne.n	2920 <CAN1_Handler+0x60>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & CAN_IR_EP) {
    28e2:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    28e6:	d008      	beq.n	28fa <CAN1_Handler+0x3a>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    28e8:	68eb      	ldr	r3, [r5, #12]
    28ea:	682a      	ldr	r2, [r5, #0]
	return (((Can *)hw)->PSR.reg & CAN_PSR_EP) >> CAN_PSR_EP_Pos;
    28ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
    28ee:	f012 0f20 	tst.w	r2, #32
    28f2:	d01a      	beq.n	292a <CAN1_Handler+0x6a>
    28f4:	2102      	movs	r1, #2
    28f6:	4628      	mov	r0, r5
    28f8:	4798      	blx	r3
	}

	if (ir & CAN_IR_RF0L) {
    28fa:	f014 0f08 	tst.w	r4, #8
    28fe:	d116      	bne.n	292e <CAN1_Handler+0x6e>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_can_write_IR_reg(dev->hw, ir);
    2900:	682b      	ldr	r3, [r5, #0]
	((Can *)hw)->IR.reg = data;
    2902:	651c      	str	r4, [r3, #80]	; 0x50
    2904:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
    2906:	68ab      	ldr	r3, [r5, #8]
    2908:	4628      	mov	r0, r5
    290a:	4798      	blx	r3
    290c:	e7e0      	b.n	28d0 <CAN1_Handler+0x10>
		dev->cb.tx_done(dev);
    290e:	686b      	ldr	r3, [r5, #4]
    2910:	4628      	mov	r0, r5
    2912:	4798      	blx	r3
    2914:	e7df      	b.n	28d6 <CAN1_Handler+0x16>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
    2916:	68eb      	ldr	r3, [r5, #12]
    2918:	2103      	movs	r1, #3
    291a:	4628      	mov	r0, r5
    291c:	4798      	blx	r3
    291e:	e7dd      	b.n	28dc <CAN1_Handler+0x1c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
    2920:	68eb      	ldr	r3, [r5, #12]
    2922:	2100      	movs	r1, #0
    2924:	4628      	mov	r0, r5
    2926:	4798      	blx	r3
    2928:	e7db      	b.n	28e2 <CAN1_Handler+0x22>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    292a:	2101      	movs	r1, #1
    292c:	e7e3      	b.n	28f6 <CAN1_Handler+0x36>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
    292e:	68eb      	ldr	r3, [r5, #12]
    2930:	2104      	movs	r1, #4
    2932:	4628      	mov	r0, r5
    2934:	4798      	blx	r3
    2936:	e7e3      	b.n	2900 <CAN1_Handler+0x40>
    2938:	20000604 	.word	0x20000604

0000293c <_go_to_sleep>:
  __ASM volatile ("dsb 0xF":::"memory");
    293c:	f3bf 8f4f 	dsb	sy
 * \brief Put MCU to sleep
 */
void _go_to_sleep(void)
{
	__DSB();
	__WFI();
    2940:	bf30      	wfi
    2942:	4770      	bx	lr

00002944 <_get_cycles_for_ms>:
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
	case 8:
		return (ms * (freq / 100000)) * 100;
    2944:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
    2948:	0143      	lsls	r3, r0, #5
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    294a:	2064      	movs	r0, #100	; 0x64
    294c:	fb00 f003 	mul.w	r0, r0, r3
    2950:	4770      	bx	lr
	...

00002954 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    2954:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    2956:	4a09      	ldr	r2, [pc, #36]	; (297c <_init_chip+0x28>)
    2958:	8813      	ldrh	r3, [r2, #0]
    295a:	b29b      	uxth	r3, r3
    295c:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    295e:	4b08      	ldr	r3, [pc, #32]	; (2980 <_init_chip+0x2c>)
    2960:	4798      	blx	r3
	_oscctrl_init_sources();
    2962:	4b08      	ldr	r3, [pc, #32]	; (2984 <_init_chip+0x30>)
    2964:	4798      	blx	r3
	_mclk_init();
    2966:	4b08      	ldr	r3, [pc, #32]	; (2988 <_init_chip+0x34>)
    2968:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    296a:	2002      	movs	r0, #2
    296c:	4c07      	ldr	r4, [pc, #28]	; (298c <_init_chip+0x38>)
    296e:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    2970:	4b07      	ldr	r3, [pc, #28]	; (2990 <_init_chip+0x3c>)
    2972:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2974:	f640 70fd 	movw	r0, #4093	; 0xffd
    2978:	47a0      	blx	r4
    297a:	bd10      	pop	{r4, pc}
    297c:	41004000 	.word	0x41004000
    2980:	00002c71 	.word	0x00002c71
    2984:	00002c91 	.word	0x00002c91
    2988:	00002b95 	.word	0x00002b95
    298c:	00002b55 	.word	0x00002b55
    2990:	00002cad 	.word	0x00002cad

00002994 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    2994:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    2996:	2000      	movs	r0, #0
    2998:	4770      	bx	lr
	...

0000299c <_ext_irq_handler>:

/**
 * \brief Inter EIC interrupt handler
 */
static void _ext_irq_handler(void)
{
    299c:	b570      	push	{r4, r5, r6, lr}
    299e:	b082      	sub	sp, #8
	return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw)
{
	return ((Eic *)hw)->INTFLAG.reg;
    29a0:	4b2a      	ldr	r3, [pc, #168]	; (2a4c <_ext_irq_handler+0xb0>)
    29a2:	695a      	ldr	r2, [r3, #20]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
    29a4:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
    29a6:	9a01      	ldr	r2, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask)
{
	((Eic *)hw)->INTFLAG.reg = mask;
    29a8:	615a      	str	r2, [r3, #20]

	ASSERT(callback);
    29aa:	4b29      	ldr	r3, [pc, #164]	; (2a50 <_ext_irq_handler+0xb4>)
    29ac:	6818      	ldr	r0, [r3, #0]
    29ae:	22ec      	movs	r2, #236	; 0xec
    29b0:	4928      	ldr	r1, [pc, #160]	; (2a54 <_ext_irq_handler+0xb8>)
    29b2:	3000      	adds	r0, #0
    29b4:	bf18      	it	ne
    29b6:	2001      	movne	r0, #1
    29b8:	4b27      	ldr	r3, [pc, #156]	; (2a58 <_ext_irq_handler+0xbc>)
    29ba:	4798      	blx	r3
	uint32_t          pin = INVALID_PIN_NUMBER;
    29bc:	f04f 35ff 	mov.w	r5, #4294967295

	while (flags) {
    29c0:	e035      	b.n	2a2e <_ext_irq_handler+0x92>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = (upper + lower) >> 1;
				if (_map[middle].extint == pos) {
					pin = _map[middle].pin;
    29c2:	4b26      	ldr	r3, [pc, #152]	; (2a5c <_ext_irq_handler+0xc0>)
    29c4:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
    29c8:	6875      	ldr	r5, [r6, #4]
				} else {
					upper = middle - 1;
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
    29ca:	f1b5 3fff 	cmp.w	r5, #4294967295
    29ce:	d003      	beq.n	29d8 <_ext_irq_handler+0x3c>
				callback(pin);
    29d0:	4b1f      	ldr	r3, [pc, #124]	; (2a50 <_ext_irq_handler+0xb4>)
    29d2:	681b      	ldr	r3, [r3, #0]
    29d4:	4628      	mov	r0, r5
    29d6:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
    29d8:	2301      	movs	r3, #1
    29da:	40a3      	lsls	r3, r4
    29dc:	9c01      	ldr	r4, [sp, #4]
    29de:	ea24 0403 	bic.w	r4, r4, r3
    29e2:	9401      	str	r4, [sp, #4]
			pos = ffs(flags) - 1;
    29e4:	9b01      	ldr	r3, [sp, #4]
    29e6:	fa93 f4a3 	rbit	r4, r3
    29ea:	fab4 f484 	clz	r4, r4
    29ee:	b90b      	cbnz	r3, 29f4 <_ext_irq_handler+0x58>
    29f0:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    29f4:	f1b4 3fff 	cmp.w	r4, #4294967295
    29f8:	d014      	beq.n	2a24 <_ext_irq_handler+0x88>
    29fa:	2002      	movs	r0, #2
    29fc:	2100      	movs	r1, #0
    29fe:	e001      	b.n	2a04 <_ext_irq_handler+0x68>
					upper = middle - 1;
    2a00:	3b01      	subs	r3, #1
    2a02:	b2d8      	uxtb	r0, r3
			while (upper >= lower) {
    2a04:	4281      	cmp	r1, r0
    2a06:	d8e0      	bhi.n	29ca <_ext_irq_handler+0x2e>
				middle = (upper + lower) >> 1;
    2a08:	1843      	adds	r3, r0, r1
    2a0a:	f3c3 0347 	ubfx	r3, r3, #1, #8
    2a0e:	461e      	mov	r6, r3
				if (_map[middle].extint == pos) {
    2a10:	4a12      	ldr	r2, [pc, #72]	; (2a5c <_ext_irq_handler+0xc0>)
    2a12:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    2a16:	42a2      	cmp	r2, r4
    2a18:	d0d3      	beq.n	29c2 <_ext_irq_handler+0x26>
				if (_map[middle].extint < pos) {
    2a1a:	42a2      	cmp	r2, r4
    2a1c:	daf0      	bge.n	2a00 <_ext_irq_handler+0x64>
					lower = middle + 1;
    2a1e:	3301      	adds	r3, #1
    2a20:	b2d9      	uxtb	r1, r3
    2a22:	e7ef      	b.n	2a04 <_ext_irq_handler+0x68>
	return ((Eic *)hw)->INTFLAG.reg;
    2a24:	4b09      	ldr	r3, [pc, #36]	; (2a4c <_ext_irq_handler+0xb0>)
    2a26:	695a      	ldr	r2, [r3, #20]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
    2a28:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
    2a2a:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
    2a2c:	615a      	str	r2, [r3, #20]
	while (flags) {
    2a2e:	9b01      	ldr	r3, [sp, #4]
    2a30:	b14b      	cbz	r3, 2a46 <_ext_irq_handler+0xaa>
		pos = ffs(flags) - 1;
    2a32:	9b01      	ldr	r3, [sp, #4]
    2a34:	fa93 f4a3 	rbit	r4, r3
    2a38:	fab4 f484 	clz	r4, r4
    2a3c:	2b00      	cmp	r3, #0
    2a3e:	d1d9      	bne.n	29f4 <_ext_irq_handler+0x58>
    2a40:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    2a44:	e7d6      	b.n	29f4 <_ext_irq_handler+0x58>
	}
}
    2a46:	b002      	add	sp, #8
    2a48:	bd70      	pop	{r4, r5, r6, pc}
    2a4a:	bf00      	nop
    2a4c:	40002800 	.word	0x40002800
    2a50:	20000630 	.word	0x20000630
    2a54:	00007a84 	.word	0x00007a84
    2a58:	000023b5 	.word	0x000023b5
    2a5c:	00007a74 	.word	0x00007a74

00002a60 <_ext_irq_init>:
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
    2a60:	4b33      	ldr	r3, [pc, #204]	; (2b30 <_ext_irq_init+0xd0>)
    2a62:	685b      	ldr	r3, [r3, #4]
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
    2a64:	f013 0f01 	tst.w	r3, #1
    2a68:	d120      	bne.n	2aac <_ext_irq_init+0x4c>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a6a:	4b31      	ldr	r3, [pc, #196]	; (2b30 <_ext_irq_init+0xd0>)
    2a6c:	685b      	ldr	r3, [r3, #4]
    2a6e:	f013 0f03 	tst.w	r3, #3
    2a72:	d1fa      	bne.n	2a6a <_ext_irq_init+0xa>

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2a74:	4b2e      	ldr	r3, [pc, #184]	; (2b30 <_ext_irq_init+0xd0>)
    2a76:	781b      	ldrb	r3, [r3, #0]
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
    2a78:	f013 0f02 	tst.w	r3, #2
    2a7c:	d00e      	beq.n	2a9c <_ext_irq_init+0x3c>
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    2a7e:	4a2c      	ldr	r2, [pc, #176]	; (2b30 <_ext_irq_init+0xd0>)
    2a80:	7813      	ldrb	r3, [r2, #0]
    2a82:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    2a86:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a88:	4b29      	ldr	r3, [pc, #164]	; (2b30 <_ext_irq_init+0xd0>)
    2a8a:	685b      	ldr	r3, [r3, #4]
    2a8c:	f013 0f03 	tst.w	r3, #3
    2a90:	d1fa      	bne.n	2a88 <_ext_irq_init+0x28>
    2a92:	4b27      	ldr	r3, [pc, #156]	; (2b30 <_ext_irq_init+0xd0>)
    2a94:	685b      	ldr	r3, [r3, #4]
    2a96:	f013 0f02 	tst.w	r3, #2
    2a9a:	d1fa      	bne.n	2a92 <_ext_irq_init+0x32>
}

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
    2a9c:	2201      	movs	r2, #1
    2a9e:	4b24      	ldr	r3, [pc, #144]	; (2b30 <_ext_irq_init+0xd0>)
    2aa0:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2aa2:	4b23      	ldr	r3, [pc, #140]	; (2b30 <_ext_irq_init+0xd0>)
    2aa4:	685b      	ldr	r3, [r3, #4]
    2aa6:	f013 0f03 	tst.w	r3, #3
    2aaa:	d1fa      	bne.n	2aa2 <_ext_irq_init+0x42>
    2aac:	4b20      	ldr	r3, [pc, #128]	; (2b30 <_ext_irq_init+0xd0>)
    2aae:	685b      	ldr	r3, [r3, #4]
    2ab0:	f013 0f01 	tst.w	r3, #1
    2ab4:	d1fa      	bne.n	2aac <_ext_irq_init+0x4c>
	tmp = ((Eic *)hw)->CTRLA.reg;
    2ab6:	4a1e      	ldr	r2, [pc, #120]	; (2b30 <_ext_irq_init+0xd0>)
    2ab8:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    2aba:	f003 03ef 	and.w	r3, r3, #239	; 0xef
	((Eic *)hw)->CTRLA.reg = tmp;
    2abe:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2ac0:	4b1b      	ldr	r3, [pc, #108]	; (2b30 <_ext_irq_init+0xd0>)
    2ac2:	685b      	ldr	r3, [r3, #4]
    2ac4:	f013 0f03 	tst.w	r3, #3
    2ac8:	d1fa      	bne.n	2ac0 <_ext_irq_init+0x60>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    2aca:	4b19      	ldr	r3, [pc, #100]	; (2b30 <_ext_irq_init+0xd0>)
    2acc:	2200      	movs	r2, #0
    2ace:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    2ad0:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    2ad2:	f242 0104 	movw	r1, #8196	; 0x2004
    2ad6:	6199      	str	r1, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    2ad8:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    2ada:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    2adc:	f44f 7280 	mov.w	r2, #256	; 0x100
    2ae0:	61da      	str	r2, [r3, #28]
    2ae2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2ae6:	621a      	str	r2, [r3, #32]
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2ae8:	781a      	ldrb	r2, [r3, #0]
    2aea:	f042 0202 	orr.w	r2, r2, #2
    2aee:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2af0:	4b0f      	ldr	r3, [pc, #60]	; (2b30 <_ext_irq_init+0xd0>)
    2af2:	685b      	ldr	r3, [r3, #4]
    2af4:	f013 0f03 	tst.w	r3, #3
    2af8:	d1fa      	bne.n	2af0 <_ext_irq_init+0x90>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2afa:	4b0e      	ldr	r3, [pc, #56]	; (2b34 <_ext_irq_init+0xd4>)
    2afc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2b00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2b04:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2b08:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2b0c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2b10:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2b12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    2b16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2b1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2b1e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2b22:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2b26:	601a      	str	r2, [r3, #0]
	callback = cb;
    2b28:	4b03      	ldr	r3, [pc, #12]	; (2b38 <_ext_irq_init+0xd8>)
    2b2a:	6018      	str	r0, [r3, #0]
}
    2b2c:	2000      	movs	r0, #0
    2b2e:	4770      	bx	lr
    2b30:	40002800 	.word	0x40002800
    2b34:	e000e100 	.word	0xe000e100
    2b38:	20000630 	.word	0x20000630

00002b3c <EIC_2_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_2_Handler(void)
{
    2b3c:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2b3e:	4b01      	ldr	r3, [pc, #4]	; (2b44 <EIC_2_Handler+0x8>)
    2b40:	4798      	blx	r3
    2b42:	bd08      	pop	{r3, pc}
    2b44:	0000299d 	.word	0x0000299d

00002b48 <EIC_13_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_13_Handler(void)
{
    2b48:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2b4a:	4b01      	ldr	r3, [pc, #4]	; (2b50 <EIC_13_Handler+0x8>)
    2b4c:	4798      	blx	r3
    2b4e:	bd08      	pop	{r3, pc}
    2b50:	0000299d 	.word	0x0000299d

00002b54 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    2b54:	f010 0f01 	tst.w	r0, #1
    2b58:	d008      	beq.n	2b6c <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2b5a:	4a0b      	ldr	r2, [pc, #44]	; (2b88 <_gclk_init_generators_by_fref+0x34>)
    2b5c:	4b0b      	ldr	r3, [pc, #44]	; (2b8c <_gclk_init_generators_by_fref+0x38>)
    2b5e:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2b60:	4b0a      	ldr	r3, [pc, #40]	; (2b8c <_gclk_init_generators_by_fref+0x38>)
    2b62:	685a      	ldr	r2, [r3, #4]
    2b64:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2b68:	421a      	tst	r2, r3
    2b6a:	d1f9      	bne.n	2b60 <_gclk_init_generators_by_fref+0xc>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    2b6c:	f010 0f02 	tst.w	r0, #2
    2b70:	d008      	beq.n	2b84 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2b72:	4a07      	ldr	r2, [pc, #28]	; (2b90 <_gclk_init_generators_by_fref+0x3c>)
    2b74:	4b05      	ldr	r3, [pc, #20]	; (2b8c <_gclk_init_generators_by_fref+0x38>)
    2b76:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2b78:	4b04      	ldr	r3, [pc, #16]	; (2b8c <_gclk_init_generators_by_fref+0x38>)
    2b7a:	685a      	ldr	r2, [r3, #4]
    2b7c:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2b80:	421a      	tst	r2, r3
    2b82:	d1f9      	bne.n	2b78 <_gclk_init_generators_by_fref+0x24>
    2b84:	4770      	bx	lr
    2b86:	bf00      	nop
    2b88:	00012906 	.word	0x00012906
    2b8c:	40001c00 	.word	0x40001c00
    2b90:	00010904 	.word	0x00010904

00002b94 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    2b94:	2201      	movs	r2, #1
    2b96:	4b01      	ldr	r3, [pc, #4]	; (2b9c <_mclk_init+0x8>)
    2b98:	715a      	strb	r2, [r3, #5]
    2b9a:	4770      	bx	lr
    2b9c:	40000800 	.word	0x40000800

00002ba0 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    2ba0:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2ba2:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    2ba4:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    2ba6:	f012 0f01 	tst.w	r2, #1
    2baa:	d005      	beq.n	2bb8 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    2bac:	2201      	movs	r2, #1
    2bae:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    2bb0:	6803      	ldr	r3, [r0, #0]
    2bb2:	b153      	cbz	r3, 2bca <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    2bb4:	4798      	blx	r3
    2bb6:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    2bb8:	8a1a      	ldrh	r2, [r3, #16]
    2bba:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    2bbc:	b12a      	cbz	r2, 2bca <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    2bbe:	f240 225e 	movw	r2, #606	; 0x25e
    2bc2:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    2bc4:	6843      	ldr	r3, [r0, #4]
    2bc6:	b103      	cbz	r3, 2bca <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    2bc8:	4798      	blx	r3
    2bca:	bd08      	pop	{r3, pc}

00002bcc <_flash_init>:
{
    2bcc:	b538      	push	{r3, r4, r5, lr}
    2bce:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    2bd0:	4605      	mov	r5, r0
    2bd2:	b350      	cbz	r0, 2c2a <_flash_init+0x5e>
    2bd4:	4b17      	ldr	r3, [pc, #92]	; (2c34 <_flash_init+0x68>)
    2bd6:	4299      	cmp	r1, r3
    2bd8:	d029      	beq.n	2c2e <_flash_init+0x62>
    2bda:	2000      	movs	r0, #0
    2bdc:	224b      	movs	r2, #75	; 0x4b
    2bde:	4916      	ldr	r1, [pc, #88]	; (2c38 <_flash_init+0x6c>)
    2be0:	4b16      	ldr	r3, [pc, #88]	; (2c3c <_flash_init+0x70>)
    2be2:	4798      	blx	r3
	device->hw = hw;
    2be4:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    2be6:	8823      	ldrh	r3, [r4, #0]
	ctrla &= ~(NVMCTRL_CTRLA_CACHEDIS0 | NVMCTRL_CTRLA_CACHEDIS1 | NVMCTRL_CTRLA_PRM_Msk);
    2be8:	f3c3 030d 	ubfx	r3, r3, #0, #14
    2bec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    2bf0:	b29b      	uxth	r3, r3
	((Nvmctrl *)hw)->CTRLA.reg = data;
    2bf2:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    2bf4:	4b12      	ldr	r3, [pc, #72]	; (2c40 <_flash_init+0x74>)
    2bf6:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2bf8:	4b12      	ldr	r3, [pc, #72]	; (2c44 <_flash_init+0x78>)
    2bfa:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    2bfe:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2c02:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c06:	f3bf 8f6f 	isb	sy
    2c0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2c0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2c12:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c16:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c1a:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    2c1e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c22:	6019      	str	r1, [r3, #0]
    2c24:	601a      	str	r2, [r3, #0]
}
    2c26:	2000      	movs	r0, #0
    2c28:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(device && (hw == NVMCTRL));
    2c2a:	2000      	movs	r0, #0
    2c2c:	e7d6      	b.n	2bdc <_flash_init+0x10>
    2c2e:	2001      	movs	r0, #1
    2c30:	e7d4      	b.n	2bdc <_flash_init+0x10>
    2c32:	bf00      	nop
    2c34:	41004000 	.word	0x41004000
    2c38:	00007a9c 	.word	0x00007a9c
    2c3c:	000023b5 	.word	0x000023b5
    2c40:	20000634 	.word	0x20000634
    2c44:	e000e100 	.word	0xe000e100

00002c48 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    2c48:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2c4a:	4b02      	ldr	r3, [pc, #8]	; (2c54 <NVMCTRL_0_Handler+0xc>)
    2c4c:	6818      	ldr	r0, [r3, #0]
    2c4e:	4b02      	ldr	r3, [pc, #8]	; (2c58 <NVMCTRL_0_Handler+0x10>)
    2c50:	4798      	blx	r3
    2c52:	bd08      	pop	{r3, pc}
    2c54:	20000634 	.word	0x20000634
    2c58:	00002ba1 	.word	0x00002ba1

00002c5c <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    2c5c:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2c5e:	4b02      	ldr	r3, [pc, #8]	; (2c68 <NVMCTRL_1_Handler+0xc>)
    2c60:	6818      	ldr	r0, [r3, #0]
    2c62:	4b02      	ldr	r3, [pc, #8]	; (2c6c <NVMCTRL_1_Handler+0x10>)
    2c64:	4798      	blx	r3
    2c66:	bd08      	pop	{r3, pc}
    2c68:	20000634 	.word	0x20000634
    2c6c:	00002ba1 	.word	0x00002ba1

00002c70 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    2c70:	4b06      	ldr	r3, [pc, #24]	; (2c8c <_osc32kctrl_init_sources+0x1c>)
    2c72:	f242 0286 	movw	r2, #8326	; 0x2086
    2c76:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    2c78:	2200      	movs	r2, #0
    2c7a:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    2c7c:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    2c7e:	69d9      	ldr	r1, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    2c80:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2c84:	61d9      	str	r1, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2c86:	741a      	strb	r2, [r3, #16]
    2c88:	4770      	bx	lr
    2c8a:	bf00      	nop
    2c8c:	40001400 	.word	0x40001400

00002c90 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    2c90:	4a04      	ldr	r2, [pc, #16]	; (2ca4 <_oscctrl_init_sources+0x14>)
    2c92:	4b05      	ldr	r3, [pc, #20]	; (2ca8 <_oscctrl_init_sources+0x18>)
    2c94:	619a      	str	r2, [r3, #24]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    2c96:	4b04      	ldr	r3, [pc, #16]	; (2ca8 <_oscctrl_init_sources+0x18>)
    2c98:	691b      	ldr	r3, [r3, #16]
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    2c9a:	f013 0f02 	tst.w	r3, #2
    2c9e:	d0fa      	beq.n	2c96 <_oscctrl_init_sources+0x6>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    2ca0:	4770      	bx	lr
    2ca2:	bf00      	nop
    2ca4:	03002606 	.word	0x03002606
    2ca8:	40001000 	.word	0x40001000

00002cac <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2cac:	4a36      	ldr	r2, [pc, #216]	; (2d88 <_oscctrl_init_referenced_generators+0xdc>)
    2cae:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2cb0:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2cb4:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2cb8:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2cba:	4b33      	ldr	r3, [pc, #204]	; (2d88 <_oscctrl_init_referenced_generators+0xdc>)
    2cbc:	685a      	ldr	r2, [r3, #4]
    2cbe:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2cc2:	421a      	tst	r2, r3
    2cc4:	d1f9      	bne.n	2cba <_oscctrl_init_referenced_generators+0xe>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2cc6:	4b30      	ldr	r3, [pc, #192]	; (2d88 <_oscctrl_init_referenced_generators+0xdc>)
    2cc8:	685b      	ldr	r3, [r3, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2cca:	f013 0f04 	tst.w	r3, #4
    2cce:	d1fa      	bne.n	2cc6 <_oscctrl_init_referenced_generators+0x1a>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2cd0:	4b2e      	ldr	r3, [pc, #184]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2cd2:	2200      	movs	r2, #0
    2cd4:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    2cd6:	4a2e      	ldr	r2, [pc, #184]	; (2d90 <_oscctrl_init_referenced_generators+0xe4>)
    2cd8:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2cda:	4b2c      	ldr	r3, [pc, #176]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2cdc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    2ce0:	f013 0f10 	tst.w	r3, #16
    2ce4:	d1f9      	bne.n	2cda <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2ce6:	2200      	movs	r2, #0
    2ce8:	4b28      	ldr	r3, [pc, #160]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2cea:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2cee:	4b27      	ldr	r3, [pc, #156]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2cf0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2cf4:	f013 0f04 	tst.w	r3, #4
    2cf8:	d1f9      	bne.n	2cee <_oscctrl_init_referenced_generators+0x42>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2cfa:	2202      	movs	r2, #2
    2cfc:	4b23      	ldr	r3, [pc, #140]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2cfe:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d00:	4b22      	ldr	r3, [pc, #136]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d02:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    2d06:	f013 0f02 	tst.w	r3, #2
    2d0a:	d1f9      	bne.n	2d00 <_oscctrl_init_referenced_generators+0x54>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    2d0c:	4b1f      	ldr	r3, [pc, #124]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    2d10:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d12:	4b1e      	ldr	r3, [pc, #120]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d14:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    2d18:	f013 0f08 	tst.w	r3, #8
    2d1c:	d1f9      	bne.n	2d12 <_oscctrl_init_referenced_generators+0x66>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2d1e:	2280      	movs	r2, #128	; 0x80
    2d20:	4b1a      	ldr	r3, [pc, #104]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d22:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2d26:	4b19      	ldr	r3, [pc, #100]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d28:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2d2c:	f013 0f04 	tst.w	r3, #4
    2d30:	d1f9      	bne.n	2d26 <_oscctrl_init_referenced_generators+0x7a>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    2d32:	4b16      	ldr	r3, [pc, #88]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d34:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    2d38:	f013 0f01 	tst.w	r3, #1
    2d3c:	d01d      	beq.n	2d7a <_oscctrl_init_referenced_generators+0xce>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    2d3e:	4b13      	ldr	r3, [pc, #76]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d40:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    2d42:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2d46:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    2d4a:	d1f8      	bne.n	2d3e <_oscctrl_init_referenced_generators+0x92>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    2d4c:	4b0e      	ldr	r3, [pc, #56]	; (2d88 <_oscctrl_init_referenced_generators+0xdc>)
    2d4e:	685b      	ldr	r3, [r3, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    2d50:	2b00      	cmp	r3, #0
    2d52:	d1fb      	bne.n	2d4c <_oscctrl_init_referenced_generators+0xa0>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2d54:	4a0c      	ldr	r2, [pc, #48]	; (2d88 <_oscctrl_init_referenced_generators+0xdc>)
    2d56:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2d58:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2d5c:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2d60:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2d62:	4b09      	ldr	r3, [pc, #36]	; (2d88 <_oscctrl_init_referenced_generators+0xdc>)
    2d64:	685a      	ldr	r2, [r3, #4]
    2d66:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2d6a:	421a      	tst	r2, r3
    2d6c:	d1f9      	bne.n	2d62 <_oscctrl_init_referenced_generators+0xb6>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2d6e:	4b06      	ldr	r3, [pc, #24]	; (2d88 <_oscctrl_init_referenced_generators+0xdc>)
    2d70:	685b      	ldr	r3, [r3, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2d72:	f013 0f04 	tst.w	r3, #4
    2d76:	d1fa      	bne.n	2d6e <_oscctrl_init_referenced_generators+0xc2>
		;
#endif
	(void)hw;
}
    2d78:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    2d7a:	4b04      	ldr	r3, [pc, #16]	; (2d8c <_oscctrl_init_referenced_generators+0xe0>)
    2d7c:	691b      	ldr	r3, [r3, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    2d7e:	f413 7f80 	tst.w	r3, #256	; 0x100
    2d82:	d0fa      	beq.n	2d7a <_oscctrl_init_referenced_generators+0xce>
    2d84:	e7e2      	b.n	2d4c <_oscctrl_init_referenced_generators+0xa0>
    2d86:	bf00      	nop
    2d88:	40001c00 	.word	0x40001c00
    2d8c:	40001000 	.word	0x40001000
    2d90:	04010000 	.word	0x04010000

00002d94 <_set_sleep_mode>:
 */
int32_t _set_sleep_mode(const uint8_t mode)
{
	uint8_t delay = 10;

	switch (mode) {
    2d94:	2802      	cmp	r0, #2
    2d96:	d003      	beq.n	2da0 <_set_sleep_mode+0xc>
    2d98:	d310      	bcc.n	2dbc <_set_sleep_mode+0x28>
    2d9a:	1f03      	subs	r3, r0, #4
    2d9c:	2b03      	cmp	r3, #3
    2d9e:	d80d      	bhi.n	2dbc <_set_sleep_mode+0x28>
}

static inline void hri_pm_write_SLEEPCFG_reg(const void *const hw, hri_pm_sleepcfg_reg_t data)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->SLEEPCFG.reg = data;
    2da0:	4b09      	ldr	r3, [pc, #36]	; (2dc8 <_set_sleep_mode+0x34>)
    2da2:	7058      	strb	r0, [r3, #1]
	uint8_t delay = 10;
    2da4:	230a      	movs	r3, #10
	PM_CRITICAL_SECTION_LEAVE();
}

static inline hri_pm_sleepcfg_reg_t hri_pm_read_SLEEPCFG_reg(const void *const hw)
{
	return ((Pm *)hw)->SLEEPCFG.reg;
    2da6:	4a08      	ldr	r2, [pc, #32]	; (2dc8 <_set_sleep_mode+0x34>)
    2da8:	7852      	ldrb	r2, [r2, #1]
    2daa:	b2d2      	uxtb	r2, r2
		 * writing of the SLEEPCFG register due to bridges. Software has to make
		 * sure the SLEEPCFG register reads the wanted value before issuing WFI
		 * instruction.
		 */
		do {
			if (hri_pm_read_SLEEPCFG_reg(PM) == mode) {
    2dac:	4290      	cmp	r0, r2
    2dae:	d008      	beq.n	2dc2 <_set_sleep_mode+0x2e>
				break;
			}
		} while (--delay);
    2db0:	3b01      	subs	r3, #1
    2db2:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    2db6:	d1f6      	bne.n	2da6 <_set_sleep_mode+0x12>
		break;
	default:
		return ERR_INVALID_ARG;
	}

	return ERR_NONE;
    2db8:	2000      	movs	r0, #0
    2dba:	4770      	bx	lr
		return ERR_INVALID_ARG;
    2dbc:	f06f 000c 	mvn.w	r0, #12
    2dc0:	4770      	bx	lr
	return ERR_NONE;
    2dc2:	2000      	movs	r0, #0
}
    2dc4:	4770      	bx	lr
    2dc6:	bf00      	nop
    2dc8:	40000400 	.word	0x40000400

00002dcc <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    2dcc:	b500      	push	{lr}
    2dce:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    2dd0:	4b0d      	ldr	r3, [pc, #52]	; (2e08 <RAMECC_Handler+0x3c>)
    2dd2:	789b      	ldrb	r3, [r3, #2]
    2dd4:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    2dd6:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2dd8:	9b01      	ldr	r3, [sp, #4]
    2dda:	f013 0f02 	tst.w	r3, #2
    2dde:	d006      	beq.n	2dee <RAMECC_Handler+0x22>
    2de0:	4b0a      	ldr	r3, [pc, #40]	; (2e0c <RAMECC_Handler+0x40>)
    2de2:	681b      	ldr	r3, [r3, #0]
    2de4:	b11b      	cbz	r3, 2dee <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    2de6:	4a08      	ldr	r2, [pc, #32]	; (2e08 <RAMECC_Handler+0x3c>)
    2de8:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2dea:	4798      	blx	r3
    2dec:	e009      	b.n	2e02 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    2dee:	9b01      	ldr	r3, [sp, #4]
    2df0:	f013 0f01 	tst.w	r3, #1
    2df4:	d005      	beq.n	2e02 <RAMECC_Handler+0x36>
    2df6:	4b05      	ldr	r3, [pc, #20]	; (2e0c <RAMECC_Handler+0x40>)
    2df8:	685b      	ldr	r3, [r3, #4]
    2dfa:	b113      	cbz	r3, 2e02 <RAMECC_Handler+0x36>
    2dfc:	4a02      	ldr	r2, [pc, #8]	; (2e08 <RAMECC_Handler+0x3c>)
    2dfe:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2e00:	4798      	blx	r3
	} else {
		return;
	}
}
    2e02:	b003      	add	sp, #12
    2e04:	f85d fb04 	ldr.w	pc, [sp], #4
    2e08:	41020000 	.word	0x41020000
    2e0c:	20000bd4 	.word	0x20000bd4

00002e10 <_rtc_interrupt_handler>:
 * \brief RTC interrupt handler
 *
 * \param[in] dev The pointer to calendar device struct
 */
static void _rtc_interrupt_handler(struct calendar_dev *dev)
{
    2e10:	b510      	push	{r4, lr}
    2e12:	4604      	mov	r4, r0
	/* Read and mask interrupt flag register */
	uint16_t interrupt_status  = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    2e14:	6802      	ldr	r2, [r0, #0]
	return tmp;
}

static inline hri_rtcmode0_intflag_reg_t hri_rtcmode0_read_INTFLAG_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    2e16:	8991      	ldrh	r1, [r2, #12]
	return tmp;
}

static inline hri_rtcmode0_intenset_reg_t hri_rtcmode0_read_INTEN_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTENSET.reg;
    2e18:	8953      	ldrh	r3, [r2, #10]
    2e1a:	b29b      	uxth	r3, r3
	uint16_t interrupt_enabled = hri_rtcmode0_read_INTEN_reg(dev->hw);

	if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_ALARM0) {
    2e1c:	400b      	ands	r3, r1
    2e1e:	f413 7f80 	tst.w	r3, #256	; 0x100
    2e22:	d103      	bne.n	2e2c <_rtc_interrupt_handler+0x1c>
		dev->callback(dev);

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
	} else if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_TAMPER) {
    2e24:	f413 4f80 	tst.w	r3, #16384	; 0x4000
    2e28:	d107      	bne.n	2e3a <_rtc_interrupt_handler+0x2a>
    2e2a:	bd10      	pop	{r4, pc}
		dev->callback(dev);
    2e2c:	6843      	ldr	r3, [r0, #4]
    2e2e:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    2e30:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    2e32:	f44f 7280 	mov.w	r2, #256	; 0x100
    2e36:	819a      	strh	r2, [r3, #12]
    2e38:	bd10      	pop	{r4, pc}
		dev->callback_tamper(dev);
    2e3a:	6883      	ldr	r3, [r0, #8]
    2e3c:	4798      	blx	r3

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_TAMPER_bit(dev->hw);
    2e3e:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_TAMPER;
    2e40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2e44:	819a      	strh	r2, [r3, #12]
	}
}
    2e46:	e7f0      	b.n	2e2a <_rtc_interrupt_handler+0x1a>

00002e48 <_calendar_init>:
{
    2e48:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2e4a:	4604      	mov	r4, r0
    2e4c:	2800      	cmp	r0, #0
    2e4e:	d040      	beq.n	2ed2 <_calendar_init+0x8a>
    2e50:	6803      	ldr	r3, [r0, #0]
    2e52:	2b00      	cmp	r3, #0
    2e54:	d03b      	beq.n	2ece <_calendar_init+0x86>
    2e56:	2001      	movs	r0, #1
    2e58:	222f      	movs	r2, #47	; 0x2f
    2e5a:	491f      	ldr	r1, [pc, #124]	; (2ed8 <_calendar_init+0x90>)
    2e5c:	4b1f      	ldr	r3, [pc, #124]	; (2edc <_calendar_init+0x94>)
    2e5e:	4798      	blx	r3
	_rtc_dev = dev;
    2e60:	4b1f      	ldr	r3, [pc, #124]	; (2ee0 <_calendar_init+0x98>)
    2e62:	601c      	str	r4, [r3, #0]
	if (hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw)) {
    2e64:	6821      	ldr	r1, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2e66:	690a      	ldr	r2, [r1, #16]
    2e68:	f248 0303 	movw	r3, #32771	; 0x8003
    2e6c:	421a      	tst	r2, r3
    2e6e:	d1fa      	bne.n	2e66 <_calendar_init+0x1e>

static inline bool hri_rtcmode0_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    2e70:	880b      	ldrh	r3, [r1, #0]
    2e72:	f013 0f02 	tst.w	r3, #2
    2e76:	d00f      	beq.n	2e98 <_calendar_init+0x50>
}

static inline void hri_rtcmode0_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    2e78:	880b      	ldrh	r3, [r1, #0]
    2e7a:	b29b      	uxth	r3, r3
    2e7c:	f023 0302 	bic.w	r3, r3, #2
    2e80:	b29b      	uxth	r3, r3
    2e82:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2e84:	690a      	ldr	r2, [r1, #16]
    2e86:	f248 0303 	movw	r3, #32771	; 0x8003
    2e8a:	421a      	tst	r2, r3
    2e8c:	d1fa      	bne.n	2e84 <_calendar_init+0x3c>
		hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_ENABLE);
    2e8e:	6822      	ldr	r2, [r4, #0]
    2e90:	6913      	ldr	r3, [r2, #16]
    2e92:	f013 0f02 	tst.w	r3, #2
    2e96:	d1fb      	bne.n	2e90 <_calendar_init+0x48>
	hri_rtcmode0_set_CTRLA_SWRST_bit(dev->hw);
    2e98:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
    2e9a:	8813      	ldrh	r3, [r2, #0]
    2e9c:	b29b      	uxth	r3, r3
    2e9e:	f043 0301 	orr.w	r3, r3, #1
    2ea2:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2ea4:	6913      	ldr	r3, [r2, #16]
    2ea6:	f013 0f01 	tst.w	r3, #1
    2eaa:	d1fb      	bne.n	2ea4 <_calendar_init+0x5c>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    2eac:	6823      	ldr	r3, [r4, #0]
    2eae:	691a      	ldr	r2, [r3, #16]
    2eb0:	f012 0f01 	tst.w	r2, #1
    2eb4:	d1fb      	bne.n	2eae <_calendar_init+0x66>
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    2eb6:	f44f 4201 	mov.w	r2, #33024	; 0x8100
    2eba:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2ebc:	6919      	ldr	r1, [r3, #16]
    2ebe:	f248 0203 	movw	r2, #32771	; 0x8003
    2ec2:	4211      	tst	r1, r2
    2ec4:	d1fa      	bne.n	2ebc <_calendar_init+0x74>
	    dev->hw,
    2ec6:	6823      	ldr	r3, [r4, #0]
}

static inline void hri_rtc_write_TAMPCTRL_reg(const void *const hw, hri_rtc_tampctrl_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.TAMPCTRL.reg = data;
    2ec8:	2000      	movs	r0, #0
    2eca:	6618      	str	r0, [r3, #96]	; 0x60
}
    2ecc:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    2ece:	2000      	movs	r0, #0
    2ed0:	e7c2      	b.n	2e58 <_calendar_init+0x10>
    2ed2:	2000      	movs	r0, #0
    2ed4:	e7c0      	b.n	2e58 <_calendar_init+0x10>
    2ed6:	bf00      	nop
    2ed8:	00007abc 	.word	0x00007abc
    2edc:	000023b5 	.word	0x000023b5
    2ee0:	20000638 	.word	0x20000638

00002ee4 <_calendar_enable>:
{
    2ee4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2ee6:	4604      	mov	r4, r0
    2ee8:	b1a8      	cbz	r0, 2f16 <_calendar_enable+0x32>
    2eea:	6803      	ldr	r3, [r0, #0]
    2eec:	b18b      	cbz	r3, 2f12 <_calendar_enable+0x2e>
    2eee:	2001      	movs	r0, #1
    2ef0:	2275      	movs	r2, #117	; 0x75
    2ef2:	490a      	ldr	r1, [pc, #40]	; (2f1c <_calendar_enable+0x38>)
    2ef4:	4b0a      	ldr	r3, [pc, #40]	; (2f20 <_calendar_enable+0x3c>)
    2ef6:	4798      	blx	r3
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
    2ef8:	6821      	ldr	r1, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    2efa:	880b      	ldrh	r3, [r1, #0]
    2efc:	b29b      	uxth	r3, r3
    2efe:	f043 0302 	orr.w	r3, r3, #2
    2f02:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2f04:	690a      	ldr	r2, [r1, #16]
    2f06:	f248 0303 	movw	r3, #32771	; 0x8003
    2f0a:	421a      	tst	r2, r3
    2f0c:	d1fa      	bne.n	2f04 <_calendar_enable+0x20>
}
    2f0e:	2000      	movs	r0, #0
    2f10:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    2f12:	2000      	movs	r0, #0
    2f14:	e7ec      	b.n	2ef0 <_calendar_enable+0xc>
    2f16:	2000      	movs	r0, #0
    2f18:	e7ea      	b.n	2ef0 <_calendar_enable+0xc>
    2f1a:	bf00      	nop
    2f1c:	00007abc 	.word	0x00007abc
    2f20:	000023b5 	.word	0x000023b5

00002f24 <_calendar_set_counter>:
{
    2f24:	b538      	push	{r3, r4, r5, lr}
    2f26:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    2f28:	4604      	mov	r4, r0
    2f2a:	b180      	cbz	r0, 2f4e <_calendar_set_counter+0x2a>
    2f2c:	6803      	ldr	r3, [r0, #0]
    2f2e:	b163      	cbz	r3, 2f4a <_calendar_set_counter+0x26>
    2f30:	2001      	movs	r0, #1
    2f32:	228d      	movs	r2, #141	; 0x8d
    2f34:	4907      	ldr	r1, [pc, #28]	; (2f54 <_calendar_set_counter+0x30>)
    2f36:	4b08      	ldr	r3, [pc, #32]	; (2f58 <_calendar_set_counter+0x34>)
    2f38:	4798      	blx	r3
	hri_rtcmode0_write_COUNT_reg(dev->hw, counter);
    2f3a:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    2f3c:	6195      	str	r5, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2f3e:	6913      	ldr	r3, [r2, #16]
    2f40:	f013 0f08 	tst.w	r3, #8
    2f44:	d1fb      	bne.n	2f3e <_calendar_set_counter+0x1a>
}
    2f46:	2000      	movs	r0, #0
    2f48:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    2f4a:	2000      	movs	r0, #0
    2f4c:	e7f1      	b.n	2f32 <_calendar_set_counter+0xe>
    2f4e:	2000      	movs	r0, #0
    2f50:	e7ef      	b.n	2f32 <_calendar_set_counter+0xe>
    2f52:	bf00      	nop
    2f54:	00007abc 	.word	0x00007abc
    2f58:	000023b5 	.word	0x000023b5

00002f5c <_calendar_get_counter>:
{
    2f5c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2f5e:	4604      	mov	r4, r0
    2f60:	b178      	cbz	r0, 2f82 <_calendar_get_counter+0x26>
    2f62:	6803      	ldr	r3, [r0, #0]
    2f64:	b15b      	cbz	r3, 2f7e <_calendar_get_counter+0x22>
    2f66:	2001      	movs	r0, #1
    2f68:	2299      	movs	r2, #153	; 0x99
    2f6a:	4907      	ldr	r1, [pc, #28]	; (2f88 <_calendar_get_counter+0x2c>)
    2f6c:	4b07      	ldr	r3, [pc, #28]	; (2f8c <_calendar_get_counter+0x30>)
    2f6e:	4798      	blx	r3
	return hri_rtcmode0_read_COUNT_reg(dev->hw);
    2f70:	6822      	ldr	r2, [r4, #0]
    2f72:	6913      	ldr	r3, [r2, #16]
    2f74:	f013 0f08 	tst.w	r3, #8
    2f78:	d1fb      	bne.n	2f72 <_calendar_get_counter+0x16>
	return ((Rtc *)hw)->MODE0.COUNT.reg;
    2f7a:	6990      	ldr	r0, [r2, #24]
}
    2f7c:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    2f7e:	2000      	movs	r0, #0
    2f80:	e7f2      	b.n	2f68 <_calendar_get_counter+0xc>
    2f82:	2000      	movs	r0, #0
    2f84:	e7f0      	b.n	2f68 <_calendar_get_counter+0xc>
    2f86:	bf00      	nop
    2f88:	00007abc 	.word	0x00007abc
    2f8c:	000023b5 	.word	0x000023b5

00002f90 <_calendar_set_comp>:
{
    2f90:	b538      	push	{r3, r4, r5, lr}
    2f92:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    2f94:	4604      	mov	r4, r0
    2f96:	b180      	cbz	r0, 2fba <_calendar_set_comp+0x2a>
    2f98:	6803      	ldr	r3, [r0, #0]
    2f9a:	b163      	cbz	r3, 2fb6 <_calendar_set_comp+0x26>
    2f9c:	2001      	movs	r0, #1
    2f9e:	22a3      	movs	r2, #163	; 0xa3
    2fa0:	4907      	ldr	r1, [pc, #28]	; (2fc0 <_calendar_set_comp+0x30>)
    2fa2:	4b08      	ldr	r3, [pc, #32]	; (2fc4 <_calendar_set_comp+0x34>)
    2fa4:	4798      	blx	r3
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, comp);
    2fa6:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    2fa8:	6215      	str	r5, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2faa:	6913      	ldr	r3, [r2, #16]
    2fac:	f013 0f60 	tst.w	r3, #96	; 0x60
    2fb0:	d1fb      	bne.n	2faa <_calendar_set_comp+0x1a>
}
    2fb2:	2000      	movs	r0, #0
    2fb4:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    2fb6:	2000      	movs	r0, #0
    2fb8:	e7f1      	b.n	2f9e <_calendar_set_comp+0xe>
    2fba:	2000      	movs	r0, #0
    2fbc:	e7ef      	b.n	2f9e <_calendar_set_comp+0xe>
    2fbe:	bf00      	nop
    2fc0:	00007abc 	.word	0x00007abc
    2fc4:	000023b5 	.word	0x000023b5

00002fc8 <_calendar_register_callback>:
{
    2fc8:	b538      	push	{r3, r4, r5, lr}
    2fca:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    2fcc:	4604      	mov	r4, r0
    2fce:	b1b8      	cbz	r0, 3000 <_calendar_register_callback+0x38>
    2fd0:	6803      	ldr	r3, [r0, #0]
    2fd2:	b19b      	cbz	r3, 2ffc <_calendar_register_callback+0x34>
    2fd4:	2001      	movs	r0, #1
    2fd6:	f240 1251 	movw	r2, #337	; 0x151
    2fda:	4911      	ldr	r1, [pc, #68]	; (3020 <_calendar_register_callback+0x58>)
    2fdc:	4b11      	ldr	r3, [pc, #68]	; (3024 <_calendar_register_callback+0x5c>)
    2fde:	4798      	blx	r3
	if (callback != NULL) {
    2fe0:	b185      	cbz	r5, 3004 <_calendar_register_callback+0x3c>
		dev->callback = callback;
    2fe2:	6065      	str	r5, [r4, #4]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fe4:	4b10      	ldr	r3, [pc, #64]	; (3028 <_calendar_register_callback+0x60>)
    2fe6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    2fea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fee:	601a      	str	r2, [r3, #0]
		hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    2ff0:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    2ff2:	f44f 7280 	mov.w	r2, #256	; 0x100
    2ff6:	815a      	strh	r2, [r3, #10]
}
    2ff8:	2000      	movs	r0, #0
    2ffa:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    2ffc:	2000      	movs	r0, #0
    2ffe:	e7ea      	b.n	2fd6 <_calendar_register_callback+0xe>
    3000:	2000      	movs	r0, #0
    3002:	e7e8      	b.n	2fd6 <_calendar_register_callback+0xe>
		hri_rtcmode0_clear_INTEN_CMP0_bit(dev->hw);
    3004:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENCLR.reg = RTC_MODE0_INTENSET_CMP0;
    3006:	f44f 7280 	mov.w	r2, #256	; 0x100
    300a:	811a      	strh	r2, [r3, #8]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    300c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3010:	4b05      	ldr	r3, [pc, #20]	; (3028 <_calendar_register_callback+0x60>)
    3012:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    3016:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    301a:	f3bf 8f6f 	isb	sy
    301e:	e7eb      	b.n	2ff8 <_calendar_register_callback+0x30>
    3020:	00007abc 	.word	0x00007abc
    3024:	000023b5 	.word	0x000023b5
    3028:	e000e100 	.word	0xe000e100

0000302c <_calendar_set_irq>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    302c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3030:	4b01      	ldr	r3, [pc, #4]	; (3038 <_calendar_set_irq+0xc>)
    3032:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3036:	4770      	bx	lr
    3038:	e000e100 	.word	0xe000e100

0000303c <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    303c:	b508      	push	{r3, lr}
	_rtc_interrupt_handler(_rtc_dev);
    303e:	4b02      	ldr	r3, [pc, #8]	; (3048 <RTC_Handler+0xc>)
    3040:	6818      	ldr	r0, [r3, #0]
    3042:	4b02      	ldr	r3, [pc, #8]	; (304c <RTC_Handler+0x10>)
    3044:	4798      	blx	r3
    3046:	bd08      	pop	{r3, pc}
    3048:	20000638 	.word	0x20000638
    304c:	00002e11 	.word	0x00002e11

00003050 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    3050:	b470      	push	{r4, r5, r6}
    3052:	b087      	sub	sp, #28
    3054:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    3056:	466c      	mov	r4, sp
    3058:	4d0c      	ldr	r5, [pc, #48]	; (308c <_sercom_get_hardware_index+0x3c>)
    305a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    305c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    305e:	e895 0003 	ldmia.w	r5, {r0, r1}
    3062:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3066:	2000      	movs	r0, #0
    3068:	2805      	cmp	r0, #5
    306a:	d80a      	bhi.n	3082 <_sercom_get_hardware_index+0x32>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    306c:	ab06      	add	r3, sp, #24
    306e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    3072:	f853 3c18 	ldr.w	r3, [r3, #-24]
    3076:	42b3      	cmp	r3, r6
    3078:	d001      	beq.n	307e <_sercom_get_hardware_index+0x2e>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    307a:	3001      	adds	r0, #1
    307c:	e7f4      	b.n	3068 <_sercom_get_hardware_index+0x18>
			return i;
    307e:	b2c0      	uxtb	r0, r0
    3080:	e000      	b.n	3084 <_sercom_get_hardware_index+0x34>
		}
	}
	return 0;
    3082:	2000      	movs	r0, #0
}
    3084:	b007      	add	sp, #28
    3086:	bc70      	pop	{r4, r5, r6}
    3088:	4770      	bx	lr
    308a:	bf00      	nop
    308c:	00007ad4 	.word	0x00007ad4

00003090 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    3090:	b510      	push	{r4, lr}
	void *hw = device->hw;
    3092:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    3094:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    3096:	f013 0f01 	tst.w	r3, #1
    309a:	d003      	beq.n	30a4 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    309c:	7da3      	ldrb	r3, [r4, #22]
    309e:	f013 0f01 	tst.w	r3, #1
    30a2:	d112      	bne.n	30ca <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    30a4:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    30a6:	f013 0f02 	tst.w	r3, #2
    30aa:	d003      	beq.n	30b4 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    30ac:	7da3      	ldrb	r3, [r4, #22]
    30ae:	f013 0f02 	tst.w	r3, #2
    30b2:	d10f      	bne.n	30d4 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    30b4:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    30b6:	f013 0f04 	tst.w	r3, #4
    30ba:	d015      	beq.n	30e8 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    30bc:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    30be:	f003 0337 	and.w	r3, r3, #55	; 0x37
    30c2:	b163      	cbz	r3, 30de <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    30c4:	23ff      	movs	r3, #255	; 0xff
    30c6:	8363      	strh	r3, [r4, #26]
    30c8:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    30ca:	2301      	movs	r3, #1
    30cc:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    30ce:	6803      	ldr	r3, [r0, #0]
    30d0:	4798      	blx	r3
    30d2:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    30d4:	2302      	movs	r3, #2
    30d6:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    30d8:	6883      	ldr	r3, [r0, #8]
    30da:	4798      	blx	r3
    30dc:	bd10      	pop	{r4, pc}
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    30de:	6843      	ldr	r3, [r0, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    30e0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    30e2:	b2c9      	uxtb	r1, r1
    30e4:	4798      	blx	r3
    30e6:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    30e8:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    30ea:	09db      	lsrs	r3, r3, #7
    30ec:	d100      	bne.n	30f0 <_sercom_usart_interrupt_handler+0x60>
    30ee:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    30f0:	2380      	movs	r3, #128	; 0x80
    30f2:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    30f4:	68c3      	ldr	r3, [r0, #12]
    30f6:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    30f8:	8b63      	ldrh	r3, [r4, #26]
    30fa:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    30fc:	8363      	strh	r3, [r4, #26]
    30fe:	e7f6      	b.n	30ee <_sercom_usart_interrupt_handler+0x5e>

00003100 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    3100:	4b06      	ldr	r3, [pc, #24]	; (311c <_sercom_init_irq_param+0x1c>)
    3102:	4298      	cmp	r0, r3
    3104:	d003      	beq.n	310e <_sercom_init_irq_param+0xe>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM2) {
    3106:	4b06      	ldr	r3, [pc, #24]	; (3120 <_sercom_init_irq_param+0x20>)
    3108:	4298      	cmp	r0, r3
    310a:	d003      	beq.n	3114 <_sercom_init_irq_param+0x14>
    310c:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    310e:	4b05      	ldr	r3, [pc, #20]	; (3124 <_sercom_init_irq_param+0x24>)
    3110:	6019      	str	r1, [r3, #0]
    3112:	e7f8      	b.n	3106 <_sercom_init_irq_param+0x6>
		_sercom2_dev = (struct _usart_async_device *)dev;
    3114:	4b03      	ldr	r3, [pc, #12]	; (3124 <_sercom_init_irq_param+0x24>)
    3116:	6059      	str	r1, [r3, #4]
	}
}
    3118:	e7f8      	b.n	310c <_sercom_init_irq_param+0xc>
    311a:	bf00      	nop
    311c:	40003000 	.word	0x40003000
    3120:	41012000 	.word	0x41012000
    3124:	2000063c 	.word	0x2000063c

00003128 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    3128:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    312a:	4b04      	ldr	r3, [pc, #16]	; (313c <_sercom_get_irq_num+0x14>)
    312c:	4798      	blx	r3
    312e:	0080      	lsls	r0, r0, #2
    3130:	b2c0      	uxtb	r0, r0
    3132:	302e      	adds	r0, #46	; 0x2e
}
    3134:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    3138:	bd08      	pop	{r3, pc}
    313a:	bf00      	nop
    313c:	00003051 	.word	0x00003051

00003140 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3140:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    3142:	f013 0f01 	tst.w	r3, #1
    3146:	d109      	bne.n	315c <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3148:	6803      	ldr	r3, [r0, #0]
    314a:	f043 0302 	orr.w	r3, r3, #2
    314e:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3150:	69c3      	ldr	r3, [r0, #28]
    3152:	f013 0f03 	tst.w	r3, #3
    3156:	d1fb      	bne.n	3150 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    3158:	2000      	movs	r0, #0
    315a:	4770      	bx	lr
		return ERR_BUSY;
    315c:	f06f 0003 	mvn.w	r0, #3
}
    3160:	4770      	bx	lr
	...

00003164 <_get_sercom_index>:
{
    3164:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    3166:	4b0c      	ldr	r3, [pc, #48]	; (3198 <_get_sercom_index+0x34>)
    3168:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    316a:	2300      	movs	r3, #0
    316c:	2b01      	cmp	r3, #1
    316e:	d80a      	bhi.n	3186 <_get_sercom_index+0x22>
		if (_usarts[i].number == sercom_offset) {
    3170:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    3174:	00d1      	lsls	r1, r2, #3
    3176:	4a09      	ldr	r2, [pc, #36]	; (319c <_get_sercom_index+0x38>)
    3178:	440a      	add	r2, r1
    317a:	7e12      	ldrb	r2, [r2, #24]
    317c:	4290      	cmp	r0, r2
    317e:	d009      	beq.n	3194 <_get_sercom_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    3180:	3301      	adds	r3, #1
    3182:	b2db      	uxtb	r3, r3
    3184:	e7f2      	b.n	316c <_get_sercom_index+0x8>
	ASSERT(false);
    3186:	f240 226d 	movw	r2, #621	; 0x26d
    318a:	4905      	ldr	r1, [pc, #20]	; (31a0 <_get_sercom_index+0x3c>)
    318c:	2000      	movs	r0, #0
    318e:	4b05      	ldr	r3, [pc, #20]	; (31a4 <_get_sercom_index+0x40>)
    3190:	4798      	blx	r3
	return 0;
    3192:	2300      	movs	r3, #0
}
    3194:	4618      	mov	r0, r3
    3196:	bd08      	pop	{r3, pc}
    3198:	00003051 	.word	0x00003051
    319c:	00007ad4 	.word	0x00007ad4
    31a0:	00007b58 	.word	0x00007b58
    31a4:	000023b5 	.word	0x000023b5

000031a8 <_usart_init>:
{
    31a8:	b538      	push	{r3, r4, r5, lr}
    31aa:	4604      	mov	r4, r0
	uint8_t i = _get_sercom_index(hw);
    31ac:	4b3c      	ldr	r3, [pc, #240]	; (32a0 <_usart_init+0xf8>)
    31ae:	4798      	blx	r3
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    31b0:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    31b2:	f013 0f01 	tst.w	r3, #1
    31b6:	d122      	bne.n	31fe <_usart_init+0x56>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    31b8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    31bc:	00da      	lsls	r2, r3, #3
    31be:	4b39      	ldr	r3, [pc, #228]	; (32a4 <_usart_init+0xfc>)
    31c0:	4413      	add	r3, r2
    31c2:	69da      	ldr	r2, [r3, #28]
    31c4:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    31c8:	69e3      	ldr	r3, [r4, #28]
    31ca:	f013 0f03 	tst.w	r3, #3
    31ce:	d1fb      	bne.n	31c8 <_usart_init+0x20>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    31d0:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    31d2:	f013 0f02 	tst.w	r3, #2
    31d6:	d00b      	beq.n	31f0 <_usart_init+0x48>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    31d8:	6823      	ldr	r3, [r4, #0]
    31da:	f023 0302 	bic.w	r3, r3, #2
    31de:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    31e0:	69e3      	ldr	r3, [r4, #28]
    31e2:	f013 0f03 	tst.w	r3, #3
    31e6:	d1fb      	bne.n	31e0 <_usart_init+0x38>
    31e8:	69e3      	ldr	r3, [r4, #28]
    31ea:	f013 0f02 	tst.w	r3, #2
    31ee:	d1fb      	bne.n	31e8 <_usart_init+0x40>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    31f0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    31f4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    31f6:	69e3      	ldr	r3, [r4, #28]
    31f8:	f013 0f03 	tst.w	r3, #3
    31fc:	d1fb      	bne.n	31f6 <_usart_init+0x4e>
    31fe:	69e3      	ldr	r3, [r4, #28]
    3200:	f013 0f01 	tst.w	r3, #1
    3204:	d1fb      	bne.n	31fe <_usart_init+0x56>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    3206:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    320a:	00da      	lsls	r2, r3, #3
    320c:	4b25      	ldr	r3, [pc, #148]	; (32a4 <_usart_init+0xfc>)
    320e:	4413      	add	r3, r2
    3210:	69db      	ldr	r3, [r3, #28]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    3212:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3214:	69e3      	ldr	r3, [r4, #28]
    3216:	f013 0f03 	tst.w	r3, #3
    321a:	d1fb      	bne.n	3214 <_usart_init+0x6c>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    321c:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3220:	00da      	lsls	r2, r3, #3
    3222:	4b20      	ldr	r3, [pc, #128]	; (32a4 <_usart_init+0xfc>)
    3224:	4413      	add	r3, r2
    3226:	6a1b      	ldr	r3, [r3, #32]
	((Sercom *)hw)->USART.CTRLB.reg = data;
    3228:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    322a:	69e3      	ldr	r3, [r4, #28]
    322c:	f013 0f1f 	tst.w	r3, #31
    3230:	d1fb      	bne.n	322a <_usart_init+0x82>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    3232:	0042      	lsls	r2, r0, #1
    3234:	4402      	add	r2, r0
    3236:	00d1      	lsls	r1, r2, #3
    3238:	4b1a      	ldr	r3, [pc, #104]	; (32a4 <_usart_init+0xfc>)
    323a:	440b      	add	r3, r1
    323c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLC.reg = data;
    323e:	60a2      	str	r2, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    3240:	69db      	ldr	r3, [r3, #28]
    3242:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    3246:	d10a      	bne.n	325e <_usart_init+0xb6>
    3248:	f413 4fc0 	tst.w	r3, #24576	; 0x6000
    324c:	d107      	bne.n	325e <_usart_init+0xb6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    324e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3252:	00da      	lsls	r2, r3, #3
    3254:	4b13      	ldr	r3, [pc, #76]	; (32a4 <_usart_init+0xfc>)
    3256:	4413      	add	r3, r2
    3258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    325a:	81a3      	strh	r3, [r4, #12]
    325c:	e00f      	b.n	327e <_usart_init+0xd6>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    325e:	0042      	lsls	r2, r0, #1
    3260:	4402      	add	r2, r0
    3262:	00d1      	lsls	r1, r2, #3
    3264:	4b0f      	ldr	r3, [pc, #60]	; (32a4 <_usart_init+0xfc>)
    3266:	440b      	add	r3, r1
    3268:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    326a:	89a2      	ldrh	r2, [r4, #12]
    326c:	f361 020c 	bfi	r2, r1, #0, #13
    3270:	81a2      	strh	r2, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    3272:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
    3276:	89a3      	ldrh	r3, [r4, #12]
    3278:	f362 334f 	bfi	r3, r2, #13, #3
    327c:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    327e:	4a09      	ldr	r2, [pc, #36]	; (32a4 <_usart_init+0xfc>)
    3280:	0043      	lsls	r3, r0, #1
    3282:	181d      	adds	r5, r3, r0
    3284:	00e9      	lsls	r1, r5, #3
    3286:	460d      	mov	r5, r1
    3288:	4411      	add	r1, r2
    328a:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
	((Sercom *)hw)->USART.RXPL.reg = data;
    328e:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    3290:	442a      	add	r2, r5
    3292:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    3296:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    329a:	2000      	movs	r0, #0
    329c:	bd38      	pop	{r3, r4, r5, pc}
    329e:	bf00      	nop
    32a0:	00003165 	.word	0x00003165
    32a4:	00007ad4 	.word	0x00007ad4

000032a8 <_get_i2cm_index>:
{
    32a8:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    32aa:	4b0d      	ldr	r3, [pc, #52]	; (32e0 <_get_i2cm_index+0x38>)
    32ac:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    32ae:	2300      	movs	r3, #0
    32b0:	b143      	cbz	r3, 32c4 <_get_i2cm_index+0x1c>
	ASSERT(false);
    32b2:	f44f 7275 	mov.w	r2, #980	; 0x3d4
    32b6:	490b      	ldr	r1, [pc, #44]	; (32e4 <_get_i2cm_index+0x3c>)
    32b8:	2000      	movs	r0, #0
    32ba:	4b0b      	ldr	r3, [pc, #44]	; (32e8 <_get_i2cm_index+0x40>)
    32bc:	4798      	blx	r3
	return -1;
    32be:	f04f 30ff 	mov.w	r0, #4294967295
}
    32c2:	bd08      	pop	{r3, pc}
		if (_i2cms[i].number == sercom_offset) {
    32c4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    32c8:	00d1      	lsls	r1, r2, #3
    32ca:	4a08      	ldr	r2, [pc, #32]	; (32ec <_get_i2cm_index+0x44>)
    32cc:	440a      	add	r2, r1
    32ce:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    32d2:	4290      	cmp	r0, r2
    32d4:	d002      	beq.n	32dc <_get_i2cm_index+0x34>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    32d6:	3301      	adds	r3, #1
    32d8:	b2db      	uxtb	r3, r3
    32da:	e7e9      	b.n	32b0 <_get_i2cm_index+0x8>
			return i;
    32dc:	b258      	sxtb	r0, r3
    32de:	bd08      	pop	{r3, pc}
    32e0:	00003051 	.word	0x00003051
    32e4:	00007b58 	.word	0x00007b58
    32e8:	000023b5 	.word	0x000023b5
    32ec:	00007ad4 	.word	0x00007ad4

000032f0 <_i2c_m_sync_init_impl>:
{
    32f0:	b538      	push	{r3, r4, r5, lr}
    32f2:	4605      	mov	r5, r0
    32f4:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    32f6:	4608      	mov	r0, r1
    32f8:	4b33      	ldr	r3, [pc, #204]	; (33c8 <_i2c_m_sync_init_impl+0xd8>)
    32fa:	4798      	blx	r3
    32fc:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    32fe:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    3300:	f013 0f01 	tst.w	r3, #1
    3304:	d122      	bne.n	334c <_i2c_m_sync_init_impl+0x5c>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    3306:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    330a:	00da      	lsls	r2, r3, #3
    330c:	4b2f      	ldr	r3, [pc, #188]	; (33cc <_i2c_m_sync_init_impl+0xdc>)
    330e:	4413      	add	r3, r2
    3310:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3312:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3316:	69e3      	ldr	r3, [r4, #28]
    3318:	f013 0f03 	tst.w	r3, #3
    331c:	d1fb      	bne.n	3316 <_i2c_m_sync_init_impl+0x26>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    331e:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    3320:	f013 0f02 	tst.w	r3, #2
    3324:	d00b      	beq.n	333e <_i2c_m_sync_init_impl+0x4e>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    3326:	6823      	ldr	r3, [r4, #0]
    3328:	f023 0302 	bic.w	r3, r3, #2
    332c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    332e:	69e3      	ldr	r3, [r4, #28]
    3330:	f013 0f03 	tst.w	r3, #3
    3334:	d1fb      	bne.n	332e <_i2c_m_sync_init_impl+0x3e>
    3336:	69e3      	ldr	r3, [r4, #28]
    3338:	f013 0f02 	tst.w	r3, #2
    333c:	d1fb      	bne.n	3336 <_i2c_m_sync_init_impl+0x46>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    333e:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    3342:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3344:	69e3      	ldr	r3, [r4, #28]
    3346:	f013 0f03 	tst.w	r3, #3
    334a:	d1fb      	bne.n	3344 <_i2c_m_sync_init_impl+0x54>
    334c:	69e3      	ldr	r3, [r4, #28]
    334e:	f013 0f01 	tst.w	r3, #1
    3352:	d1fb      	bne.n	334c <_i2c_m_sync_init_impl+0x5c>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    3354:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3358:	00da      	lsls	r2, r3, #3
    335a:	4b1c      	ldr	r3, [pc, #112]	; (33cc <_i2c_m_sync_init_impl+0xdc>)
    335c:	4413      	add	r3, r2
    335e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    3360:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3362:	69e3      	ldr	r3, [r4, #28]
    3364:	f013 0f03 	tst.w	r3, #3
    3368:	d1fb      	bne.n	3362 <_i2c_m_sync_init_impl+0x72>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    336a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    336e:	00da      	lsls	r2, r3, #3
    3370:	4b16      	ldr	r3, [pc, #88]	; (33cc <_i2c_m_sync_init_impl+0xdc>)
    3372:	4413      	add	r3, r2
    3374:	6d1b      	ldr	r3, [r3, #80]	; 0x50
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    3376:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3378:	69e3      	ldr	r3, [r4, #28]
    337a:	f013 0f04 	tst.w	r3, #4
    337e:	d1fb      	bne.n	3378 <_i2c_m_sync_init_impl+0x88>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    3380:	0042      	lsls	r2, r0, #1
    3382:	4402      	add	r2, r0
    3384:	00d1      	lsls	r1, r2, #3
    3386:	4b11      	ldr	r3, [pc, #68]	; (33cc <_i2c_m_sync_init_impl+0xdc>)
    3388:	440b      	add	r3, r1
    338a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    338c:	60e2      	str	r2, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    338e:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
    3392:	f003 0303 	and.w	r3, r3, #3
    3396:	81ab      	strh	r3, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    3398:	2b01      	cmp	r3, #1
    339a:	bf94      	ite	ls
    339c:	2300      	movls	r3, #0
    339e:	2301      	movhi	r3, #1
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    33a0:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    33a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    33a6:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    33aa:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    33ac:	69e3      	ldr	r3, [r4, #28]
    33ae:	f013 0f04 	tst.w	r3, #4
    33b2:	d1fb      	bne.n	33ac <_i2c_m_sync_init_impl+0xbc>
	service->trise = _i2cms[i].trise;
    33b4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    33b8:	00c2      	lsls	r2, r0, #3
    33ba:	4b04      	ldr	r3, [pc, #16]	; (33cc <_i2c_m_sync_init_impl+0xdc>)
    33bc:	4413      	add	r3, r2
    33be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
    33c2:	81eb      	strh	r3, [r5, #14]
}
    33c4:	2000      	movs	r0, #0
    33c6:	bd38      	pop	{r3, r4, r5, pc}
    33c8:	000032a9 	.word	0x000032a9
    33cc:	00007ad4 	.word	0x00007ad4

000033d0 <_sercom_i2c_sync_send_address>:
{
    33d0:	b570      	push	{r4, r5, r6, lr}
    33d2:	4605      	mov	r5, r0
	void *             hw    = i2c_dev->hw;
    33d4:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    33d6:	6826      	ldr	r6, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    33d8:	f3c6 66c0 	ubfx	r6, r6, #27, #1
	ASSERT(i2c_dev);
    33dc:	f240 52d3 	movw	r2, #1491	; 0x5d3
    33e0:	4999      	ldr	r1, [pc, #612]	; (3648 <_sercom_i2c_sync_send_address+0x278>)
    33e2:	3000      	adds	r0, #0
    33e4:	bf18      	it	ne
    33e6:	2001      	movne	r0, #1
    33e8:	4b98      	ldr	r3, [pc, #608]	; (364c <_sercom_i2c_sync_send_address+0x27c>)
    33ea:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    33ec:	686b      	ldr	r3, [r5, #4]
    33ee:	2b01      	cmp	r3, #1
    33f0:	d057      	beq.n	34a2 <_sercom_i2c_sync_send_address+0xd2>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    33f2:	6863      	ldr	r3, [r4, #4]
    33f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    33f8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    33fa:	69e3      	ldr	r3, [r4, #28]
    33fc:	f013 0f04 	tst.w	r3, #4
    3400:	d1fb      	bne.n	33fa <_sercom_i2c_sync_send_address+0x2a>
	if (msg->addr & I2C_M_TEN) {
    3402:	882b      	ldrh	r3, [r5, #0]
    3404:	f413 6f80 	tst.w	r3, #1024	; 0x400
    3408:	d056      	beq.n	34b8 <_sercom_i2c_sync_send_address+0xe8>
		if (msg->flags & I2C_M_RD) {
    340a:	886a      	ldrh	r2, [r5, #2]
    340c:	f012 0f01 	tst.w	r2, #1
    3410:	d004      	beq.n	341c <_sercom_i2c_sync_send_address+0x4c>
			msg->flags |= I2C_M_TEN;
    3412:	886a      	ldrh	r2, [r5, #2]
    3414:	b292      	uxth	r2, r2
    3416:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    341a:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    341c:	f240 72fe 	movw	r2, #2046	; 0x7fe
    3420:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    3424:	69e3      	ldr	r3, [r4, #28]
    3426:	f013 0f04 	tst.w	r3, #4
    342a:	d1fb      	bne.n	3424 <_sercom_i2c_sync_send_address+0x54>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    342c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    342e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    3432:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    3434:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    3438:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    343a:	69e3      	ldr	r3, [r4, #28]
    343c:	f013 0f04 	tst.w	r3, #4
    3440:	d1fb      	bne.n	343a <_sercom_i2c_sync_send_address+0x6a>
	void *   hw      = i2c_dev->hw;
    3442:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    3444:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    3448:	7e33      	ldrb	r3, [r6, #24]
    344a:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    344c:	4618      	mov	r0, r3
		if (timeout-- == 0) {
    344e:	1e51      	subs	r1, r2, #1
    3450:	b11a      	cbz	r2, 345a <_sercom_i2c_sync_send_address+0x8a>
    3452:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    3454:	f013 0f03 	tst.w	r3, #3
    3458:	d0f6      	beq.n	3448 <_sercom_i2c_sync_send_address+0x78>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    345a:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    345c:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3460:	69e3      	ldr	r3, [r4, #28]
    3462:	f013 0f04 	tst.w	r3, #4
    3466:	d1fb      	bne.n	3460 <_sercom_i2c_sync_send_address+0x90>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    3468:	8b63      	ldrh	r3, [r4, #26]
    346a:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    346c:	f010 0f01 	tst.w	r0, #1
    3470:	f000 809c 	beq.w	35ac <_sercom_i2c_sync_send_address+0x1dc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    3474:	f013 0f02 	tst.w	r3, #2
    3478:	d032      	beq.n	34e0 <_sercom_i2c_sync_send_address+0x110>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    347a:	2201      	movs	r2, #1
    347c:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    347e:	886a      	ldrh	r2, [r5, #2]
    3480:	b292      	uxth	r2, r2
    3482:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    3486:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    3488:	886a      	ldrh	r2, [r5, #2]
    348a:	b292      	uxth	r2, r2
    348c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    3490:	b292      	uxth	r2, r2
    3492:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    3494:	f013 0f01 	tst.w	r3, #1
    3498:	f000 80d1 	beq.w	363e <_sercom_i2c_sync_send_address+0x26e>
				return I2C_ERR_BUS;
    349c:	f06f 0004 	mvn.w	r0, #4
    34a0:	bd70      	pop	{r4, r5, r6, pc}
	if (msg->len == 1 && sclsm) {
    34a2:	2e00      	cmp	r6, #0
    34a4:	d0a5      	beq.n	33f2 <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    34a6:	6863      	ldr	r3, [r4, #4]
    34a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    34ac:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34ae:	69e3      	ldr	r3, [r4, #28]
    34b0:	f013 0f04 	tst.w	r3, #4
    34b4:	d1fb      	bne.n	34ae <_sercom_i2c_sync_send_address+0xde>
    34b6:	e7a4      	b.n	3402 <_sercom_i2c_sync_send_address+0x32>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    34b8:	005b      	lsls	r3, r3, #1
    34ba:	b2db      	uxtb	r3, r3
    34bc:	886a      	ldrh	r2, [r5, #2]
    34be:	f002 0201 	and.w	r2, r2, #1
    34c2:	431a      	orrs	r2, r3
    34c4:	69e3      	ldr	r3, [r4, #28]
    34c6:	f013 0f04 	tst.w	r3, #4
    34ca:	d1fb      	bne.n	34c4 <_sercom_i2c_sync_send_address+0xf4>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    34cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    34ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    34d2:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    34d4:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34d6:	69e3      	ldr	r3, [r4, #28]
    34d8:	f013 0f04 	tst.w	r3, #4
    34dc:	d1fb      	bne.n	34d6 <_sercom_i2c_sync_send_address+0x106>
    34de:	e7b0      	b.n	3442 <_sercom_i2c_sync_send_address+0x72>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    34e0:	f013 0f04 	tst.w	r3, #4
    34e4:	d11f      	bne.n	3526 <_sercom_i2c_sync_send_address+0x156>
			if (msg->flags & I2C_M_TEN) {
    34e6:	886b      	ldrh	r3, [r5, #2]
    34e8:	f413 6f80 	tst.w	r3, #1024	; 0x400
    34ec:	d039      	beq.n	3562 <_sercom_i2c_sync_send_address+0x192>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    34ee:	882b      	ldrh	r3, [r5, #0]
    34f0:	121b      	asrs	r3, r3, #8
    34f2:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    34f4:	f003 0206 	and.w	r2, r3, #6
    34f8:	69e3      	ldr	r3, [r4, #28]
    34fa:	f013 0f04 	tst.w	r3, #4
    34fe:	d1fb      	bne.n	34f8 <_sercom_i2c_sync_send_address+0x128>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    3500:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    3506:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    3508:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    350c:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    350e:	69e3      	ldr	r3, [r4, #28]
    3510:	f013 0f04 	tst.w	r3, #4
    3514:	d1fb      	bne.n	350e <_sercom_i2c_sync_send_address+0x13e>
				msg->flags &= ~I2C_M_TEN;
    3516:	886b      	ldrh	r3, [r5, #2]
    3518:	b29b      	uxth	r3, r3
    351a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    351e:	b29b      	uxth	r3, r3
    3520:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    3522:	2000      	movs	r0, #0
    3524:	bd70      	pop	{r4, r5, r6, pc}
				if (msg->len > 0) {
    3526:	686b      	ldr	r3, [r5, #4]
    3528:	2b00      	cmp	r3, #0
    352a:	dd04      	ble.n	3536 <_sercom_i2c_sync_send_address+0x166>
					msg->flags |= I2C_M_FAIL;
    352c:	886b      	ldrh	r3, [r5, #2]
    352e:	b29b      	uxth	r3, r3
    3530:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3534:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    3536:	886b      	ldrh	r3, [r5, #2]
    3538:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    353c:	d108      	bne.n	3550 <_sercom_i2c_sync_send_address+0x180>
				msg->flags &= ~I2C_M_BUSY;
    353e:	886b      	ldrh	r3, [r5, #2]
    3540:	b29b      	uxth	r3, r3
    3542:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3546:	b29b      	uxth	r3, r3
    3548:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    354a:	f06f 0001 	mvn.w	r0, #1
    354e:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3550:	6863      	ldr	r3, [r4, #4]
    3552:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3556:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3558:	69e3      	ldr	r3, [r4, #28]
    355a:	f013 0f04 	tst.w	r3, #4
    355e:	d1fb      	bne.n	3558 <_sercom_i2c_sync_send_address+0x188>
    3560:	e7ed      	b.n	353e <_sercom_i2c_sync_send_address+0x16e>
			if (msg->len == 0) {
    3562:	6868      	ldr	r0, [r5, #4]
    3564:	b998      	cbnz	r0, 358e <_sercom_i2c_sync_send_address+0x1be>
				if (msg->flags & I2C_M_STOP) {
    3566:	886b      	ldrh	r3, [r5, #2]
    3568:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    356c:	d106      	bne.n	357c <_sercom_i2c_sync_send_address+0x1ac>
				msg->flags &= ~I2C_M_BUSY;
    356e:	886b      	ldrh	r3, [r5, #2]
    3570:	b29b      	uxth	r3, r3
    3572:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3576:	b29b      	uxth	r3, r3
    3578:	806b      	strh	r3, [r5, #2]
    357a:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    357c:	6863      	ldr	r3, [r4, #4]
    357e:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3582:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3584:	69e3      	ldr	r3, [r4, #28]
    3586:	f013 0f04 	tst.w	r3, #4
    358a:	d1fb      	bne.n	3584 <_sercom_i2c_sync_send_address+0x1b4>
    358c:	e7ef      	b.n	356e <_sercom_i2c_sync_send_address+0x19e>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    358e:	68ab      	ldr	r3, [r5, #8]
    3590:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    3592:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3594:	69e3      	ldr	r3, [r4, #28]
    3596:	f013 0f04 	tst.w	r3, #4
    359a:	d1fb      	bne.n	3594 <_sercom_i2c_sync_send_address+0x1c4>
				msg->buffer++;
    359c:	68ab      	ldr	r3, [r5, #8]
    359e:	3301      	adds	r3, #1
    35a0:	60ab      	str	r3, [r5, #8]
				msg->len--;
    35a2:	686b      	ldr	r3, [r5, #4]
    35a4:	3b01      	subs	r3, #1
    35a6:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    35a8:	2000      	movs	r0, #0
    35aa:	bd70      	pop	{r4, r5, r6, pc}
	} else if (flags & SB_FLAG) {
    35ac:	f010 0f02 	tst.w	r0, #2
    35b0:	d048      	beq.n	3644 <_sercom_i2c_sync_send_address+0x274>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    35b2:	6869      	ldr	r1, [r5, #4]
    35b4:	2900      	cmp	r1, #0
    35b6:	d03d      	beq.n	3634 <_sercom_i2c_sync_send_address+0x264>
    35b8:	f013 0f04 	tst.w	r3, #4
    35bc:	d13a      	bne.n	3634 <_sercom_i2c_sync_send_address+0x264>
			msg->len--;
    35be:	3901      	subs	r1, #1
    35c0:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    35c2:	b901      	cbnz	r1, 35c6 <_sercom_i2c_sync_send_address+0x1f6>
    35c4:	b1e2      	cbz	r2, 3600 <_sercom_i2c_sync_send_address+0x230>
    35c6:	2901      	cmp	r1, #1
    35c8:	d018      	beq.n	35fc <_sercom_i2c_sync_send_address+0x22c>
			if (msg->len == 0) {
    35ca:	686b      	ldr	r3, [r5, #4]
    35cc:	b94b      	cbnz	r3, 35e2 <_sercom_i2c_sync_send_address+0x212>
				if (msg->flags & I2C_M_STOP) {
    35ce:	886b      	ldrh	r3, [r5, #2]
    35d0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    35d4:	d11d      	bne.n	3612 <_sercom_i2c_sync_send_address+0x242>
				msg->flags &= ~I2C_M_BUSY;
    35d6:	886b      	ldrh	r3, [r5, #2]
    35d8:	b29b      	uxth	r3, r3
    35da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    35de:	b29b      	uxth	r3, r3
    35e0:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    35e2:	68aa      	ldr	r2, [r5, #8]
    35e4:	1c53      	adds	r3, r2, #1
    35e6:	60ab      	str	r3, [r5, #8]
    35e8:	69e3      	ldr	r3, [r4, #28]
    35ea:	f013 0f04 	tst.w	r3, #4
    35ee:	d1fb      	bne.n	35e8 <_sercom_i2c_sync_send_address+0x218>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    35f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    35f2:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    35f4:	2302      	movs	r3, #2
    35f6:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    35f8:	2000      	movs	r0, #0
    35fa:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    35fc:	2a00      	cmp	r2, #0
    35fe:	d0e4      	beq.n	35ca <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3600:	6863      	ldr	r3, [r4, #4]
    3602:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3606:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3608:	69e3      	ldr	r3, [r4, #28]
    360a:	f013 0f04 	tst.w	r3, #4
    360e:	d1fb      	bne.n	3608 <_sercom_i2c_sync_send_address+0x238>
    3610:	e7db      	b.n	35ca <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    3612:	6863      	ldr	r3, [r4, #4]
    3614:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3618:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    361a:	69e3      	ldr	r3, [r4, #28]
    361c:	f013 0f04 	tst.w	r3, #4
    3620:	d1fb      	bne.n	361a <_sercom_i2c_sync_send_address+0x24a>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3622:	6863      	ldr	r3, [r4, #4]
    3624:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3628:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    362a:	69e3      	ldr	r3, [r4, #28]
    362c:	f013 0f04 	tst.w	r3, #4
    3630:	d1fb      	bne.n	362a <_sercom_i2c_sync_send_address+0x25a>
    3632:	e7d0      	b.n	35d6 <_sercom_i2c_sync_send_address+0x206>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3634:	2302      	movs	r3, #2
    3636:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    3638:	f06f 0001 	mvn.w	r0, #1
    363c:	bd70      	pop	{r4, r5, r6, pc}
			return I2C_ERR_BAD_ADDRESS;
    363e:	f06f 0003 	mvn.w	r0, #3
    3642:	bd70      	pop	{r4, r5, r6, pc}
	return I2C_OK;
    3644:	2000      	movs	r0, #0
}
    3646:	bd70      	pop	{r4, r5, r6, pc}
    3648:	00007b58 	.word	0x00007b58
    364c:	000023b5 	.word	0x000023b5

00003650 <_usart_async_init>:
{
    3650:	b570      	push	{r4, r5, r6, lr}
    3652:	460c      	mov	r4, r1
	ASSERT(device);
    3654:	4606      	mov	r6, r0
    3656:	22cd      	movs	r2, #205	; 0xcd
    3658:	4918      	ldr	r1, [pc, #96]	; (36bc <_usart_async_init+0x6c>)
    365a:	3000      	adds	r0, #0
    365c:	bf18      	it	ne
    365e:	2001      	movne	r0, #1
    3660:	4b17      	ldr	r3, [pc, #92]	; (36c0 <_usart_async_init+0x70>)
    3662:	4798      	blx	r3
	init_status = _usart_init(hw);
    3664:	4620      	mov	r0, r4
    3666:	4b17      	ldr	r3, [pc, #92]	; (36c4 <_usart_async_init+0x74>)
    3668:	4798      	blx	r3
	if (init_status) {
    366a:	4605      	mov	r5, r0
    366c:	b108      	cbz	r0, 3672 <_usart_async_init+0x22>
}
    366e:	4628      	mov	r0, r5
    3670:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    3672:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    3674:	4631      	mov	r1, r6
    3676:	4620      	mov	r0, r4
    3678:	4b13      	ldr	r3, [pc, #76]	; (36c8 <_usart_async_init+0x78>)
    367a:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    367c:	4620      	mov	r0, r4
    367e:	4b13      	ldr	r3, [pc, #76]	; (36cc <_usart_async_init+0x7c>)
    3680:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
    3682:	2400      	movs	r4, #0
    3684:	e016      	b.n	36b4 <_usart_async_init+0x64>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3686:	0941      	lsrs	r1, r0, #5
    3688:	f000 021f 	and.w	r2, r0, #31
    368c:	2301      	movs	r3, #1
    368e:	4093      	lsls	r3, r2
    3690:	4a0f      	ldr	r2, [pc, #60]	; (36d0 <_usart_async_init+0x80>)
    3692:	f101 0620 	add.w	r6, r1, #32
    3696:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    369a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    369e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    36a2:	f101 0660 	add.w	r6, r1, #96	; 0x60
    36a6:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    36aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		irq++;
    36ae:	3001      	adds	r0, #1
    36b0:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    36b2:	3401      	adds	r4, #1
    36b4:	2c03      	cmp	r4, #3
    36b6:	d9e6      	bls.n	3686 <_usart_async_init+0x36>
    36b8:	e7d9      	b.n	366e <_usart_async_init+0x1e>
    36ba:	bf00      	nop
    36bc:	00007b58 	.word	0x00007b58
    36c0:	000023b5 	.word	0x000023b5
    36c4:	000031a9 	.word	0x000031a9
    36c8:	00003101 	.word	0x00003101
    36cc:	00003129 	.word	0x00003129
    36d0:	e000e100 	.word	0xe000e100

000036d4 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    36d4:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    36d6:	6813      	ldr	r3, [r2, #0]
    36d8:	f043 0302 	orr.w	r3, r3, #2
    36dc:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    36de:	69d3      	ldr	r3, [r2, #28]
    36e0:	f013 0f03 	tst.w	r3, #3
    36e4:	d1fb      	bne.n	36de <_usart_async_enable+0xa>
}
    36e6:	4770      	bx	lr

000036e8 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    36e8:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    36ea:	6299      	str	r1, [r3, #40]	; 0x28
    36ec:	4770      	bx	lr

000036ee <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    36ee:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    36f0:	2201      	movs	r2, #1
    36f2:	759a      	strb	r2, [r3, #22]
    36f4:	4770      	bx	lr

000036f6 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    36f6:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    36f8:	2202      	movs	r2, #2
    36fa:	759a      	strb	r2, [r3, #22]
    36fc:	4770      	bx	lr
	...

00003700 <_usart_async_set_irq_state>:
{
    3700:	b570      	push	{r4, r5, r6, lr}
    3702:	460c      	mov	r4, r1
    3704:	4615      	mov	r5, r2
	ASSERT(device);
    3706:	4606      	mov	r6, r0
    3708:	f240 222d 	movw	r2, #557	; 0x22d
    370c:	4916      	ldr	r1, [pc, #88]	; (3768 <_usart_async_set_irq_state+0x68>)
    370e:	3000      	adds	r0, #0
    3710:	bf18      	it	ne
    3712:	2001      	movne	r0, #1
    3714:	4b15      	ldr	r3, [pc, #84]	; (376c <_usart_async_set_irq_state+0x6c>)
    3716:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    3718:	b134      	cbz	r4, 3728 <_usart_async_set_irq_state+0x28>
    371a:	2c02      	cmp	r4, #2
    371c:	d004      	beq.n	3728 <_usart_async_set_irq_state+0x28>
	} else if (USART_ASYNC_RX_DONE == type) {
    371e:	2c01      	cmp	r4, #1
    3720:	d011      	beq.n	3746 <_usart_async_set_irq_state+0x46>
	} else if (USART_ASYNC_ERROR == type) {
    3722:	2c03      	cmp	r4, #3
    3724:	d017      	beq.n	3756 <_usart_async_set_irq_state+0x56>
    3726:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    3728:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    372a:	b935      	cbnz	r5, 373a <_usart_async_set_irq_state+0x3a>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    372c:	2201      	movs	r2, #1
    372e:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    3730:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3732:	b92d      	cbnz	r5, 3740 <_usart_async_set_irq_state+0x40>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    3734:	2202      	movs	r2, #2
    3736:	751a      	strb	r2, [r3, #20]
    3738:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    373a:	2201      	movs	r2, #1
    373c:	759a      	strb	r2, [r3, #22]
    373e:	e7f7      	b.n	3730 <_usart_async_set_irq_state+0x30>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    3740:	2202      	movs	r2, #2
    3742:	759a      	strb	r2, [r3, #22]
    3744:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    3746:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3748:	b915      	cbnz	r5, 3750 <_usart_async_set_irq_state+0x50>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    374a:	2204      	movs	r2, #4
    374c:	751a      	strb	r2, [r3, #20]
    374e:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    3750:	2204      	movs	r2, #4
    3752:	759a      	strb	r2, [r3, #22]
    3754:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    3756:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3758:	b115      	cbz	r5, 3760 <_usart_async_set_irq_state+0x60>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    375a:	2280      	movs	r2, #128	; 0x80
    375c:	759a      	strb	r2, [r3, #22]
}
    375e:	e7e2      	b.n	3726 <_usart_async_set_irq_state+0x26>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    3760:	2280      	movs	r2, #128	; 0x80
    3762:	751a      	strb	r2, [r3, #20]
    3764:	bd70      	pop	{r4, r5, r6, pc}
    3766:	bf00      	nop
    3768:	00007b58 	.word	0x00007b58
    376c:	000023b5 	.word	0x000023b5

00003770 <_i2c_m_sync_init>:
{
    3770:	b538      	push	{r3, r4, r5, lr}
    3772:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    3774:	4604      	mov	r4, r0
    3776:	f240 5246 	movw	r2, #1350	; 0x546
    377a:	4906      	ldr	r1, [pc, #24]	; (3794 <_i2c_m_sync_init+0x24>)
    377c:	3000      	adds	r0, #0
    377e:	bf18      	it	ne
    3780:	2001      	movne	r0, #1
    3782:	4b05      	ldr	r3, [pc, #20]	; (3798 <_i2c_m_sync_init+0x28>)
    3784:	4798      	blx	r3
	i2c_dev->hw = hw;
    3786:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    3788:	4629      	mov	r1, r5
    378a:	4620      	mov	r0, r4
    378c:	4b03      	ldr	r3, [pc, #12]	; (379c <_i2c_m_sync_init+0x2c>)
    378e:	4798      	blx	r3
}
    3790:	bd38      	pop	{r3, r4, r5, pc}
    3792:	bf00      	nop
    3794:	00007b58 	.word	0x00007b58
    3798:	000023b5 	.word	0x000023b5
    379c:	000032f1 	.word	0x000032f1

000037a0 <_i2c_m_sync_enable>:
{
    37a0:	b570      	push	{r4, r5, r6, lr}
	ASSERT(i2c_dev);
    37a2:	4e1b      	ldr	r6, [pc, #108]	; (3810 <_i2c_m_sync_enable+0x70>)
    37a4:	4604      	mov	r4, r0
    37a6:	f240 5263 	movw	r2, #1379	; 0x563
    37aa:	4631      	mov	r1, r6
    37ac:	3000      	adds	r0, #0
    37ae:	bf18      	it	ne
    37b0:	2001      	movne	r0, #1
    37b2:	4d18      	ldr	r5, [pc, #96]	; (3814 <_i2c_m_sync_enable+0x74>)
    37b4:	47a8      	blx	r5
	return _i2c_m_enable_implementation(i2c_dev->hw);
    37b6:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    37b8:	f240 6233 	movw	r2, #1587	; 0x633
    37bc:	4631      	mov	r1, r6
    37be:	1c20      	adds	r0, r4, #0
    37c0:	bf18      	it	ne
    37c2:	2001      	movne	r0, #1
    37c4:	47a8      	blx	r5
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    37c6:	6823      	ldr	r3, [r4, #0]
    37c8:	f043 0302 	orr.w	r3, r3, #2
    37cc:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    37ce:	69e3      	ldr	r3, [r4, #28]
    37d0:	f013 0f03 	tst.w	r3, #3
    37d4:	d1fb      	bne.n	37ce <_i2c_m_sync_enable+0x2e>
    37d6:	2104      	movs	r1, #4
    37d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
    37dc:	69e3      	ldr	r3, [r4, #28]
    37de:	f013 0f04 	tst.w	r3, #4
    37e2:	d1fb      	bne.n	37dc <_i2c_m_sync_enable+0x3c>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    37e4:	8b63      	ldrh	r3, [r4, #26]
    37e6:	f3c3 1301 	ubfx	r3, r3, #4, #2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    37ea:	2b01      	cmp	r3, #1
    37ec:	d00b      	beq.n	3806 <_i2c_m_sync_enable+0x66>
		timeout--;
    37ee:	3a01      	subs	r2, #1
		if (timeout <= 0) {
    37f0:	2a00      	cmp	r2, #0
    37f2:	dcf3      	bgt.n	37dc <_i2c_m_sync_enable+0x3c>
			if (--timeout_attempt)
    37f4:	3901      	subs	r1, #1
    37f6:	d008      	beq.n	380a <_i2c_m_sync_enable+0x6a>
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    37f8:	2310      	movs	r3, #16
    37fa:	8363      	strh	r3, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    37fc:	69e3      	ldr	r3, [r4, #28]
    37fe:	f013 0f04 	tst.w	r3, #4
    3802:	d1fb      	bne.n	37fc <_i2c_m_sync_enable+0x5c>
    3804:	e7e8      	b.n	37d8 <_i2c_m_sync_enable+0x38>
	return ERR_NONE;
    3806:	2000      	movs	r0, #0
    3808:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    380a:	f06f 0005 	mvn.w	r0, #5
}
    380e:	bd70      	pop	{r4, r5, r6, pc}
    3810:	00007b58 	.word	0x00007b58
    3814:	000023b5 	.word	0x000023b5

00003818 <_i2c_m_sync_transfer>:
{
    3818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    381c:	4605      	mov	r5, r0
    381e:	460e      	mov	r6, r1
	void *   hw = i2c_dev->hw;
    3820:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    3822:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 3ac4 <_i2c_m_sync_transfer+0x2ac>
    3826:	f240 52fe 	movw	r2, #1534	; 0x5fe
    382a:	4641      	mov	r1, r8
    382c:	3000      	adds	r0, #0
    382e:	bf18      	it	ne
    3830:	2001      	movne	r0, #1
    3832:	4fa2      	ldr	r7, [pc, #648]	; (3abc <_i2c_m_sync_transfer+0x2a4>)
    3834:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    3836:	6928      	ldr	r0, [r5, #16]
    3838:	f240 52ff 	movw	r2, #1535	; 0x5ff
    383c:	4641      	mov	r1, r8
    383e:	3000      	adds	r0, #0
    3840:	bf18      	it	ne
    3842:	2001      	movne	r0, #1
    3844:	47b8      	blx	r7
	ASSERT(msg);
    3846:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    384a:	4641      	mov	r1, r8
    384c:	1c30      	adds	r0, r6, #0
    384e:	bf18      	it	ne
    3850:	2001      	movne	r0, #1
    3852:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    3854:	886b      	ldrh	r3, [r5, #2]
    3856:	f413 7f80 	tst.w	r3, #256	; 0x100
    385a:	f040 812a 	bne.w	3ab2 <_i2c_m_sync_transfer+0x29a>
	msg->flags |= I2C_M_BUSY;
    385e:	8873      	ldrh	r3, [r6, #2]
    3860:	b29b      	uxth	r3, r3
    3862:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3866:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    3868:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    386c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    3870:	6863      	ldr	r3, [r4, #4]
    3872:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3876:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3878:	69e3      	ldr	r3, [r4, #28]
    387a:	f013 0f04 	tst.w	r3, #4
    387e:	d1fb      	bne.n	3878 <_i2c_m_sync_transfer+0x60>
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    3880:	4628      	mov	r0, r5
    3882:	4b8f      	ldr	r3, [pc, #572]	; (3ac0 <_i2c_m_sync_transfer+0x2a8>)
    3884:	4798      	blx	r3
	if (ret) {
    3886:	4603      	mov	r3, r0
    3888:	2800      	cmp	r0, #0
    388a:	f000 80b0 	beq.w	39ee <_i2c_m_sync_transfer+0x1d6>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    388e:	886a      	ldrh	r2, [r5, #2]
    3890:	b292      	uxth	r2, r2
    3892:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    3896:	b292      	uxth	r2, r2
    3898:	806a      	strh	r2, [r5, #2]
		return ret;
    389a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return I2C_ERR_BUS;
    389e:	f06f 0004 	mvn.w	r0, #4
    38a2:	e0b7      	b.n	3a14 <_i2c_m_sync_transfer+0x1fc>
			if (msg->flags & I2C_M_STOP) {
    38a4:	8873      	ldrh	r3, [r6, #2]
    38a6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    38aa:	d107      	bne.n	38bc <_i2c_m_sync_transfer+0xa4>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    38ac:	886b      	ldrh	r3, [r5, #2]
    38ae:	b29b      	uxth	r3, r3
    38b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    38b4:	b29b      	uxth	r3, r3
    38b6:	806b      	strh	r3, [r5, #2]
			return ret;
    38b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    38bc:	6863      	ldr	r3, [r4, #4]
    38be:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    38c2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    38c4:	69e3      	ldr	r3, [r4, #28]
    38c6:	f013 0f04 	tst.w	r3, #4
    38ca:	d1fb      	bne.n	38c4 <_i2c_m_sync_transfer+0xac>
    38cc:	e7ee      	b.n	38ac <_i2c_m_sync_transfer+0x94>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    38ce:	f013 0f04 	tst.w	r3, #4
    38d2:	d11f      	bne.n	3914 <_i2c_m_sync_transfer+0xfc>
			if (msg->flags & I2C_M_TEN) {
    38d4:	886b      	ldrh	r3, [r5, #2]
    38d6:	f413 6f80 	tst.w	r3, #1024	; 0x400
    38da:	d039      	beq.n	3950 <_i2c_m_sync_transfer+0x138>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    38dc:	882b      	ldrh	r3, [r5, #0]
    38de:	121b      	asrs	r3, r3, #8
    38e0:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    38e2:	f003 0206 	and.w	r2, r3, #6
    38e6:	69e3      	ldr	r3, [r4, #28]
    38e8:	f013 0f04 	tst.w	r3, #4
    38ec:	d1fb      	bne.n	38e6 <_i2c_m_sync_transfer+0xce>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    38ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
    38f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    38f4:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    38f6:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    38fa:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    38fc:	69e3      	ldr	r3, [r4, #28]
    38fe:	f013 0f04 	tst.w	r3, #4
    3902:	d1fb      	bne.n	38fc <_i2c_m_sync_transfer+0xe4>
				msg->flags &= ~I2C_M_TEN;
    3904:	886b      	ldrh	r3, [r5, #2]
    3906:	b29b      	uxth	r3, r3
    3908:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    390c:	b29b      	uxth	r3, r3
    390e:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    3910:	2000      	movs	r0, #0
    3912:	e06b      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
				if (msg->len > 0) {
    3914:	686b      	ldr	r3, [r5, #4]
    3916:	2b00      	cmp	r3, #0
    3918:	dd04      	ble.n	3924 <_i2c_m_sync_transfer+0x10c>
					msg->flags |= I2C_M_FAIL;
    391a:	886b      	ldrh	r3, [r5, #2]
    391c:	b29b      	uxth	r3, r3
    391e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3922:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    3924:	886b      	ldrh	r3, [r5, #2]
    3926:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    392a:	d108      	bne.n	393e <_i2c_m_sync_transfer+0x126>
				msg->flags &= ~I2C_M_BUSY;
    392c:	886b      	ldrh	r3, [r5, #2]
    392e:	b29b      	uxth	r3, r3
    3930:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3934:	b29b      	uxth	r3, r3
    3936:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    3938:	f06f 0001 	mvn.w	r0, #1
    393c:	e056      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    393e:	6863      	ldr	r3, [r4, #4]
    3940:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3944:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3946:	69e3      	ldr	r3, [r4, #28]
    3948:	f013 0f04 	tst.w	r3, #4
    394c:	d1fb      	bne.n	3946 <_i2c_m_sync_transfer+0x12e>
    394e:	e7ed      	b.n	392c <_i2c_m_sync_transfer+0x114>
			if (msg->len == 0) {
    3950:	6868      	ldr	r0, [r5, #4]
    3952:	b998      	cbnz	r0, 397c <_i2c_m_sync_transfer+0x164>
				if (msg->flags & I2C_M_STOP) {
    3954:	886b      	ldrh	r3, [r5, #2]
    3956:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    395a:	d106      	bne.n	396a <_i2c_m_sync_transfer+0x152>
				msg->flags &= ~I2C_M_BUSY;
    395c:	886b      	ldrh	r3, [r5, #2]
    395e:	b29b      	uxth	r3, r3
    3960:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3964:	b29b      	uxth	r3, r3
    3966:	806b      	strh	r3, [r5, #2]
    3968:	e040      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    396a:	6863      	ldr	r3, [r4, #4]
    396c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3970:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3972:	69e3      	ldr	r3, [r4, #28]
    3974:	f013 0f04 	tst.w	r3, #4
    3978:	d1fb      	bne.n	3972 <_i2c_m_sync_transfer+0x15a>
    397a:	e7ef      	b.n	395c <_i2c_m_sync_transfer+0x144>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    397c:	68ab      	ldr	r3, [r5, #8]
    397e:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    3980:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3982:	69e3      	ldr	r3, [r4, #28]
    3984:	f013 0f04 	tst.w	r3, #4
    3988:	d1fb      	bne.n	3982 <_i2c_m_sync_transfer+0x16a>
				msg->buffer++;
    398a:	68ab      	ldr	r3, [r5, #8]
    398c:	3301      	adds	r3, #1
    398e:	60ab      	str	r3, [r5, #8]
				msg->len--;
    3990:	686b      	ldr	r3, [r5, #4]
    3992:	3b01      	subs	r3, #1
    3994:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    3996:	2000      	movs	r0, #0
    3998:	e028      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
	} else if (flags & SB_FLAG) {
    399a:	f017 0f02 	tst.w	r7, #2
    399e:	f000 8083 	beq.w	3aa8 <_i2c_m_sync_transfer+0x290>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    39a2:	6869      	ldr	r1, [r5, #4]
    39a4:	2900      	cmp	r1, #0
    39a6:	d077      	beq.n	3a98 <_i2c_m_sync_transfer+0x280>
    39a8:	f013 0f04 	tst.w	r3, #4
    39ac:	d174      	bne.n	3a98 <_i2c_m_sync_transfer+0x280>
			msg->len--;
    39ae:	3901      	subs	r1, #1
    39b0:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    39b2:	b909      	cbnz	r1, 39b8 <_i2c_m_sync_transfer+0x1a0>
    39b4:	2a00      	cmp	r2, #0
    39b6:	d055      	beq.n	3a64 <_i2c_m_sync_transfer+0x24c>
    39b8:	2901      	cmp	r1, #1
    39ba:	d051      	beq.n	3a60 <_i2c_m_sync_transfer+0x248>
			if (msg->len == 0) {
    39bc:	686b      	ldr	r3, [r5, #4]
    39be:	b94b      	cbnz	r3, 39d4 <_i2c_m_sync_transfer+0x1bc>
				if (msg->flags & I2C_M_STOP) {
    39c0:	886b      	ldrh	r3, [r5, #2]
    39c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    39c6:	d156      	bne.n	3a76 <_i2c_m_sync_transfer+0x25e>
				msg->flags &= ~I2C_M_BUSY;
    39c8:	886b      	ldrh	r3, [r5, #2]
    39ca:	b29b      	uxth	r3, r3
    39cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    39d0:	b29b      	uxth	r3, r3
    39d2:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    39d4:	68aa      	ldr	r2, [r5, #8]
    39d6:	1c53      	adds	r3, r2, #1
    39d8:	60ab      	str	r3, [r5, #8]
    39da:	69e3      	ldr	r3, [r4, #28]
    39dc:	f013 0f04 	tst.w	r3, #4
    39e0:	d1fb      	bne.n	39da <_i2c_m_sync_transfer+0x1c2>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    39e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    39e4:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    39e6:	2302      	movs	r3, #2
    39e8:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    39ea:	2000      	movs	r0, #0
		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    39ec:	4603      	mov	r3, r0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    39ee:	886a      	ldrh	r2, [r5, #2]
    39f0:	f412 7f80 	tst.w	r2, #256	; 0x100
    39f4:	d05a      	beq.n	3aac <_i2c_m_sync_transfer+0x294>
	void *   hw      = i2c_dev->hw;
    39f6:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    39f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    39fc:	7e03      	ldrb	r3, [r0, #24]
    39fe:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    3a00:	461f      	mov	r7, r3
		if (timeout-- == 0) {
    3a02:	1e51      	subs	r1, r2, #1
    3a04:	2a00      	cmp	r2, #0
    3a06:	f43f af4a 	beq.w	389e <_i2c_m_sync_transfer+0x86>
    3a0a:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    3a0c:	f013 0f03 	tst.w	r3, #3
    3a10:	d0f4      	beq.n	39fc <_i2c_m_sync_transfer+0x1e4>
	return I2C_OK;
    3a12:	2000      	movs	r0, #0
		if (ret) {
    3a14:	2800      	cmp	r0, #0
    3a16:	f47f af45 	bne.w	38a4 <_i2c_m_sync_transfer+0x8c>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    3a1a:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    3a1c:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a20:	69e3      	ldr	r3, [r4, #28]
    3a22:	f013 0f04 	tst.w	r3, #4
    3a26:	d1fb      	bne.n	3a20 <_i2c_m_sync_transfer+0x208>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    3a28:	8b63      	ldrh	r3, [r4, #26]
    3a2a:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    3a2c:	f017 0f01 	tst.w	r7, #1
    3a30:	d0b3      	beq.n	399a <_i2c_m_sync_transfer+0x182>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    3a32:	f013 0f02 	tst.w	r3, #2
    3a36:	f43f af4a 	beq.w	38ce <_i2c_m_sync_transfer+0xb6>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    3a3a:	2201      	movs	r2, #1
    3a3c:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    3a3e:	886a      	ldrh	r2, [r5, #2]
    3a40:	b292      	uxth	r2, r2
    3a42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    3a46:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    3a48:	886a      	ldrh	r2, [r5, #2]
    3a4a:	b292      	uxth	r2, r2
    3a4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    3a50:	b292      	uxth	r2, r2
    3a52:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    3a54:	f013 0f01 	tst.w	r3, #1
    3a58:	d023      	beq.n	3aa2 <_i2c_m_sync_transfer+0x28a>
				return I2C_ERR_BUS;
    3a5a:	f06f 0004 	mvn.w	r0, #4
    3a5e:	e7c5      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3a60:	2a00      	cmp	r2, #0
    3a62:	d0ab      	beq.n	39bc <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3a64:	6863      	ldr	r3, [r4, #4]
    3a66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3a6a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a6c:	69e3      	ldr	r3, [r4, #28]
    3a6e:	f013 0f04 	tst.w	r3, #4
    3a72:	d1fb      	bne.n	3a6c <_i2c_m_sync_transfer+0x254>
    3a74:	e7a2      	b.n	39bc <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    3a76:	6863      	ldr	r3, [r4, #4]
    3a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3a7c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a7e:	69e3      	ldr	r3, [r4, #28]
    3a80:	f013 0f04 	tst.w	r3, #4
    3a84:	d1fb      	bne.n	3a7e <_i2c_m_sync_transfer+0x266>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3a86:	6863      	ldr	r3, [r4, #4]
    3a88:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3a8c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a8e:	69e3      	ldr	r3, [r4, #28]
    3a90:	f013 0f04 	tst.w	r3, #4
    3a94:	d1fb      	bne.n	3a8e <_i2c_m_sync_transfer+0x276>
    3a96:	e797      	b.n	39c8 <_i2c_m_sync_transfer+0x1b0>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3a98:	2302      	movs	r3, #2
    3a9a:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    3a9c:	f06f 0001 	mvn.w	r0, #1
    3aa0:	e7a4      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
			return I2C_ERR_BAD_ADDRESS;
    3aa2:	f06f 0003 	mvn.w	r0, #3
    3aa6:	e7a1      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
	return I2C_OK;
    3aa8:	2000      	movs	r0, #0
    3aaa:	e79f      	b.n	39ec <_i2c_m_sync_transfer+0x1d4>
	return ret;
    3aac:	4618      	mov	r0, r3
    3aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return I2C_ERR_BUSY;
    3ab2:	f06f 0005 	mvn.w	r0, #5
}
    3ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3aba:	bf00      	nop
    3abc:	000023b5 	.word	0x000023b5
    3ac0:	000033d1 	.word	0x000033d1
    3ac4:	00007b58 	.word	0x00007b58

00003ac8 <SERCOM0_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_0_Handler(void)
{
    3ac8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3aca:	4b02      	ldr	r3, [pc, #8]	; (3ad4 <SERCOM0_0_Handler+0xc>)
    3acc:	6818      	ldr	r0, [r3, #0]
    3ace:	4b02      	ldr	r3, [pc, #8]	; (3ad8 <SERCOM0_0_Handler+0x10>)
    3ad0:	4798      	blx	r3
    3ad2:	bd08      	pop	{r3, pc}
    3ad4:	2000063c 	.word	0x2000063c
    3ad8:	00003091 	.word	0x00003091

00003adc <SERCOM0_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_1_Handler(void)
{
    3adc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3ade:	4b02      	ldr	r3, [pc, #8]	; (3ae8 <SERCOM0_1_Handler+0xc>)
    3ae0:	6818      	ldr	r0, [r3, #0]
    3ae2:	4b02      	ldr	r3, [pc, #8]	; (3aec <SERCOM0_1_Handler+0x10>)
    3ae4:	4798      	blx	r3
    3ae6:	bd08      	pop	{r3, pc}
    3ae8:	2000063c 	.word	0x2000063c
    3aec:	00003091 	.word	0x00003091

00003af0 <SERCOM0_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_2_Handler(void)
{
    3af0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3af2:	4b02      	ldr	r3, [pc, #8]	; (3afc <SERCOM0_2_Handler+0xc>)
    3af4:	6818      	ldr	r0, [r3, #0]
    3af6:	4b02      	ldr	r3, [pc, #8]	; (3b00 <SERCOM0_2_Handler+0x10>)
    3af8:	4798      	blx	r3
    3afa:	bd08      	pop	{r3, pc}
    3afc:	2000063c 	.word	0x2000063c
    3b00:	00003091 	.word	0x00003091

00003b04 <SERCOM0_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_3_Handler(void)
{
    3b04:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3b06:	4b02      	ldr	r3, [pc, #8]	; (3b10 <SERCOM0_3_Handler+0xc>)
    3b08:	6818      	ldr	r0, [r3, #0]
    3b0a:	4b02      	ldr	r3, [pc, #8]	; (3b14 <SERCOM0_3_Handler+0x10>)
    3b0c:	4798      	blx	r3
    3b0e:	bd08      	pop	{r3, pc}
    3b10:	2000063c 	.word	0x2000063c
    3b14:	00003091 	.word	0x00003091

00003b18 <SERCOM2_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_0_Handler(void)
{
    3b18:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3b1a:	4b02      	ldr	r3, [pc, #8]	; (3b24 <SERCOM2_0_Handler+0xc>)
    3b1c:	6858      	ldr	r0, [r3, #4]
    3b1e:	4b02      	ldr	r3, [pc, #8]	; (3b28 <SERCOM2_0_Handler+0x10>)
    3b20:	4798      	blx	r3
    3b22:	bd08      	pop	{r3, pc}
    3b24:	2000063c 	.word	0x2000063c
    3b28:	00003091 	.word	0x00003091

00003b2c <SERCOM2_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_1_Handler(void)
{
    3b2c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3b2e:	4b02      	ldr	r3, [pc, #8]	; (3b38 <SERCOM2_1_Handler+0xc>)
    3b30:	6858      	ldr	r0, [r3, #4]
    3b32:	4b02      	ldr	r3, [pc, #8]	; (3b3c <SERCOM2_1_Handler+0x10>)
    3b34:	4798      	blx	r3
    3b36:	bd08      	pop	{r3, pc}
    3b38:	2000063c 	.word	0x2000063c
    3b3c:	00003091 	.word	0x00003091

00003b40 <SERCOM2_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_2_Handler(void)
{
    3b40:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3b42:	4b02      	ldr	r3, [pc, #8]	; (3b4c <SERCOM2_2_Handler+0xc>)
    3b44:	6858      	ldr	r0, [r3, #4]
    3b46:	4b02      	ldr	r3, [pc, #8]	; (3b50 <SERCOM2_2_Handler+0x10>)
    3b48:	4798      	blx	r3
    3b4a:	bd08      	pop	{r3, pc}
    3b4c:	2000063c 	.word	0x2000063c
    3b50:	00003091 	.word	0x00003091

00003b54 <SERCOM2_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_3_Handler(void)
{
    3b54:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3b56:	4b02      	ldr	r3, [pc, #8]	; (3b60 <SERCOM2_3_Handler+0xc>)
    3b58:	6858      	ldr	r0, [r3, #4]
    3b5a:	4b02      	ldr	r3, [pc, #8]	; (3b64 <SERCOM2_3_Handler+0x10>)
    3b5c:	4798      	blx	r3
    3b5e:	bd08      	pop	{r3, pc}
    3b60:	2000063c 	.word	0x2000063c
    3b64:	00003091 	.word	0x00003091

00003b68 <_spi_m_sync_init>:
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    3b68:	b570      	push	{r4, r5, r6, lr}
    3b6a:	4606      	mov	r6, r0
    3b6c:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    3b6e:	4608      	mov	r0, r1
    3b70:	4b58      	ldr	r3, [pc, #352]	; (3cd4 <_spi_m_sync_init+0x16c>)
    3b72:	4798      	blx	r3
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3b74:	2300      	movs	r3, #0
    3b76:	2b00      	cmp	r3, #0
    3b78:	d068      	beq.n	3c4c <_spi_m_sync_init+0xe4>
	return NULL;
    3b7a:	2500      	movs	r5, #0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    3b7c:	2e00      	cmp	r6, #0
    3b7e:	d071      	beq.n	3c64 <_spi_m_sync_init+0xfc>
    3b80:	2c00      	cmp	r4, #0
    3b82:	d06d      	beq.n	3c60 <_spi_m_sync_init+0xf8>
    3b84:	2001      	movs	r0, #1
    3b86:	f640 12a7 	movw	r2, #2471	; 0x9a7
    3b8a:	4953      	ldr	r1, [pc, #332]	; (3cd8 <_spi_m_sync_init+0x170>)
    3b8c:	4b53      	ldr	r3, [pc, #332]	; (3cdc <_spi_m_sync_init+0x174>)
    3b8e:	4798      	blx	r3

	if (regs == NULL) {
    3b90:	2d00      	cmp	r5, #0
    3b92:	f000 809c 	beq.w	3cce <_spi_m_sync_init+0x166>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3b96:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    3b98:	f013 0f01 	tst.w	r3, #1
    3b9c:	d11d      	bne.n	3bda <_spi_m_sync_init+0x72>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    3b9e:	682b      	ldr	r3, [r5, #0]
    3ba0:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3ba4:	69e3      	ldr	r3, [r4, #28]
    3ba6:	f013 0f03 	tst.w	r3, #3
    3baa:	d1fb      	bne.n	3ba4 <_spi_m_sync_init+0x3c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3bac:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    3bae:	f013 0f02 	tst.w	r3, #2
    3bb2:	d00b      	beq.n	3bcc <_spi_m_sync_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3bb4:	6823      	ldr	r3, [r4, #0]
    3bb6:	f023 0302 	bic.w	r3, r3, #2
    3bba:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3bbc:	69e3      	ldr	r3, [r4, #28]
    3bbe:	f013 0f03 	tst.w	r3, #3
    3bc2:	d1fb      	bne.n	3bbc <_spi_m_sync_init+0x54>
    3bc4:	69e3      	ldr	r3, [r4, #28]
    3bc6:	f013 0f02 	tst.w	r3, #2
    3bca:	d1fb      	bne.n	3bc4 <_spi_m_sync_init+0x5c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    3bcc:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3bd0:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3bd2:	69e3      	ldr	r3, [r4, #28]
    3bd4:	f013 0f03 	tst.w	r3, #3
    3bd8:	d1fb      	bne.n	3bd2 <_spi_m_sync_init+0x6a>
    3bda:	69e3      	ldr	r3, [r4, #28]
    3bdc:	f013 0f01 	tst.w	r3, #1
    3be0:	d1fb      	bne.n	3bda <_spi_m_sync_init+0x72>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    3be2:	6034      	str	r4, [r6, #0]

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    3be4:	682b      	ldr	r3, [r5, #0]
    3be6:	f003 031c 	and.w	r3, r3, #28
    3bea:	2b08      	cmp	r3, #8
    3bec:	d03c      	beq.n	3c68 <_spi_m_sync_init+0x100>
	ASSERT(hw && regs);
    3bee:	2c00      	cmp	r4, #0
    3bf0:	d069      	beq.n	3cc6 <_spi_m_sync_init+0x15e>
    3bf2:	2d00      	cmp	r5, #0
    3bf4:	d065      	beq.n	3cc2 <_spi_m_sync_init+0x15a>
    3bf6:	2001      	movs	r0, #1
    3bf8:	f640 1237 	movw	r2, #2359	; 0x937
    3bfc:	4936      	ldr	r1, [pc, #216]	; (3cd8 <_spi_m_sync_init+0x170>)
    3bfe:	4b37      	ldr	r3, [pc, #220]	; (3cdc <_spi_m_sync_init+0x174>)
    3c00:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3c02:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3c04:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3c08:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3c0c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3c0e:	69e3      	ldr	r3, [r4, #28]
    3c10:	f013 0f03 	tst.w	r3, #3
    3c14:	d1fb      	bne.n	3c0e <_spi_m_sync_init+0xa6>
	    (regs->ctrlb
    3c16:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    3c18:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    3c1c:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    3c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3c24:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3c26:	69e3      	ldr	r3, [r4, #28]
    3c28:	f013 0f17 	tst.w	r3, #23
    3c2c:	d1fb      	bne.n	3c26 <_spi_m_sync_init+0xbe>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    3c2e:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    3c30:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3c32:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3c34:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3c38:	686b      	ldr	r3, [r5, #4]
    3c3a:	f013 0f07 	tst.w	r3, #7
    3c3e:	d144      	bne.n	3cca <_spi_m_sync_init+0x162>
    3c40:	2301      	movs	r3, #1
    3c42:	7133      	strb	r3, [r6, #4]

	dev->dummy_byte = regs->dummy_byte;
    3c44:	89eb      	ldrh	r3, [r5, #14]
    3c46:	80f3      	strh	r3, [r6, #6]

	return ERR_NONE;
    3c48:	2000      	movs	r0, #0
    3c4a:	bd70      	pop	{r4, r5, r6, pc}
		if (sercomspi_regs[i].n == n) {
    3c4c:	2804      	cmp	r0, #4
    3c4e:	d002      	beq.n	3c56 <_spi_m_sync_init+0xee>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3c50:	3301      	adds	r3, #1
    3c52:	b2db      	uxtb	r3, r3
    3c54:	e78f      	b.n	3b76 <_spi_m_sync_init+0xe>
			return &sercomspi_regs[i];
    3c56:	eb03 1503 	add.w	r5, r3, r3, lsl #4
    3c5a:	4b21      	ldr	r3, [pc, #132]	; (3ce0 <_spi_m_sync_init+0x178>)
    3c5c:	441d      	add	r5, r3
    3c5e:	e78d      	b.n	3b7c <_spi_m_sync_init+0x14>
	ASSERT(dev && hw);
    3c60:	2000      	movs	r0, #0
    3c62:	e790      	b.n	3b86 <_spi_m_sync_init+0x1e>
    3c64:	2000      	movs	r0, #0
    3c66:	e78e      	b.n	3b86 <_spi_m_sync_init+0x1e>
	ASSERT(hw && regs);
    3c68:	b34c      	cbz	r4, 3cbe <_spi_m_sync_init+0x156>
    3c6a:	b335      	cbz	r5, 3cba <_spi_m_sync_init+0x152>
    3c6c:	2001      	movs	r0, #1
    3c6e:	f640 124b 	movw	r2, #2379	; 0x94b
    3c72:	4919      	ldr	r1, [pc, #100]	; (3cd8 <_spi_m_sync_init+0x170>)
    3c74:	4b19      	ldr	r3, [pc, #100]	; (3cdc <_spi_m_sync_init+0x174>)
    3c76:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3c78:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3c7a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3c7e:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3c82:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3c84:	69e3      	ldr	r3, [r4, #28]
    3c86:	f013 0f03 	tst.w	r3, #3
    3c8a:	d1fb      	bne.n	3c84 <_spi_m_sync_init+0x11c>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    3c8c:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    3c8e:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    3c92:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    3c96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    3c9a:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3c9e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3ca0:	69e3      	ldr	r3, [r4, #28]
    3ca2:	f013 0f17 	tst.w	r3, #23
    3ca6:	d1fb      	bne.n	3ca0 <_spi_m_sync_init+0x138>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    3ca8:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    3caa:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3cac:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3cae:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3cb2:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    3cb4:	2b00      	cmp	r3, #0
    3cb6:	d1fc      	bne.n	3cb2 <_spi_m_sync_init+0x14a>
    3cb8:	e7be      	b.n	3c38 <_spi_m_sync_init+0xd0>
	ASSERT(hw && regs);
    3cba:	2000      	movs	r0, #0
    3cbc:	e7d7      	b.n	3c6e <_spi_m_sync_init+0x106>
    3cbe:	2000      	movs	r0, #0
    3cc0:	e7d5      	b.n	3c6e <_spi_m_sync_init+0x106>
	ASSERT(hw && regs);
    3cc2:	2000      	movs	r0, #0
    3cc4:	e798      	b.n	3bf8 <_spi_m_sync_init+0x90>
    3cc6:	2000      	movs	r0, #0
    3cc8:	e796      	b.n	3bf8 <_spi_m_sync_init+0x90>
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3cca:	2302      	movs	r3, #2
    3ccc:	e7b9      	b.n	3c42 <_spi_m_sync_init+0xda>
		return ERR_INVALID_ARG;
    3cce:	f06f 000c 	mvn.w	r0, #12
}
    3cd2:	bd70      	pop	{r4, r5, r6, pc}
    3cd4:	00003051 	.word	0x00003051
    3cd8:	00007b58 	.word	0x00007b58
    3cdc:	000023b5 	.word	0x000023b5
    3ce0:	00007b44 	.word	0x00007b44

00003ce4 <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    3ce4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    3ce6:	4604      	mov	r4, r0
    3ce8:	b168      	cbz	r0, 3d06 <_spi_m_sync_enable+0x22>
    3cea:	6803      	ldr	r3, [r0, #0]
    3cec:	b14b      	cbz	r3, 3d02 <_spi_m_sync_enable+0x1e>
    3cee:	2001      	movs	r0, #1
    3cf0:	f640 2206 	movw	r2, #2566	; 0xa06
    3cf4:	4905      	ldr	r1, [pc, #20]	; (3d0c <_spi_m_sync_enable+0x28>)
    3cf6:	4b06      	ldr	r3, [pc, #24]	; (3d10 <_spi_m_sync_enable+0x2c>)
    3cf8:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    3cfa:	6820      	ldr	r0, [r4, #0]
    3cfc:	4b05      	ldr	r3, [pc, #20]	; (3d14 <_spi_m_sync_enable+0x30>)
    3cfe:	4798      	blx	r3
}
    3d00:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    3d02:	2000      	movs	r0, #0
    3d04:	e7f4      	b.n	3cf0 <_spi_m_sync_enable+0xc>
    3d06:	2000      	movs	r0, #0
    3d08:	e7f2      	b.n	3cf0 <_spi_m_sync_enable+0xc>
    3d0a:	bf00      	nop
    3d0c:	00007b58 	.word	0x00007b58
    3d10:	000023b5 	.word	0x000023b5
    3d14:	00003141 	.word	0x00003141

00003d18 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    3d18:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d1a:	b087      	sub	sp, #28
    3d1c:	4607      	mov	r7, r0
    3d1e:	460d      	mov	r5, r1
	void *                 hw   = dev->prvt;
    3d20:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    3d22:	680b      	ldr	r3, [r1, #0]
    3d24:	9301      	str	r3, [sp, #4]
    3d26:	684b      	ldr	r3, [r1, #4]
    3d28:	9302      	str	r3, [sp, #8]
    3d2a:	2300      	movs	r3, #0
    3d2c:	9303      	str	r3, [sp, #12]
    3d2e:	9304      	str	r3, [sp, #16]
    3d30:	7906      	ldrb	r6, [r0, #4]

	ASSERT(dev && hw);
    3d32:	b1b8      	cbz	r0, 3d64 <_spi_m_sync_trans+0x4c>
    3d34:	b1a4      	cbz	r4, 3d60 <_spi_m_sync_trans+0x48>
    3d36:	2001      	movs	r0, #1
    3d38:	f640 320b 	movw	r2, #2827	; 0xb0b
    3d3c:	4934      	ldr	r1, [pc, #208]	; (3e10 <_spi_m_sync_trans+0xf8>)
    3d3e:	4b35      	ldr	r3, [pc, #212]	; (3e14 <_spi_m_sync_trans+0xfc>)
    3d40:	4798      	blx	r3
    3d42:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    3d44:	f013 0f07 	tst.w	r3, #7
    3d48:	d15f      	bne.n	3e0a <_spi_m_sync_trans+0xf2>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d4a:	69e3      	ldr	r3, [r4, #28]
    3d4c:	f013 0f03 	tst.w	r3, #3
    3d50:	d1fb      	bne.n	3d4a <_spi_m_sync_trans+0x32>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3d52:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    3d54:	f013 0f02 	tst.w	r3, #2
    3d58:	d11e      	bne.n	3d98 <_spi_m_sync_trans+0x80>
		return ERR_NOT_INITIALIZED;
    3d5a:	f06f 0013 	mvn.w	r0, #19
    3d5e:	e052      	b.n	3e06 <_spi_m_sync_trans+0xee>
	ASSERT(dev && hw);
    3d60:	4618      	mov	r0, r3
    3d62:	e7e9      	b.n	3d38 <_spi_m_sync_trans+0x20>
    3d64:	2000      	movs	r0, #0
    3d66:	e7e7      	b.n	3d38 <_spi_m_sync_trans+0x20>
		return false;
    3d68:	2200      	movs	r2, #0
    3d6a:	e02b      	b.n	3dc4 <_spi_m_sync_trans+0xac>
			data |= (*ctrl->txbuf) << 8;
    3d6c:	f891 e001 	ldrb.w	lr, [r1, #1]
    3d70:	ea40 200e 	orr.w	r0, r0, lr, lsl #8
			ctrl->txbuf++;
    3d74:	3102      	adds	r1, #2
    3d76:	9101      	str	r1, [sp, #4]
	ctrl->txcnt++;
    3d78:	3201      	adds	r2, #1
    3d7a:	9203      	str	r2, [sp, #12]
	((Sercom *)hw)->SPI.DATA.reg = data;
    3d7c:	62a0      	str	r0, [r4, #40]	; 0x28
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    3d7e:	f013 0f80 	tst.w	r3, #128	; 0x80
    3d82:	d132      	bne.n	3dea <_spi_m_sync_trans+0xd2>
	return ERR_NONE;
    3d84:	2000      	movs	r0, #0
			}
		}

		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
    3d86:	2800      	cmp	r0, #0
    3d88:	db37      	blt.n	3dfa <_spi_m_sync_trans+0xe2>
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    3d8a:	9803      	ldr	r0, [sp, #12]
    3d8c:	68ab      	ldr	r3, [r5, #8]
    3d8e:	4298      	cmp	r0, r3
    3d90:	d302      	bcc.n	3d98 <_spi_m_sync_trans+0x80>
    3d92:	9a04      	ldr	r2, [sp, #16]
    3d94:	4293      	cmp	r3, r2
    3d96:	d930      	bls.n	3dfa <_spi_m_sync_trans+0xe2>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    3d98:	7e23      	ldrb	r3, [r4, #24]
    3d9a:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    3d9c:	f013 0f04 	tst.w	r3, #4
    3da0:	d0e2      	beq.n	3d68 <_spi_m_sync_trans+0x50>
	return ((Sercom *)hw)->SPI.DATA.reg;
    3da2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    3da4:	9a02      	ldr	r2, [sp, #8]
    3da6:	b14a      	cbz	r2, 3dbc <_spi_m_sync_trans+0xa4>
		*ctrl->rxbuf++ = (uint8_t)data;
    3da8:	1c50      	adds	r0, r2, #1
    3daa:	9002      	str	r0, [sp, #8]
    3dac:	7011      	strb	r1, [r2, #0]
		if (ctrl->char_size > 1) {
    3dae:	2e01      	cmp	r6, #1
    3db0:	d904      	bls.n	3dbc <_spi_m_sync_trans+0xa4>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    3db2:	1c90      	adds	r0, r2, #2
    3db4:	9002      	str	r0, [sp, #8]
    3db6:	f3c1 2107 	ubfx	r1, r1, #8, #8
    3dba:	7051      	strb	r1, [r2, #1]
	ctrl->rxcnt++;
    3dbc:	9a04      	ldr	r2, [sp, #16]
    3dbe:	3201      	adds	r2, #1
    3dc0:	9204      	str	r2, [sp, #16]
	return true;
    3dc2:	2201      	movs	r2, #1
		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
    3dc4:	2a00      	cmp	r2, #0
    3dc6:	d1da      	bne.n	3d7e <_spi_m_sync_trans+0x66>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    3dc8:	9a03      	ldr	r2, [sp, #12]
    3dca:	9904      	ldr	r1, [sp, #16]
    3dcc:	4291      	cmp	r1, r2
    3dce:	d3d6      	bcc.n	3d7e <_spi_m_sync_trans+0x66>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    3dd0:	88f8      	ldrh	r0, [r7, #6]
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    3dd2:	f013 0f01 	tst.w	r3, #1
    3dd6:	d0d2      	beq.n	3d7e <_spi_m_sync_trans+0x66>
	if (ctrl->txbuf) {
    3dd8:	9901      	ldr	r1, [sp, #4]
    3dda:	2900      	cmp	r1, #0
    3ddc:	d0cc      	beq.n	3d78 <_spi_m_sync_trans+0x60>
		data = *ctrl->txbuf++;
    3dde:	1c48      	adds	r0, r1, #1
    3de0:	9001      	str	r0, [sp, #4]
    3de2:	7808      	ldrb	r0, [r1, #0]
		if (ctrl->char_size > 1) {
    3de4:	2e01      	cmp	r6, #1
    3de6:	d8c1      	bhi.n	3d6c <_spi_m_sync_trans+0x54>
    3de8:	e7c6      	b.n	3d78 <_spi_m_sync_trans+0x60>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    3dea:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3dee:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3df0:	2380      	movs	r3, #128	; 0x80
    3df2:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    3df4:	f06f 0012 	mvn.w	r0, #18
    3df8:	e7c5      	b.n	3d86 <_spi_m_sync_trans+0x6e>
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    3dfa:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    3dfc:	f013 0f03 	tst.w	r3, #3
    3e00:	d0fb      	beq.n	3dfa <_spi_m_sync_trans+0xe2>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3e02:	2303      	movs	r3, #3
    3e04:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    3e06:	b007      	add	sp, #28
    3e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_BUSY;
    3e0a:	f06f 0003 	mvn.w	r0, #3
    3e0e:	e7fa      	b.n	3e06 <_spi_m_sync_trans+0xee>
    3e10:	00007b58 	.word	0x00007b58
    3e14:	000023b5 	.word	0x000023b5

00003e18 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    3e18:	4b03      	ldr	r3, [pc, #12]	; (3e28 <_system_time_init+0x10>)
    3e1a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3e1e:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    3e20:	2205      	movs	r2, #5
    3e22:	601a      	str	r2, [r3, #0]
    3e24:	4770      	bx	lr
    3e26:	bf00      	nop
    3e28:	e000e010 	.word	0xe000e010

00003e2c <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    3e2c:	b508      	push	{r3, lr}
	_system_time_init(hw);
    3e2e:	4b01      	ldr	r3, [pc, #4]	; (3e34 <_delay_init+0x8>)
    3e30:	4798      	blx	r3
    3e32:	bd08      	pop	{r3, pc}
    3e34:	00003e19 	.word	0x00003e19

00003e38 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    3e38:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    3e3a:	e00d      	b.n	3e58 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
    3e3c:	4b0d      	ldr	r3, [pc, #52]	; (3e74 <_delay_cycles+0x3c>)
    3e3e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
    3e42:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    3e44:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3e46:	4b0b      	ldr	r3, [pc, #44]	; (3e74 <_delay_cycles+0x3c>)
    3e48:	681b      	ldr	r3, [r3, #0]
    3e4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3e4e:	d0fa      	beq.n	3e46 <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
    3e50:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    3e54:	3101      	adds	r1, #1
	while (n--) {
    3e56:	4610      	mov	r0, r2
    3e58:	1e43      	subs	r3, r0, #1
    3e5a:	b2da      	uxtb	r2, r3
    3e5c:	2800      	cmp	r0, #0
    3e5e:	d1ed      	bne.n	3e3c <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
    3e60:	4b04      	ldr	r3, [pc, #16]	; (3e74 <_delay_cycles+0x3c>)
    3e62:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    3e64:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3e66:	4b03      	ldr	r3, [pc, #12]	; (3e74 <_delay_cycles+0x3c>)
    3e68:	681b      	ldr	r3, [r3, #0]
    3e6a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3e6e:	d0fa      	beq.n	3e66 <_delay_cycles+0x2e>
		;
}
    3e70:	4770      	bx	lr
    3e72:	bf00      	nop
    3e74:	e000e010 	.word	0xe000e010

00003e78 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    3e78:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    3e7a:	68c3      	ldr	r3, [r0, #12]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    3e7c:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    3e7e:	f012 0f01 	tst.w	r2, #1
    3e82:	d100      	bne.n	3e86 <tc_interrupt_handler+0xe>
    3e84:	bd08      	pop	{r3, pc}
}

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    3e86:	2201      	movs	r2, #1
    3e88:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    3e8a:	6803      	ldr	r3, [r0, #0]
    3e8c:	4798      	blx	r3
	}
}
    3e8e:	e7f9      	b.n	3e84 <tc_interrupt_handler+0xc>

00003e90 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    3e90:	4b03      	ldr	r3, [pc, #12]	; (3ea0 <_tc_init_irq_param+0x10>)
    3e92:	4298      	cmp	r0, r3
    3e94:	d000      	beq.n	3e98 <_tc_init_irq_param+0x8>
    3e96:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
    3e98:	4b02      	ldr	r3, [pc, #8]	; (3ea4 <_tc_init_irq_param+0x14>)
    3e9a:	6019      	str	r1, [r3, #0]
	}
}
    3e9c:	e7fb      	b.n	3e96 <_tc_init_irq_param+0x6>
    3e9e:	bf00      	nop
    3ea0:	40003800 	.word	0x40003800
    3ea4:	20000644 	.word	0x20000644

00003ea8 <get_tc_index>:
{
    3ea8:	b570      	push	{r4, r5, r6, lr}
    3eaa:	b086      	sub	sp, #24
    3eac:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3eae:	466c      	mov	r4, sp
    3eb0:	4d17      	ldr	r5, [pc, #92]	; (3f10 <get_tc_index+0x68>)
    3eb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3eb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3eb6:	e895 0003 	ldmia.w	r5, {r0, r1}
    3eba:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3ebe:	2300      	movs	r3, #0
    3ec0:	2b05      	cmp	r3, #5
    3ec2:	d80a      	bhi.n	3eda <get_tc_index+0x32>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    3ec4:	aa06      	add	r2, sp, #24
    3ec6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    3eca:	f852 2c18 	ldr.w	r2, [r2, #-24]
    3ece:	42b2      	cmp	r2, r6
    3ed0:	d001      	beq.n	3ed6 <get_tc_index+0x2e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3ed2:	3301      	adds	r3, #1
    3ed4:	e7f4      	b.n	3ec0 <get_tc_index+0x18>
			return i;
    3ed6:	b2db      	uxtb	r3, r3
    3ed8:	e000      	b.n	3edc <get_tc_index+0x34>
		}
	}
	return 0;
    3eda:	2300      	movs	r3, #0
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    3edc:	2200      	movs	r2, #0
    3ede:	b14a      	cbz	r2, 3ef4 <get_tc_index+0x4c>
	ASSERT(false);
    3ee0:	f44f 729e 	mov.w	r2, #316	; 0x13c
    3ee4:	490b      	ldr	r1, [pc, #44]	; (3f14 <get_tc_index+0x6c>)
    3ee6:	2000      	movs	r0, #0
    3ee8:	4b0b      	ldr	r3, [pc, #44]	; (3f18 <get_tc_index+0x70>)
    3eea:	4798      	blx	r3
	return -1;
    3eec:	f04f 30ff 	mov.w	r0, #4294967295
}
    3ef0:	b006      	add	sp, #24
    3ef2:	bd70      	pop	{r4, r5, r6, pc}
		if (_tcs[i].number == index) {
    3ef4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    3ef8:	0088      	lsls	r0, r1, #2
    3efa:	4905      	ldr	r1, [pc, #20]	; (3f10 <get_tc_index+0x68>)
    3efc:	4401      	add	r1, r0
    3efe:	7e09      	ldrb	r1, [r1, #24]
    3f00:	4299      	cmp	r1, r3
    3f02:	d002      	beq.n	3f0a <get_tc_index+0x62>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    3f04:	3201      	adds	r2, #1
    3f06:	b2d2      	uxtb	r2, r2
    3f08:	e7e9      	b.n	3ede <get_tc_index+0x36>
			return i;
    3f0a:	b250      	sxtb	r0, r2
    3f0c:	e7f0      	b.n	3ef0 <get_tc_index+0x48>
    3f0e:	bf00      	nop
    3f10:	00007b74 	.word	0x00007b74
    3f14:	00007ba0 	.word	0x00007ba0
    3f18:	000023b5 	.word	0x000023b5

00003f1c <_timer_init>:
{
    3f1c:	b570      	push	{r4, r5, r6, lr}
    3f1e:	4606      	mov	r6, r0
    3f20:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    3f22:	4608      	mov	r0, r1
    3f24:	4b66      	ldr	r3, [pc, #408]	; (40c0 <_timer_init+0x1a4>)
    3f26:	4798      	blx	r3
    3f28:	4605      	mov	r5, r0
	device->hw = hw;
    3f2a:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    3f2c:	228d      	movs	r2, #141	; 0x8d
    3f2e:	4965      	ldr	r1, [pc, #404]	; (40c4 <_timer_init+0x1a8>)
    3f30:	2001      	movs	r0, #1
    3f32:	4b65      	ldr	r3, [pc, #404]	; (40c8 <_timer_init+0x1ac>)
    3f34:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    3f36:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    3f38:	f013 0f01 	tst.w	r3, #1
    3f3c:	d119      	bne.n	3f72 <_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f3e:	6923      	ldr	r3, [r4, #16]
    3f40:	f013 0f03 	tst.w	r3, #3
    3f44:	d1fb      	bne.n	3f3e <_timer_init+0x22>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    3f46:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    3f48:	f013 0f02 	tst.w	r3, #2
    3f4c:	d00b      	beq.n	3f66 <_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3f4e:	6823      	ldr	r3, [r4, #0]
    3f50:	f023 0302 	bic.w	r3, r3, #2
    3f54:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f56:	6923      	ldr	r3, [r4, #16]
    3f58:	f013 0f03 	tst.w	r3, #3
    3f5c:	d1fb      	bne.n	3f56 <_timer_init+0x3a>
    3f5e:	6923      	ldr	r3, [r4, #16]
    3f60:	f013 0f02 	tst.w	r3, #2
    3f64:	d1fb      	bne.n	3f5e <_timer_init+0x42>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    3f66:	2301      	movs	r3, #1
    3f68:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f6a:	6923      	ldr	r3, [r4, #16]
    3f6c:	f013 0f03 	tst.w	r3, #3
    3f70:	d1fb      	bne.n	3f6a <_timer_init+0x4e>
    3f72:	6923      	ldr	r3, [r4, #16]
    3f74:	f013 0f01 	tst.w	r3, #1
    3f78:	d1fb      	bne.n	3f72 <_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    3f7a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3f7e:	009a      	lsls	r2, r3, #2
    3f80:	4b52      	ldr	r3, [pc, #328]	; (40cc <_timer_init+0x1b0>)
    3f82:	4413      	add	r3, r2
    3f84:	69db      	ldr	r3, [r3, #28]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    3f86:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f88:	6923      	ldr	r3, [r4, #16]
    3f8a:	f013 0f03 	tst.w	r3, #3
    3f8e:	d1fb      	bne.n	3f88 <_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    3f90:	00aa      	lsls	r2, r5, #2
    3f92:	442a      	add	r2, r5
    3f94:	0091      	lsls	r1, r2, #2
    3f96:	4b4d      	ldr	r3, [pc, #308]	; (40cc <_timer_init+0x1b0>)
    3f98:	440b      	add	r3, r1
    3f9a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    3f9e:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    3fa0:	8c1a      	ldrh	r2, [r3, #32]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    3fa2:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    3fa4:	2201      	movs	r2, #1
    3fa6:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    3fa8:	69db      	ldr	r3, [r3, #28]
    3faa:	f003 030c 	and.w	r3, r3, #12
    3fae:	2b08      	cmp	r3, #8
    3fb0:	d056      	beq.n	4060 <_timer_init+0x144>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    3fb2:	2b00      	cmp	r3, #0
    3fb4:	d163      	bne.n	407e <_timer_init+0x162>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    3fb6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3fba:	009a      	lsls	r2, r3, #2
    3fbc:	4b43      	ldr	r3, [pc, #268]	; (40cc <_timer_init+0x1b0>)
    3fbe:	4413      	add	r3, r2
    3fc0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3fc2:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3fc4:	6923      	ldr	r3, [r4, #16]
    3fc6:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3fca:	d1fb      	bne.n	3fc4 <_timer_init+0xa8>
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3fcc:	2300      	movs	r3, #0
    3fce:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3fd0:	6923      	ldr	r3, [r4, #16]
    3fd2:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3fd6:	d1fb      	bne.n	3fd0 <_timer_init+0xb4>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    3fd8:	2301      	movs	r3, #1
    3fda:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    3fdc:	4631      	mov	r1, r6
    3fde:	4620      	mov	r0, r4
    3fe0:	4b3b      	ldr	r3, [pc, #236]	; (40d0 <_timer_init+0x1b4>)
    3fe2:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    3fe4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3fe8:	009a      	lsls	r2, r3, #2
    3fea:	4b38      	ldr	r3, [pc, #224]	; (40cc <_timer_init+0x1b0>)
    3fec:	4413      	add	r3, r2
    3fee:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    3ff2:	2b00      	cmp	r3, #0
    3ff4:	db0d      	blt.n	4012 <_timer_init+0xf6>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3ff6:	095a      	lsrs	r2, r3, #5
    3ff8:	f003 031f 	and.w	r3, r3, #31
    3ffc:	2101      	movs	r1, #1
    3ffe:	fa01 f303 	lsl.w	r3, r1, r3
    4002:	3220      	adds	r2, #32
    4004:	4933      	ldr	r1, [pc, #204]	; (40d4 <_timer_init+0x1b8>)
    4006:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    400a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    400e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    4012:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4016:	009a      	lsls	r2, r3, #2
    4018:	4b2c      	ldr	r3, [pc, #176]	; (40cc <_timer_init+0x1b0>)
    401a:	4413      	add	r3, r2
    401c:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    4020:	2b00      	cmp	r3, #0
    4022:	db09      	blt.n	4038 <_timer_init+0x11c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4024:	095a      	lsrs	r2, r3, #5
    4026:	f003 031f 	and.w	r3, r3, #31
    402a:	2101      	movs	r1, #1
    402c:	fa01 f303 	lsl.w	r3, r1, r3
    4030:	3260      	adds	r2, #96	; 0x60
    4032:	4928      	ldr	r1, [pc, #160]	; (40d4 <_timer_init+0x1b8>)
    4034:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(_tcs[i].irq);
    4038:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    403c:	00aa      	lsls	r2, r5, #2
    403e:	4b23      	ldr	r3, [pc, #140]	; (40cc <_timer_init+0x1b0>)
    4040:	4413      	add	r3, r2
    4042:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    4046:	2b00      	cmp	r3, #0
    4048:	db08      	blt.n	405c <_timer_init+0x140>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    404a:	0959      	lsrs	r1, r3, #5
    404c:	f003 031f 	and.w	r3, r3, #31
    4050:	2201      	movs	r2, #1
    4052:	fa02 f303 	lsl.w	r3, r2, r3
    4056:	4a1f      	ldr	r2, [pc, #124]	; (40d4 <_timer_init+0x1b8>)
    4058:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    405c:	2000      	movs	r0, #0
    405e:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    4060:	4b1a      	ldr	r3, [pc, #104]	; (40cc <_timer_init+0x1b0>)
    4062:	440b      	add	r3, r1
    4064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    4066:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4068:	6923      	ldr	r3, [r4, #16]
    406a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    406e:	d1fb      	bne.n	4068 <_timer_init+0x14c>
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    4070:	2300      	movs	r3, #0
    4072:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4074:	6923      	ldr	r3, [r4, #16]
    4076:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    407a:	d1fb      	bne.n	4074 <_timer_init+0x158>
    407c:	e7ac      	b.n	3fd8 <_timer_init+0xbc>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    407e:	2b04      	cmp	r3, #4
    4080:	d1aa      	bne.n	3fd8 <_timer_init+0xbc>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    4082:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4086:	009a      	lsls	r2, r3, #2
    4088:	4b10      	ldr	r3, [pc, #64]	; (40cc <_timer_init+0x1b0>)
    408a:	4413      	add	r3, r2
    408c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    4090:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4092:	6923      	ldr	r3, [r4, #16]
    4094:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    4098:	d1fb      	bne.n	4092 <_timer_init+0x176>
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    409a:	2300      	movs	r3, #0
    409c:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    409e:	6923      	ldr	r3, [r4, #16]
    40a0:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    40a4:	d1fb      	bne.n	409e <_timer_init+0x182>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    40a6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    40aa:	009a      	lsls	r2, r3, #2
    40ac:	4b07      	ldr	r3, [pc, #28]	; (40cc <_timer_init+0x1b0>)
    40ae:	4413      	add	r3, r2
    40b0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
	((Tc *)hw)->COUNT8.PER.reg = data;
    40b4:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    40b6:	6923      	ldr	r3, [r4, #16]
    40b8:	f013 0f20 	tst.w	r3, #32
    40bc:	d1fb      	bne.n	40b6 <_timer_init+0x19a>
    40be:	e78b      	b.n	3fd8 <_timer_init+0xbc>
    40c0:	00003ea9 	.word	0x00003ea9
    40c4:	00007ba0 	.word	0x00007ba0
    40c8:	000023b5 	.word	0x000023b5
    40cc:	00007b74 	.word	0x00007b74
    40d0:	00003e91 	.word	0x00003e91
    40d4:	e000e100 	.word	0xe000e100

000040d8 <_tc_get_timer>:
}
    40d8:	2000      	movs	r0, #0
    40da:	4770      	bx	lr

000040dc <TC0_Handler>:
{
    40dc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    40de:	4b02      	ldr	r3, [pc, #8]	; (40e8 <TC0_Handler+0xc>)
    40e0:	6818      	ldr	r0, [r3, #0]
    40e2:	4b02      	ldr	r3, [pc, #8]	; (40ec <TC0_Handler+0x10>)
    40e4:	4798      	blx	r3
    40e6:	bd08      	pop	{r3, pc}
    40e8:	20000644 	.word	0x20000644
    40ec:	00003e79 	.word	0x00003e79

000040f0 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    40f0:	2000      	movs	r0, #0
    40f2:	4770      	bx	lr

000040f4 <_usb_load_calib>:
#define NVM_USB_PAD_TRANSP_SIZE 5
#define NVM_USB_PAD_TRIM_POS 42
#define NVM_USB_PAD_TRIM_SIZE 3
	Usb *    hw = USB;
	uint32_t pad_transn
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    40f4:	4b14      	ldr	r3, [pc, #80]	; (4148 <_usb_load_calib+0x54>)
    40f6:	681a      	ldr	r2, [r3, #0]
	      & ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);
	uint32_t pad_transp
    40f8:	f3c2 1344 	ubfx	r3, r2, #5, #5
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSP_POS / 32)) >> (NVM_USB_PAD_TRANSP_POS % 32))
	      & ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    40fc:	f3c2 2182 	ubfx	r1, r2, #10, #3
	                    & ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);
	if (pad_transn == 0 || pad_transn == 0x1F) {
    4100:	f012 021f 	ands.w	r2, r2, #31
    4104:	d003      	beq.n	410e <_usb_load_calib+0x1a>
    4106:	2a1f      	cmp	r2, #31
    4108:	d102      	bne.n	4110 <_usb_load_calib+0x1c>
		pad_transn = 9;
    410a:	2209      	movs	r2, #9
    410c:	e000      	b.n	4110 <_usb_load_calib+0x1c>
    410e:	2209      	movs	r2, #9
	}
	if (pad_transp == 0 || pad_transp == 0x1F) {
    4110:	b11b      	cbz	r3, 411a <_usb_load_calib+0x26>
    4112:	2b1f      	cmp	r3, #31
    4114:	d102      	bne.n	411c <_usb_load_calib+0x28>
		pad_transp = 25;
    4116:	2319      	movs	r3, #25
    4118:	e000      	b.n	411c <_usb_load_calib+0x28>
    411a:	2319      	movs	r3, #25
	}
	if (pad_trim == 0 || pad_trim == 0x7) {
    411c:	b119      	cbz	r1, 4126 <_usb_load_calib+0x32>
    411e:	2907      	cmp	r1, #7
    4120:	d102      	bne.n	4128 <_usb_load_calib+0x34>
		pad_trim = 6;
    4122:	2106      	movs	r1, #6
    4124:	e000      	b.n	4128 <_usb_load_calib+0x34>
    4126:	2106      	movs	r1, #6
	}

	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    4128:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
    412c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    4130:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4134:	8513      	strh	r3, [r2, #40]	; 0x28

	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    4136:	78d3      	ldrb	r3, [r2, #3]
    4138:	f043 0303 	orr.w	r3, r3, #3
    413c:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    413e:	78d3      	ldrb	r3, [r2, #3]
    4140:	f043 030c 	orr.w	r3, r3, #12
    4144:	70d3      	strb	r3, [r2, #3]
    4146:	4770      	bx	lr
    4148:	00800084 	.word	0x00800084

0000414c <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    414c:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    414e:	7c83      	ldrb	r3, [r0, #18]
    4150:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    4154:	7cc2      	ldrb	r2, [r0, #19]
    4156:	f002 0107 	and.w	r1, r2, #7

	if (!is_ctrl) {
    415a:	2901      	cmp	r1, #1
    415c:	d00c      	beq.n	4178 <_usb_d_dev_handle_setup+0x2c>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    415e:	f103 0208 	add.w	r2, r3, #8
    4162:	0152      	lsls	r2, r2, #5
    4164:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4168:	2110      	movs	r1, #16
    416a:	71d1      	strb	r1, [r2, #7]
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    416c:	015b      	lsls	r3, r3, #5
    416e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4172:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    4176:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    4178:	f012 0f40 	tst.w	r2, #64	; 0x40
    417c:	d00c      	beq.n	4198 <_usb_d_dev_handle_setup+0x4c>
		ept->flags.bits.is_busy = 0;
    417e:	7cc2      	ldrb	r2, [r0, #19]
    4180:	f36f 1286 	bfc	r2, #6, #1
    4184:	74c2      	strb	r2, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4186:	f103 0208 	add.w	r2, r3, #8
    418a:	0152      	lsls	r2, r2, #5
    418c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4190:	2180      	movs	r1, #128	; 0x80
    4192:	7111      	strb	r1, [r2, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4194:	2140      	movs	r1, #64	; 0x40
    4196:	7151      	strb	r1, [r2, #5]

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    4198:	7cc2      	ldrb	r2, [r0, #19]
    419a:	f36f 02c3 	bfc	r2, #3, #1
    419e:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    41a0:	4909      	ldr	r1, [pc, #36]	; (41c8 <_usb_d_dev_handle_setup+0x7c>)
    41a2:	015a      	lsls	r2, r3, #5
    41a4:	188c      	adds	r4, r1, r2
    41a6:	2500      	movs	r5, #0
    41a8:	72a5      	strb	r5, [r4, #10]
    41aa:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    41ac:	3308      	adds	r3, #8
    41ae:	015b      	lsls	r3, r3, #5
    41b0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    41b4:	246f      	movs	r4, #111	; 0x6f
    41b6:	71dc      	strb	r4, [r3, #7]
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    41b8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    41bc:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    41c0:	6e8b      	ldr	r3, [r1, #104]	; 0x68
    41c2:	7c80      	ldrb	r0, [r0, #18]
    41c4:	4798      	blx	r3
    41c6:	bd38      	pop	{r3, r4, r5, pc}
    41c8:	20000648 	.word	0x20000648

000041cc <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    41cc:	b508      	push	{r3, lr}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    41ce:	7c83      	ldrb	r3, [r0, #18]
    41d0:	f003 030f 	and.w	r3, r3, #15
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    41d4:	2220      	movs	r2, #32
    41d6:	fa02 f101 	lsl.w	r1, r2, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    41da:	b2c9      	uxtb	r1, r1
    41dc:	015b      	lsls	r3, r3, #5
    41de:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    41e2:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    41e6:	4b03      	ldr	r3, [pc, #12]	; (41f4 <_usb_d_dev_handle_stall+0x28>)
    41e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    41ea:	6882      	ldr	r2, [r0, #8]
    41ec:	2101      	movs	r1, #1
    41ee:	7c80      	ldrb	r0, [r0, #18]
    41f0:	4798      	blx	r3
    41f2:	bd08      	pop	{r3, pc}
    41f4:	20000648 	.word	0x20000648

000041f8 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    41f8:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    41fa:	7c84      	ldrb	r4, [r0, #18]
    41fc:	2cff      	cmp	r4, #255	; 0xff
    41fe:	d003      	beq.n	4208 <_usb_d_dev_trans_done+0x10>
    4200:	7cc3      	ldrb	r3, [r0, #19]
    4202:	f013 0f40 	tst.w	r3, #64	; 0x40
    4206:	d100      	bne.n	420a <_usb_d_dev_trans_done+0x12>
    4208:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    420a:	7cc2      	ldrb	r2, [r0, #19]
    420c:	f36f 1286 	bfc	r2, #6, #1
    4210:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    4212:	4a03      	ldr	r2, [pc, #12]	; (4220 <_usb_d_dev_trans_done+0x28>)
    4214:	6f15      	ldr	r5, [r2, #112]	; 0x70
    4216:	6882      	ldr	r2, [r0, #8]
    4218:	4620      	mov	r0, r4
    421a:	47a8      	blx	r5
    421c:	e7f4      	b.n	4208 <_usb_d_dev_trans_done+0x10>
    421e:	bf00      	nop
    4220:	20000648 	.word	0x20000648

00004224 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    4224:	b530      	push	{r4, r5, lr}
    4226:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4228:	7c84      	ldrb	r4, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    422a:	4d19      	ldr	r5, [pc, #100]	; (4290 <_usb_d_dev_trans_stop+0x6c>)
    422c:	882d      	ldrh	r5, [r5, #0]
    422e:	f8ad 5004 	strh.w	r5, [sp, #4]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    4232:	2cff      	cmp	r4, #255	; 0xff
    4234:	d022      	beq.n	427c <_usb_d_dev_trans_stop+0x58>
    4236:	f004 030f 	and.w	r3, r4, #15
    423a:	7cc4      	ldrb	r4, [r0, #19]
    423c:	f014 0f40 	tst.w	r4, #64	; 0x40
    4240:	d01c      	beq.n	427c <_usb_d_dev_trans_stop+0x58>
		return;
	}
	/* Stop transfer */
	if (dir) {
    4242:	b1e9      	cbz	r1, 4280 <_usb_d_dev_trans_stop+0x5c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4244:	f103 0408 	add.w	r4, r3, #8
    4248:	0164      	lsls	r4, r4, #5
    424a:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    424e:	2580      	movs	r5, #128	; 0x80
    4250:	7125      	strb	r5, [r4, #4]
    4252:	460c      	mov	r4, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    4254:	a902      	add	r1, sp, #8
    4256:	440c      	add	r4, r1
    4258:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    425c:	f103 0508 	add.w	r5, r3, #8
    4260:	016d      	lsls	r5, r5, #5
    4262:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    4266:	71e9      	strb	r1, [r5, #7]
	_usbd_ep_int_dis(epn, intflags[dir]);
    4268:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    426c:	015b      	lsls	r3, r3, #5
    426e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4272:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usb_d_dev_trans_done(ept, code);
    4276:	4611      	mov	r1, r2
    4278:	4b06      	ldr	r3, [pc, #24]	; (4294 <_usb_d_dev_trans_stop+0x70>)
    427a:	4798      	blx	r3
}
    427c:	b003      	add	sp, #12
    427e:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4280:	f103 0408 	add.w	r4, r3, #8
    4284:	0164      	lsls	r4, r4, #5
    4286:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    428a:	2540      	movs	r5, #64	; 0x40
    428c:	7165      	strb	r5, [r4, #5]
    428e:	e7e0      	b.n	4252 <_usb_d_dev_trans_stop+0x2e>
    4290:	00007bb4 	.word	0x00007bb4
    4294:	000041f9 	.word	0x000041f9

00004298 <_usb_d_dev_handle_trfail>:
{
    4298:	b570      	push	{r4, r5, r6, lr}
    429a:	b082      	sub	sp, #8
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    429c:	7c83      	ldrb	r3, [r0, #18]
    429e:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    42a2:	4a40      	ldr	r2, [pc, #256]	; (43a4 <_usb_d_dev_handle_trfail+0x10c>)
    42a4:	8892      	ldrh	r2, [r2, #4]
    42a6:	f8ad 2004 	strh.w	r2, [sp, #4]
	UsbDeviceDescBank *bank    = prvt_inst.desc_table[epn].DeviceDescBank;
    42aa:	4a3f      	ldr	r2, [pc, #252]	; (43a8 <_usb_d_dev_handle_trfail+0x110>)
    42ac:	eb02 1243 	add.w	r2, r2, r3, lsl #5
	uint8_t            eptype
    42b0:	460c      	mov	r4, r1
    42b2:	b3a9      	cbz	r1, 4320 <_usb_d_dev_handle_trfail+0x88>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    42b4:	f103 0108 	add.w	r1, r3, #8
    42b8:	0149      	lsls	r1, r1, #5
    42ba:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    42be:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    42c0:	f3c5 1502 	ubfx	r5, r5, #4, #3
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    42c4:	7cc1      	ldrb	r1, [r0, #19]
    42c6:	f001 0607 	and.w	r6, r1, #7
	st.reg = bank[bank_n].STATUS_BK.reg;
    42ca:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    42ce:	7a91      	ldrb	r1, [r2, #10]
    42d0:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    42d2:	2d02      	cmp	r5, #2
    42d4:	d02d      	beq.n	4332 <_usb_d_dev_handle_trfail+0x9a>
	} else if (st.bit.ERRORFLOW) {
    42d6:	f011 0f02 	tst.w	r1, #2
    42da:	d049      	beq.n	4370 <_usb_d_dev_handle_trfail+0xd8>
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    42dc:	7a91      	ldrb	r1, [r2, #10]
    42de:	f36f 0141 	bfc	r1, #1, #1
    42e2:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    42e4:	aa02      	add	r2, sp, #8
    42e6:	1911      	adds	r1, r2, r4
    42e8:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    42ec:	f103 0208 	add.w	r2, r3, #8
    42f0:	0152      	lsls	r2, r2, #5
    42f2:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    42f6:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    42f8:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    42fc:	015b      	lsls	r3, r3, #5
    42fe:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4302:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    4306:	2e01      	cmp	r6, #1
    4308:	d14a      	bne.n	43a0 <_usb_d_dev_handle_trfail+0x108>
    430a:	7cc3      	ldrb	r3, [r0, #19]
    430c:	f013 0f40 	tst.w	r3, #64	; 0x40
    4310:	d046      	beq.n	43a0 <_usb_d_dev_handle_trfail+0x108>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    4312:	09d9      	lsrs	r1, r3, #7
    4314:	428c      	cmp	r4, r1
    4316:	d043      	beq.n	43a0 <_usb_d_dev_handle_trfail+0x108>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    4318:	2200      	movs	r2, #0
    431a:	4b24      	ldr	r3, [pc, #144]	; (43ac <_usb_d_dev_handle_trfail+0x114>)
    431c:	4798      	blx	r3
    431e:	e03f      	b.n	43a0 <_usb_d_dev_handle_trfail+0x108>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    4320:	f103 0108 	add.w	r1, r3, #8
    4324:	0149      	lsls	r1, r1, #5
    4326:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    432a:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    432c:	f005 0507 	and.w	r5, r5, #7
    4330:	e7c8      	b.n	42c4 <_usb_d_dev_handle_trfail+0x2c>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    4332:	f011 0f01 	tst.w	r1, #1
    4336:	d0ce      	beq.n	42d6 <_usb_d_dev_handle_trfail+0x3e>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    4338:	7a91      	ldrb	r1, [r2, #10]
    433a:	f36f 0100 	bfc	r1, #0, #1
    433e:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    4340:	aa02      	add	r2, sp, #8
    4342:	1911      	adds	r1, r2, r4
    4344:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4348:	f103 0208 	add.w	r2, r3, #8
    434c:	0152      	lsls	r2, r2, #5
    434e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4352:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    4354:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4358:	015b      	lsls	r3, r3, #5
    435a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    435e:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    4362:	2204      	movs	r2, #4
    4364:	1c21      	adds	r1, r4, #0
    4366:	bf18      	it	ne
    4368:	2101      	movne	r1, #1
    436a:	4b10      	ldr	r3, [pc, #64]	; (43ac <_usb_d_dev_handle_trfail+0x114>)
    436c:	4798      	blx	r3
    436e:	e017      	b.n	43a0 <_usb_d_dev_handle_trfail+0x108>
	bank->STATUS_BK.reg     = 0;
    4370:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    4374:	4a0c      	ldr	r2, [pc, #48]	; (43a8 <_usb_d_dev_handle_trfail+0x110>)
    4376:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    437a:	2100      	movs	r1, #0
    437c:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    437e:	aa02      	add	r2, sp, #8
    4380:	4414      	add	r4, r2
    4382:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4386:	f103 0208 	add.w	r2, r3, #8
    438a:	0152      	lsls	r2, r2, #5
    438c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4390:	71d1      	strb	r1, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    4392:	f814 2c04 	ldrb.w	r2, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4396:	015b      	lsls	r3, r3, #5
    4398:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    439c:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
}
    43a0:	b002      	add	sp, #8
    43a2:	bd70      	pop	{r4, r5, r6, pc}
    43a4:	00007bb4 	.word	0x00007bb4
    43a8:	20000648 	.word	0x20000648
    43ac:	00004225 	.word	0x00004225

000043b0 <_usb_d_dev_reset_epts>:
{
    43b0:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < USB_D_N_EP; i++) {
    43b2:	2400      	movs	r4, #0
    43b4:	e019      	b.n	43ea <_usb_d_dev_reset_epts+0x3a>
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    43b6:	4e11      	ldr	r6, [pc, #68]	; (43fc <_usb_d_dev_reset_epts+0x4c>)
    43b8:	f106 0060 	add.w	r0, r6, #96	; 0x60
    43bc:	00a5      	lsls	r5, r4, #2
    43be:	192a      	adds	r2, r5, r4
    43c0:	0093      	lsls	r3, r2, #2
    43c2:	3310      	adds	r3, #16
    43c4:	4418      	add	r0, r3
    43c6:	2103      	movs	r1, #3
    43c8:	3004      	adds	r0, #4
    43ca:	4b0d      	ldr	r3, [pc, #52]	; (4400 <_usb_d_dev_reset_epts+0x50>)
    43cc:	4798      	blx	r3
		dev_inst.ep[i].ep       = 0xFF;
    43ce:	192a      	adds	r2, r5, r4
    43d0:	0093      	lsls	r3, r2, #2
    43d2:	4433      	add	r3, r6
    43d4:	22ff      	movs	r2, #255	; 0xff
    43d6:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
		dev_inst.ep[i].flags.u8 = 0;
    43da:	4425      	add	r5, r4
    43dc:	00ab      	lsls	r3, r5, #2
    43de:	441e      	add	r6, r3
    43e0:	2300      	movs	r3, #0
    43e2:	f886 3087 	strb.w	r3, [r6, #135]	; 0x87
	for (i = 0; i < USB_D_N_EP; i++) {
    43e6:	3401      	adds	r4, #1
    43e8:	b2e4      	uxtb	r4, r4
    43ea:	2c08      	cmp	r4, #8
    43ec:	d9e3      	bls.n	43b6 <_usb_d_dev_reset_epts+0x6>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    43ee:	2260      	movs	r2, #96	; 0x60
    43f0:	2100      	movs	r1, #0
    43f2:	4802      	ldr	r0, [pc, #8]	; (43fc <_usb_d_dev_reset_epts+0x4c>)
    43f4:	4b03      	ldr	r3, [pc, #12]	; (4404 <_usb_d_dev_reset_epts+0x54>)
    43f6:	4798      	blx	r3
    43f8:	bd70      	pop	{r4, r5, r6, pc}
    43fa:	bf00      	nop
    43fc:	20000648 	.word	0x20000648
    4400:	000041f9 	.word	0x000041f9
    4404:	00006faf 	.word	0x00006faf

00004408 <_usb_d_dev_in_next>:
{
    4408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    440c:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    440e:	7c84      	ldrb	r4, [r0, #18]
    4410:	f004 040f 	and.w	r4, r4, #15
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    4414:	4b52      	ldr	r3, [pc, #328]	; (4560 <_usb_d_dev_in_next+0x158>)
    4416:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    441a:	460e      	mov	r6, r1
    441c:	2900      	cmp	r1, #0
    441e:	d04f      	beq.n	44c0 <_usb_d_dev_in_next+0xb8>
    4420:	6958      	ldr	r0, [r3, #20]
    4422:	f3c0 000d 	ubfx	r0, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    4426:	8a2b      	ldrh	r3, [r5, #16]
    4428:	f240 32ff 	movw	r2, #1023	; 0x3ff
    442c:	4293      	cmp	r3, r2
    442e:	d049      	beq.n	44c4 <_usb_d_dev_in_next+0xbc>
    4430:	3b01      	subs	r3, #1
    4432:	b21b      	sxth	r3, r3
    4434:	4003      	ands	r3, r0
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    4436:	7cef      	ldrb	r7, [r5, #19]
    4438:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    443c:	b136      	cbz	r6, 444c <_usb_d_dev_in_next+0x44>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    443e:	f104 0208 	add.w	r2, r4, #8
    4442:	0152      	lsls	r2, r2, #5
    4444:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4448:	2102      	movs	r1, #2
    444a:	71d1      	strb	r1, [r2, #7]
	ept->trans_count += trans_count;
    444c:	68a9      	ldr	r1, [r5, #8]
    444e:	4401      	add	r1, r0
    4450:	60a9      	str	r1, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    4452:	686a      	ldr	r2, [r5, #4]
    4454:	4291      	cmp	r1, r2
    4456:	d245      	bcs.n	44e4 <_usb_d_dev_in_next+0xdc>
		trans_next = ept->trans_size - ept->trans_count;
    4458:	b292      	uxth	r2, r2
    445a:	b28b      	uxth	r3, r1
    445c:	1ad2      	subs	r2, r2, r3
    445e:	b292      	uxth	r2, r2
		if (ept->flags.bits.use_cache) {
    4460:	7ceb      	ldrb	r3, [r5, #19]
    4462:	f013 0f20 	tst.w	r3, #32
    4466:	d02f      	beq.n	44c8 <_usb_d_dev_in_next+0xc0>
			if (trans_next > ept->size) {
    4468:	f8b5 8010 	ldrh.w	r8, [r5, #16]
    446c:	4542      	cmp	r2, r8
    446e:	d800      	bhi.n	4472 <_usb_d_dev_in_next+0x6a>
		trans_next = ept->trans_size - ept->trans_count;
    4470:	4690      	mov	r8, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    4472:	682b      	ldr	r3, [r5, #0]
    4474:	4642      	mov	r2, r8
    4476:	4419      	add	r1, r3
    4478:	68e8      	ldr	r0, [r5, #12]
    447a:	4b3a      	ldr	r3, [pc, #232]	; (4564 <_usb_d_dev_in_next+0x15c>)
    447c:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    447e:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    4480:	4b37      	ldr	r3, [pc, #220]	; (4560 <_usb_d_dev_in_next+0x158>)
    4482:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4486:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    4488:	4b35      	ldr	r3, [pc, #212]	; (4560 <_usb_d_dev_in_next+0x158>)
    448a:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    448e:	695a      	ldr	r2, [r3, #20]
    4490:	f368 020d 	bfi	r2, r8, #0, #14
    4494:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    4496:	695a      	ldr	r2, [r3, #20]
    4498:	f36f 329b 	bfc	r2, #14, #14
    449c:	615a      	str	r2, [r3, #20]
	if (!isr) {
    449e:	b93e      	cbnz	r6, 44b0 <_usb_d_dev_in_next+0xa8>
		if (is_ctrl) {
    44a0:	2f01      	cmp	r7, #1
    44a2:	d05b      	beq.n	455c <_usb_d_dev_in_next+0x154>
			inten = USB_D_BANK1_INT_FLAGS;
    44a4:	224a      	movs	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    44a6:	0163      	lsls	r3, r4, #5
    44a8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    44ac:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    44b0:	3408      	adds	r4, #8
    44b2:	0164      	lsls	r4, r4, #5
    44b4:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    44b8:	2380      	movs	r3, #128	; 0x80
    44ba:	7163      	strb	r3, [r4, #5]
    44bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    44c0:	2000      	movs	r0, #0
    44c2:	e7b0      	b.n	4426 <_usb_d_dev_in_next+0x1e>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    44c4:	b21b      	sxth	r3, r3
    44c6:	e7b5      	b.n	4434 <_usb_d_dev_in_next+0x2c>
			if (trans_next > USB_D_DEV_TRANS_MAX) {
    44c8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    44cc:	d807      	bhi.n	44de <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    44ce:	4690      	mov	r8, r2
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    44d0:	682b      	ldr	r3, [r5, #0]
    44d2:	4419      	add	r1, r3
	bank->ADDR.reg          = addr;
    44d4:	4b22      	ldr	r3, [pc, #136]	; (4560 <_usb_d_dev_in_next+0x158>)
    44d6:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    44da:	6119      	str	r1, [r3, #16]
    44dc:	e7d4      	b.n	4488 <_usb_d_dev_in_next+0x80>
				trans_next = USB_D_DEV_TRANS_MAX;
    44de:	f44f 5800 	mov.w	r8, #8192	; 0x2000
    44e2:	e7f5      	b.n	44d0 <_usb_d_dev_in_next+0xc8>
	} else if (ept->flags.bits.need_zlp) {
    44e4:	7cea      	ldrb	r2, [r5, #19]
    44e6:	f012 0f10 	tst.w	r2, #16
    44ea:	d00f      	beq.n	450c <_usb_d_dev_in_next+0x104>
		ept->flags.bits.need_zlp = 0;
    44ec:	7ceb      	ldrb	r3, [r5, #19]
    44ee:	f36f 1304 	bfc	r3, #4, #1
    44f2:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    44f4:	4b1a      	ldr	r3, [pc, #104]	; (4560 <_usb_d_dev_in_next+0x158>)
    44f6:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    44fa:	695a      	ldr	r2, [r3, #20]
    44fc:	f36f 020d 	bfc	r2, #0, #14
    4500:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    4502:	695a      	ldr	r2, [r3, #20]
    4504:	f36f 329b 	bfc	r2, #14, #14
    4508:	615a      	str	r2, [r3, #20]
    450a:	e7c8      	b.n	449e <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    450c:	2f01      	cmp	r7, #1
    450e:	d00e      	beq.n	452e <_usb_d_dev_in_next+0x126>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4510:	0164      	lsls	r4, r4, #5
    4512:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4516:	224a      	movs	r2, #74	; 0x4a
    4518:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    451c:	8a2a      	ldrh	r2, [r5, #16]
    451e:	4293      	cmp	r3, r2
    4520:	d00c      	beq.n	453c <_usb_d_dev_in_next+0x134>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    4522:	2100      	movs	r1, #0
    4524:	4628      	mov	r0, r5
    4526:	4b10      	ldr	r3, [pc, #64]	; (4568 <_usb_d_dev_in_next+0x160>)
    4528:	4798      	blx	r3
	return;
    452a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    452e:	0164      	lsls	r4, r4, #5
    4530:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4534:	224b      	movs	r2, #75	; 0x4b
    4536:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
    453a:	e7ef      	b.n	451c <_usb_d_dev_in_next+0x114>
		ept->flags.bits.is_busy = 0;
    453c:	7ceb      	ldrb	r3, [r5, #19]
    453e:	f36f 1386 	bfc	r3, #6, #1
    4542:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    4544:	4b06      	ldr	r3, [pc, #24]	; (4560 <_usb_d_dev_in_next+0x158>)
    4546:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    4548:	68a9      	ldr	r1, [r5, #8]
    454a:	7ca8      	ldrb	r0, [r5, #18]
    454c:	4798      	blx	r3
    454e:	2800      	cmp	r0, #0
    4550:	d1b4      	bne.n	44bc <_usb_d_dev_in_next+0xb4>
		ept->flags.bits.is_busy = 1;
    4552:	7ceb      	ldrb	r3, [r5, #19]
    4554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4558:	74eb      	strb	r3, [r5, #19]
    455a:	e7e2      	b.n	4522 <_usb_d_dev_in_next+0x11a>
			inten = USB_D_BANK1_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL0;
    455c:	224e      	movs	r2, #78	; 0x4e
    455e:	e7a2      	b.n	44a6 <_usb_d_dev_in_next+0x9e>
    4560:	20000648 	.word	0x20000648
    4564:	00006f99 	.word	0x00006f99
    4568:	000041f9 	.word	0x000041f9

0000456c <_usb_d_dev_out_next>:
{
    456c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4570:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    4572:	7c85      	ldrb	r5, [r0, #18]
    4574:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    4578:	460f      	mov	r7, r1
    457a:	2900      	cmp	r1, #0
    457c:	d050      	beq.n	4620 <_usb_d_dev_out_next+0xb4>
    457e:	4b68      	ldr	r3, [pc, #416]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    4580:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4584:	685b      	ldr	r3, [r3, #4]
    4586:	f3c3 3a8d 	ubfx	sl, r3, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    458a:	2f00      	cmp	r7, #0
    458c:	d04b      	beq.n	4626 <_usb_d_dev_out_next+0xba>
    458e:	4b64      	ldr	r3, [pc, #400]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    4590:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4594:	685b      	ldr	r3, [r3, #4]
    4596:	f3c3 090d 	ubfx	r9, r3, #0, #14
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    459a:	8a26      	ldrh	r6, [r4, #16]
    459c:	f240 33ff 	movw	r3, #1023	; 0x3ff
    45a0:	429e      	cmp	r6, r3
    45a2:	d001      	beq.n	45a8 <_usb_d_dev_out_next+0x3c>
    45a4:	3e01      	subs	r6, #1
    45a6:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    45a8:	ea09 0b06 	and.w	fp, r9, r6
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    45ac:	f894 8013 	ldrb.w	r8, [r4, #19]
    45b0:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    45b4:	b137      	cbz	r7, 45c4 <_usb_d_dev_out_next+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    45b6:	f105 0308 	add.w	r3, r5, #8
    45ba:	015b      	lsls	r3, r3, #5
    45bc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    45c0:	2201      	movs	r2, #1
    45c2:	71da      	strb	r2, [r3, #7]
	if (ept->flags.bits.use_cache && ept->trans_size) {
    45c4:	7ce3      	ldrb	r3, [r4, #19]
    45c6:	f013 0f20 	tst.w	r3, #32
    45ca:	d00e      	beq.n	45ea <_usb_d_dev_out_next+0x7e>
    45cc:	6862      	ldr	r2, [r4, #4]
    45ce:	b162      	cbz	r2, 45ea <_usb_d_dev_out_next+0x7e>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    45d0:	b292      	uxth	r2, r2
    45d2:	68a0      	ldr	r0, [r4, #8]
    45d4:	b283      	uxth	r3, r0
    45d6:	1ad2      	subs	r2, r2, r3
    45d8:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    45da:	6823      	ldr	r3, [r4, #0]
    45dc:	4418      	add	r0, r3
    45de:	68e1      	ldr	r1, [r4, #12]
    45e0:	4593      	cmp	fp, r2
    45e2:	d200      	bcs.n	45e6 <_usb_d_dev_out_next+0x7a>
    45e4:	465a      	mov	r2, fp
    45e6:	4b4f      	ldr	r3, [pc, #316]	; (4724 <_usb_d_dev_out_next+0x1b8>)
    45e8:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    45ea:	6863      	ldr	r3, [r4, #4]
    45ec:	b9f3      	cbnz	r3, 462c <_usb_d_dev_out_next+0xc0>
    45ee:	7ce2      	ldrb	r2, [r4, #19]
    45f0:	f012 0f10 	tst.w	r2, #16
    45f4:	d01a      	beq.n	462c <_usb_d_dev_out_next+0xc0>
		ept->flags.bits.need_zlp  = 0;
    45f6:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    45f8:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    45fc:	f043 0320 	orr.w	r3, r3, #32
    4600:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4602:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    4604:	4946      	ldr	r1, [pc, #280]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    4606:	016a      	lsls	r2, r5, #5
    4608:	188b      	adds	r3, r1, r2
    460a:	5088      	str	r0, [r1, r2]
		_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    460c:	8a21      	ldrh	r1, [r4, #16]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    460e:	685a      	ldr	r2, [r3, #4]
    4610:	f361 329b 	bfi	r2, r1, #14, #14
    4614:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    4616:	685a      	ldr	r2, [r3, #4]
    4618:	f36f 020d 	bfc	r2, #0, #14
    461c:	605a      	str	r2, [r3, #4]
    461e:	e044      	b.n	46aa <_usb_d_dev_out_next+0x13e>
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    4620:	f04f 0a00 	mov.w	sl, #0
    4624:	e7b1      	b.n	458a <_usb_d_dev_out_next+0x1e>
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    4626:	f04f 0900 	mov.w	r9, #0
    462a:	e7b6      	b.n	459a <_usb_d_dev_out_next+0x2e>
	} else if (isr && last_pkt < ept->size) {
    462c:	b1ef      	cbz	r7, 466a <_usb_d_dev_out_next+0xfe>
    462e:	8a22      	ldrh	r2, [r4, #16]
    4630:	4593      	cmp	fp, r2
    4632:	d21a      	bcs.n	466a <_usb_d_dev_out_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    4634:	7ce3      	ldrb	r3, [r4, #19]
    4636:	f36f 1304 	bfc	r3, #4, #1
    463a:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    463c:	68a3      	ldr	r3, [r4, #8]
    463e:	444b      	add	r3, r9
    4640:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    4642:	f1b8 0f01 	cmp.w	r8, #1
    4646:	d05d      	beq.n	4704 <_usb_d_dev_out_next+0x198>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4648:	016b      	lsls	r3, r5, #5
    464a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    464e:	2225      	movs	r2, #37	; 0x25
    4650:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    4654:	b91d      	cbnz	r5, 465e <_usb_d_dev_out_next+0xf2>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4656:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    4658:	016d      	lsls	r5, r5, #5
    465a:	4b31      	ldr	r3, [pc, #196]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    465c:	515a      	str	r2, [r3, r5]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    465e:	2100      	movs	r1, #0
    4660:	4620      	mov	r0, r4
    4662:	4b31      	ldr	r3, [pc, #196]	; (4728 <_usb_d_dev_out_next+0x1bc>)
    4664:	4798      	blx	r3
	return;
    4666:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ept->trans_count += trans_size;
    466a:	68a2      	ldr	r2, [r4, #8]
    466c:	4452      	add	r2, sl
    466e:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    4670:	4293      	cmp	r3, r2
    4672:	d9e6      	bls.n	4642 <_usb_d_dev_out_next+0xd6>
			trans_next = ept->trans_size - ept->trans_count;
    4674:	b29b      	uxth	r3, r3
    4676:	b291      	uxth	r1, r2
    4678:	1a5b      	subs	r3, r3, r1
    467a:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    467c:	7ce1      	ldrb	r1, [r4, #19]
    467e:	f011 0f20 	tst.w	r1, #32
    4682:	d024      	beq.n	46ce <_usb_d_dev_out_next+0x162>
				if (trans_next > ept->size) {
    4684:	8a26      	ldrh	r6, [r4, #16]
    4686:	42b3      	cmp	r3, r6
    4688:	d800      	bhi.n	468c <_usb_d_dev_out_next+0x120>
			trans_next = ept->trans_size - ept->trans_count;
    468a:	461e      	mov	r6, r3
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    468c:	68e1      	ldr	r1, [r4, #12]
	bank->ADDR.reg          = addr;
    468e:	016b      	lsls	r3, r5, #5
    4690:	4a23      	ldr	r2, [pc, #140]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    4692:	50d1      	str	r1, [r2, r3]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    4694:	4b22      	ldr	r3, [pc, #136]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    4696:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    469a:	685a      	ldr	r2, [r3, #4]
    469c:	f366 329b 	bfi	r2, r6, #14, #14
    46a0:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    46a2:	685a      	ldr	r2, [r3, #4]
    46a4:	f36f 020d 	bfc	r2, #0, #14
    46a8:	605a      	str	r2, [r3, #4]
	if (!isr) {
    46aa:	b947      	cbnz	r7, 46be <_usb_d_dev_out_next+0x152>
		if (is_ctrl) {
    46ac:	f1b8 0f01 	cmp.w	r8, #1
    46b0:	d02f      	beq.n	4712 <_usb_d_dev_out_next+0x1a6>
			inten = USB_D_BANK0_INT_FLAGS;
    46b2:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    46b4:	016b      	lsls	r3, r5, #5
    46b6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    46ba:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    46be:	3508      	adds	r5, #8
    46c0:	016d      	lsls	r5, r5, #5
    46c2:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    46c6:	2340      	movs	r3, #64	; 0x40
    46c8:	712b      	strb	r3, [r5, #4]
    46ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    46ce:	8a21      	ldrh	r1, [r4, #16]
    46d0:	428b      	cmp	r3, r1
    46d2:	d90a      	bls.n	46ea <_usb_d_dev_out_next+0x17e>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    46d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    46d8:	d80f      	bhi.n	46fa <_usb_d_dev_out_next+0x18e>
    46da:	ea23 0606 	bic.w	r6, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    46de:	6823      	ldr	r3, [r4, #0]
    46e0:	441a      	add	r2, r3
	bank->ADDR.reg          = addr;
    46e2:	016b      	lsls	r3, r5, #5
    46e4:	490e      	ldr	r1, [pc, #56]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    46e6:	50ca      	str	r2, [r1, r3]
    46e8:	e7d4      	b.n	4694 <_usb_d_dev_out_next+0x128>
				} else if (trans_next < ept->size) {
    46ea:	428b      	cmp	r3, r1
    46ec:	d208      	bcs.n	4700 <_usb_d_dev_out_next+0x194>
					ept->flags.bits.use_cache = 1;
    46ee:	7ce1      	ldrb	r1, [r4, #19]
    46f0:	f041 0120 	orr.w	r1, r1, #32
    46f4:	74e1      	strb	r1, [r4, #19]
			trans_next = ept->trans_size - ept->trans_count;
    46f6:	461e      	mov	r6, r3
    46f8:	e7f1      	b.n	46de <_usb_d_dev_out_next+0x172>
						trans_next = USB_D_DEV_TRANS_MAX;
    46fa:	f44f 5600 	mov.w	r6, #8192	; 0x2000
    46fe:	e7ee      	b.n	46de <_usb_d_dev_out_next+0x172>
			trans_next = ept->trans_size - ept->trans_count;
    4700:	461e      	mov	r6, r3
    4702:	e7ec      	b.n	46de <_usb_d_dev_out_next+0x172>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4704:	016b      	lsls	r3, r5, #5
    4706:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    470a:	222d      	movs	r2, #45	; 0x2d
    470c:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    4710:	e7a0      	b.n	4654 <_usb_d_dev_out_next+0xe8>
	bank->STATUS_BK.reg     = 0;
    4712:	4b03      	ldr	r3, [pc, #12]	; (4720 <_usb_d_dev_out_next+0x1b4>)
    4714:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4718:	2200      	movs	r2, #0
    471a:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    471c:	222d      	movs	r2, #45	; 0x2d
    471e:	e7c9      	b.n	46b4 <_usb_d_dev_out_next+0x148>
    4720:	20000648 	.word	0x20000648
    4724:	00006f99 	.word	0x00006f99
    4728:	000041f9 	.word	0x000041f9

0000472c <_usb_d_dev_handler>:
{
    472c:	b570      	push	{r4, r5, r6, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    472e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4732:	8c1d      	ldrh	r5, [r3, #32]
    4734:	b2ad      	uxth	r5, r5
	if (0 == epint) {
    4736:	b10d      	cbz	r5, 473c <_usb_d_dev_handler+0x10>
	bool     rc    = true;
    4738:	2400      	movs	r4, #0
    473a:	e0da      	b.n	48f2 <_usb_d_dev_handler+0x1c6>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    473c:	8b99      	ldrh	r1, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    473e:	8b1b      	ldrh	r3, [r3, #24]
    4740:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    4742:	400b      	ands	r3, r1
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    4744:	f013 0f04 	tst.w	r3, #4
    4748:	d110      	bne.n	476c <_usb_d_dev_handler+0x40>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    474a:	f413 7f00 	tst.w	r3, #512	; 0x200
    474e:	d118      	bne.n	4782 <_usb_d_dev_handler+0x56>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    4750:	f013 0f80 	tst.w	r3, #128	; 0x80
    4754:	d13c      	bne.n	47d0 <_usb_d_dev_handler+0xa4>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    4756:	f013 0f70 	tst.w	r3, #112	; 0x70
    475a:	d144      	bne.n	47e6 <_usb_d_dev_handler+0xba>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    475c:	f013 0f08 	tst.w	r3, #8
    4760:	d163      	bne.n	482a <_usb_d_dev_handler+0xfe>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    4762:	f013 0f01 	tst.w	r3, #1
    4766:	d175      	bne.n	4854 <_usb_d_dev_handler+0x128>
		rc = false;
    4768:	2300      	movs	r3, #0
    476a:	e007      	b.n	477c <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    476c:	2204      	movs	r2, #4
    476e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4772:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    4774:	4b87      	ldr	r3, [pc, #540]	; (4994 <_usb_d_dev_handler+0x268>)
    4776:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    4778:	4798      	blx	r3
		return true;
    477a:	2301      	movs	r3, #1
		if (_usb_d_dev_handle_nep()) {
    477c:	2b00      	cmp	r3, #0
    477e:	d0db      	beq.n	4738 <_usb_d_dev_handler+0xc>
    4780:	bd70      	pop	{r4, r5, r6, pc}
    4782:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4786:	f240 2201 	movw	r2, #513	; 0x201
    478a:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    478c:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    478e:	2270      	movs	r2, #112	; 0x70
    4790:	831a      	strh	r2, [r3, #24]
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    4792:	2300      	movs	r3, #0
    4794:	2b01      	cmp	r3, #1
    4796:	d814      	bhi.n	47c2 <_usb_d_dev_handler+0x96>
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    4798:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    479a:	4a7e      	ldr	r2, [pc, #504]	; (4994 <_usb_d_dev_handler+0x268>)
    479c:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    47a0:	8912      	ldrh	r2, [r2, #8]
    47a2:	f002 020f 	and.w	r2, r2, #15
    47a6:	2a03      	cmp	r2, #3
    47a8:	d002      	beq.n	47b0 <_usb_d_dev_handler+0x84>
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    47aa:	3301      	adds	r3, #1
    47ac:	b2db      	uxtb	r3, r3
    47ae:	e7f1      	b.n	4794 <_usb_d_dev_handler+0x68>
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    47b0:	4b78      	ldr	r3, [pc, #480]	; (4994 <_usb_d_dev_handler+0x268>)
    47b2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    47b6:	8919      	ldrh	r1, [r3, #8]
    47b8:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    47bc:	2200      	movs	r2, #0
    47be:	811a      	strh	r2, [r3, #8]
    47c0:	e000      	b.n	47c4 <_usb_d_dev_handler+0x98>
	uint32_t lpm_variable = 0;
    47c2:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    47c4:	4b73      	ldr	r3, [pc, #460]	; (4994 <_usb_d_dev_handler+0x268>)
    47c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    47c8:	2003      	movs	r0, #3
    47ca:	4798      	blx	r3
	bool     rc    = true;
    47cc:	2301      	movs	r3, #1
    47ce:	e7d5      	b.n	477c <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    47d0:	2280      	movs	r2, #128	; 0x80
    47d2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    47d6:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    47d8:	4b6e      	ldr	r3, [pc, #440]	; (4994 <_usb_d_dev_handler+0x268>)
    47da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    47dc:	2100      	movs	r1, #0
    47de:	2005      	movs	r0, #5
    47e0:	4798      	blx	r3
	bool     rc    = true;
    47e2:	2301      	movs	r3, #1
    47e4:	e7ca      	b.n	477c <_usb_d_dev_handler+0x50>
    47e6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    47ea:	2270      	movs	r2, #112	; 0x70
    47ec:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    47ee:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    47f0:	f240 2201 	movw	r2, #513	; 0x201
    47f4:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    47f6:	4b68      	ldr	r3, [pc, #416]	; (4998 <_usb_d_dev_handler+0x26c>)
    47f8:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    47fc:	f013 0f01 	tst.w	r3, #1
    4800:	d00d      	beq.n	481e <_usb_d_dev_handler+0xf2>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    4802:	4b65      	ldr	r3, [pc, #404]	; (4998 <_usb_d_dev_handler+0x26c>)
    4804:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    4806:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    480a:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    480e:	d1f8      	bne.n	4802 <_usb_d_dev_handler+0xd6>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    4810:	4b60      	ldr	r3, [pc, #384]	; (4994 <_usb_d_dev_handler+0x268>)
    4812:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4814:	2100      	movs	r1, #0
    4816:	2002      	movs	r0, #2
    4818:	4798      	blx	r3
	bool     rc    = true;
    481a:	2301      	movs	r3, #1
    481c:	e7ae      	b.n	477c <_usb_d_dev_handler+0x50>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    481e:	4b5e      	ldr	r3, [pc, #376]	; (4998 <_usb_d_dev_handler+0x26c>)
    4820:	691b      	ldr	r3, [r3, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    4822:	f413 7f80 	tst.w	r3, #256	; 0x100
    4826:	d0fa      	beq.n	481e <_usb_d_dev_handler+0xf2>
    4828:	e7f2      	b.n	4810 <_usb_d_dev_handler+0xe4>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    482a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    482e:	2400      	movs	r4, #0
    4830:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4834:	2208      	movs	r2, #8
    4836:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    4838:	2270      	movs	r2, #112	; 0x70
    483a:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    483c:	f240 2201 	movw	r2, #513	; 0x201
    4840:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    4842:	4b56      	ldr	r3, [pc, #344]	; (499c <_usb_d_dev_handler+0x270>)
    4844:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    4846:	4b53      	ldr	r3, [pc, #332]	; (4994 <_usb_d_dev_handler+0x268>)
    4848:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    484a:	4621      	mov	r1, r4
    484c:	2001      	movs	r0, #1
    484e:	4798      	blx	r3
	bool     rc    = true;
    4850:	2301      	movs	r3, #1
    4852:	e793      	b.n	477c <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4854:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4858:	f240 2201 	movw	r2, #513	; 0x201
    485c:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    485e:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4860:	2270      	movs	r2, #112	; 0x70
    4862:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    4864:	4b4b      	ldr	r3, [pc, #300]	; (4994 <_usb_d_dev_handler+0x268>)
    4866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4868:	2100      	movs	r1, #0
    486a:	2004      	movs	r0, #4
    486c:	4798      	blx	r3
	bool     rc    = true;
    486e:	2301      	movs	r3, #1
    4870:	e784      	b.n	477c <_usb_d_dev_handler+0x50>
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4872:	f013 0f10 	tst.w	r3, #16
    4876:	d109      	bne.n	488c <_usb_d_dev_handler+0x160>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    4878:	f013 0f40 	tst.w	r3, #64	; 0x40
    487c:	d109      	bne.n	4892 <_usb_d_dev_handler+0x166>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    487e:	f013 0f20 	tst.w	r3, #32
    4882:	d034      	beq.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    4884:	2100      	movs	r1, #0
    4886:	4b46      	ldr	r3, [pc, #280]	; (49a0 <_usb_d_dev_handler+0x274>)
    4888:	4798      	blx	r3
    488a:	e030      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_setup(ept);
    488c:	4b45      	ldr	r3, [pc, #276]	; (49a4 <_usb_d_dev_handler+0x278>)
    488e:	4798      	blx	r3
    4890:	e02d      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    4892:	2101      	movs	r1, #1
    4894:	4b42      	ldr	r3, [pc, #264]	; (49a0 <_usb_d_dev_handler+0x274>)
    4896:	4798      	blx	r3
    4898:	e029      	b.n	48ee <_usb_d_dev_handler+0x1c2>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    489a:	f013 0f40 	tst.w	r3, #64	; 0x40
    489e:	d113      	bne.n	48c8 <_usb_d_dev_handler+0x19c>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    48a0:	f013 0f08 	tst.w	r3, #8
    48a4:	d114      	bne.n	48d0 <_usb_d_dev_handler+0x1a4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    48a6:	f013 0f02 	tst.w	r3, #2
    48aa:	d115      	bne.n	48d8 <_usb_d_dev_handler+0x1ac>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    48ac:	7cc2      	ldrb	r2, [r0, #19]
    48ae:	f002 0207 	and.w	r2, r2, #7
    48b2:	2a01      	cmp	r2, #1
    48b4:	d11b      	bne.n	48ee <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    48b6:	f013 0f04 	tst.w	r3, #4
    48ba:	d111      	bne.n	48e0 <_usb_d_dev_handler+0x1b4>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    48bc:	f013 0f10 	tst.w	r3, #16
    48c0:	d015      	beq.n	48ee <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    48c2:	4b38      	ldr	r3, [pc, #224]	; (49a4 <_usb_d_dev_handler+0x278>)
    48c4:	4798      	blx	r3
    48c6:	e012      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    48c8:	2101      	movs	r1, #1
    48ca:	4b35      	ldr	r3, [pc, #212]	; (49a0 <_usb_d_dev_handler+0x274>)
    48cc:	4798      	blx	r3
    48ce:	e00e      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 1);
    48d0:	2101      	movs	r1, #1
    48d2:	4b35      	ldr	r3, [pc, #212]	; (49a8 <_usb_d_dev_handler+0x27c>)
    48d4:	4798      	blx	r3
    48d6:	e00a      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_in_next(ept, true);
    48d8:	2101      	movs	r1, #1
    48da:	4b34      	ldr	r3, [pc, #208]	; (49ac <_usb_d_dev_handler+0x280>)
    48dc:	4798      	blx	r3
    48de:	e006      	b.n	48ee <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 0);
    48e0:	2100      	movs	r1, #0
    48e2:	4b31      	ldr	r3, [pc, #196]	; (49a8 <_usb_d_dev_handler+0x27c>)
    48e4:	4798      	blx	r3
    48e6:	e002      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    48e8:	2100      	movs	r1, #0
    48ea:	4b2d      	ldr	r3, [pc, #180]	; (49a0 <_usb_d_dev_handler+0x274>)
    48ec:	4798      	blx	r3
	for (i = 0; i < USB_D_N_EP; i++) {
    48ee:	3401      	adds	r4, #1
    48f0:	b2e4      	uxtb	r4, r4
    48f2:	2c08      	cmp	r4, #8
    48f4:	f63f af44 	bhi.w	4780 <_usb_d_dev_handler+0x54>
		struct _usb_d_dev_ep *ept = &dev_inst.ep[i];
    48f8:	4a26      	ldr	r2, [pc, #152]	; (4994 <_usb_d_dev_handler+0x268>)
    48fa:	f102 0060 	add.w	r0, r2, #96	; 0x60
    48fe:	00a3      	lsls	r3, r4, #2
    4900:	191e      	adds	r6, r3, r4
    4902:	00b1      	lsls	r1, r6, #2
    4904:	460e      	mov	r6, r1
    4906:	3110      	adds	r1, #16
    4908:	4401      	add	r1, r0
    490a:	1d08      	adds	r0, r1, #4
		if (ept->ep == 0xFF) {
    490c:	4432      	add	r2, r6
    490e:	f892 3086 	ldrb.w	r3, [r2, #134]	; 0x86
    4912:	2bff      	cmp	r3, #255	; 0xff
    4914:	d0eb      	beq.n	48ee <_usb_d_dev_handler+0x1c2>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4916:	7c83      	ldrb	r3, [r0, #18]
    4918:	f003 030f 	and.w	r3, r3, #15
	if (!(epint & (1u << epn))) {
    491c:	2201      	movs	r2, #1
    491e:	409a      	lsls	r2, r3
    4920:	4215      	tst	r5, r2
    4922:	d0e4      	beq.n	48ee <_usb_d_dev_handler+0x1c2>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    4924:	f103 0208 	add.w	r2, r3, #8
    4928:	0152      	lsls	r2, r2, #5
    492a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    492e:	79d2      	ldrb	r2, [r2, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    4930:	015b      	lsls	r3, r3, #5
    4932:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4936:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    493a:	4013      	ands	r3, r2
    493c:	d0d7      	beq.n	48ee <_usb_d_dev_handler+0x1c2>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    493e:	7cc2      	ldrb	r2, [r0, #19]
    4940:	f002 0147 	and.w	r1, r2, #71	; 0x47
    4944:	2901      	cmp	r1, #1
    4946:	d094      	beq.n	4872 <_usb_d_dev_handler+0x146>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    4948:	f012 0f80 	tst.w	r2, #128	; 0x80
    494c:	d1a5      	bne.n	489a <_usb_d_dev_handler+0x16e>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    494e:	f013 0f20 	tst.w	r3, #32
    4952:	d1c9      	bne.n	48e8 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    4954:	f013 0f04 	tst.w	r3, #4
    4958:	d110      	bne.n	497c <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    495a:	f013 0f01 	tst.w	r3, #1
    495e:	d111      	bne.n	4984 <_usb_d_dev_handler+0x258>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    4960:	7cc2      	ldrb	r2, [r0, #19]
    4962:	f002 0207 	and.w	r2, r2, #7
    4966:	2a01      	cmp	r2, #1
    4968:	d1c1      	bne.n	48ee <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    496a:	f013 0f08 	tst.w	r3, #8
    496e:	d10d      	bne.n	498c <_usb_d_dev_handler+0x260>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4970:	f013 0f10 	tst.w	r3, #16
    4974:	d0bb      	beq.n	48ee <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    4976:	4b0b      	ldr	r3, [pc, #44]	; (49a4 <_usb_d_dev_handler+0x278>)
    4978:	4798      	blx	r3
    497a:	e7b8      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 0);
    497c:	2100      	movs	r1, #0
    497e:	4b0a      	ldr	r3, [pc, #40]	; (49a8 <_usb_d_dev_handler+0x27c>)
    4980:	4798      	blx	r3
    4982:	e7b4      	b.n	48ee <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_out_next(ept, true);
    4984:	2101      	movs	r1, #1
    4986:	4b0a      	ldr	r3, [pc, #40]	; (49b0 <_usb_d_dev_handler+0x284>)
    4988:	4798      	blx	r3
    498a:	e7b0      	b.n	48ee <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 1);
    498c:	2101      	movs	r1, #1
    498e:	4b06      	ldr	r3, [pc, #24]	; (49a8 <_usb_d_dev_handler+0x27c>)
    4990:	4798      	blx	r3
    4992:	e7ac      	b.n	48ee <_usb_d_dev_handler+0x1c2>
    4994:	20000648 	.word	0x20000648
    4998:	40001000 	.word	0x40001000
    499c:	000043b1 	.word	0x000043b1
    49a0:	000041cd 	.word	0x000041cd
    49a4:	0000414d 	.word	0x0000414d
    49a8:	00004299 	.word	0x00004299
    49ac:	00004409 	.word	0x00004409
    49b0:	0000456d 	.word	0x0000456d

000049b4 <_usb_d_dev_init>:
{
    49b4:	b500      	push	{lr}
    49b6:	b083      	sub	sp, #12
	const uint8_t spdconf[4] = {
    49b8:	2300      	movs	r3, #0
    49ba:	f88d 3005 	strb.w	r3, [sp, #5]
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    49be:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49c2:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    49c4:	f013 0f01 	tst.w	r3, #1
    49c8:	d127      	bne.n	4a1a <_usb_d_dev_init+0x66>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    49ca:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49ce:	789b      	ldrb	r3, [r3, #2]
    49d0:	f013 0f03 	tst.w	r3, #3
    49d4:	d1f9      	bne.n	49ca <_usb_d_dev_init+0x16>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    49d6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49da:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    49dc:	f013 0f02 	tst.w	r3, #2
    49e0:	d011      	beq.n	4a06 <_usb_d_dev_init+0x52>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    49e2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    49e6:	7813      	ldrb	r3, [r2, #0]
    49e8:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    49ec:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    49ee:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49f2:	789b      	ldrb	r3, [r3, #2]
    49f4:	f013 0f03 	tst.w	r3, #3
    49f8:	d1f9      	bne.n	49ee <_usb_d_dev_init+0x3a>
    49fa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49fe:	789b      	ldrb	r3, [r3, #2]
    4a00:	f013 0f02 	tst.w	r3, #2
    4a04:	d1f9      	bne.n	49fa <_usb_d_dev_init+0x46>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4a06:	2201      	movs	r2, #1
    4a08:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a0c:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4a0e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a12:	789b      	ldrb	r3, [r3, #2]
    4a14:	f013 0f03 	tst.w	r3, #3
    4a18:	d1f9      	bne.n	4a0e <_usb_d_dev_init+0x5a>
    4a1a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a1e:	789b      	ldrb	r3, [r3, #2]
    4a20:	f013 0f01 	tst.w	r3, #1
    4a24:	d1f9      	bne.n	4a1a <_usb_d_dev_init+0x66>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    4a26:	4b11      	ldr	r3, [pc, #68]	; (4a6c <_usb_d_dev_init+0xb8>)
    4a28:	4a11      	ldr	r2, [pc, #68]	; (4a70 <_usb_d_dev_init+0xbc>)
    4a2a:	661a      	str	r2, [r3, #96]	; 0x60
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    4a2c:	665a      	str	r2, [r3, #100]	; 0x64
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    4a2e:	669a      	str	r2, [r3, #104]	; 0x68
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    4a30:	66da      	str	r2, [r3, #108]	; 0x6c
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    4a32:	671a      	str	r2, [r3, #112]	; 0x70
	_usb_d_dev_reset_epts();
    4a34:	4b0f      	ldr	r3, [pc, #60]	; (4a74 <_usb_d_dev_init+0xc0>)
    4a36:	4798      	blx	r3
	_usb_load_calib();
    4a38:	4b0f      	ldr	r3, [pc, #60]	; (4a78 <_usb_d_dev_init+0xc4>)
    4a3a:	4798      	blx	r3
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4a3c:	2204      	movs	r2, #4
    4a3e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a42:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4a44:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a48:	789b      	ldrb	r3, [r3, #2]
    4a4a:	f013 0f03 	tst.w	r3, #3
    4a4e:	d1f9      	bne.n	4a44 <_usb_d_dev_init+0x90>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    4a50:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4a54:	4b05      	ldr	r3, [pc, #20]	; (4a6c <_usb_d_dev_init+0xb8>)
    4a56:	6253      	str	r3, [r2, #36]	; 0x24
	hri_usbdevice_write_CTRLB_reg(hw, spdconf[speed] | USB_DEVICE_CTRLB_DETACH);
    4a58:	f89d 3005 	ldrb.w	r3, [sp, #5]
    4a5c:	f043 0301 	orr.w	r3, r3, #1
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    4a60:	8113      	strh	r3, [r2, #8]
}
    4a62:	2000      	movs	r0, #0
    4a64:	b003      	add	sp, #12
    4a66:	f85d fb04 	ldr.w	pc, [sp], #4
    4a6a:	bf00      	nop
    4a6c:	20000648 	.word	0x20000648
    4a70:	000040f1 	.word	0x000040f1
    4a74:	000043b1 	.word	0x000043b1
    4a78:	000040f5 	.word	0x000040f5

00004a7c <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    4a7c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a80:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    4a82:	f013 0f03 	tst.w	r3, #3
    4a86:	d12b      	bne.n	4ae0 <_usb_d_dev_enable+0x64>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4a88:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a8c:	789b      	ldrb	r3, [r3, #2]
    4a8e:	f013 0f03 	tst.w	r3, #3
    4a92:	d1f9      	bne.n	4a88 <_usb_d_dev_enable+0xc>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    4a94:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a98:	781b      	ldrb	r3, [r3, #0]
    4a9a:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    4a9c:	f013 0f02 	tst.w	r3, #2
    4aa0:	d10a      	bne.n	4ab8 <_usb_d_dev_enable+0x3c>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    4aa2:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4aa6:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4aaa:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4aac:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4ab0:	789b      	ldrb	r3, [r3, #2]
    4ab2:	f013 0f03 	tst.w	r3, #3
    4ab6:	d1f9      	bne.n	4aac <_usb_d_dev_enable+0x30>
    4ab8:	4b0b      	ldr	r3, [pc, #44]	; (4ae8 <_usb_d_dev_enable+0x6c>)
    4aba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4abe:	609a      	str	r2, [r3, #8]
    4ac0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    4ac4:	609a      	str	r2, [r3, #8]
    4ac6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    4aca:	609a      	str	r2, [r3, #8]
    4acc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4ad0:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4ad2:	f240 228d 	movw	r2, #653	; 0x28d
    4ad6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4ada:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    4adc:	2000      	movs	r0, #0
    4ade:	4770      	bx	lr
		return -USB_ERR_DENIED;
    4ae0:	f06f 0010 	mvn.w	r0, #16
}
    4ae4:	4770      	bx	lr
    4ae6:	bf00      	nop
    4ae8:	e000e100 	.word	0xe000e100

00004aec <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    4aec:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4af0:	8913      	ldrh	r3, [r2, #8]
    4af2:	b29b      	uxth	r3, r3
    4af4:	f023 0301 	bic.w	r3, r3, #1
    4af8:	b29b      	uxth	r3, r3
    4afa:	8113      	strh	r3, [r2, #8]
    4afc:	4770      	bx	lr

00004afe <_usb_d_dev_detach>:
	((Usb *)hw)->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_DETACH;
    4afe:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4b02:	8913      	ldrh	r3, [r2, #8]
    4b04:	b29b      	uxth	r3, r3
    4b06:	f043 0301 	orr.w	r3, r3, #1
    4b0a:	8113      	strh	r3, [r2, #8]
    4b0c:	4770      	bx	lr

00004b0e <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    4b0e:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    4b12:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b16:	7298      	strb	r0, [r3, #10]
    4b18:	4770      	bx	lr
	...

00004b1c <_usb_d_dev_ep_init>:
{
    4b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b1e:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4b20:	f010 040f 	ands.w	r4, r0, #15
    4b24:	d005      	beq.n	4b32 <_usb_d_dev_ep_init+0x16>
    4b26:	2f00      	cmp	r7, #0
    4b28:	db01      	blt.n	4b2e <_usb_d_dev_ep_init+0x12>
    4b2a:	4625      	mov	r5, r4
    4b2c:	e002      	b.n	4b34 <_usb_d_dev_ep_init+0x18>
    4b2e:	1ca5      	adds	r5, r4, #2
    4b30:	e000      	b.n	4b34 <_usb_d_dev_ep_init+0x18>
    4b32:	4625      	mov	r5, r4
	return &dev_inst.ep[ep_index];
    4b34:	462e      	mov	r6, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    4b36:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    4b3a:	4623      	mov	r3, r4
	if (epn > CONF_USB_D_MAX_EP_N) {
    4b3c:	2c02      	cmp	r4, #2
    4b3e:	d86a      	bhi.n	4c16 <_usb_d_dev_ep_init+0xfa>
	if (ept->ep != 0xFF) {
    4b40:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    4b44:	ea4f 0e85 	mov.w	lr, r5, lsl #2
    4b48:	4d3a      	ldr	r5, [pc, #232]	; (4c34 <_usb_d_dev_ep_init+0x118>)
    4b4a:	4475      	add	r5, lr
    4b4c:	f895 5086 	ldrb.w	r5, [r5, #134]	; 0x86
    4b50:	2dff      	cmp	r5, #255	; 0xff
    4b52:	d163      	bne.n	4c1c <_usb_d_dev_ep_init+0x100>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    4b54:	b9a9      	cbnz	r1, 4b82 <_usb_d_dev_ep_init+0x66>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4b56:	b11c      	cbz	r4, 4b60 <_usb_d_dev_ep_init+0x44>
    4b58:	2f00      	cmp	r7, #0
    4b5a:	db01      	blt.n	4b60 <_usb_d_dev_ep_init+0x44>
    4b5c:	3402      	adds	r4, #2
    4b5e:	b2e4      	uxtb	r4, r4
		if (ept_in->ep != 0xFF) {
    4b60:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    4b64:	00a5      	lsls	r5, r4, #2
    4b66:	4c33      	ldr	r4, [pc, #204]	; (4c34 <_usb_d_dev_ep_init+0x118>)
    4b68:	442c      	add	r4, r5
    4b6a:	f894 4086 	ldrb.w	r4, [r4, #134]	; 0x86
    4b6e:	2cff      	cmp	r4, #255	; 0xff
    4b70:	d157      	bne.n	4c22 <_usb_d_dev_ep_init+0x106>
		if (pcfg->cache == NULL) {
    4b72:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4b76:	00a5      	lsls	r5, r4, #2
    4b78:	4c2f      	ldr	r4, [pc, #188]	; (4c38 <_usb_d_dev_ep_init+0x11c>)
    4b7a:	442c      	add	r4, r5
    4b7c:	68a4      	ldr	r4, [r4, #8]
    4b7e:	2c00      	cmp	r4, #0
    4b80:	d052      	beq.n	4c28 <_usb_d_dev_ep_init+0x10c>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4b82:	2f00      	cmp	r7, #0
    4b84:	db2e      	blt.n	4be4 <_usb_d_dev_ep_init+0xc8>
    4b86:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4b8a:	00a5      	lsls	r5, r4, #2
    4b8c:	4c2a      	ldr	r4, [pc, #168]	; (4c38 <_usb_d_dev_ep_init+0x11c>)
    4b8e:	442c      	add	r4, r5
    4b90:	68a4      	ldr	r4, [r4, #8]
    4b92:	3400      	adds	r4, #0
    4b94:	bf18      	it	ne
    4b96:	2401      	movne	r4, #1
    4b98:	b14c      	cbz	r4, 4bae <_usb_d_dev_ep_init+0x92>
    4b9a:	2f00      	cmp	r7, #0
    4b9c:	db2c      	blt.n	4bf8 <_usb_d_dev_ep_init+0xdc>
    4b9e:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4ba2:	00a5      	lsls	r5, r4, #2
    4ba4:	4c24      	ldr	r4, [pc, #144]	; (4c38 <_usb_d_dev_ep_init+0x11c>)
    4ba6:	442c      	add	r4, r5
    4ba8:	8a24      	ldrh	r4, [r4, #16]
    4baa:	4294      	cmp	r4, r2
    4bac:	db3f      	blt.n	4c2e <_usb_d_dev_ep_init+0x112>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4bae:	2f00      	cmp	r7, #0
    4bb0:	db29      	blt.n	4c06 <_usb_d_dev_ep_init+0xea>
    4bb2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4bb6:	009c      	lsls	r4, r3, #2
    4bb8:	4b1f      	ldr	r3, [pc, #124]	; (4c38 <_usb_d_dev_ep_init+0x11c>)
    4bba:	4423      	add	r3, r4
    4bbc:	f8d3 e008 	ldr.w	lr, [r3, #8]
    4bc0:	4d1c      	ldr	r5, [pc, #112]	; (4c34 <_usb_d_dev_ep_init+0x118>)
    4bc2:	00b4      	lsls	r4, r6, #2
    4bc4:	19a7      	adds	r7, r4, r6
    4bc6:	00bb      	lsls	r3, r7, #2
    4bc8:	461f      	mov	r7, r3
    4bca:	442b      	add	r3, r5
    4bcc:	f8c3 e080 	str.w	lr, [r3, #128]	; 0x80
	ept->size     = max_pkt_siz;
    4bd0:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	ept->flags.u8 = (ep_type + 1);
    4bd4:	3101      	adds	r1, #1
    4bd6:	f883 1087 	strb.w	r1, [r3, #135]	; 0x87
	ept->ep       = ep;
    4bda:	443d      	add	r5, r7
    4bdc:	f885 0086 	strb.w	r0, [r5, #134]	; 0x86
	return USB_OK;
    4be0:	2000      	movs	r0, #0
    4be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4be4:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4be8:	00a5      	lsls	r5, r4, #2
    4bea:	4c13      	ldr	r4, [pc, #76]	; (4c38 <_usb_d_dev_ep_init+0x11c>)
    4bec:	442c      	add	r4, r5
    4bee:	68e4      	ldr	r4, [r4, #12]
    4bf0:	3400      	adds	r4, #0
    4bf2:	bf18      	it	ne
    4bf4:	2401      	movne	r4, #1
    4bf6:	e7cf      	b.n	4b98 <_usb_d_dev_ep_init+0x7c>
    4bf8:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4bfc:	00a5      	lsls	r5, r4, #2
    4bfe:	4c0e      	ldr	r4, [pc, #56]	; (4c38 <_usb_d_dev_ep_init+0x11c>)
    4c00:	442c      	add	r4, r5
    4c02:	8a64      	ldrh	r4, [r4, #18]
    4c04:	e7d1      	b.n	4baa <_usb_d_dev_ep_init+0x8e>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4c06:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4c0a:	009c      	lsls	r4, r3, #2
    4c0c:	4b0a      	ldr	r3, [pc, #40]	; (4c38 <_usb_d_dev_ep_init+0x11c>)
    4c0e:	4423      	add	r3, r4
    4c10:	f8d3 e00c 	ldr.w	lr, [r3, #12]
    4c14:	e7d4      	b.n	4bc0 <_usb_d_dev_ep_init+0xa4>
		return -USB_ERR_PARAM;
    4c16:	f06f 0011 	mvn.w	r0, #17
    4c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    4c1c:	f06f 0013 	mvn.w	r0, #19
    4c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4c22:	f06f 0013 	mvn.w	r0, #19
    4c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    4c28:	f06f 0012 	mvn.w	r0, #18
    4c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_FUNC;
    4c2e:	f06f 0012 	mvn.w	r0, #18
}
    4c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c34:	20000648 	.word	0x20000648
    4c38:	00007bb4 	.word	0x00007bb4

00004c3c <_usb_d_dev_ep_deinit>:
{
    4c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c40:	b246      	sxtb	r6, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    4c42:	0ff1      	lsrs	r1, r6, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4c44:	f010 040f 	ands.w	r4, r0, #15
    4c48:	d005      	beq.n	4c56 <_usb_d_dev_ep_deinit+0x1a>
    4c4a:	2e00      	cmp	r6, #0
    4c4c:	db01      	blt.n	4c52 <_usb_d_dev_ep_deinit+0x16>
    4c4e:	4623      	mov	r3, r4
    4c50:	e002      	b.n	4c58 <_usb_d_dev_ep_deinit+0x1c>
    4c52:	1ca3      	adds	r3, r4, #2
    4c54:	e000      	b.n	4c58 <_usb_d_dev_ep_deinit+0x1c>
    4c56:	4623      	mov	r3, r4
	return &dev_inst.ep[ep_index];
    4c58:	461d      	mov	r5, r3
    4c5a:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    4c5e:	00ba      	lsls	r2, r7, #2
    4c60:	3210      	adds	r2, #16
    4c62:	4f23      	ldr	r7, [pc, #140]	; (4cf0 <_usb_d_dev_ep_deinit+0xb4>)
    4c64:	443a      	add	r2, r7
    4c66:	1d17      	adds	r7, r2, #4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4c68:	2c02      	cmp	r4, #2
    4c6a:	d82e      	bhi.n	4cca <_usb_d_dev_ep_deinit+0x8e>
    4c6c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4c70:	009a      	lsls	r2, r3, #2
    4c72:	4b20      	ldr	r3, [pc, #128]	; (4cf4 <_usb_d_dev_ep_deinit+0xb8>)
    4c74:	4413      	add	r3, r2
    4c76:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4c7a:	2bff      	cmp	r3, #255	; 0xff
    4c7c:	d025      	beq.n	4cca <_usb_d_dev_ep_deinit+0x8e>
    4c7e:	4680      	mov	r8, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    4c80:	2203      	movs	r2, #3
    4c82:	4638      	mov	r0, r7
    4c84:	4b1c      	ldr	r3, [pc, #112]	; (4cf8 <_usb_d_dev_ep_deinit+0xbc>)
    4c86:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    4c88:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4c8c:	009a      	lsls	r2, r3, #2
    4c8e:	4b19      	ldr	r3, [pc, #100]	; (4cf4 <_usb_d_dev_ep_deinit+0xb8>)
    4c90:	4413      	add	r3, r2
    4c92:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4c96:	f003 0307 	and.w	r3, r3, #7
    4c9a:	2b01      	cmp	r3, #1
    4c9c:	d017      	beq.n	4cce <_usb_d_dev_ep_deinit+0x92>
	} else if (USB_EP_GET_DIR(ep)) {
    4c9e:	2e00      	cmp	r6, #0
    4ca0:	db1d      	blt.n	4cde <_usb_d_dev_ep_deinit+0xa2>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    4ca2:	f108 0008 	add.w	r0, r8, #8
    4ca6:	0140      	lsls	r0, r0, #5
    4ca8:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4cac:	7803      	ldrb	r3, [r0, #0]
    4cae:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    4cb2:	7003      	strb	r3, [r0, #0]
	ept->flags.u8 = 0;
    4cb4:	4a0f      	ldr	r2, [pc, #60]	; (4cf4 <_usb_d_dev_ep_deinit+0xb8>)
    4cb6:	00ab      	lsls	r3, r5, #2
    4cb8:	1958      	adds	r0, r3, r5
    4cba:	0081      	lsls	r1, r0, #2
    4cbc:	4411      	add	r1, r2
    4cbe:	2000      	movs	r0, #0
    4cc0:	f881 0087 	strb.w	r0, [r1, #135]	; 0x87
	ept->ep       = 0xFF;
    4cc4:	23ff      	movs	r3, #255	; 0xff
    4cc6:	f881 3086 	strb.w	r3, [r1, #134]	; 0x86
    4cca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    4cce:	f108 0008 	add.w	r0, r8, #8
    4cd2:	0140      	lsls	r0, r0, #5
    4cd4:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4cd8:	2300      	movs	r3, #0
    4cda:	7003      	strb	r3, [r0, #0]
    4cdc:	e7ea      	b.n	4cb4 <_usb_d_dev_ep_deinit+0x78>
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    4cde:	3408      	adds	r4, #8
    4ce0:	0164      	lsls	r4, r4, #5
    4ce2:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4ce6:	7823      	ldrb	r3, [r4, #0]
    4ce8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    4cec:	7023      	strb	r3, [r4, #0]
    4cee:	e7e1      	b.n	4cb4 <_usb_d_dev_ep_deinit+0x78>
    4cf0:	200006a8 	.word	0x200006a8
    4cf4:	20000648 	.word	0x20000648
    4cf8:	00004225 	.word	0x00004225

00004cfc <_usb_d_dev_ep_enable>:
{
    4cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4cfe:	b244      	sxtb	r4, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4d00:	f010 000f 	ands.w	r0, r0, #15
    4d04:	d005      	beq.n	4d12 <_usb_d_dev_ep_enable+0x16>
    4d06:	2c00      	cmp	r4, #0
    4d08:	db01      	blt.n	4d0e <_usb_d_dev_ep_enable+0x12>
    4d0a:	4603      	mov	r3, r0
    4d0c:	e002      	b.n	4d14 <_usb_d_dev_ep_enable+0x18>
    4d0e:	1c83      	adds	r3, r0, #2
    4d10:	e000      	b.n	4d14 <_usb_d_dev_ep_enable+0x18>
    4d12:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    4d14:	4619      	mov	r1, r3
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    4d16:	f100 0208 	add.w	r2, r0, #8
    4d1a:	0152      	lsls	r2, r2, #5
    4d1c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4d20:	7812      	ldrb	r2, [r2, #0]
    4d22:	b2d2      	uxtb	r2, r2
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4d24:	2802      	cmp	r0, #2
    4d26:	f200 813e 	bhi.w	4fa6 <_usb_d_dev_ep_enable+0x2aa>
    4d2a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4d2e:	009d      	lsls	r5, r3, #2
    4d30:	4ba4      	ldr	r3, [pc, #656]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4d32:	442b      	add	r3, r5
    4d34:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4d38:	2bff      	cmp	r3, #255	; 0xff
    4d3a:	f000 8137 	beq.w	4fac <_usb_d_dev_ep_enable+0x2b0>
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    4d3e:	4ba1      	ldr	r3, [pc, #644]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4d40:	eb03 1540 	add.w	r5, r3, r0, lsl #5
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    4d44:	eb01 0781 	add.w	r7, r1, r1, lsl #2
    4d48:	00be      	lsls	r6, r7, #2
    4d4a:	4433      	add	r3, r6
    4d4c:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4d50:	f003 0307 	and.w	r3, r3, #7
    4d54:	2b01      	cmp	r3, #1
    4d56:	d036      	beq.n	4dc6 <_usb_d_dev_ep_enable+0xca>
	} else if (dir) {
    4d58:	2c00      	cmp	r4, #0
    4d5a:	f2c0 80c1 	blt.w	4ee0 <_usb_d_dev_ep_enable+0x1e4>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    4d5e:	f012 0f07 	tst.w	r2, #7
    4d62:	f040 812c 	bne.w	4fbe <_usb_d_dev_ep_enable+0x2c2>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    4d66:	4e97      	ldr	r6, [pc, #604]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4d68:	008c      	lsls	r4, r1, #2
    4d6a:	1867      	adds	r7, r4, r1
    4d6c:	00bb      	lsls	r3, r7, #2
    4d6e:	461f      	mov	r7, r3
    4d70:	4433      	add	r3, r6
    4d72:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4d76:	f003 0307 	and.w	r3, r3, #7
    4d7a:	431a      	orrs	r2, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4d7c:	f100 0308 	add.w	r3, r0, #8
    4d80:	015b      	lsls	r3, r3, #5
    4d82:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4d86:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4d88:	443e      	add	r6, r7
    4d8a:	f8b6 2084 	ldrh.w	r2, [r6, #132]	; 0x84
    4d8e:	4b8e      	ldr	r3, [pc, #568]	; (4fc8 <_usb_d_dev_ep_enable+0x2cc>)
    4d90:	ea03 3382 	and.w	r3, r3, r2, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4d94:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    4d98:	f200 80ea 	bhi.w	4f70 <_usb_d_dev_ep_enable+0x274>
    4d9c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    4da0:	f200 80f7 	bhi.w	4f92 <_usb_d_dev_ep_enable+0x296>
    4da4:	2a80      	cmp	r2, #128	; 0x80
    4da6:	f200 80f6 	bhi.w	4f96 <_usb_d_dev_ep_enable+0x29a>
    4daa:	2a40      	cmp	r2, #64	; 0x40
    4dac:	f200 80f5 	bhi.w	4f9a <_usb_d_dev_ep_enable+0x29e>
    4db0:	2a20      	cmp	r2, #32
    4db2:	f200 80f4 	bhi.w	4f9e <_usb_d_dev_ep_enable+0x2a2>
    4db6:	2a10      	cmp	r2, #16
    4db8:	f200 80f3 	bhi.w	4fa2 <_usb_d_dev_ep_enable+0x2a6>
    4dbc:	2a08      	cmp	r2, #8
    4dbe:	bf94      	ite	ls
    4dc0:	2200      	movls	r2, #0
    4dc2:	2201      	movhi	r2, #1
    4dc4:	e0d5      	b.n	4f72 <_usb_d_dev_ep_enable+0x276>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    4dc6:	f012 0f77 	tst.w	r2, #119	; 0x77
    4dca:	f040 80f2 	bne.w	4fb2 <_usb_d_dev_ep_enable+0x2b6>
    4dce:	f100 0308 	add.w	r3, r0, #8
    4dd2:	015b      	lsls	r3, r3, #5
    4dd4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4dd8:	2211      	movs	r2, #17
    4dda:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4ddc:	4b79      	ldr	r3, [pc, #484]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4dde:	4433      	add	r3, r6
    4de0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
    4de4:	4a78      	ldr	r2, [pc, #480]	; (4fc8 <_usb_d_dev_ep_enable+0x2cc>)
    4de6:	ea02 3283 	and.w	r2, r2, r3, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4dee:	d80f      	bhi.n	4e10 <_usb_d_dev_ep_enable+0x114>
    4df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4df4:	d825      	bhi.n	4e42 <_usb_d_dev_ep_enable+0x146>
    4df6:	2b80      	cmp	r3, #128	; 0x80
    4df8:	d825      	bhi.n	4e46 <_usb_d_dev_ep_enable+0x14a>
    4dfa:	2b40      	cmp	r3, #64	; 0x40
    4dfc:	d825      	bhi.n	4e4a <_usb_d_dev_ep_enable+0x14e>
    4dfe:	2b20      	cmp	r3, #32
    4e00:	d825      	bhi.n	4e4e <_usb_d_dev_ep_enable+0x152>
    4e02:	2b10      	cmp	r3, #16
    4e04:	d825      	bhi.n	4e52 <_usb_d_dev_ep_enable+0x156>
    4e06:	2b08      	cmp	r3, #8
    4e08:	bf94      	ite	ls
    4e0a:	2400      	movls	r4, #0
    4e0c:	2401      	movhi	r4, #1
    4e0e:	e000      	b.n	4e12 <_usb_d_dev_ep_enable+0x116>
    4e10:	2407      	movs	r4, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4e12:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4e16:	606a      	str	r2, [r5, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4e18:	f3c3 040d 	ubfx	r4, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4e20:	d819      	bhi.n	4e56 <_usb_d_dev_ep_enable+0x15a>
    4e22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4e26:	d851      	bhi.n	4ecc <_usb_d_dev_ep_enable+0x1d0>
    4e28:	2b80      	cmp	r3, #128	; 0x80
    4e2a:	d851      	bhi.n	4ed0 <_usb_d_dev_ep_enable+0x1d4>
    4e2c:	2b40      	cmp	r3, #64	; 0x40
    4e2e:	d851      	bhi.n	4ed4 <_usb_d_dev_ep_enable+0x1d8>
    4e30:	2b20      	cmp	r3, #32
    4e32:	d851      	bhi.n	4ed8 <_usb_d_dev_ep_enable+0x1dc>
    4e34:	2b10      	cmp	r3, #16
    4e36:	d851      	bhi.n	4edc <_usb_d_dev_ep_enable+0x1e0>
    4e38:	2b08      	cmp	r3, #8
    4e3a:	bf94      	ite	ls
    4e3c:	2200      	movls	r2, #0
    4e3e:	2201      	movhi	r2, #1
    4e40:	e00a      	b.n	4e58 <_usb_d_dev_ep_enable+0x15c>
    4e42:	2406      	movs	r4, #6
    4e44:	e7e5      	b.n	4e12 <_usb_d_dev_ep_enable+0x116>
    4e46:	2405      	movs	r4, #5
    4e48:	e7e3      	b.n	4e12 <_usb_d_dev_ep_enable+0x116>
    4e4a:	2404      	movs	r4, #4
    4e4c:	e7e1      	b.n	4e12 <_usb_d_dev_ep_enable+0x116>
    4e4e:	2403      	movs	r4, #3
    4e50:	e7df      	b.n	4e12 <_usb_d_dev_ep_enable+0x116>
    4e52:	2402      	movs	r4, #2
    4e54:	e7dd      	b.n	4e12 <_usb_d_dev_ep_enable+0x116>
    4e56:	2207      	movs	r2, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4e58:	ea44 7202 	orr.w	r2, r4, r2, lsl #28
    4e5c:	616a      	str	r2, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4e5e:	f100 0308 	add.w	r3, r0, #8
    4e62:	015b      	lsls	r3, r3, #5
    4e64:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4e68:	2640      	movs	r6, #64	; 0x40
    4e6a:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4e6c:	2280      	movs	r2, #128	; 0x80
    4e6e:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    4e70:	4a54      	ldr	r2, [pc, #336]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4e72:	eb02 1340 	add.w	r3, r2, r0, lsl #5
    4e76:	2000      	movs	r0, #0
    4e78:	7298      	strb	r0, [r3, #10]
    4e7a:	7698      	strb	r0, [r3, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4e7c:	008d      	lsls	r5, r1, #2
    4e7e:	186b      	adds	r3, r5, r1
    4e80:	009c      	lsls	r4, r3, #2
    4e82:	4414      	add	r4, r2
    4e84:	f894 3086 	ldrb.w	r3, [r4, #134]	; 0x86
    4e88:	f003 030f 	and.w	r3, r3, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4e8c:	f8d4 e080 	ldr.w	lr, [r4, #128]	; 0x80
	bank->ADDR.reg          = addr;
    4e90:	015c      	lsls	r4, r3, #5
    4e92:	1917      	adds	r7, r2, r4
    4e94:	f842 e004 	str.w	lr, [r2, r4]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    4e98:	4429      	add	r1, r5
    4e9a:	008d      	lsls	r5, r1, #2
    4e9c:	442a      	add	r2, r5
    4e9e:	f8b2 1084 	ldrh.w	r1, [r2, #132]	; 0x84
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    4ea2:	687a      	ldr	r2, [r7, #4]
    4ea4:	f361 329b 	bfi	r2, r1, #14, #14
    4ea8:	607a      	str	r2, [r7, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    4eaa:	687a      	ldr	r2, [r7, #4]
    4eac:	f360 020d 	bfi	r2, r0, #0, #14
    4eb0:	607a      	str	r2, [r7, #4]
    4eb2:	3308      	adds	r3, #8
    4eb4:	015b      	lsls	r3, r3, #5
    4eb6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4eba:	22b0      	movs	r2, #176	; 0xb0
    4ebc:	711a      	strb	r2, [r3, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4ebe:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    4ec0:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4ec4:	2310      	movs	r3, #16
    4ec6:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    4eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4ecc:	2206      	movs	r2, #6
    4ece:	e7c3      	b.n	4e58 <_usb_d_dev_ep_enable+0x15c>
    4ed0:	2205      	movs	r2, #5
    4ed2:	e7c1      	b.n	4e58 <_usb_d_dev_ep_enable+0x15c>
    4ed4:	2204      	movs	r2, #4
    4ed6:	e7bf      	b.n	4e58 <_usb_d_dev_ep_enable+0x15c>
    4ed8:	2203      	movs	r2, #3
    4eda:	e7bd      	b.n	4e58 <_usb_d_dev_ep_enable+0x15c>
    4edc:	2202      	movs	r2, #2
    4ede:	e7bb      	b.n	4e58 <_usb_d_dev_ep_enable+0x15c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    4ee0:	f012 0f70 	tst.w	r2, #112	; 0x70
    4ee4:	d168      	bne.n	4fb8 <_usb_d_dev_ep_enable+0x2bc>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    4ee6:	4e37      	ldr	r6, [pc, #220]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4ee8:	008b      	lsls	r3, r1, #2
    4eea:	185f      	adds	r7, r3, r1
    4eec:	00bc      	lsls	r4, r7, #2
    4eee:	4627      	mov	r7, r4
    4ef0:	4434      	add	r4, r6
    4ef2:	f894 4087 	ldrb.w	r4, [r4, #135]	; 0x87
    4ef6:	f004 0407 	and.w	r4, r4, #7
    4efa:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4efe:	f100 0408 	add.w	r4, r0, #8
    4f02:	0164      	lsls	r4, r4, #5
    4f04:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4f08:	7022      	strb	r2, [r4, #0]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f0a:	443e      	add	r6, r7
    4f0c:	f8b6 3084 	ldrh.w	r3, [r6, #132]	; 0x84
    4f10:	f3c3 020d 	ubfx	r2, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4f18:	d80f      	bhi.n	4f3a <_usb_d_dev_ep_enable+0x23e>
    4f1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4f1e:	d81d      	bhi.n	4f5c <_usb_d_dev_ep_enable+0x260>
    4f20:	2b80      	cmp	r3, #128	; 0x80
    4f22:	d81d      	bhi.n	4f60 <_usb_d_dev_ep_enable+0x264>
    4f24:	2b40      	cmp	r3, #64	; 0x40
    4f26:	d81d      	bhi.n	4f64 <_usb_d_dev_ep_enable+0x268>
    4f28:	2b20      	cmp	r3, #32
    4f2a:	d81d      	bhi.n	4f68 <_usb_d_dev_ep_enable+0x26c>
    4f2c:	2b10      	cmp	r3, #16
    4f2e:	d81d      	bhi.n	4f6c <_usb_d_dev_ep_enable+0x270>
    4f30:	2b08      	cmp	r3, #8
    4f32:	bf94      	ite	ls
    4f34:	2300      	movls	r3, #0
    4f36:	2301      	movhi	r3, #1
    4f38:	e000      	b.n	4f3c <_usb_d_dev_ep_enable+0x240>
    4f3a:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f3c:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
    4f40:	616b      	str	r3, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4f42:	f100 0308 	add.w	r3, r0, #8
    4f46:	015b      	lsls	r3, r3, #5
    4f48:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4f4c:	2280      	movs	r2, #128	; 0x80
    4f4e:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    4f50:	4b1c      	ldr	r3, [pc, #112]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4f52:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    4f56:	2000      	movs	r0, #0
    4f58:	7698      	strb	r0, [r3, #26]
    4f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f5c:	2306      	movs	r3, #6
    4f5e:	e7ed      	b.n	4f3c <_usb_d_dev_ep_enable+0x240>
    4f60:	2305      	movs	r3, #5
    4f62:	e7eb      	b.n	4f3c <_usb_d_dev_ep_enable+0x240>
    4f64:	2304      	movs	r3, #4
    4f66:	e7e9      	b.n	4f3c <_usb_d_dev_ep_enable+0x240>
    4f68:	2303      	movs	r3, #3
    4f6a:	e7e7      	b.n	4f3c <_usb_d_dev_ep_enable+0x240>
    4f6c:	2302      	movs	r3, #2
    4f6e:	e7e5      	b.n	4f3c <_usb_d_dev_ep_enable+0x240>
    4f70:	2207      	movs	r2, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f72:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4f76:	606b      	str	r3, [r5, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4f78:	f100 0308 	add.w	r3, r0, #8
    4f7c:	015b      	lsls	r3, r3, #5
    4f7e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4f82:	2240      	movs	r2, #64	; 0x40
    4f84:	715a      	strb	r2, [r3, #5]
	bank->STATUS_BK.reg     = 0;
    4f86:	4b0f      	ldr	r3, [pc, #60]	; (4fc4 <_usb_d_dev_ep_enable+0x2c8>)
    4f88:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    4f8c:	2000      	movs	r0, #0
    4f8e:	7298      	strb	r0, [r3, #10]
    4f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f92:	2206      	movs	r2, #6
    4f94:	e7ed      	b.n	4f72 <_usb_d_dev_ep_enable+0x276>
    4f96:	2205      	movs	r2, #5
    4f98:	e7eb      	b.n	4f72 <_usb_d_dev_ep_enable+0x276>
    4f9a:	2204      	movs	r2, #4
    4f9c:	e7e9      	b.n	4f72 <_usb_d_dev_ep_enable+0x276>
    4f9e:	2203      	movs	r2, #3
    4fa0:	e7e7      	b.n	4f72 <_usb_d_dev_ep_enable+0x276>
    4fa2:	2202      	movs	r2, #2
    4fa4:	e7e5      	b.n	4f72 <_usb_d_dev_ep_enable+0x276>
		return -USB_ERR_PARAM;
    4fa6:	f06f 0011 	mvn.w	r0, #17
    4faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fac:	f06f 0011 	mvn.w	r0, #17
    4fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4fb2:	f06f 0013 	mvn.w	r0, #19
    4fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4fb8:	f06f 0013 	mvn.w	r0, #19
    4fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4fbe:	f06f 0013 	mvn.w	r0, #19
}
    4fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fc4:	20000648 	.word	0x20000648
    4fc8:	0fffc000 	.word	0x0fffc000

00004fcc <_usb_d_dev_ep_stall>:
{
    4fcc:	b470      	push	{r4, r5, r6}
    4fce:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    4fd0:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4fd2:	f010 000f 	ands.w	r0, r0, #15
    4fd6:	d005      	beq.n	4fe4 <_usb_d_dev_ep_stall+0x18>
    4fd8:	2b00      	cmp	r3, #0
    4fda:	db01      	blt.n	4fe0 <_usb_d_dev_ep_stall+0x14>
    4fdc:	4603      	mov	r3, r0
    4fde:	e002      	b.n	4fe6 <_usb_d_dev_ep_stall+0x1a>
    4fe0:	1c83      	adds	r3, r0, #2
    4fe2:	e000      	b.n	4fe6 <_usb_d_dev_ep_stall+0x1a>
    4fe4:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    4fe6:	461e      	mov	r6, r3
    4fe8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4fec:	009a      	lsls	r2, r3, #2
    4fee:	3210      	adds	r2, #16
    4ff0:	4d46      	ldr	r5, [pc, #280]	; (510c <_usb_d_dev_ep_stall+0x140>)
    4ff2:	442a      	add	r2, r5
    4ff4:	3204      	adds	r2, #4
	if (epn > CONF_USB_D_MAX_EP_N) {
    4ff6:	2802      	cmp	r0, #2
    4ff8:	f200 8084 	bhi.w	5104 <_usb_d_dev_ep_stall+0x138>
	if (USB_EP_STALL_SET == ctrl) {
    4ffc:	2901      	cmp	r1, #1
    4ffe:	d018      	beq.n	5032 <_usb_d_dev_ep_stall+0x66>
	} else if (USB_EP_STALL_CLR == ctrl) {
    5000:	2900      	cmp	r1, #0
    5002:	d03d      	beq.n	5080 <_usb_d_dev_ep_stall+0xb4>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    5004:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    5008:	009a      	lsls	r2, r3, #2
    500a:	4b41      	ldr	r3, [pc, #260]	; (5110 <_usb_d_dev_ep_stall+0x144>)
    500c:	4413      	add	r3, r2
    500e:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    5012:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    5016:	3308      	adds	r3, #8
    5018:	015b      	lsls	r3, r3, #5
    501a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    501e:	799a      	ldrb	r2, [r3, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    5020:	2310      	movs	r3, #16
    5022:	fa03 f404 	lsl.w	r4, r3, r4
    5026:	4222      	tst	r2, r4
    5028:	bf14      	ite	ne
    502a:	2001      	movne	r0, #1
    502c:	2000      	moveq	r0, #0
}
    502e:	bc70      	pop	{r4, r5, r6}
    5030:	4770      	bx	lr
	uint8_t epn = USB_EP_GET_N(ept->ep);
    5032:	f1a5 0160 	sub.w	r1, r5, #96	; 0x60
    5036:	00b3      	lsls	r3, r6, #2
    5038:	1998      	adds	r0, r3, r6
    503a:	0082      	lsls	r2, r0, #2
    503c:	440a      	add	r2, r1
    503e:	f892 2086 	ldrb.w	r2, [r2, #134]	; 0x86
    5042:	f002 020f 	and.w	r2, r2, #15
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    5046:	2510      	movs	r5, #16
    5048:	40a5      	lsls	r5, r4
    504a:	b2ed      	uxtb	r5, r5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    504c:	f102 0008 	add.w	r0, r2, #8
    5050:	0140      	lsls	r0, r0, #5
    5052:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5056:	7145      	strb	r5, [r0, #5]
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    5058:	2020      	movs	r0, #32
    505a:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    505e:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    5060:	0152      	lsls	r2, r2, #5
    5062:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5066:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    506a:	441e      	add	r6, r3
    506c:	00b3      	lsls	r3, r6, #2
    506e:	440b      	add	r3, r1
    5070:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    5074:	f042 0208 	orr.w	r2, r2, #8
    5078:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    507c:	2000      	movs	r0, #0
    507e:	e7d6      	b.n	502e <_usb_d_dev_ep_stall+0x62>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    5080:	7c93      	ldrb	r3, [r2, #18]
    5082:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    5086:	f103 0108 	add.w	r1, r3, #8
    508a:	0149      	lsls	r1, r1, #5
    508c:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    5090:	7988      	ldrb	r0, [r1, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    5092:	2110      	movs	r1, #16
    5094:	40a1      	lsls	r1, r4
	if (!is_stalled) {
    5096:	4208      	tst	r0, r1
    5098:	d025      	beq.n	50e6 <_usb_d_dev_ep_stall+0x11a>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    509a:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    509c:	f103 0008 	add.w	r0, r3, #8
    50a0:	0140      	lsls	r0, r0, #5
    50a2:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    50a6:	7101      	strb	r1, [r0, #4]
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    50a8:	2120      	movs	r1, #32
    50aa:	40a1      	lsls	r1, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    50ac:	b2ce      	uxtb	r6, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    50ae:	015d      	lsls	r5, r3, #5
    50b0:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    50b4:	f885 6108 	strb.w	r6, [r5, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    50b8:	79c0      	ldrb	r0, [r0, #7]
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    50ba:	4208      	tst	r0, r1
    50bc:	d00a      	beq.n	50d4 <_usb_d_dev_ep_stall+0x108>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    50be:	f103 0108 	add.w	r1, r3, #8
    50c2:	0149      	lsls	r1, r1, #5
    50c4:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    50c8:	71ce      	strb	r6, [r1, #7]
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    50ca:	2001      	movs	r0, #1
    50cc:	fa00 f404 	lsl.w	r4, r0, r4
    50d0:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    50d2:	710c      	strb	r4, [r1, #4]
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    50d4:	7cd1      	ldrb	r1, [r2, #19]
    50d6:	f001 0107 	and.w	r1, r1, #7
    50da:	2901      	cmp	r1, #1
    50dc:	d005      	beq.n	50ea <_usb_d_dev_ep_stall+0x11e>
		ept->flags.bits.is_stalled = 0;
    50de:	7cd3      	ldrb	r3, [r2, #19]
    50e0:	f36f 03c3 	bfc	r3, #3, #1
    50e4:	74d3      	strb	r3, [r2, #19]
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    50e6:	2000      	movs	r0, #0
    50e8:	e7a1      	b.n	502e <_usb_d_dev_ep_stall+0x62>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    50ea:	3308      	adds	r3, #8
    50ec:	015b      	lsls	r3, r3, #5
    50ee:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    50f2:	799b      	ldrb	r3, [r3, #6]
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    50f4:	f013 0f30 	tst.w	r3, #48	; 0x30
    50f8:	d1f5      	bne.n	50e6 <_usb_d_dev_ep_stall+0x11a>
			ept->flags.bits.is_stalled = 0;
    50fa:	7cd3      	ldrb	r3, [r2, #19]
    50fc:	f36f 03c3 	bfc	r3, #3, #1
    5100:	74d3      	strb	r3, [r2, #19]
    5102:	e7f0      	b.n	50e6 <_usb_d_dev_ep_stall+0x11a>
		return -USB_ERR_PARAM;
    5104:	f06f 0011 	mvn.w	r0, #17
    5108:	e791      	b.n	502e <_usb_d_dev_ep_stall+0x62>
    510a:	bf00      	nop
    510c:	200006a8 	.word	0x200006a8
    5110:	20000648 	.word	0x20000648

00005114 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    5114:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    5116:	f000 000f 	and.w	r0, r0, #15
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    511a:	4a1a      	ldr	r2, [pc, #104]	; (5184 <_usb_d_dev_ep_read_req+0x70>)
    511c:	0143      	lsls	r3, r0, #5
    511e:	18d4      	adds	r4, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    5120:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    5122:	6862      	ldr	r2, [r4, #4]
    5124:	f3c2 020d 	ubfx	r2, r2, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    5128:	2802      	cmp	r0, #2
    512a:	d822      	bhi.n	5172 <_usb_d_dev_ep_read_req+0x5e>
    512c:	b321      	cbz	r1, 5178 <_usb_d_dev_ep_read_req+0x64>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    512e:	f100 0308 	add.w	r3, r0, #8
    5132:	015b      	lsls	r3, r3, #5
    5134:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5138:	781b      	ldrb	r3, [r3, #0]
    513a:	b2db      	uxtb	r3, r3
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    513c:	2b11      	cmp	r3, #17
    513e:	d11e      	bne.n	517e <_usb_d_dev_ep_read_req+0x6a>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    5140:	f100 0308 	add.w	r3, r0, #8
    5144:	015b      	lsls	r3, r3, #5
    5146:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    514a:	79db      	ldrb	r3, [r3, #7]
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    514c:	f013 0f10 	tst.w	r3, #16
    5150:	d102      	bne.n	5158 <_usb_d_dev_ep_read_req+0x44>
		return ERR_NONE;
    5152:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    5154:	bc30      	pop	{r4, r5}
    5156:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    5158:	682c      	ldr	r4, [r5, #0]
    515a:	686b      	ldr	r3, [r5, #4]
    515c:	600c      	str	r4, [r1, #0]
    515e:	604b      	str	r3, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    5160:	f100 0308 	add.w	r3, r0, #8
    5164:	015b      	lsls	r3, r3, #5
    5166:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    516a:	2110      	movs	r1, #16
    516c:	71d9      	strb	r1, [r3, #7]
	return bytes;
    516e:	4610      	mov	r0, r2
    5170:	e7f0      	b.n	5154 <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_PARAM;
    5172:	f06f 0011 	mvn.w	r0, #17
    5176:	e7ed      	b.n	5154 <_usb_d_dev_ep_read_req+0x40>
    5178:	f06f 0011 	mvn.w	r0, #17
    517c:	e7ea      	b.n	5154 <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_FUNC;
    517e:	f06f 0012 	mvn.w	r0, #18
    5182:	e7e7      	b.n	5154 <_usb_d_dev_ep_read_req+0x40>
    5184:	20000648 	.word	0x20000648

00005188 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    5188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    518c:	b085      	sub	sp, #20
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    518e:	7a03      	ldrb	r3, [r0, #8]
    5190:	fa4f f883 	sxtb.w	r8, r3
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    5194:	ea4f 79d8 	mov.w	r9, r8, lsr #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    5198:	f013 030f 	ands.w	r3, r3, #15
    519c:	d006      	beq.n	51ac <_usb_d_dev_ep_trans+0x24>
    519e:	f1b8 0f00 	cmp.w	r8, #0
    51a2:	db01      	blt.n	51a8 <_usb_d_dev_ep_trans+0x20>
    51a4:	461d      	mov	r5, r3
    51a6:	e002      	b.n	51ae <_usb_d_dev_ep_trans+0x26>
    51a8:	1c9d      	adds	r5, r3, #2
    51aa:	e000      	b.n	51ae <_usb_d_dev_ep_trans+0x26>
    51ac:	461d      	mov	r5, r3
	return &dev_inst.ep[ep_index];
    51ae:	462c      	mov	r4, r5
    51b0:	495c      	ldr	r1, [pc, #368]	; (5324 <_usb_d_dev_ep_trans+0x19c>)
    51b2:	f101 0660 	add.w	r6, r1, #96	; 0x60
    51b6:	00aa      	lsls	r2, r5, #2
    51b8:	1957      	adds	r7, r2, r5
    51ba:	ea4f 0e87 	mov.w	lr, r7, lsl #2
    51be:	f10e 0e10 	add.w	lr, lr, #16
    51c2:	44b6      	add	lr, r6
    51c4:	f10e 0604 	add.w	r6, lr, #4
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    51c8:	00bd      	lsls	r5, r7, #2
    51ca:	4429      	add	r1, r5
    51cc:	f8b1 2084 	ldrh.w	r2, [r1, #132]	; 0x84
    51d0:	f240 31ff 	movw	r1, #1023	; 0x3ff
    51d4:	428a      	cmp	r2, r1
    51d6:	d03d      	beq.n	5254 <_usb_d_dev_ep_trans+0xcc>
    51d8:	1e55      	subs	r5, r2, #1
    51da:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    51dc:	6841      	ldr	r1, [r0, #4]
    51de:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    51e0:	2b02      	cmp	r3, #2
    51e2:	f200 8095 	bhi.w	5310 <_usb_d_dev_ep_trans+0x188>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    51e6:	6803      	ldr	r3, [r0, #0]
    51e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    51ec:	d30c      	bcc.n	5208 <_usb_d_dev_ep_trans+0x80>
    51ee:	eb01 0e03 	add.w	lr, r1, r3
    51f2:	4f4d      	ldr	r7, [pc, #308]	; (5328 <_usb_d_dev_ep_trans+0x1a0>)
    51f4:	45be      	cmp	lr, r7
    51f6:	d807      	bhi.n	5208 <_usb_d_dev_ep_trans+0x80>
    51f8:	f013 0f03 	tst.w	r3, #3
    51fc:	d104      	bne.n	5208 <_usb_d_dev_ep_trans+0x80>
	    || (!dir && (trans->size < ept->size))) {
    51fe:	f1b8 0f00 	cmp.w	r8, #0
    5202:	db29      	blt.n	5258 <_usb_d_dev_ep_trans+0xd0>
    5204:	4291      	cmp	r1, r2
    5206:	d22a      	bcs.n	525e <_usb_d_dev_ep_trans+0xd6>
		if (!ept->cache) {
    5208:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    520c:	009a      	lsls	r2, r3, #2
    520e:	4b45      	ldr	r3, [pc, #276]	; (5324 <_usb_d_dev_ep_trans+0x19c>)
    5210:	4413      	add	r3, r2
    5212:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    5216:	2b00      	cmp	r3, #0
    5218:	d07d      	beq.n	5316 <_usb_d_dev_ep_trans+0x18e>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
    521a:	f04f 0a01 	mov.w	sl, #1
	}
	if (!dir && size_n_aligned) {
    521e:	f1b8 0f00 	cmp.w	r8, #0
    5222:	db09      	blt.n	5238 <_usb_d_dev_ep_trans+0xb0>
    5224:	b145      	cbz	r5, 5238 <_usb_d_dev_ep_trans+0xb0>
		if (!ept->cache) {
    5226:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    522a:	009a      	lsls	r2, r3, #2
    522c:	4b3d      	ldr	r3, [pc, #244]	; (5324 <_usb_d_dev_ep_trans+0x19c>)
    522e:	4413      	add	r3, r2
    5230:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    5234:	2b00      	cmp	r3, #0
    5236:	d071      	beq.n	531c <_usb_d_dev_ep_trans+0x194>
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    5238:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    523c:	009a      	lsls	r2, r3, #2
    523e:	4b39      	ldr	r3, [pc, #228]	; (5324 <_usb_d_dev_ep_trans+0x19c>)
    5240:	4413      	add	r3, r2
    5242:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    5246:	f013 0f08 	tst.w	r3, #8
    524a:	d00b      	beq.n	5264 <_usb_d_dev_ep_trans+0xdc>
		return USB_HALTED;
    524c:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    524e:	b005      	add	sp, #20
    5250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    5254:	4615      	mov	r5, r2
    5256:	e7c1      	b.n	51dc <_usb_d_dev_ep_trans+0x54>
	bool use_cache = false;
    5258:	f04f 0a00 	mov.w	sl, #0
    525c:	e7df      	b.n	521e <_usb_d_dev_ep_trans+0x96>
    525e:	f04f 0a00 	mov.w	sl, #0
    5262:	e7dc      	b.n	521e <_usb_d_dev_ep_trans+0x96>
    5264:	4607      	mov	r7, r0
	atomic_enter_critical(&flags);
    5266:	a803      	add	r0, sp, #12
    5268:	4b30      	ldr	r3, [pc, #192]	; (532c <_usb_d_dev_ep_trans+0x1a4>)
    526a:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    526c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5270:	009a      	lsls	r2, r3, #2
    5272:	4b2c      	ldr	r3, [pc, #176]	; (5324 <_usb_d_dev_ep_trans+0x19c>)
    5274:	4413      	add	r3, r2
    5276:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    527a:	f013 0f40 	tst.w	r3, #64	; 0x40
    527e:	d125      	bne.n	52cc <_usb_d_dev_ep_trans+0x144>
	ept->flags.bits.is_busy = 1;
    5280:	00a3      	lsls	r3, r4, #2
    5282:	4423      	add	r3, r4
    5284:	009a      	lsls	r2, r3, #2
    5286:	4b27      	ldr	r3, [pc, #156]	; (5324 <_usb_d_dev_ep_trans+0x19c>)
    5288:	eb03 0b02 	add.w	fp, r3, r2
    528c:	f10b 0380 	add.w	r3, fp, #128	; 0x80
    5290:	4619      	mov	r1, r3
    5292:	79db      	ldrb	r3, [r3, #7]
    5294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5298:	9101      	str	r1, [sp, #4]
    529a:	71cb      	strb	r3, [r1, #7]
	atomic_leave_critical(&flags);
    529c:	a803      	add	r0, sp, #12
    529e:	4b24      	ldr	r3, [pc, #144]	; (5330 <_usb_d_dev_ep_trans+0x1a8>)
    52a0:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    52a2:	683b      	ldr	r3, [r7, #0]
    52a4:	f8cb 3074 	str.w	r3, [fp, #116]	; 0x74
	ept->trans_size  = trans->size;
    52a8:	687b      	ldr	r3, [r7, #4]
    52aa:	f8cb 3078 	str.w	r3, [fp, #120]	; 0x78
	ept->trans_count = 0;
    52ae:	2300      	movs	r3, #0
    52b0:	f8cb 307c 	str.w	r3, [fp, #124]	; 0x7c
	ept->flags.bits.dir       = dir;
    52b4:	9901      	ldr	r1, [sp, #4]
    52b6:	79cb      	ldrb	r3, [r1, #7]
    52b8:	f369 13c7 	bfi	r3, r9, #7, #1
	ept->flags.bits.use_cache = use_cache;
    52bc:	f36a 1345 	bfi	r3, sl, #5, #1
    52c0:	71cb      	strb	r3, [r1, #7]
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    52c2:	7a7b      	ldrb	r3, [r7, #9]
    52c4:	b13b      	cbz	r3, 52d6 <_usb_d_dev_ep_trans+0x14e>
    52c6:	b1dd      	cbz	r5, 5300 <_usb_d_dev_ep_trans+0x178>
    52c8:	2100      	movs	r1, #0
    52ca:	e005      	b.n	52d8 <_usb_d_dev_ep_trans+0x150>
		atomic_leave_critical(&flags);
    52cc:	a803      	add	r0, sp, #12
    52ce:	4b18      	ldr	r3, [pc, #96]	; (5330 <_usb_d_dev_ep_trans+0x1a8>)
    52d0:	4798      	blx	r3
		return USB_BUSY;
    52d2:	2001      	movs	r0, #1
    52d4:	e7bb      	b.n	524e <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    52d6:	2100      	movs	r1, #0
    52d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    52dc:	00a2      	lsls	r2, r4, #2
    52de:	4b11      	ldr	r3, [pc, #68]	; (5324 <_usb_d_dev_ep_trans+0x19c>)
    52e0:	4413      	add	r3, r2
    52e2:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    52e6:	f361 1204 	bfi	r2, r1, #4, #1
    52ea:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
	if (dir) {
    52ee:	f1b8 0f00 	cmp.w	r8, #0
    52f2:	db07      	blt.n	5304 <_usb_d_dev_ep_trans+0x17c>
		_usb_d_dev_out_next(ept, false);
    52f4:	2100      	movs	r1, #0
    52f6:	4630      	mov	r0, r6
    52f8:	4b0e      	ldr	r3, [pc, #56]	; (5334 <_usb_d_dev_ep_trans+0x1ac>)
    52fa:	4798      	blx	r3
	return ERR_NONE;
    52fc:	2000      	movs	r0, #0
    52fe:	e7a6      	b.n	524e <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    5300:	2101      	movs	r1, #1
    5302:	e7e9      	b.n	52d8 <_usb_d_dev_ep_trans+0x150>
		_usb_d_dev_in_next(ept, false);
    5304:	2100      	movs	r1, #0
    5306:	4630      	mov	r0, r6
    5308:	4b0b      	ldr	r3, [pc, #44]	; (5338 <_usb_d_dev_ep_trans+0x1b0>)
    530a:	4798      	blx	r3
	return ERR_NONE;
    530c:	2000      	movs	r0, #0
    530e:	e79e      	b.n	524e <_usb_d_dev_ep_trans+0xc6>
		return -USB_ERR_PARAM;
    5310:	f06f 0011 	mvn.w	r0, #17
    5314:	e79b      	b.n	524e <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_FUNC;
    5316:	f06f 0012 	mvn.w	r0, #18
    531a:	e798      	b.n	524e <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_PARAM;
    531c:	f06f 0011 	mvn.w	r0, #17
    5320:	e795      	b.n	524e <_usb_d_dev_ep_trans+0xc6>
    5322:	bf00      	nop
    5324:	20000648 	.word	0x20000648
    5328:	20041fff 	.word	0x20041fff
    532c:	00000f39 	.word	0x00000f39
    5330:	00000f47 	.word	0x00000f47
    5334:	0000456d 	.word	0x0000456d
    5338:	00004409 	.word	0x00004409

0000533c <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    533c:	460b      	mov	r3, r1
    533e:	b129      	cbz	r1, 534c <_usb_d_dev_register_callback+0x10>
	if (type == USB_D_CB_EVENT) {
    5340:	2801      	cmp	r0, #1
    5342:	d005      	beq.n	5350 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    5344:	b908      	cbnz	r0, 534a <_usb_d_dev_register_callback+0xe>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    5346:	4a04      	ldr	r2, [pc, #16]	; (5358 <_usb_d_dev_register_callback+0x1c>)
    5348:	6613      	str	r3, [r2, #96]	; 0x60
    534a:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    534c:	4b03      	ldr	r3, [pc, #12]	; (535c <_usb_d_dev_register_callback+0x20>)
    534e:	e7f7      	b.n	5340 <_usb_d_dev_register_callback+0x4>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    5350:	4a01      	ldr	r2, [pc, #4]	; (5358 <_usb_d_dev_register_callback+0x1c>)
    5352:	6653      	str	r3, [r2, #100]	; 0x64
    5354:	4770      	bx	lr
    5356:	bf00      	nop
    5358:	20000648 	.word	0x20000648
    535c:	000040f1 	.word	0x000040f1

00005360 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5360:	460b      	mov	r3, r1
    5362:	b129      	cbz	r1, 5370 <_usb_d_dev_register_ep_callback+0x10>
	if (type == USB_D_DEV_EP_CB_SETUP) {
    5364:	b130      	cbz	r0, 5374 <_usb_d_dev_register_ep_callback+0x14>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    5366:	2801      	cmp	r0, #1
    5368:	d007      	beq.n	537a <_usb_d_dev_register_ep_callback+0x1a>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    536a:	2802      	cmp	r0, #2
    536c:	d008      	beq.n	5380 <_usb_d_dev_register_ep_callback+0x20>
    536e:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5370:	4b05      	ldr	r3, [pc, #20]	; (5388 <_usb_d_dev_register_ep_callback+0x28>)
    5372:	e7f7      	b.n	5364 <_usb_d_dev_register_ep_callback+0x4>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    5374:	4a05      	ldr	r2, [pc, #20]	; (538c <_usb_d_dev_register_ep_callback+0x2c>)
    5376:	6693      	str	r3, [r2, #104]	; 0x68
    5378:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    537a:	4a04      	ldr	r2, [pc, #16]	; (538c <_usb_d_dev_register_ep_callback+0x2c>)
    537c:	66d3      	str	r3, [r2, #108]	; 0x6c
    537e:	4770      	bx	lr
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    5380:	4a02      	ldr	r2, [pc, #8]	; (538c <_usb_d_dev_register_ep_callback+0x2c>)
    5382:	6713      	str	r3, [r2, #112]	; 0x70
	}
}
    5384:	e7f3      	b.n	536e <_usb_d_dev_register_ep_callback+0xe>
    5386:	bf00      	nop
    5388:	000040f1 	.word	0x000040f1
    538c:	20000648 	.word	0x20000648

00005390 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    5390:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    5392:	4b01      	ldr	r3, [pc, #4]	; (5398 <USB_0_Handler+0x8>)
    5394:	4798      	blx	r3
    5396:	bd08      	pop	{r3, pc}
    5398:	0000472d 	.word	0x0000472d

0000539c <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    539c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    539e:	4b01      	ldr	r3, [pc, #4]	; (53a4 <USB_1_Handler+0x8>)
    53a0:	4798      	blx	r3
    53a2:	bd08      	pop	{r3, pc}
    53a4:	0000472d 	.word	0x0000472d

000053a8 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    53a8:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    53aa:	4b01      	ldr	r3, [pc, #4]	; (53b0 <USB_2_Handler+0x8>)
    53ac:	4798      	blx	r3
    53ae:	bd08      	pop	{r3, pc}
    53b0:	0000472d 	.word	0x0000472d

000053b4 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    53b4:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    53b6:	4b01      	ldr	r3, [pc, #4]	; (53bc <USB_3_Handler+0x8>)
    53b8:	4798      	blx	r3
    53ba:	bd08      	pop	{r3, pc}
    53bc:	0000472d 	.word	0x0000472d

000053c0 <IMU_writeRegister>:
	return;
}

/*---------------------------------------------------------------------------*/
void IMU_writeRegister(uint8_t reg_add, uint8_t reg_val)
{
    53c0:	b530      	push	{r4, r5, lr}
    53c2:	b083      	sub	sp, #12
    53c4:	4605      	mov	r5, r0
    53c6:	460c      	mov	r4, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    53c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
    53cc:	2118      	movs	r1, #24
    53ce:	4807      	ldr	r0, [pc, #28]	; (53ec <IMU_writeRegister+0x2c>)
    53d0:	4b07      	ldr	r3, [pc, #28]	; (53f0 <IMU_writeRegister+0x30>)
    53d2:	4798      	blx	r3
	uint8_t buff[2] = { reg_add , reg_val};
    53d4:	f88d 5004 	strb.w	r5, [sp, #4]
    53d8:	f88d 4005 	strb.w	r4, [sp, #5]
	io_write( i2c_io , buff, 2 );
    53dc:	2202      	movs	r2, #2
    53de:	a901      	add	r1, sp, #4
    53e0:	4b04      	ldr	r3, [pc, #16]	; (53f4 <IMU_writeRegister+0x34>)
    53e2:	6818      	ldr	r0, [r3, #0]
    53e4:	4b04      	ldr	r3, [pc, #16]	; (53f8 <IMU_writeRegister+0x38>)
    53e6:	4798      	blx	r3
	
	//uint8_t buff[1] = {reg_val};
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	
	return;
}
    53e8:	b003      	add	sp, #12
    53ea:	bd30      	pop	{r4, r5, pc}
    53ec:	20000b58 	.word	0x20000b58
    53f0:	00001801 	.word	0x00001801
    53f4:	20000830 	.word	0x20000830
    53f8:	00001869 	.word	0x00001869

000053fc <IMU_readRegister>:

/*---------------------------------------------------------------------------*/
uint8_t IMU_readRegister(uint8_t reg_add)
{
    53fc:	b530      	push	{r4, r5, lr}
    53fe:	b083      	sub	sp, #12
    5400:	4605      	mov	r5, r0
	uint8_t buff;
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    5402:	4c09      	ldr	r4, [pc, #36]	; (5428 <IMU_readRegister+0x2c>)
    5404:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5408:	2118      	movs	r1, #24
    540a:	4620      	mov	r0, r4
    540c:	4b07      	ldr	r3, [pc, #28]	; (542c <IMU_readRegister+0x30>)
    540e:	4798      	blx	r3
	i2c_m_sync_cmd_read(&I2C_0, reg_add, &buff, 1);
    5410:	2301      	movs	r3, #1
    5412:	f10d 0207 	add.w	r2, sp, #7
    5416:	4629      	mov	r1, r5
    5418:	4620      	mov	r0, r4
    541a:	4c05      	ldr	r4, [pc, #20]	; (5430 <IMU_readRegister+0x34>)
    541c:	47a0      	blx	r4
	
	return buff;
}
    541e:	f89d 0007 	ldrb.w	r0, [sp, #7]
    5422:	b003      	add	sp, #12
    5424:	bd30      	pop	{r4, r5, pc}
    5426:	bf00      	nop
    5428:	20000b58 	.word	0x20000b58
    542c:	00001801 	.word	0x00001801
    5430:	00001811 	.word	0x00001811

00005434 <IMU_init>:
{
    5434:	b538      	push	{r3, r4, r5, lr}
	i2c_m_sync_get_io_descriptor(&I2C_0, &i2c_io);
    5436:	4c19      	ldr	r4, [pc, #100]	; (549c <IMU_init+0x68>)
    5438:	4919      	ldr	r1, [pc, #100]	; (54a0 <IMU_init+0x6c>)
    543a:	4620      	mov	r0, r4
    543c:	4b19      	ldr	r3, [pc, #100]	; (54a4 <IMU_init+0x70>)
    543e:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    5440:	4620      	mov	r0, r4
    5442:	4b19      	ldr	r3, [pc, #100]	; (54a8 <IMU_init+0x74>)
    5444:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    5446:	f44f 6200 	mov.w	r2, #2048	; 0x800
    544a:	2118      	movs	r1, #24
    544c:	4620      	mov	r0, r4
    544e:	4b17      	ldr	r3, [pc, #92]	; (54ac <IMU_init+0x78>)
    5450:	4798      	blx	r3
	IMU_writeRegister(0x24, 0x80);	// reboot memory
    5452:	2180      	movs	r1, #128	; 0x80
    5454:	2024      	movs	r0, #36	; 0x24
    5456:	4c16      	ldr	r4, [pc, #88]	; (54b0 <IMU_init+0x7c>)
    5458:	47a0      	blx	r4
	delay_ms(10);
    545a:	200a      	movs	r0, #10
    545c:	4d15      	ldr	r5, [pc, #84]	; (54b4 <IMU_init+0x80>)
    545e:	47a8      	blx	r5
	IMU_writeRegister(0x20, 0x5F);	// 100 Hz - Low power mode - X Y Z enabled
    5460:	215f      	movs	r1, #95	; 0x5f
    5462:	2020      	movs	r0, #32
    5464:	47a0      	blx	r4
	IMU_writeRegister(0x21, 0x09);	// High pass filter on INT1 activity
    5466:	2109      	movs	r1, #9
    5468:	2021      	movs	r0, #33	; 0x21
    546a:	47a0      	blx	r4
	IMU_writeRegister(0x22, 0x40);	// IA1 interrupt on pin INT1
    546c:	2140      	movs	r1, #64	; 0x40
    546e:	2022      	movs	r0, #34	; 0x22
    5470:	47a0      	blx	r4
	IMU_writeRegister(0x23, 0x00);	// FS = +-2g
    5472:	2100      	movs	r1, #0
    5474:	2023      	movs	r0, #35	; 0x23
    5476:	47a0      	blx	r4
	IMU_writeRegister(0x24, 0x08);	// INT1 latched
    5478:	2108      	movs	r1, #8
    547a:	2024      	movs	r0, #36	; 0x24
    547c:	47a0      	blx	r4
	IMU_writeRegister(0x32, 0x10);	// INT1 Threshold: 1b = 16mg, 0x64 = 1.6 g
    547e:	2110      	movs	r1, #16
    5480:	2032      	movs	r0, #50	; 0x32
    5482:	47a0      	blx	r4
	IMU_writeRegister(0x33, 0x00);	// INT1 Duration: 1b = 1/ODR, 0x01 = 0.1 s (irrelevant bc latch)
    5484:	2100      	movs	r1, #0
    5486:	2033      	movs	r0, #51	; 0x33
    5488:	47a0      	blx	r4
	IMU_readRegister(0x26);			// read to set Reference
    548a:	2026      	movs	r0, #38	; 0x26
    548c:	4b0a      	ldr	r3, [pc, #40]	; (54b8 <IMU_init+0x84>)
    548e:	4798      	blx	r3
	IMU_writeRegister(0x30, 0x2a);	// INT1 X Y Z high enable
    5490:	212a      	movs	r1, #42	; 0x2a
    5492:	2030      	movs	r0, #48	; 0x30
    5494:	47a0      	blx	r4
	delay_ms(10);
    5496:	200a      	movs	r0, #10
    5498:	47a8      	blx	r5
}
    549a:	bd38      	pop	{r3, r4, r5, pc}
    549c:	20000b58 	.word	0x20000b58
    54a0:	20000830 	.word	0x20000830
    54a4:	00001861 	.word	0x00001861
    54a8:	000017f5 	.word	0x000017f5
    54ac:	00001801 	.word	0x00001801
    54b0:	000053c1 	.word	0x000053c1
    54b4:	00001661 	.word	0x00001661
    54b8:	000053fd 	.word	0x000053fd

000054bc <MCU_low_power_mode>:


/* Funciones para entrar y salir de modo bajo consumo */

void MCU_low_power_mode(void )
{
    54bc:	b538      	push	{r3, r4, r5, lr}
	//IMU_readRegister(0x31);
	
	#if USB_DEBUG
		usbdc_detach();
    54be:	4b0f      	ldr	r3, [pc, #60]	; (54fc <MCU_low_power_mode+0x40>)
    54c0:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    54c2:	4c0f      	ldr	r4, [pc, #60]	; (5500 <MCU_low_power_mode+0x44>)
    54c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    54c8:	61a3      	str	r3, [r4, #24]
    54ca:	f44f 2500 	mov.w	r5, #524288	; 0x80000
    54ce:	61a5      	str	r5, [r4, #24]
    54d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    54d4:	61a3      	str	r3, [r4, #24]
	
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	ble_send("AT+SLEEP");
    54d6:	480b      	ldr	r0, [pc, #44]	; (5504 <MCU_low_power_mode+0x48>)
    54d8:	4b0b      	ldr	r3, [pc, #44]	; (5508 <MCU_low_power_mode+0x4c>)
    54da:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    54dc:	2380      	movs	r3, #128	; 0x80
    54de:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
	
	//simcom_send("AT+CPOF");	// Apaga completamente el simcom
	gpio_set_pin_level(GPRS_PEN, false);		// Alimentacion a antena gps
	
	spi_write_reg(0x0F,0x27);	// Sleep mode en chip SPI-CAN
    54e2:	2127      	movs	r1, #39	; 0x27
    54e4:	200f      	movs	r0, #15
    54e6:	4b09      	ldr	r3, [pc, #36]	; (550c <MCU_low_power_mode+0x50>)
    54e8:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    54ea:	61a5      	str	r5, [r4, #24]
	//	gpio_set_pin_level(LED1, false);
	//	delay_ms(100);
	//}
	gpio_set_pin_level(LED1, true);
	//ext_irq_enable(INT_ACC);
	delay_ms(20);
    54ec:	2014      	movs	r0, #20
    54ee:	4b08      	ldr	r3, [pc, #32]	; (5510 <MCU_low_power_mode+0x54>)
    54f0:	4798      	blx	r3
	sleep(4); // 2:Idle 4:Standby 5:Hibernate 6:Backup 7:Off
    54f2:	2004      	movs	r0, #4
    54f4:	4b07      	ldr	r3, [pc, #28]	; (5514 <MCU_low_power_mode+0x58>)
    54f6:	4798      	blx	r3
    54f8:	bd38      	pop	{r3, r4, r5, pc}
    54fa:	bf00      	nop
    54fc:	00006bf5 	.word	0x00006bf5
    5500:	41008000 	.word	0x41008000
    5504:	00007be0 	.word	0x00007be0
    5508:	00000339 	.word	0x00000339
    550c:	00006029 	.word	0x00006029
    5510:	00001661 	.word	0x00001661
    5514:	000018d1 	.word	0x000018d1

00005518 <SPI_0_test>:
 */
static uint8_t test_SPI_0[2] = {0x03, 0x0F};


void SPI_0_test(void)
{
    5518:	b570      	push	{r4, r5, r6, lr}
    551a:	b084      	sub	sp, #16
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    551c:	4c1b      	ldr	r4, [pc, #108]	; (558c <SPI_0_test+0x74>)
    551e:	a903      	add	r1, sp, #12
    5520:	4620      	mov	r0, r4
    5522:	4b1b      	ldr	r3, [pc, #108]	; (5590 <SPI_0_test+0x78>)
    5524:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    5526:	4620      	mov	r0, r4
    5528:	4b1a      	ldr	r3, [pc, #104]	; (5594 <SPI_0_test+0x7c>)
    552a:	4798      	blx	r3
	
	char buffer[1] = {0};
    552c:	2300      	movs	r3, #0
    552e:	f88d 3008 	strb.w	r3, [sp, #8]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5532:	4c19      	ldr	r4, [pc, #100]	; (5598 <SPI_0_test+0x80>)
    5534:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    5538:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_0, 2);
    553a:	2202      	movs	r2, #2
    553c:	4917      	ldr	r1, [pc, #92]	; (559c <SPI_0_test+0x84>)
    553e:	9803      	ldr	r0, [sp, #12]
    5540:	4b17      	ldr	r3, [pc, #92]	; (55a0 <SPI_0_test+0x88>)
    5542:	4798      	blx	r3
	io_read(io, buffer, 1);
    5544:	2201      	movs	r2, #1
    5546:	a902      	add	r1, sp, #8
    5548:	9803      	ldr	r0, [sp, #12]
    554a:	4b16      	ldr	r3, [pc, #88]	; (55a4 <SPI_0_test+0x8c>)
    554c:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    554e:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    5550:	f89d 3008 	ldrb.w	r3, [sp, #8]
    5554:	2b87      	cmp	r3, #135	; 0x87
    5556:	d017      	beq.n	5588 <SPI_0_test+0x70>
    5558:	236e      	movs	r3, #110	; 0x6e
    555a:	ac04      	add	r4, sp, #16
    555c:	f804 3d09 	strb.w	r3, [r4, #-9]!
	usb_serial_write("Received: ", strlen("Received: "));
    5560:	210a      	movs	r1, #10
    5562:	4811      	ldr	r0, [pc, #68]	; (55a8 <SPI_0_test+0x90>)
    5564:	4d11      	ldr	r5, [pc, #68]	; (55ac <SPI_0_test+0x94>)
    5566:	47a8      	blx	r5
	delay_ms(10);
    5568:	200a      	movs	r0, #10
    556a:	4e11      	ldr	r6, [pc, #68]	; (55b0 <SPI_0_test+0x98>)
    556c:	47b0      	blx	r6
	usb_serial_write(&is87, strlen(&is87));
    556e:	4620      	mov	r0, r4
    5570:	4b10      	ldr	r3, [pc, #64]	; (55b4 <SPI_0_test+0x9c>)
    5572:	4798      	blx	r3
    5574:	b281      	uxth	r1, r0
    5576:	4620      	mov	r0, r4
    5578:	47a8      	blx	r5
	delay_ms(10);
    557a:	200a      	movs	r0, #10
    557c:	47b0      	blx	r6
	usb_serial_write("\n", strlen("\n"));
    557e:	2101      	movs	r1, #1
    5580:	480d      	ldr	r0, [pc, #52]	; (55b8 <SPI_0_test+0xa0>)
    5582:	47a8      	blx	r5
}
    5584:	b004      	add	sp, #16
    5586:	bd70      	pop	{r4, r5, r6, pc}
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    5588:	2379      	movs	r3, #121	; 0x79
    558a:	e7e6      	b.n	555a <SPI_0_test+0x42>
    558c:	20000aa0 	.word	0x20000aa0
    5590:	00001a29 	.word	0x00001a29
    5594:	00001945 	.word	0x00001945
    5598:	41008000 	.word	0x41008000
    559c:	20000014 	.word	0x20000014
    55a0:	00001869 	.word	0x00001869
    55a4:	0000189d 	.word	0x0000189d
    55a8:	00007bf4 	.word	0x00007bf4
    55ac:	00006f45 	.word	0x00006f45
    55b0:	00001661 	.word	0x00001661
    55b4:	0000703b 	.word	0x0000703b
    55b8:	00007d90 	.word	0x00007d90

000055bc <SPI_0_test1>:

static uint8_t test_SPI_1[3] = {0x02, 0x0F, 0x07};

void SPI_0_test1(void)
{
    55bc:	b530      	push	{r4, r5, lr}
    55be:	b083      	sub	sp, #12
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    55c0:	4c09      	ldr	r4, [pc, #36]	; (55e8 <SPI_0_test1+0x2c>)
    55c2:	a901      	add	r1, sp, #4
    55c4:	4620      	mov	r0, r4
    55c6:	4b09      	ldr	r3, [pc, #36]	; (55ec <SPI_0_test1+0x30>)
    55c8:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    55ca:	4620      	mov	r0, r4
    55cc:	4b08      	ldr	r3, [pc, #32]	; (55f0 <SPI_0_test1+0x34>)
    55ce:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    55d0:	4c08      	ldr	r4, [pc, #32]	; (55f4 <SPI_0_test1+0x38>)
    55d2:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    55d6:	6165      	str	r5, [r4, #20]
	
	char buffer[1] = {0};
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_1, 3);
    55d8:	2203      	movs	r2, #3
    55da:	4907      	ldr	r1, [pc, #28]	; (55f8 <SPI_0_test1+0x3c>)
    55dc:	9801      	ldr	r0, [sp, #4]
    55de:	4b07      	ldr	r3, [pc, #28]	; (55fc <SPI_0_test1+0x40>)
    55e0:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    55e2:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    55e4:	b003      	add	sp, #12
    55e6:	bd30      	pop	{r4, r5, pc}
    55e8:	20000aa0 	.word	0x20000aa0
    55ec:	00001a29 	.word	0x00001a29
    55f0:	00001945 	.word	0x00001945
    55f4:	41008000 	.word	0x41008000
    55f8:	20000018 	.word	0x20000018
    55fc:	00001869 	.word	0x00001869

00005600 <simcom_gprs_connect>:
 
 
 // Conectar GPRS
 uint8_t simcom_gprs_connect(void)
 {
    5600:	b530      	push	{r4, r5, lr}
    5602:	b091      	sub	sp, #68	; 0x44
	 char rec_buffer[64] = {0};
    5604:	2240      	movs	r2, #64	; 0x40
    5606:	2100      	movs	r1, #0
    5608:	4668      	mov	r0, sp
    560a:	4b2a      	ldr	r3, [pc, #168]	; (56b4 <simcom_gprs_connect+0xb4>)
    560c:	4798      	blx	r3
	 simcom_send_and_receive("ATE0\r", rec_buffer);	// Desactivar echo
    560e:	4669      	mov	r1, sp
    5610:	4829      	ldr	r0, [pc, #164]	; (56b8 <simcom_gprs_connect+0xb8>)
    5612:	4d2a      	ldr	r5, [pc, #168]	; (56bc <simcom_gprs_connect+0xbc>)
    5614:	47a8      	blx	r5
	 delay_ms(100);
    5616:	2064      	movs	r0, #100	; 0x64
    5618:	4c29      	ldr	r4, [pc, #164]	; (56c0 <simcom_gprs_connect+0xc0>)
    561a:	47a0      	blx	r4
	 simcom_send_and_receive("AT+CPIN?\r", rec_buffer);	// Check tarjeta SIM
    561c:	4669      	mov	r1, sp
    561e:	4829      	ldr	r0, [pc, #164]	; (56c4 <simcom_gprs_connect+0xc4>)
    5620:	47a8      	blx	r5
	 delay_ms(100);
    5622:	2064      	movs	r0, #100	; 0x64
    5624:	47a0      	blx	r4
	 usb_serial_write("Received: ", strlen("Received: "));
    5626:	210a      	movs	r1, #10
    5628:	4827      	ldr	r0, [pc, #156]	; (56c8 <simcom_gprs_connect+0xc8>)
    562a:	4d28      	ldr	r5, [pc, #160]	; (56cc <simcom_gprs_connect+0xcc>)
    562c:	47a8      	blx	r5
	 delay_ms(10);
    562e:	200a      	movs	r0, #10
    5630:	47a0      	blx	r4
	 usb_serial_write(rec_buffer, strlen(rec_buffer));
    5632:	4668      	mov	r0, sp
    5634:	4b26      	ldr	r3, [pc, #152]	; (56d0 <simcom_gprs_connect+0xd0>)
    5636:	4798      	blx	r3
    5638:	b281      	uxth	r1, r0
    563a:	4668      	mov	r0, sp
    563c:	47a8      	blx	r5
	 delay_ms(10);
    563e:	200a      	movs	r0, #10
    5640:	47a0      	blx	r4
	 usb_serial_write("\n", strlen("\n"));
    5642:	2101      	movs	r1, #1
    5644:	4823      	ldr	r0, [pc, #140]	; (56d4 <simcom_gprs_connect+0xd4>)
    5646:	47a8      	blx	r5
	 if (strncmp(rec_buffer, "\n+CPIN: READY", 12) != 0)
    5648:	220c      	movs	r2, #12
    564a:	4923      	ldr	r1, [pc, #140]	; (56d8 <simcom_gprs_connect+0xd8>)
    564c:	4668      	mov	r0, sp
    564e:	4b23      	ldr	r3, [pc, #140]	; (56dc <simcom_gprs_connect+0xdc>)
    5650:	4798      	blx	r3
    5652:	b110      	cbz	r0, 565a <simcom_gprs_connect+0x5a>
		return 1;
    5654:	2001      	movs	r0, #1
	delay_ms(100);
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
	delay_ms(100);
	
	return 0;
 }
    5656:	b011      	add	sp, #68	; 0x44
    5658:	bd30      	pop	{r4, r5, pc}
	usb_serial_write("PASSED", strlen("PASSED"));
    565a:	2106      	movs	r1, #6
    565c:	4820      	ldr	r0, [pc, #128]	; (56e0 <simcom_gprs_connect+0xe0>)
    565e:	47a8      	blx	r5
	simcom_send_and_receive("AT+CGREG?", rec_buffer);	// check the registration status of the device
    5660:	4669      	mov	r1, sp
    5662:	4820      	ldr	r0, [pc, #128]	; (56e4 <simcom_gprs_connect+0xe4>)
    5664:	4d15      	ldr	r5, [pc, #84]	; (56bc <simcom_gprs_connect+0xbc>)
    5666:	47a8      	blx	r5
	delay_ms(100);
    5668:	2064      	movs	r0, #100	; 0x64
    566a:	47a0      	blx	r4
	simcom_send_and_receive("AT+COPS?", rec_buffer);	// get the network information
    566c:	4669      	mov	r1, sp
    566e:	481e      	ldr	r0, [pc, #120]	; (56e8 <simcom_gprs_connect+0xe8>)
    5670:	47a8      	blx	r5
	delay_ms(100);
    5672:	2064      	movs	r0, #100	; 0x64
    5674:	47a0      	blx	r4
	simcom_send_and_receive("AT+CSQ", rec_buffer);	// get the signal quality
    5676:	4669      	mov	r1, sp
    5678:	481c      	ldr	r0, [pc, #112]	; (56ec <simcom_gprs_connect+0xec>)
    567a:	47a8      	blx	r5
	delay_ms(100);
    567c:	2064      	movs	r0, #100	; 0x64
    567e:	47a0      	blx	r4
	simcom_send_and_receive("AT+cgatt=1", rec_buffer);	// GPRS Attach
    5680:	4669      	mov	r1, sp
    5682:	481b      	ldr	r0, [pc, #108]	; (56f0 <simcom_gprs_connect+0xf0>)
    5684:	47a8      	blx	r5
	delay_ms(100);
    5686:	2064      	movs	r0, #100	; 0x64
    5688:	47a0      	blx	r4
	if (strncmp(rec_buffer, "OK", 2) != 0)
    568a:	2202      	movs	r2, #2
    568c:	4919      	ldr	r1, [pc, #100]	; (56f4 <simcom_gprs_connect+0xf4>)
    568e:	4668      	mov	r0, sp
    5690:	4b12      	ldr	r3, [pc, #72]	; (56dc <simcom_gprs_connect+0xdc>)
    5692:	4798      	blx	r3
    5694:	b108      	cbz	r0, 569a <simcom_gprs_connect+0x9a>
		return 1;
    5696:	2001      	movs	r0, #1
    5698:	e7dd      	b.n	5656 <simcom_gprs_connect+0x56>
	simcom_send_and_receive("AT+CGDCONT=1,\"IP\",\"iot.secure\"", rec_buffer);
    569a:	4669      	mov	r1, sp
    569c:	4816      	ldr	r0, [pc, #88]	; (56f8 <simcom_gprs_connect+0xf8>)
    569e:	47a8      	blx	r5
	delay_ms(100);
    56a0:	2064      	movs	r0, #100	; 0x64
    56a2:	47a0      	blx	r4
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
    56a4:	4669      	mov	r1, sp
    56a6:	4815      	ldr	r0, [pc, #84]	; (56fc <simcom_gprs_connect+0xfc>)
    56a8:	47a8      	blx	r5
	delay_ms(100);
    56aa:	2064      	movs	r0, #100	; 0x64
    56ac:	47a0      	blx	r4
	return 0;
    56ae:	2000      	movs	r0, #0
    56b0:	e7d1      	b.n	5656 <simcom_gprs_connect+0x56>
    56b2:	bf00      	nop
    56b4:	00006faf 	.word	0x00006faf
    56b8:	00007c00 	.word	0x00007c00
    56bc:	00005f7d 	.word	0x00005f7d
    56c0:	00001661 	.word	0x00001661
    56c4:	00007c08 	.word	0x00007c08
    56c8:	00007bf4 	.word	0x00007bf4
    56cc:	00006f45 	.word	0x00006f45
    56d0:	0000703b 	.word	0x0000703b
    56d4:	00007d90 	.word	0x00007d90
    56d8:	00007c14 	.word	0x00007c14
    56dc:	0000704b 	.word	0x0000704b
    56e0:	00007c24 	.word	0x00007c24
    56e4:	00007c2c 	.word	0x00007c2c
    56e8:	00007c38 	.word	0x00007c38
    56ec:	00007c44 	.word	0x00007c44
    56f0:	00007c4c 	.word	0x00007c4c
    56f4:	00007c58 	.word	0x00007c58
    56f8:	00007c5c 	.word	0x00007c5c
    56fc:	00007c7c 	.word	0x00007c7c

00005700 <usb_read_routine>:
{
    5700:	b570      	push	{r4, r5, r6, lr}
    5702:	b0a2      	sub	sp, #136	; 0x88
	if (usb_serial_bytes_available() > 0)
    5704:	4b93      	ldr	r3, [pc, #588]	; (5954 <usb_read_routine+0x254>)
    5706:	4798      	blx	r3
    5708:	2800      	cmp	r0, #0
    570a:	dd62      	ble.n	57d2 <usb_read_routine+0xd2>
		char inbuffer[USB_COMMS_LENGTH] = {0};
    570c:	2440      	movs	r4, #64	; 0x40
    570e:	4622      	mov	r2, r4
    5710:	2100      	movs	r1, #0
    5712:	a802      	add	r0, sp, #8
    5714:	4b90      	ldr	r3, [pc, #576]	; (5958 <usb_read_routine+0x258>)
    5716:	4798      	blx	r3
		usb_serial_read(inbuffer, buffer_length);
    5718:	4621      	mov	r1, r4
    571a:	a802      	add	r0, sp, #8
    571c:	4b8f      	ldr	r3, [pc, #572]	; (595c <usb_read_routine+0x25c>)
    571e:	4798      	blx	r3
		if (strcmp(inbuffer, "info") == 0)
    5720:	498f      	ldr	r1, [pc, #572]	; (5960 <usb_read_routine+0x260>)
    5722:	a802      	add	r0, sp, #8
    5724:	4b8f      	ldr	r3, [pc, #572]	; (5964 <usb_read_routine+0x264>)
    5726:	4798      	blx	r3
    5728:	2800      	cmp	r0, #0
    572a:	d04e      	beq.n	57ca <usb_read_routine+0xca>
		else if (strcmp(inbuffer, "bankswap") == 0)
    572c:	498e      	ldr	r1, [pc, #568]	; (5968 <usb_read_routine+0x268>)
    572e:	a802      	add	r0, sp, #8
    5730:	4b8c      	ldr	r3, [pc, #560]	; (5964 <usb_read_routine+0x264>)
    5732:	4798      	blx	r3
    5734:	2800      	cmp	r0, #0
    5736:	d04e      	beq.n	57d6 <usb_read_routine+0xd6>
		else if (strncmp(inbuffer, "ble ", 4) == 0)
    5738:	2204      	movs	r2, #4
    573a:	498c      	ldr	r1, [pc, #560]	; (596c <usb_read_routine+0x26c>)
    573c:	a802      	add	r0, sp, #8
    573e:	4b8c      	ldr	r3, [pc, #560]	; (5970 <usb_read_routine+0x270>)
    5740:	4798      	blx	r3
    5742:	2800      	cmp	r0, #0
    5744:	d062      	beq.n	580c <usb_read_routine+0x10c>
		else if (strncmp(inbuffer, "sim ", 4) == 0)
    5746:	2204      	movs	r2, #4
    5748:	498a      	ldr	r1, [pc, #552]	; (5974 <usb_read_routine+0x274>)
    574a:	a802      	add	r0, sp, #8
    574c:	4b88      	ldr	r3, [pc, #544]	; (5970 <usb_read_routine+0x270>)
    574e:	4798      	blx	r3
    5750:	2800      	cmp	r0, #0
    5752:	d077      	beq.n	5844 <usb_read_routine+0x144>
		else if (strcmp(inbuffer, "readsim") == 0)
    5754:	4988      	ldr	r1, [pc, #544]	; (5978 <usb_read_routine+0x278>)
    5756:	a802      	add	r0, sp, #8
    5758:	4b82      	ldr	r3, [pc, #520]	; (5964 <usb_read_routine+0x264>)
    575a:	4798      	blx	r3
    575c:	2800      	cmp	r0, #0
    575e:	f000 8093 	beq.w	5888 <usb_read_routine+0x188>
		else if (strcmp(inbuffer, "acc check") == 0)
    5762:	4986      	ldr	r1, [pc, #536]	; (597c <usb_read_routine+0x27c>)
    5764:	a802      	add	r0, sp, #8
    5766:	4b7f      	ldr	r3, [pc, #508]	; (5964 <usb_read_routine+0x264>)
    5768:	4798      	blx	r3
    576a:	2800      	cmp	r0, #0
    576c:	f000 80a7 	beq.w	58be <usb_read_routine+0x1be>
		else if (strcmp(inbuffer, "spi check") == 0)
    5770:	4983      	ldr	r1, [pc, #524]	; (5980 <usb_read_routine+0x280>)
    5772:	a802      	add	r0, sp, #8
    5774:	4b7b      	ldr	r3, [pc, #492]	; (5964 <usb_read_routine+0x264>)
    5776:	4798      	blx	r3
    5778:	2800      	cmp	r0, #0
    577a:	f000 80e5 	beq.w	5948 <usb_read_routine+0x248>
		else if (strcmp(inbuffer, "spi write") == 0)
    577e:	4981      	ldr	r1, [pc, #516]	; (5984 <usb_read_routine+0x284>)
    5780:	a802      	add	r0, sp, #8
    5782:	4b78      	ldr	r3, [pc, #480]	; (5964 <usb_read_routine+0x264>)
    5784:	4798      	blx	r3
    5786:	2800      	cmp	r0, #0
    5788:	f000 80e1 	beq.w	594e <usb_read_routine+0x24e>
		else if (strcmp(inbuffer, "fram write") == 0)
    578c:	497e      	ldr	r1, [pc, #504]	; (5988 <usb_read_routine+0x288>)
    578e:	a802      	add	r0, sp, #8
    5790:	4b74      	ldr	r3, [pc, #464]	; (5964 <usb_read_routine+0x264>)
    5792:	4798      	blx	r3
    5794:	2800      	cmp	r0, #0
    5796:	f000 8129 	beq.w	59ec <usb_read_routine+0x2ec>
		else if (strcmp(inbuffer, "fram read") == 0)
    579a:	497c      	ldr	r1, [pc, #496]	; (598c <usb_read_routine+0x28c>)
    579c:	a802      	add	r0, sp, #8
    579e:	4b71      	ldr	r3, [pc, #452]	; (5964 <usb_read_routine+0x264>)
    57a0:	4798      	blx	r3
    57a2:	2800      	cmp	r0, #0
    57a4:	f000 812a 	beq.w	59fc <usb_read_routine+0x2fc>
		else if (strcmp(inbuffer, "lowpwr") == 0)
    57a8:	4979      	ldr	r1, [pc, #484]	; (5990 <usb_read_routine+0x290>)
    57aa:	a802      	add	r0, sp, #8
    57ac:	4b6d      	ldr	r3, [pc, #436]	; (5964 <usb_read_routine+0x264>)
    57ae:	4798      	blx	r3
    57b0:	2800      	cmp	r0, #0
    57b2:	f000 8140 	beq.w	5a36 <usb_read_routine+0x336>
		else if (strcmp(inbuffer, "simcon") == 0)
    57b6:	4977      	ldr	r1, [pc, #476]	; (5994 <usb_read_routine+0x294>)
    57b8:	a802      	add	r0, sp, #8
    57ba:	4b6a      	ldr	r3, [pc, #424]	; (5964 <usb_read_routine+0x264>)
    57bc:	4798      	blx	r3
    57be:	2800      	cmp	r0, #0
    57c0:	f040 813c 	bne.w	5a3c <usb_read_routine+0x33c>
			simcom_gprs_connect();
    57c4:	4b74      	ldr	r3, [pc, #464]	; (5998 <usb_read_routine+0x298>)
    57c6:	4798      	blx	r3
    57c8:	e003      	b.n	57d2 <usb_read_routine+0xd2>
			usb_serial_write("Somax fw v1dev\n", strlen("Somax fw v1dev\n"));
    57ca:	210f      	movs	r1, #15
    57cc:	4873      	ldr	r0, [pc, #460]	; (599c <usb_read_routine+0x29c>)
    57ce:	4b74      	ldr	r3, [pc, #464]	; (59a0 <usb_read_routine+0x2a0>)
    57d0:	4798      	blx	r3
}
    57d2:	b022      	add	sp, #136	; 0x88
    57d4:	bd70      	pop	{r4, r5, r6, pc}
			usb_serial_write("Swapping fw\n", strlen("Swapping fw\n"));
    57d6:	210c      	movs	r1, #12
    57d8:	4872      	ldr	r0, [pc, #456]	; (59a4 <usb_read_routine+0x2a4>)
    57da:	4b71      	ldr	r3, [pc, #452]	; (59a0 <usb_read_routine+0x2a0>)
    57dc:	4798      	blx	r3
			delay_ms(200);
    57de:	20c8      	movs	r0, #200	; 0xc8
    57e0:	4c71      	ldr	r4, [pc, #452]	; (59a8 <usb_read_routine+0x2a8>)
    57e2:	47a0      	blx	r4
			usbdc_detach();
    57e4:	4b71      	ldr	r3, [pc, #452]	; (59ac <usb_read_routine+0x2ac>)
    57e6:	4798      	blx	r3
			delay_ms(500);
    57e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    57ec:	47a0      	blx	r4
			while (!NVMCTRL->STATUS.bit.READY);
    57ee:	4b70      	ldr	r3, [pc, #448]	; (59b0 <usb_read_routine+0x2b0>)
    57f0:	8a5b      	ldrh	r3, [r3, #18]
    57f2:	f013 0f01 	tst.w	r3, #1
    57f6:	d0fa      	beq.n	57ee <usb_read_routine+0xee>
			NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMD_BKSWRST | NVMCTRL_CTRLB_CMDEX_KEY;
    57f8:	f24a 5217 	movw	r2, #42263	; 0xa517
    57fc:	4b6c      	ldr	r3, [pc, #432]	; (59b0 <usb_read_routine+0x2b0>)
    57fe:	809a      	strh	r2, [r3, #4]
			while (NVMCTRL->INTFLAG.bit.DONE);
    5800:	4b6b      	ldr	r3, [pc, #428]	; (59b0 <usb_read_routine+0x2b0>)
    5802:	8a1b      	ldrh	r3, [r3, #16]
    5804:	f013 0f01 	tst.w	r3, #1
    5808:	d1fa      	bne.n	5800 <usb_read_routine+0x100>
    580a:	e7e2      	b.n	57d2 <usb_read_routine+0xd2>
			char respble[64] = {0};
    580c:	2240      	movs	r2, #64	; 0x40
    580e:	2100      	movs	r1, #0
    5810:	a812      	add	r0, sp, #72	; 0x48
    5812:	4b51      	ldr	r3, [pc, #324]	; (5958 <usb_read_routine+0x258>)
    5814:	4798      	blx	r3
			ble_send_and_receive(command, respble);
    5816:	a912      	add	r1, sp, #72	; 0x48
    5818:	a803      	add	r0, sp, #12
    581a:	4b66      	ldr	r3, [pc, #408]	; (59b4 <usb_read_routine+0x2b4>)
    581c:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    581e:	210a      	movs	r1, #10
    5820:	4865      	ldr	r0, [pc, #404]	; (59b8 <usb_read_routine+0x2b8>)
    5822:	4c5f      	ldr	r4, [pc, #380]	; (59a0 <usb_read_routine+0x2a0>)
    5824:	47a0      	blx	r4
			delay_ms(10);
    5826:	200a      	movs	r0, #10
    5828:	4d5f      	ldr	r5, [pc, #380]	; (59a8 <usb_read_routine+0x2a8>)
    582a:	47a8      	blx	r5
			usb_serial_write(respble, strlen(respble));
    582c:	a812      	add	r0, sp, #72	; 0x48
    582e:	4b63      	ldr	r3, [pc, #396]	; (59bc <usb_read_routine+0x2bc>)
    5830:	4798      	blx	r3
    5832:	b281      	uxth	r1, r0
    5834:	a812      	add	r0, sp, #72	; 0x48
    5836:	47a0      	blx	r4
			delay_ms(10);
    5838:	200a      	movs	r0, #10
    583a:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    583c:	2101      	movs	r1, #1
    583e:	4860      	ldr	r0, [pc, #384]	; (59c0 <usb_read_routine+0x2c0>)
    5840:	47a0      	blx	r4
    5842:	e7c6      	b.n	57d2 <usb_read_routine+0xd2>
			strcat(command, "\r");
    5844:	ac03      	add	r4, sp, #12
    5846:	4620      	mov	r0, r4
    5848:	4e5c      	ldr	r6, [pc, #368]	; (59bc <usb_read_routine+0x2bc>)
    584a:	47b0      	blx	r6
    584c:	4b5d      	ldr	r3, [pc, #372]	; (59c4 <usb_read_routine+0x2c4>)
    584e:	881b      	ldrh	r3, [r3, #0]
    5850:	5223      	strh	r3, [r4, r0]
			char respsim[64] = {0};
    5852:	2240      	movs	r2, #64	; 0x40
    5854:	2100      	movs	r1, #0
    5856:	a812      	add	r0, sp, #72	; 0x48
    5858:	4b3f      	ldr	r3, [pc, #252]	; (5958 <usb_read_routine+0x258>)
    585a:	4798      	blx	r3
			simcom_send_and_receive(command, respsim);
    585c:	a912      	add	r1, sp, #72	; 0x48
    585e:	4620      	mov	r0, r4
    5860:	4b59      	ldr	r3, [pc, #356]	; (59c8 <usb_read_routine+0x2c8>)
    5862:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    5864:	210a      	movs	r1, #10
    5866:	4854      	ldr	r0, [pc, #336]	; (59b8 <usb_read_routine+0x2b8>)
    5868:	4c4d      	ldr	r4, [pc, #308]	; (59a0 <usb_read_routine+0x2a0>)
    586a:	47a0      	blx	r4
			delay_ms(10);
    586c:	200a      	movs	r0, #10
    586e:	4d4e      	ldr	r5, [pc, #312]	; (59a8 <usb_read_routine+0x2a8>)
    5870:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    5872:	a812      	add	r0, sp, #72	; 0x48
    5874:	47b0      	blx	r6
    5876:	b281      	uxth	r1, r0
    5878:	a812      	add	r0, sp, #72	; 0x48
    587a:	47a0      	blx	r4
			delay_ms(10);
    587c:	200a      	movs	r0, #10
    587e:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    5880:	2101      	movs	r1, #1
    5882:	484f      	ldr	r0, [pc, #316]	; (59c0 <usb_read_routine+0x2c0>)
    5884:	47a0      	blx	r4
    5886:	e7a4      	b.n	57d2 <usb_read_routine+0xd2>
			char respsim[64] = {0};
    5888:	2240      	movs	r2, #64	; 0x40
    588a:	2100      	movs	r1, #0
    588c:	a812      	add	r0, sp, #72	; 0x48
    588e:	4b32      	ldr	r3, [pc, #200]	; (5958 <usb_read_routine+0x258>)
    5890:	4798      	blx	r3
			simcom_receive(respsim);
    5892:	a812      	add	r0, sp, #72	; 0x48
    5894:	4b4d      	ldr	r3, [pc, #308]	; (59cc <usb_read_routine+0x2cc>)
    5896:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    5898:	210a      	movs	r1, #10
    589a:	4847      	ldr	r0, [pc, #284]	; (59b8 <usb_read_routine+0x2b8>)
    589c:	4c40      	ldr	r4, [pc, #256]	; (59a0 <usb_read_routine+0x2a0>)
    589e:	47a0      	blx	r4
			delay_ms(10);
    58a0:	200a      	movs	r0, #10
    58a2:	4d41      	ldr	r5, [pc, #260]	; (59a8 <usb_read_routine+0x2a8>)
    58a4:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    58a6:	a812      	add	r0, sp, #72	; 0x48
    58a8:	4b44      	ldr	r3, [pc, #272]	; (59bc <usb_read_routine+0x2bc>)
    58aa:	4798      	blx	r3
    58ac:	b281      	uxth	r1, r0
    58ae:	a812      	add	r0, sp, #72	; 0x48
    58b0:	47a0      	blx	r4
			delay_ms(10);
    58b2:	200a      	movs	r0, #10
    58b4:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    58b6:	2101      	movs	r1, #1
    58b8:	4841      	ldr	r0, [pc, #260]	; (59c0 <usb_read_routine+0x2c0>)
    58ba:	47a0      	blx	r4
    58bc:	e789      	b.n	57d2 <usb_read_routine+0xd2>
			char resp = IMU_readRegister(0x0F); // reg WHO AM I respuesta es 00110011 = '3'
    58be:	200f      	movs	r0, #15
    58c0:	4b43      	ldr	r3, [pc, #268]	; (59d0 <usb_read_routine+0x2d0>)
    58c2:	4798      	blx	r3
			regvalue = (resp == 0x33)? 'y' : 'n';
    58c4:	2833      	cmp	r0, #51	; 0x33
    58c6:	d03b      	beq.n	5940 <usb_read_routine+0x240>
    58c8:	236e      	movs	r3, #110	; 0x6e
    58ca:	ae22      	add	r6, sp, #136	; 0x88
    58cc:	f806 3d82 	strb.w	r3, [r6, #-130]!
			usb_serial_write("Reading reg\n", strlen("Reading reg\n"));
    58d0:	210c      	movs	r1, #12
    58d2:	4840      	ldr	r0, [pc, #256]	; (59d4 <usb_read_routine+0x2d4>)
    58d4:	4d32      	ldr	r5, [pc, #200]	; (59a0 <usb_read_routine+0x2a0>)
    58d6:	47a8      	blx	r5
			delay_ms(10);
    58d8:	200a      	movs	r0, #10
    58da:	4c33      	ldr	r4, [pc, #204]	; (59a8 <usb_read_routine+0x2a8>)
    58dc:	47a0      	blx	r4
			usb_serial_write(&regvalue, 1);
    58de:	2101      	movs	r1, #1
    58e0:	4630      	mov	r0, r6
    58e2:	47a8      	blx	r5
			delay_ms(10);
    58e4:	200a      	movs	r0, #10
    58e6:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    58e8:	2101      	movs	r1, #1
    58ea:	4835      	ldr	r0, [pc, #212]	; (59c0 <usb_read_routine+0x2c0>)
    58ec:	47a8      	blx	r5
			delay_ms(10);
    58ee:	200a      	movs	r0, #10
    58f0:	47a0      	blx	r4
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    58f2:	a812      	add	r0, sp, #72	; 0x48
    58f4:	4b38      	ldr	r3, [pc, #224]	; (59d8 <usb_read_routine+0x2d8>)
    58f6:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    58f8:	4b38      	ldr	r3, [pc, #224]	; (59dc <usb_read_routine+0x2dc>)
    58fa:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    58fe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    5902:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    5906:	4054      	eors	r4, r2
    5908:	400c      	ands	r4, r1
    590a:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    590c:	a812      	add	r0, sp, #72	; 0x48
    590e:	4b34      	ldr	r3, [pc, #208]	; (59e0 <usb_read_routine+0x2e0>)
    5910:	4798      	blx	r3
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    5912:	f014 0f04 	tst.w	r4, #4
    5916:	d015      	beq.n	5944 <usb_read_routine+0x244>
    5918:	2379      	movs	r3, #121	; 0x79
    591a:	ac22      	add	r4, sp, #136	; 0x88
    591c:	f804 3d81 	strb.w	r3, [r4, #-129]!
			IMU_readRegister(0x31);
    5920:	2031      	movs	r0, #49	; 0x31
    5922:	4b2b      	ldr	r3, [pc, #172]	; (59d0 <usb_read_routine+0x2d0>)
    5924:	4798      	blx	r3
			usb_serial_write(&isintactive, 1);
    5926:	2101      	movs	r1, #1
    5928:	4620      	mov	r0, r4
    592a:	4d1d      	ldr	r5, [pc, #116]	; (59a0 <usb_read_routine+0x2a0>)
    592c:	47a8      	blx	r5
			delay_ms(10);
    592e:	200a      	movs	r0, #10
    5930:	4c1d      	ldr	r4, [pc, #116]	; (59a8 <usb_read_routine+0x2a8>)
    5932:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    5934:	2101      	movs	r1, #1
    5936:	4822      	ldr	r0, [pc, #136]	; (59c0 <usb_read_routine+0x2c0>)
    5938:	47a8      	blx	r5
			delay_ms(10);
    593a:	200a      	movs	r0, #10
    593c:	47a0      	blx	r4
    593e:	e748      	b.n	57d2 <usb_read_routine+0xd2>
			regvalue = (resp == 0x33)? 'y' : 'n';
    5940:	2379      	movs	r3, #121	; 0x79
    5942:	e7c2      	b.n	58ca <usb_read_routine+0x1ca>
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    5944:	236e      	movs	r3, #110	; 0x6e
    5946:	e7e8      	b.n	591a <usb_read_routine+0x21a>
			SPI_0_test();
    5948:	4b26      	ldr	r3, [pc, #152]	; (59e4 <usb_read_routine+0x2e4>)
    594a:	4798      	blx	r3
    594c:	e741      	b.n	57d2 <usb_read_routine+0xd2>
			SPI_0_test1();
    594e:	4b26      	ldr	r3, [pc, #152]	; (59e8 <usb_read_routine+0x2e8>)
    5950:	4798      	blx	r3
    5952:	e73e      	b.n	57d2 <usb_read_routine+0xd2>
    5954:	00006e85 	.word	0x00006e85
    5958:	00006faf 	.word	0x00006faf
    595c:	00006ea1 	.word	0x00006ea1
    5960:	00007c8c 	.word	0x00007c8c
    5964:	00007027 	.word	0x00007027
    5968:	00007ca4 	.word	0x00007ca4
    596c:	00007cc0 	.word	0x00007cc0
    5970:	0000704b 	.word	0x0000704b
    5974:	00007cc8 	.word	0x00007cc8
    5978:	00007cd0 	.word	0x00007cd0
    597c:	00007cd8 	.word	0x00007cd8
    5980:	00007cf4 	.word	0x00007cf4
    5984:	00007d00 	.word	0x00007d00
    5988:	00007d0c 	.word	0x00007d0c
    598c:	00007d18 	.word	0x00007d18
    5990:	00007d24 	.word	0x00007d24
    5994:	00007d2c 	.word	0x00007d2c
    5998:	00005601 	.word	0x00005601
    599c:	00007c94 	.word	0x00007c94
    59a0:	00006f45 	.word	0x00006f45
    59a4:	00007cb0 	.word	0x00007cb0
    59a8:	00001661 	.word	0x00001661
    59ac:	00006bf5 	.word	0x00006bf5
    59b0:	41004000 	.word	0x41004000
    59b4:	0000037d 	.word	0x0000037d
    59b8:	00007bf4 	.word	0x00007bf4
    59bc:	0000703b 	.word	0x0000703b
    59c0:	00007d90 	.word	0x00007d90
    59c4:	00007c04 	.word	0x00007c04
    59c8:	00005f7d 	.word	0x00005f7d
    59cc:	00005fe1 	.word	0x00005fe1
    59d0:	000053fd 	.word	0x000053fd
    59d4:	00007ce4 	.word	0x00007ce4
    59d8:	00000f39 	.word	0x00000f39
    59dc:	41008000 	.word	0x41008000
    59e0:	00000f47 	.word	0x00000f47
    59e4:	00005519 	.word	0x00005519
    59e8:	000055bd 	.word	0x000055bd
			char dataw = 'f';
    59ec:	a922      	add	r1, sp, #136	; 0x88
    59ee:	2366      	movs	r3, #102	; 0x66
    59f0:	f801 3d40 	strb.w	r3, [r1, #-64]!
			FRAM_bytewrite(0x0013, &dataw);
    59f4:	2013      	movs	r0, #19
    59f6:	4b14      	ldr	r3, [pc, #80]	; (5a48 <usb_read_routine+0x348>)
    59f8:	4798      	blx	r3
    59fa:	e6ea      	b.n	57d2 <usb_read_routine+0xd2>
			char datar[1] = {0};
    59fc:	ac22      	add	r4, sp, #136	; 0x88
    59fe:	2300      	movs	r3, #0
    5a00:	f804 3d40 	strb.w	r3, [r4, #-64]!
			FRAM_byteread(0x0013, datar);
    5a04:	4621      	mov	r1, r4
    5a06:	2013      	movs	r0, #19
    5a08:	4b10      	ldr	r3, [pc, #64]	; (5a4c <usb_read_routine+0x34c>)
    5a0a:	4798      	blx	r3
			delay_ms(10);
    5a0c:	200a      	movs	r0, #10
    5a0e:	4e10      	ldr	r6, [pc, #64]	; (5a50 <usb_read_routine+0x350>)
    5a10:	47b0      	blx	r6
			usb_serial_write("Received: ", strlen("Received: "));
    5a12:	210a      	movs	r1, #10
    5a14:	480f      	ldr	r0, [pc, #60]	; (5a54 <usb_read_routine+0x354>)
    5a16:	4d10      	ldr	r5, [pc, #64]	; (5a58 <usb_read_routine+0x358>)
    5a18:	47a8      	blx	r5
			delay_ms(10);
    5a1a:	200a      	movs	r0, #10
    5a1c:	47b0      	blx	r6
			usb_serial_write(datar, strlen(datar));
    5a1e:	4620      	mov	r0, r4
    5a20:	4b0e      	ldr	r3, [pc, #56]	; (5a5c <usb_read_routine+0x35c>)
    5a22:	4798      	blx	r3
    5a24:	b281      	uxth	r1, r0
    5a26:	4620      	mov	r0, r4
    5a28:	47a8      	blx	r5
			delay_ms(10);
    5a2a:	200a      	movs	r0, #10
    5a2c:	47b0      	blx	r6
			usb_serial_write("\n", strlen("\n"));
    5a2e:	2101      	movs	r1, #1
    5a30:	480b      	ldr	r0, [pc, #44]	; (5a60 <usb_read_routine+0x360>)
    5a32:	47a8      	blx	r5
    5a34:	e6cd      	b.n	57d2 <usb_read_routine+0xd2>
			MCU_low_power_mode();
    5a36:	4b0b      	ldr	r3, [pc, #44]	; (5a64 <usb_read_routine+0x364>)
    5a38:	4798      	blx	r3
    5a3a:	e6ca      	b.n	57d2 <usb_read_routine+0xd2>
			usb_serial_write("Command not recognized\n", strlen("Command not recognized\n"));
    5a3c:	2117      	movs	r1, #23
    5a3e:	480a      	ldr	r0, [pc, #40]	; (5a68 <usb_read_routine+0x368>)
    5a40:	4b05      	ldr	r3, [pc, #20]	; (5a58 <usb_read_routine+0x358>)
    5a42:	4798      	blx	r3
}
    5a44:	e6c5      	b.n	57d2 <usb_read_routine+0xd2>
    5a46:	bf00      	nop
    5a48:	00000e7d 	.word	0x00000e7d
    5a4c:	00000ebd 	.word	0x00000ebd
    5a50:	00001661 	.word	0x00001661
    5a54:	00007bf4 	.word	0x00007bf4
    5a58:	00006f45 	.word	0x00006f45
    5a5c:	0000703b 	.word	0x0000703b
    5a60:	00007d90 	.word	0x00007d90
    5a64:	000054bd 	.word	0x000054bd
    5a68:	00007d34 	.word	0x00007d34

00005a6c <initial_check>:
} dev_status_t;

dev_status_t status;

uint8_t initial_check(void )
{
    5a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5a70:	b0b3      	sub	sp, #204	; 0xcc
	uint8_t errorcount = 0;
	status.raw = 0;
    5a72:	4e58      	ldr	r6, [pc, #352]	; (5bd4 <initial_check+0x168>)
    5a74:	2700      	movs	r7, #0
    5a76:	7037      	strb	r7, [r6, #0]
	
	// Check BLE comm
	char respble[64] = {0};
    5a78:	2240      	movs	r2, #64	; 0x40
    5a7a:	4639      	mov	r1, r7
    5a7c:	a822      	add	r0, sp, #136	; 0x88
    5a7e:	f8df a190 	ldr.w	sl, [pc, #400]	; 5c10 <initial_check+0x1a4>
    5a82:	47d0      	blx	sl
	ble_send_and_receive("AT", respble);
    5a84:	a922      	add	r1, sp, #136	; 0x88
    5a86:	4854      	ldr	r0, [pc, #336]	; (5bd8 <initial_check+0x16c>)
    5a88:	4c54      	ldr	r4, [pc, #336]	; (5bdc <initial_check+0x170>)
    5a8a:	47a0      	blx	r4
	delay_ms(100);
    5a8c:	2064      	movs	r0, #100	; 0x64
    5a8e:	4d54      	ldr	r5, [pc, #336]	; (5be0 <initial_check+0x174>)
    5a90:	47a8      	blx	r5
	ble_send_and_receive("AT+BAUD?", respble);
    5a92:	a922      	add	r1, sp, #136	; 0x88
    5a94:	4853      	ldr	r0, [pc, #332]	; (5be4 <initial_check+0x178>)
    5a96:	47a0      	blx	r4
	usb_serial_write("respble: ", strlen("respble: "));
    5a98:	2109      	movs	r1, #9
    5a9a:	4853      	ldr	r0, [pc, #332]	; (5be8 <initial_check+0x17c>)
    5a9c:	f8df 8174 	ldr.w	r8, [pc, #372]	; 5c14 <initial_check+0x1a8>
    5aa0:	47c0      	blx	r8
	delay_ms(20);
    5aa2:	2014      	movs	r0, #20
    5aa4:	47a8      	blx	r5
	usb_serial_write(respble, strlen(respble));
    5aa6:	a822      	add	r0, sp, #136	; 0x88
    5aa8:	f8df b16c 	ldr.w	fp, [pc, #364]	; 5c18 <initial_check+0x1ac>
    5aac:	47d8      	blx	fp
    5aae:	b281      	uxth	r1, r0
    5ab0:	a822      	add	r0, sp, #136	; 0x88
    5ab2:	47c0      	blx	r8
	status.bits.ble = (strncmp(respble, "OK+Get:", 2) == 0);
    5ab4:	2202      	movs	r2, #2
    5ab6:	494d      	ldr	r1, [pc, #308]	; (5bec <initial_check+0x180>)
    5ab8:	a822      	add	r0, sp, #136	; 0x88
    5aba:	4b4d      	ldr	r3, [pc, #308]	; (5bf0 <initial_check+0x184>)
    5abc:	4798      	blx	r3
    5abe:	fab0 f080 	clz	r0, r0
    5ac2:	0940      	lsrs	r0, r0, #5
    5ac4:	7833      	ldrb	r3, [r6, #0]
    5ac6:	f360 0300 	bfi	r3, r0, #0, #1
    5aca:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.ble;
    5acc:	f080 0401 	eor.w	r4, r0, #1
	delay_ms(10);
    5ad0:	200a      	movs	r0, #10
    5ad2:	47a8      	blx	r5
	
	// Check Simcom comm
	char respsim[64] = {0};
    5ad4:	2240      	movs	r2, #64	; 0x40
    5ad6:	4639      	mov	r1, r7
    5ad8:	a812      	add	r0, sp, #72	; 0x48
    5ada:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim);
    5adc:	a912      	add	r1, sp, #72	; 0x48
    5ade:	4845      	ldr	r0, [pc, #276]	; (5bf4 <initial_check+0x188>)
    5ae0:	f8df 9138 	ldr.w	r9, [pc, #312]	; 5c1c <initial_check+0x1b0>
    5ae4:	47c8      	blx	r9
	delay_ms(10000);
    5ae6:	f242 7010 	movw	r0, #10000	; 0x2710
    5aea:	47a8      	blx	r5
	simcom_send_and_receive("ATE0\r", respsim);
    5aec:	a912      	add	r1, sp, #72	; 0x48
    5aee:	4842      	ldr	r0, [pc, #264]	; (5bf8 <initial_check+0x18c>)
    5af0:	47c8      	blx	r9
	delay_ms(500);
    5af2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5af6:	47a8      	blx	r5
	char respsim2[64] = {0};
    5af8:	2240      	movs	r2, #64	; 0x40
    5afa:	4639      	mov	r1, r7
    5afc:	a802      	add	r0, sp, #8
    5afe:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim2);
    5b00:	a902      	add	r1, sp, #8
    5b02:	483c      	ldr	r0, [pc, #240]	; (5bf4 <initial_check+0x188>)
    5b04:	47c8      	blx	r9
	delay_ms(500);
    5b06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5b0a:	47a8      	blx	r5
	usb_serial_write("respsim: ", strlen("respsim: "));
    5b0c:	2109      	movs	r1, #9
    5b0e:	483b      	ldr	r0, [pc, #236]	; (5bfc <initial_check+0x190>)
    5b10:	47c0      	blx	r8
	delay_ms(200);
    5b12:	20c8      	movs	r0, #200	; 0xc8
    5b14:	47a8      	blx	r5
	usb_serial_write(respsim2, strlen(respsim2));
    5b16:	a802      	add	r0, sp, #8
    5b18:	47d8      	blx	fp
    5b1a:	b281      	uxth	r1, r0
    5b1c:	a802      	add	r0, sp, #8
    5b1e:	47c0      	blx	r8
	delay_ms(200);
    5b20:	20c8      	movs	r0, #200	; 0xc8
    5b22:	47a8      	blx	r5
	status.bits.sim = (strncmp(respsim2, "\rOK", 1) == 0);
    5b24:	f89d 0008 	ldrb.w	r0, [sp, #8]
    5b28:	280d      	cmp	r0, #13
    5b2a:	bf14      	ite	ne
    5b2c:	2000      	movne	r0, #0
    5b2e:	2001      	moveq	r0, #1
    5b30:	7833      	ldrb	r3, [r6, #0]
    5b32:	f360 03c3 	bfi	r3, r0, #3, #1
    5b36:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.sim;
    5b38:	f080 0001 	eor.w	r0, r0, #1
    5b3c:	4404      	add	r4, r0
	delay_ms(10);
    5b3e:	200a      	movs	r0, #10
    5b40:	47a8      	blx	r5
	
	// Check acc comm
	char acc_who_am_i = IMU_readRegister(0x0F);
    5b42:	200f      	movs	r0, #15
    5b44:	4b2e      	ldr	r3, [pc, #184]	; (5c00 <initial_check+0x194>)
    5b46:	4798      	blx	r3
	status.bits.acc = (acc_who_am_i == '3');
    5b48:	2833      	cmp	r0, #51	; 0x33
    5b4a:	bf14      	ite	ne
    5b4c:	2000      	movne	r0, #0
    5b4e:	2001      	moveq	r0, #1
    5b50:	7833      	ldrb	r3, [r6, #0]
    5b52:	f360 0341 	bfi	r3, r0, #1, #1
    5b56:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.acc;
    5b58:	f080 0001 	eor.w	r0, r0, #1
    5b5c:	4404      	add	r4, r0
    5b5e:	b2e4      	uxtb	r4, r4
	delay_ms(10);
    5b60:	200a      	movs	r0, #10
    5b62:	47a8      	blx	r5
	
	// Check can spi comm
	uint8_t spi_ctrl_reg_value[1] = {0};
    5b64:	a932      	add	r1, sp, #200	; 0xc8
    5b66:	f801 7dc4 	strb.w	r7, [r1, #-196]!
	spi_read_reg(0x0F, spi_ctrl_reg_value);
    5b6a:	200f      	movs	r0, #15
    5b6c:	4b25      	ldr	r3, [pc, #148]	; (5c04 <initial_check+0x198>)
    5b6e:	4798      	blx	r3
	status.bits.can = (*spi_ctrl_reg_value == 0x87);
    5b70:	f89d 3004 	ldrb.w	r3, [sp, #4]
    5b74:	2b87      	cmp	r3, #135	; 0x87
    5b76:	bf14      	ite	ne
    5b78:	2300      	movne	r3, #0
    5b7a:	2301      	moveq	r3, #1
    5b7c:	7832      	ldrb	r2, [r6, #0]
    5b7e:	f363 1204 	bfi	r2, r3, #4, #1
    5b82:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.can;
    5b84:	f083 0301 	eor.w	r3, r3, #1
    5b88:	4423      	add	r3, r4
    5b8a:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5b8c:	200a      	movs	r0, #10
    5b8e:	47a8      	blx	r5
	
	// Check fram write y read
	char dataw = 'f';
    5b90:	a932      	add	r1, sp, #200	; 0xc8
    5b92:	2366      	movs	r3, #102	; 0x66
    5b94:	f801 3dc5 	strb.w	r3, [r1, #-197]!
	FRAM_bytewrite(0x0013, &dataw);
    5b98:	2013      	movs	r0, #19
    5b9a:	4b1b      	ldr	r3, [pc, #108]	; (5c08 <initial_check+0x19c>)
    5b9c:	4798      	blx	r3
	char datar[1] = {0};
    5b9e:	a932      	add	r1, sp, #200	; 0xc8
    5ba0:	f801 7dc8 	strb.w	r7, [r1, #-200]!
	FRAM_byteread(0x0013, datar);
    5ba4:	2013      	movs	r0, #19
    5ba6:	4b19      	ldr	r3, [pc, #100]	; (5c0c <initial_check+0x1a0>)
    5ba8:	4798      	blx	r3
	status.bits.fram = (*datar == 'f');
    5baa:	f89d 3000 	ldrb.w	r3, [sp]
    5bae:	2b66      	cmp	r3, #102	; 0x66
    5bb0:	bf14      	ite	ne
    5bb2:	2300      	movne	r3, #0
    5bb4:	2301      	moveq	r3, #1
    5bb6:	7832      	ldrb	r2, [r6, #0]
    5bb8:	f363 0282 	bfi	r2, r3, #2, #1
    5bbc:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.fram;
    5bbe:	f083 0301 	eor.w	r3, r3, #1
    5bc2:	4423      	add	r3, r4
    5bc4:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5bc6:	200a      	movs	r0, #10
    5bc8:	47a8      	blx	r5
	
	return errorcount;
}
    5bca:	4620      	mov	r0, r4
    5bcc:	b033      	add	sp, #204	; 0xcc
    5bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5bd2:	bf00      	nop
    5bd4:	20000be4 	.word	0x20000be4
    5bd8:	00007d4c 	.word	0x00007d4c
    5bdc:	0000037d 	.word	0x0000037d
    5be0:	00001661 	.word	0x00001661
    5be4:	00007d50 	.word	0x00007d50
    5be8:	00007d5c 	.word	0x00007d5c
    5bec:	00007d68 	.word	0x00007d68
    5bf0:	0000704b 	.word	0x0000704b
    5bf4:	00007d70 	.word	0x00007d70
    5bf8:	00007c00 	.word	0x00007c00
    5bfc:	00007d74 	.word	0x00007d74
    5c00:	000053fd 	.word	0x000053fd
    5c04:	00006061 	.word	0x00006061
    5c08:	00000e7d 	.word	0x00000e7d
    5c0c:	00000ebd 	.word	0x00000ebd
    5c10:	00006faf 	.word	0x00006faf
    5c14:	00006f45 	.word	0x00006f45
    5c18:	0000703b 	.word	0x0000703b
    5c1c:	00005f7d 	.word	0x00005f7d

00005c20 <main>:
//CAMBIO PARA PROBAR SUBIDA A GIT.

Ble ble = {0};

int main(void)
{
    5c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5c24:	b086      	sub	sp, #24
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    5c26:	4ba0      	ldr	r3, [pc, #640]	; (5ea8 <main+0x288>)
    5c28:	4798      	blx	r3
	ble_init();
    5c2a:	4ba0      	ldr	r3, [pc, #640]	; (5eac <main+0x28c>)
    5c2c:	4798      	blx	r3
	simcom_init();
    5c2e:	4ba0      	ldr	r3, [pc, #640]	; (5eb0 <main+0x290>)
    5c30:	4798      	blx	r3
	FRAM_init();
    5c32:	4ba0      	ldr	r3, [pc, #640]	; (5eb4 <main+0x294>)
    5c34:	4798      	blx	r3
	IMU_init();
    5c36:	4ba0      	ldr	r3, [pc, #640]	; (5eb8 <main+0x298>)
    5c38:	4798      	blx	r3
	spi_init();
    5c3a:	4ba0      	ldr	r3, [pc, #640]	; (5ebc <main+0x29c>)
    5c3c:	4798      	blx	r3
	
	IMU_readRegister(0x31);		// Limpiar interrupciones de acc
    5c3e:	2031      	movs	r0, #49	; 0x31
    5c40:	4b9f      	ldr	r3, [pc, #636]	; (5ec0 <main+0x2a0>)
    5c42:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5c44:	4c9f      	ldr	r4, [pc, #636]	; (5ec4 <main+0x2a4>)
    5c46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    5c4a:	61a3      	str	r3, [r4, #24]
    5c4c:	2680      	movs	r6, #128	; 0x80
    5c4e:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
    5c52:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);	// Chip select para spi-can
	gpio_set_pin_level(GPRS_PEN, true);	// Alimentacion a antena gps
	
	// Power-on de simcom
	gpio_set_pin_level(GPRS_nPWR, true);
	delay_ms(500);
    5c54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5c58:	4d9b      	ldr	r5, [pc, #620]	; (5ec8 <main+0x2a8>)
    5c5a:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5c5c:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(GPRS_nPWR, false);
	
	// Inicializacion de chip spi-can en configuration mode
	spi_write_reg(0x2B, 0x40);	// Enable interrupt en can-spi
    5c5e:	2140      	movs	r1, #64	; 0x40
    5c60:	202b      	movs	r0, #43	; 0x2b
    5c62:	4e9a      	ldr	r6, [pc, #616]	; (5ecc <main+0x2ac>)
    5c64:	47b0      	blx	r6
	spi_write_reg(0x2C, 0x40);	// Generar interrupt en can-spi
    5c66:	2140      	movs	r1, #64	; 0x40
    5c68:	202c      	movs	r0, #44	; 0x2c
    5c6a:	47b0      	blx	r6
	delay_ms(20);
    5c6c:	2014      	movs	r0, #20
    5c6e:	47a8      	blx	r5
	spi_write_reg(0x2C, 0x00);	// Limpiar interrupt en can-spi
    5c70:	2100      	movs	r1, #0
    5c72:	202c      	movs	r0, #44	; 0x2c
    5c74:	47b0      	blx	r6
	spi_write_reg(0x2B, 0x40);	// Diable interrupt en can-spi
    5c76:	2140      	movs	r1, #64	; 0x40
    5c78:	202b      	movs	r0, #43	; 0x2b
    5c7a:	47b0      	blx	r6
	spi_write_reg(0x0F,0x87);	// Configuration mode en chip SPI-CAN (0x07 para Normal operation mode)
    5c7c:	2187      	movs	r1, #135	; 0x87
    5c7e:	200f      	movs	r0, #15
    5c80:	47b0      	blx	r6
	
	
	#if USB_DEBUG
		usbdc_attach();
    5c82:	4b93      	ldr	r3, [pc, #588]	; (5ed0 <main+0x2b0>)
    5c84:	4798      	blx	r3
		delay_ms(100);
    5c86:	2064      	movs	r0, #100	; 0x64
    5c88:	47a8      	blx	r5
		usb_serial_begin();
    5c8a:	4b92      	ldr	r3, [pc, #584]	; (5ed4 <main+0x2b4>)
    5c8c:	4798      	blx	r3
		delay_ms(100);
    5c8e:	2064      	movs	r0, #100	; 0x64
    5c90:	47a8      	blx	r5
    5c92:	f44f 2880 	mov.w	r8, #262144	; 0x40000
    5c96:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5c9a:	f44f 2700 	mov.w	r7, #524288	; 0x80000
    5c9e:	61a7      	str	r7, [r4, #24]
    5ca0:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
    5ca4:	61a6      	str	r6, [r4, #24]
	
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	delay_ms(15000);	// Esperar inicializacion de todos los modulos
    5ca6:	f643 2098 	movw	r0, #15000	; 0x3a98
    5caa:	47a8      	blx	r5
	uint8_t errorcnt = initial_check();
    5cac:	4b8a      	ldr	r3, [pc, #552]	; (5ed8 <main+0x2b8>)
    5cae:	4798      	blx	r3
    5cb0:	4681      	mov	r9, r0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5cb2:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5cb6:	61a7      	str	r7, [r4, #24]
    5cb8:	61a6      	str	r6, [r4, #24]
	
		
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5cba:	f240 104d 	movw	r0, #333	; 0x14d
    5cbe:	47a8      	blx	r5
    5cc0:	f8c4 8018 	str.w	r8, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5cc4:	6167      	str	r7, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5cc6:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, false);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5cc8:	f240 104d 	movw	r0, #333	; 0x14d
    5ccc:	47a8      	blx	r5
    5cce:	f8c4 8018 	str.w	r8, [r4, #24]
    5cd2:	61a7      	str	r7, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5cd4:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, false);
	delay_ms(333);
    5cd6:	f240 104d 	movw	r0, #333	; 0x14d
    5cda:	47a8      	blx	r5
	
	//inicializa el calendario y por lo tanto el timestamp para todo el programa
	CALENDAR_0_example(); 
    5cdc:	4b7f      	ldr	r3, [pc, #508]	; (5edc <main+0x2bc>)
    5cde:	4798      	blx	r3
	
	//esto es como el getble inicial, despus se referencia al struct ble a todo
	ble_set_timer(TIME_TO_DELAY_BLE, &ble);
    5ce0:	4c7f      	ldr	r4, [pc, #508]	; (5ee0 <main+0x2c0>)
    5ce2:	4621      	mov	r1, r4
    5ce4:	f240 20ee 	movw	r0, #750	; 0x2ee
    5ce8:	4b7e      	ldr	r3, [pc, #504]	; (5ee4 <main+0x2c4>)
    5cea:	4798      	blx	r3
	ble.tryCounter_ = ble.tryCounter_ + 1; 
    5cec:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
    5cf0:	3301      	adds	r3, #1
    5cf2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    5cf6:	e029      	b.n	5d4c <main+0x12c>
    5cf8:	4b72      	ldr	r3, [pc, #456]	; (5ec4 <main+0x2a4>)
    5cfa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5cfe:	615a      	str	r2, [r3, #20]
    5d00:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5d04:	615a      	str	r2, [r3, #20]
    5d06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5d0a:	615a      	str	r2, [r3, #20]
		if (errorcnt == 0)
		{ 
			gpio_set_pin_level(LED0, false);
			gpio_set_pin_level(LED1, false);
			gpio_set_pin_level(LED2, false);
			usb_read_routine();
    5d0c:	4b76      	ldr	r3, [pc, #472]	; (5ee8 <main+0x2c8>)
    5d0e:	4798      	blx	r3
			//ble_process(&ble);
			
			char timer_str[20] = {0};
    5d10:	2300      	movs	r3, #0
    5d12:	9301      	str	r3, [sp, #4]
    5d14:	9302      	str	r3, [sp, #8]
    5d16:	9303      	str	r3, [sp, #12]
    5d18:	9304      	str	r3, [sp, #16]
    5d1a:	9305      	str	r3, [sp, #20]
			sprintf(timer_str, "%lu", ble.timer_);
    5d1c:	4b70      	ldr	r3, [pc, #448]	; (5ee0 <main+0x2c0>)
    5d1e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
    5d22:	4972      	ldr	r1, [pc, #456]	; (5eec <main+0x2cc>)
    5d24:	a801      	add	r0, sp, #4
    5d26:	4b72      	ldr	r3, [pc, #456]	; (5ef0 <main+0x2d0>)
    5d28:	4798      	blx	r3
			usb_serial_write("\n", strlen("\n"));
    5d2a:	2101      	movs	r1, #1
    5d2c:	4871      	ldr	r0, [pc, #452]	; (5ef4 <main+0x2d4>)
    5d2e:	4d72      	ldr	r5, [pc, #456]	; (5ef8 <main+0x2d8>)
    5d30:	47a8      	blx	r5
			delay_ms(10);
    5d32:	200a      	movs	r0, #10
    5d34:	4c64      	ldr	r4, [pc, #400]	; (5ec8 <main+0x2a8>)
    5d36:	47a0      	blx	r4
			usb_serial_write(timer_str, strlen(timer_str));
    5d38:	a801      	add	r0, sp, #4
    5d3a:	4b70      	ldr	r3, [pc, #448]	; (5efc <main+0x2dc>)
    5d3c:	4798      	blx	r3
    5d3e:	b281      	uxth	r1, r0
    5d40:	a801      	add	r0, sp, #4
    5d42:	47a8      	blx	r5
			delay_ms(10);
    5d44:	200a      	movs	r0, #10
    5d46:	47a0      	blx	r4
			gpio_set_pin_level(LED2, true);
			usb_read_routine();
			delay_ms(700);
			}
		}
		MCU_low_power_mode();
    5d48:	4b6d      	ldr	r3, [pc, #436]	; (5f00 <main+0x2e0>)
    5d4a:	4798      	blx	r3
		if (errorcnt == 0)
    5d4c:	f1b9 0f00 	cmp.w	r9, #0
    5d50:	d0d2      	beq.n	5cf8 <main+0xd8>
    5d52:	2500      	movs	r5, #0
    5d54:	e03d      	b.n	5dd2 <main+0x1b2>
    5d56:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5d5a:	4b5a      	ldr	r3, [pc, #360]	; (5ec4 <main+0x2a4>)
    5d5c:	615a      	str	r2, [r3, #20]
    5d5e:	e043      	b.n	5de8 <main+0x1c8>
    5d60:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5d64:	4b57      	ldr	r3, [pc, #348]	; (5ec4 <main+0x2a4>)
    5d66:	615a      	str	r2, [r3, #20]
    5d68:	e047      	b.n	5dfa <main+0x1da>
    5d6a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5d6e:	4b55      	ldr	r3, [pc, #340]	; (5ec4 <main+0x2a4>)
    5d70:	615a      	str	r2, [r3, #20]
    5d72:	e04b      	b.n	5e0c <main+0x1ec>
    5d74:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5d78:	4b52      	ldr	r3, [pc, #328]	; (5ec4 <main+0x2a4>)
    5d7a:	615a      	str	r2, [r3, #20]
    5d7c:	e063      	b.n	5e46 <main+0x226>
    5d7e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5d82:	4b50      	ldr	r3, [pc, #320]	; (5ec4 <main+0x2a4>)
    5d84:	615a      	str	r2, [r3, #20]
    5d86:	e067      	b.n	5e58 <main+0x238>
    5d88:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5d8c:	4b4d      	ldr	r3, [pc, #308]	; (5ec4 <main+0x2a4>)
    5d8e:	615a      	str	r2, [r3, #20]
    5d90:	e06b      	b.n	5e6a <main+0x24a>
    5d92:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5d96:	4b4b      	ldr	r3, [pc, #300]	; (5ec4 <main+0x2a4>)
    5d98:	615a      	str	r2, [r3, #20]
    5d9a:	4c4a      	ldr	r4, [pc, #296]	; (5ec4 <main+0x2a4>)
    5d9c:	f44f 2a00 	mov.w	sl, #524288	; 0x80000
    5da0:	f8c4 a014 	str.w	sl, [r4, #20]
    5da4:	f44f 1880 	mov.w	r8, #1048576	; 0x100000
    5da8:	f8c4 8014 	str.w	r8, [r4, #20]
			usb_read_routine();
    5dac:	4f4e      	ldr	r7, [pc, #312]	; (5ee8 <main+0x2c8>)
    5dae:	47b8      	blx	r7
			delay_ms(300);
    5db0:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5db4:	4e44      	ldr	r6, [pc, #272]	; (5ec8 <main+0x2a8>)
    5db6:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5db8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    5dbc:	61a3      	str	r3, [r4, #24]
    5dbe:	f8c4 a018 	str.w	sl, [r4, #24]
    5dc2:	f8c4 8018 	str.w	r8, [r4, #24]
			usb_read_routine();
    5dc6:	47b8      	blx	r7
			delay_ms(700);
    5dc8:	f44f 702f 	mov.w	r0, #700	; 0x2bc
    5dcc:	47b0      	blx	r6
			for(uint8_t i = 0; i<3; i++)
    5dce:	3501      	adds	r5, #1
    5dd0:	b2ed      	uxtb	r5, r5
    5dd2:	2d02      	cmp	r5, #2
    5dd4:	d8b8      	bhi.n	5d48 <main+0x128>
			gpio_set_pin_level(LED0, !status.bits.acc);
    5dd6:	4b4b      	ldr	r3, [pc, #300]	; (5f04 <main+0x2e4>)
    5dd8:	781b      	ldrb	r3, [r3, #0]
	if (level) {
    5dda:	f013 0f02 	tst.w	r3, #2
    5dde:	d1ba      	bne.n	5d56 <main+0x136>
    5de0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5de4:	4b37      	ldr	r3, [pc, #220]	; (5ec4 <main+0x2a4>)
    5de6:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.ble);
    5de8:	4b46      	ldr	r3, [pc, #280]	; (5f04 <main+0x2e4>)
    5dea:	781b      	ldrb	r3, [r3, #0]
    5dec:	f013 0f01 	tst.w	r3, #1
    5df0:	d1b6      	bne.n	5d60 <main+0x140>
    5df2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5df6:	4b33      	ldr	r3, [pc, #204]	; (5ec4 <main+0x2a4>)
    5df8:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.can);
    5dfa:	4b42      	ldr	r3, [pc, #264]	; (5f04 <main+0x2e4>)
    5dfc:	781b      	ldrb	r3, [r3, #0]
    5dfe:	f013 0f10 	tst.w	r3, #16
    5e02:	d1b2      	bne.n	5d6a <main+0x14a>
    5e04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e08:	4b2e      	ldr	r3, [pc, #184]	; (5ec4 <main+0x2a4>)
    5e0a:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5e0c:	4e36      	ldr	r6, [pc, #216]	; (5ee8 <main+0x2c8>)
    5e0e:	47b0      	blx	r6
			delay_ms(300);
    5e10:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5e14:	4c2c      	ldr	r4, [pc, #176]	; (5ec8 <main+0x2a8>)
    5e16:	47a0      	blx	r4
    5e18:	4b2a      	ldr	r3, [pc, #168]	; (5ec4 <main+0x2a4>)
    5e1a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e1e:	619a      	str	r2, [r3, #24]
    5e20:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e24:	619a      	str	r2, [r3, #24]
    5e26:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e2a:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5e2c:	47b0      	blx	r6
			delay_ms(300);
    5e2e:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5e32:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.fram);
    5e34:	4b33      	ldr	r3, [pc, #204]	; (5f04 <main+0x2e4>)
    5e36:	781b      	ldrb	r3, [r3, #0]
    5e38:	f013 0f04 	tst.w	r3, #4
    5e3c:	d19a      	bne.n	5d74 <main+0x154>
    5e3e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e42:	4b20      	ldr	r3, [pc, #128]	; (5ec4 <main+0x2a4>)
    5e44:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.sim);
    5e46:	4b2f      	ldr	r3, [pc, #188]	; (5f04 <main+0x2e4>)
    5e48:	781b      	ldrb	r3, [r3, #0]
    5e4a:	f013 0f08 	tst.w	r3, #8
    5e4e:	d196      	bne.n	5d7e <main+0x15e>
    5e50:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e54:	4b1b      	ldr	r3, [pc, #108]	; (5ec4 <main+0x2a4>)
    5e56:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.gprs);
    5e58:	4b2a      	ldr	r3, [pc, #168]	; (5f04 <main+0x2e4>)
    5e5a:	781b      	ldrb	r3, [r3, #0]
    5e5c:	f013 0f40 	tst.w	r3, #64	; 0x40
    5e60:	d192      	bne.n	5d88 <main+0x168>
    5e62:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e66:	4b17      	ldr	r3, [pc, #92]	; (5ec4 <main+0x2a4>)
    5e68:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5e6a:	4e1f      	ldr	r6, [pc, #124]	; (5ee8 <main+0x2c8>)
    5e6c:	47b0      	blx	r6
			delay_ms(300);
    5e6e:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5e72:	4c15      	ldr	r4, [pc, #84]	; (5ec8 <main+0x2a8>)
    5e74:	47a0      	blx	r4
    5e76:	4b13      	ldr	r3, [pc, #76]	; (5ec4 <main+0x2a4>)
    5e78:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e7c:	619a      	str	r2, [r3, #24]
    5e7e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e82:	619a      	str	r2, [r3, #24]
    5e84:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e88:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5e8a:	47b0      	blx	r6
			delay_ms(300);
    5e8c:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5e90:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.gps);
    5e92:	4b1c      	ldr	r3, [pc, #112]	; (5f04 <main+0x2e4>)
    5e94:	781b      	ldrb	r3, [r3, #0]
    5e96:	f013 0f20 	tst.w	r3, #32
    5e9a:	f47f af7a 	bne.w	5d92 <main+0x172>
    5e9e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5ea2:	4b08      	ldr	r3, [pc, #32]	; (5ec4 <main+0x2a4>)
    5ea4:	619a      	str	r2, [r3, #24]
    5ea6:	e778      	b.n	5d9a <main+0x17a>
    5ea8:	000002d1 	.word	0x000002d1
    5eac:	000002e9 	.word	0x000002e9
    5eb0:	00005f31 	.word	0x00005f31
    5eb4:	00000e59 	.word	0x00000e59
    5eb8:	00005435 	.word	0x00005435
    5ebc:	00006005 	.word	0x00006005
    5ec0:	000053fd 	.word	0x000053fd
    5ec4:	41008000 	.word	0x41008000
    5ec8:	00001661 	.word	0x00001661
    5ecc:	00006029 	.word	0x00006029
    5ed0:	00006be9 	.word	0x00006be9
    5ed4:	00006e65 	.word	0x00006e65
    5ed8:	00005a6d 	.word	0x00005a6d
    5edc:	00000d65 	.word	0x00000d65
    5ee0:	20000834 	.word	0x20000834
    5ee4:	000003e1 	.word	0x000003e1
    5ee8:	00005701 	.word	0x00005701
    5eec:	00007d80 	.word	0x00007d80
    5ef0:	00006fc1 	.word	0x00006fc1
    5ef4:	00007d90 	.word	0x00007d90
    5ef8:	00006f45 	.word	0x00006f45
    5efc:	0000703b 	.word	0x0000703b
    5f00:	000054bd 	.word	0x000054bd
    5f04:	20000be4 	.word	0x20000be4

00005f08 <rx_cb_USART_1>:
	/* Transfer completed */
	usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_1(const struct usart_async_descriptor *const io_descr)
{
    5f08:	b508      	push	{r3, lr}
	/* Transfer completed */
	usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
    5f0a:	210d      	movs	r1, #13
    5f0c:	4801      	ldr	r0, [pc, #4]	; (5f14 <rx_cb_USART_1+0xc>)
    5f0e:	4b02      	ldr	r3, [pc, #8]	; (5f18 <rx_cb_USART_1+0x10>)
    5f10:	4798      	blx	r3
    5f12:	bd08      	pop	{r3, pc}
    5f14:	00007d84 	.word	0x00007d84
    5f18:	00006f45 	.word	0x00006f45

00005f1c <tx_cb_USART_1>:
{
    5f1c:	b508      	push	{r3, lr}
	usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
    5f1e:	210d      	movs	r1, #13
    5f20:	4801      	ldr	r0, [pc, #4]	; (5f28 <tx_cb_USART_1+0xc>)
    5f22:	4b02      	ldr	r3, [pc, #8]	; (5f2c <tx_cb_USART_1+0x10>)
    5f24:	4798      	blx	r3
    5f26:	bd08      	pop	{r3, pc}
    5f28:	00007d94 	.word	0x00007d94
    5f2c:	00006f45 	.word	0x00006f45

00005f30 <simcom_init>:
}

int simcom_init(void)
{
    5f30:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_1, USART_ASYNC_TXC_CB, tx_cb_USART_1);
    5f32:	4c0a      	ldr	r4, [pc, #40]	; (5f5c <simcom_init+0x2c>)
    5f34:	4a0a      	ldr	r2, [pc, #40]	; (5f60 <simcom_init+0x30>)
    5f36:	2101      	movs	r1, #1
    5f38:	4620      	mov	r0, r4
    5f3a:	4d0a      	ldr	r5, [pc, #40]	; (5f64 <simcom_init+0x34>)
    5f3c:	47a8      	blx	r5
	usart_async_register_callback(&USART_1, USART_ASYNC_RXC_CB, rx_cb_USART_1);
    5f3e:	4a0a      	ldr	r2, [pc, #40]	; (5f68 <simcom_init+0x38>)
    5f40:	2100      	movs	r1, #0
    5f42:	4620      	mov	r0, r4
    5f44:	47a8      	blx	r5
	//usart_async_register_callback(&USART_1, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_1, &simcom_io);
    5f46:	4909      	ldr	r1, [pc, #36]	; (5f6c <simcom_init+0x3c>)
    5f48:	4620      	mov	r0, r4
    5f4a:	4b09      	ldr	r3, [pc, #36]	; (5f70 <simcom_init+0x40>)
    5f4c:	4798      	blx	r3
	usart_async_enable(&USART_1);
    5f4e:	4620      	mov	r0, r4
    5f50:	4b08      	ldr	r3, [pc, #32]	; (5f74 <simcom_init+0x44>)
    5f52:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5f54:	2014      	movs	r0, #20
    5f56:	4b08      	ldr	r3, [pc, #32]	; (5f78 <simcom_init+0x48>)
    5f58:	4798      	blx	r3
	
	return;
}
    5f5a:	bd38      	pop	{r3, r4, r5, pc}
    5f5c:	20000b08 	.word	0x20000b08
    5f60:	00005f1d 	.word	0x00005f1d
    5f64:	00001d8d 	.word	0x00001d8d
    5f68:	00005f09 	.word	0x00005f09
    5f6c:	20000914 	.word	0x20000914
    5f70:	00001d61 	.word	0x00001d61
    5f74:	00001d35 	.word	0x00001d35
    5f78:	00001661 	.word	0x00001661

00005f7c <simcom_send_and_receive>:
	strcat(at_cmd, command);
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
}

void simcom_send_and_receive(char* command, char* response)
{
    5f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f7e:	b091      	sub	sp, #68	; 0x44
    5f80:	4604      	mov	r4, r0
    5f82:	460f      	mov	r7, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
    5f84:	2640      	movs	r6, #64	; 0x40
    5f86:	4632      	mov	r2, r6
    5f88:	2100      	movs	r1, #0
    5f8a:	4668      	mov	r0, sp
    5f8c:	4b0d      	ldr	r3, [pc, #52]	; (5fc4 <simcom_send_and_receive+0x48>)
    5f8e:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
    5f90:	4621      	mov	r1, r4
    5f92:	4668      	mov	r0, sp
    5f94:	4b0c      	ldr	r3, [pc, #48]	; (5fc8 <simcom_send_and_receive+0x4c>)
    5f96:	4798      	blx	r3
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
    5f98:	4668      	mov	r0, sp
    5f9a:	4b0c      	ldr	r3, [pc, #48]	; (5fcc <simcom_send_and_receive+0x50>)
    5f9c:	4798      	blx	r3
    5f9e:	4d0c      	ldr	r5, [pc, #48]	; (5fd0 <simcom_send_and_receive+0x54>)
    5fa0:	b282      	uxth	r2, r0
    5fa2:	4669      	mov	r1, sp
    5fa4:	6828      	ldr	r0, [r5, #0]
    5fa6:	4b0b      	ldr	r3, [pc, #44]	; (5fd4 <simcom_send_and_receive+0x58>)
    5fa8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5faa:	2014      	movs	r0, #20
    5fac:	4c0a      	ldr	r4, [pc, #40]	; (5fd8 <simcom_send_and_receive+0x5c>)
    5fae:	47a0      	blx	r4
	io_read(simcom_io, response, MAX_MESSAGE_LENGTH);
    5fb0:	4632      	mov	r2, r6
    5fb2:	4639      	mov	r1, r7
    5fb4:	6828      	ldr	r0, [r5, #0]
    5fb6:	4b09      	ldr	r3, [pc, #36]	; (5fdc <simcom_send_and_receive+0x60>)
    5fb8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5fba:	2014      	movs	r0, #20
    5fbc:	47a0      	blx	r4
}
    5fbe:	b011      	add	sp, #68	; 0x44
    5fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5fc2:	bf00      	nop
    5fc4:	00006faf 	.word	0x00006faf
    5fc8:	00007009 	.word	0x00007009
    5fcc:	0000703b 	.word	0x0000703b
    5fd0:	20000914 	.word	0x20000914
    5fd4:	00001869 	.word	0x00001869
    5fd8:	00001661 	.word	0x00001661
    5fdc:	0000189d 	.word	0x0000189d

00005fe0 <simcom_receive>:

void simcom_receive(char* response)
{
    5fe0:	b508      	push	{r3, lr}
	io_read(simcom_io, response, MAX_MESSAGE_LENGTH);
    5fe2:	2240      	movs	r2, #64	; 0x40
    5fe4:	4601      	mov	r1, r0
    5fe6:	4b04      	ldr	r3, [pc, #16]	; (5ff8 <simcom_receive+0x18>)
    5fe8:	6818      	ldr	r0, [r3, #0]
    5fea:	4b04      	ldr	r3, [pc, #16]	; (5ffc <simcom_receive+0x1c>)
    5fec:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5fee:	2014      	movs	r0, #20
    5ff0:	4b03      	ldr	r3, [pc, #12]	; (6000 <simcom_receive+0x20>)
    5ff2:	4798      	blx	r3
    5ff4:	bd08      	pop	{r3, pc}
    5ff6:	bf00      	nop
    5ff8:	20000914 	.word	0x20000914
    5ffc:	0000189d 	.word	0x0000189d
    6000:	00001661 	.word	0x00001661

00006004 <spi_init>:
#include "spi_can_driver.h"

static struct io_descriptor *spi_io;

void spi_init(void)
{
    6004:	b510      	push	{r4, lr}
	spi_m_sync_get_io_descriptor(&SPI_0, &spi_io);
    6006:	4c04      	ldr	r4, [pc, #16]	; (6018 <spi_init+0x14>)
    6008:	4904      	ldr	r1, [pc, #16]	; (601c <spi_init+0x18>)
    600a:	4620      	mov	r0, r4
    600c:	4b04      	ldr	r3, [pc, #16]	; (6020 <spi_init+0x1c>)
    600e:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    6010:	4620      	mov	r0, r4
    6012:	4b04      	ldr	r3, [pc, #16]	; (6024 <spi_init+0x20>)
    6014:	4798      	blx	r3
    6016:	bd10      	pop	{r4, pc}
    6018:	20000aa0 	.word	0x20000aa0
    601c:	20000918 	.word	0x20000918
    6020:	00001a29 	.word	0x00001a29
    6024:	00001945 	.word	0x00001945

00006028 <spi_write_reg>:
};

void spi_write_reg(uint8_t reg, uint8_t value)
{
    6028:	b530      	push	{r4, r5, lr}
    602a:	b083      	sub	sp, #12
	uint8_t buffer[3] = {0x02, reg, value};
    602c:	2302      	movs	r3, #2
    602e:	f88d 3004 	strb.w	r3, [sp, #4]
    6032:	f88d 0005 	strb.w	r0, [sp, #5]
    6036:	f88d 1006 	strb.w	r1, [sp, #6]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    603a:	4c06      	ldr	r4, [pc, #24]	; (6054 <spi_write_reg+0x2c>)
    603c:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    6040:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 3);
    6042:	2203      	movs	r2, #3
    6044:	a901      	add	r1, sp, #4
    6046:	4b04      	ldr	r3, [pc, #16]	; (6058 <spi_write_reg+0x30>)
    6048:	6818      	ldr	r0, [r3, #0]
    604a:	4b04      	ldr	r3, [pc, #16]	; (605c <spi_write_reg+0x34>)
    604c:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    604e:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    6050:	b003      	add	sp, #12
    6052:	bd30      	pop	{r4, r5, pc}
    6054:	41008000 	.word	0x41008000
    6058:	20000918 	.word	0x20000918
    605c:	00001869 	.word	0x00001869

00006060 <spi_read_reg>:

void spi_read_reg(uint8_t reg, uint8_t* value)
{
    6060:	b5f0      	push	{r4, r5, r6, r7, lr}
    6062:	b083      	sub	sp, #12
    6064:	460f      	mov	r7, r1
	uint8_t buffer[2] = {0x03, reg};
    6066:	2303      	movs	r3, #3
    6068:	f88d 3004 	strb.w	r3, [sp, #4]
    606c:	f88d 0005 	strb.w	r0, [sp, #5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6070:	4c08      	ldr	r4, [pc, #32]	; (6094 <spi_read_reg+0x34>)
    6072:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    6076:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 2);
    6078:	4e07      	ldr	r6, [pc, #28]	; (6098 <spi_read_reg+0x38>)
    607a:	2202      	movs	r2, #2
    607c:	a901      	add	r1, sp, #4
    607e:	6830      	ldr	r0, [r6, #0]
    6080:	4b06      	ldr	r3, [pc, #24]	; (609c <spi_read_reg+0x3c>)
    6082:	4798      	blx	r3
	io_read(spi_io, value, 1);
    6084:	2201      	movs	r2, #1
    6086:	4639      	mov	r1, r7
    6088:	6830      	ldr	r0, [r6, #0]
    608a:	4b05      	ldr	r3, [pc, #20]	; (60a0 <spi_read_reg+0x40>)
    608c:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    608e:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    6090:	b003      	add	sp, #12
    6092:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6094:	41008000 	.word	0x41008000
    6098:	20000918 	.word	0x20000918
    609c:	00001869 	.word	0x00001869
    60a0:	0000189d 	.word	0x0000189d

000060a4 <cdcdf_acm_get_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_get_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    60a4:	b510      	push	{r4, lr}
	uint16_t len = req->wLength;
    60a6:	88cc      	ldrh	r4, [r1, #6]

	if (USB_DATA_STAGE == stage) {
    60a8:	2a01      	cmp	r2, #1
    60aa:	d00a      	beq.n	60c2 <cdcdf_acm_get_req+0x1e>
		return ERR_NONE;
	}

	switch (req->bRequest) {
    60ac:	784b      	ldrb	r3, [r1, #1]
    60ae:	2b21      	cmp	r3, #33	; 0x21
    60b0:	d109      	bne.n	60c6 <cdcdf_acm_get_req+0x22>
	case USB_REQ_CDC_GET_LINE_CODING:
		if (sizeof(struct usb_cdc_line_coding) != len) {
    60b2:	2c07      	cmp	r4, #7
    60b4:	d10a      	bne.n	60cc <cdcdf_acm_get_req+0x28>
			return ERR_INVALID_DATA;
		}
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    60b6:	2300      	movs	r3, #0
    60b8:	4622      	mov	r2, r4
    60ba:	4906      	ldr	r1, [pc, #24]	; (60d4 <cdcdf_acm_get_req+0x30>)
    60bc:	4c06      	ldr	r4, [pc, #24]	; (60d8 <cdcdf_acm_get_req+0x34>)
    60be:	47a0      	blx	r4
    60c0:	bd10      	pop	{r4, pc}
		return ERR_NONE;
    60c2:	2000      	movs	r0, #0
    60c4:	bd10      	pop	{r4, pc}
	default:
		return ERR_INVALID_ARG;
    60c6:	f06f 000c 	mvn.w	r0, #12
    60ca:	bd10      	pop	{r4, pc}
			return ERR_INVALID_DATA;
    60cc:	f04f 30ff 	mov.w	r0, #4294967295
	}
}
    60d0:	bd10      	pop	{r4, pc}
    60d2:	bf00      	nop
    60d4:	2000091c 	.word	0x2000091c
    60d8:	00006695 	.word	0x00006695

000060dc <cdcdf_acm_set_req>:
{
    60dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    60de:	b083      	sub	sp, #12
    60e0:	4607      	mov	r7, r0
    60e2:	460c      	mov	r4, r1
    60e4:	4616      	mov	r6, r2
	uint16_t                   len      = req->wLength;
    60e6:	88cd      	ldrh	r5, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    60e8:	4b20      	ldr	r3, [pc, #128]	; (616c <cdcdf_acm_set_req+0x90>)
    60ea:	4798      	blx	r3
	switch (req->bRequest) {
    60ec:	7863      	ldrb	r3, [r4, #1]
    60ee:	2b20      	cmp	r3, #32
    60f0:	d005      	beq.n	60fe <cdcdf_acm_set_req+0x22>
    60f2:	2b22      	cmp	r3, #34	; 0x22
    60f4:	d025      	beq.n	6142 <cdcdf_acm_set_req+0x66>
		return ERR_INVALID_ARG;
    60f6:	f06f 000c 	mvn.w	r0, #12
}
    60fa:	b003      	add	sp, #12
    60fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60fe:	4601      	mov	r1, r0
		if (sizeof(struct usb_cdc_line_coding) != len) {
    6100:	2d07      	cmp	r5, #7
    6102:	d12b      	bne.n	615c <cdcdf_acm_set_req+0x80>
		if (USB_SETUP_STAGE == stage) {
    6104:	b1be      	cbz	r6, 6136 <cdcdf_acm_set_req+0x5a>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    6106:	6800      	ldr	r0, [r0, #0]
    6108:	9000      	str	r0, [sp, #0]
    610a:	888a      	ldrh	r2, [r1, #4]
    610c:	798b      	ldrb	r3, [r1, #6]
    610e:	f8ad 2004 	strh.w	r2, [sp, #4]
    6112:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    6116:	4b16      	ldr	r3, [pc, #88]	; (6170 <cdcdf_acm_set_req+0x94>)
    6118:	689b      	ldr	r3, [r3, #8]
    611a:	b113      	cbz	r3, 6122 <cdcdf_acm_set_req+0x46>
    611c:	4668      	mov	r0, sp
    611e:	4798      	blx	r3
    6120:	b1f8      	cbz	r0, 6162 <cdcdf_acm_set_req+0x86>
				usbd_cdc_line_coding = line_coding_tmp;
    6122:	4b13      	ldr	r3, [pc, #76]	; (6170 <cdcdf_acm_set_req+0x94>)
    6124:	aa02      	add	r2, sp, #8
    6126:	e912 0003 	ldmdb	r2, {r0, r1}
    612a:	6018      	str	r0, [r3, #0]
    612c:	8099      	strh	r1, [r3, #4]
    612e:	0c09      	lsrs	r1, r1, #16
    6130:	7199      	strb	r1, [r3, #6]
			return ERR_NONE;
    6132:	2000      	movs	r0, #0
    6134:	e7e1      	b.n	60fa <cdcdf_acm_set_req+0x1e>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    6136:	2300      	movs	r3, #0
    6138:	462a      	mov	r2, r5
    613a:	4638      	mov	r0, r7
    613c:	4c0d      	ldr	r4, [pc, #52]	; (6174 <cdcdf_acm_set_req+0x98>)
    613e:	47a0      	blx	r4
    6140:	e7db      	b.n	60fa <cdcdf_acm_set_req+0x1e>
		usbdc_xfer(0, NULL, 0, 0);
    6142:	2300      	movs	r3, #0
    6144:	461a      	mov	r2, r3
    6146:	4619      	mov	r1, r3
    6148:	4618      	mov	r0, r3
    614a:	4d0a      	ldr	r5, [pc, #40]	; (6174 <cdcdf_acm_set_req+0x98>)
    614c:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    614e:	4b08      	ldr	r3, [pc, #32]	; (6170 <cdcdf_acm_set_req+0x94>)
    6150:	68db      	ldr	r3, [r3, #12]
    6152:	b143      	cbz	r3, 6166 <cdcdf_acm_set_req+0x8a>
			cdcdf_acm_notify_state(req->wValue);
    6154:	8860      	ldrh	r0, [r4, #2]
    6156:	4798      	blx	r3
		return ERR_NONE;
    6158:	2000      	movs	r0, #0
    615a:	e7ce      	b.n	60fa <cdcdf_acm_set_req+0x1e>
			return ERR_INVALID_DATA;
    615c:	f04f 30ff 	mov.w	r0, #4294967295
    6160:	e7cb      	b.n	60fa <cdcdf_acm_set_req+0x1e>
			return ERR_NONE;
    6162:	2000      	movs	r0, #0
    6164:	e7c9      	b.n	60fa <cdcdf_acm_set_req+0x1e>
		return ERR_NONE;
    6166:	2000      	movs	r0, #0
    6168:	e7c7      	b.n	60fa <cdcdf_acm_set_req+0x1e>
    616a:	bf00      	nop
    616c:	00006c01 	.word	0x00006c01
    6170:	2000091c 	.word	0x2000091c
    6174:	00006695 	.word	0x00006695

00006178 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    6178:	b538      	push	{r3, r4, r5, lr}
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    617a:	780b      	ldrb	r3, [r1, #0]
    617c:	f3c3 1441 	ubfx	r4, r3, #5, #2
    6180:	2c01      	cmp	r4, #1
    6182:	d111      	bne.n	61a8 <cdcdf_acm_req+0x30>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    6184:	888c      	ldrh	r4, [r1, #4]
    6186:	4d0b      	ldr	r5, [pc, #44]	; (61b4 <cdcdf_acm_req+0x3c>)
    6188:	7c2d      	ldrb	r5, [r5, #16]
    618a:	42ac      	cmp	r4, r5
    618c:	d003      	beq.n	6196 <cdcdf_acm_req+0x1e>
    618e:	4d09      	ldr	r5, [pc, #36]	; (61b4 <cdcdf_acm_req+0x3c>)
    6190:	7c6d      	ldrb	r5, [r5, #17]
    6192:	42ac      	cmp	r4, r5
    6194:	d10b      	bne.n	61ae <cdcdf_acm_req+0x36>
		if (req->bmRequestType & USB_EP_DIR_IN) {
    6196:	f013 0f80 	tst.w	r3, #128	; 0x80
    619a:	d102      	bne.n	61a2 <cdcdf_acm_req+0x2a>
			return cdcdf_acm_get_req(ep, req, stage);
		} else {
			return cdcdf_acm_set_req(ep, req, stage);
    619c:	4b06      	ldr	r3, [pc, #24]	; (61b8 <cdcdf_acm_req+0x40>)
    619e:	4798      	blx	r3
    61a0:	bd38      	pop	{r3, r4, r5, pc}
			return cdcdf_acm_get_req(ep, req, stage);
    61a2:	4b06      	ldr	r3, [pc, #24]	; (61bc <cdcdf_acm_req+0x44>)
    61a4:	4798      	blx	r3
    61a6:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NOT_FOUND;
    61a8:	f06f 0009 	mvn.w	r0, #9
    61ac:	bd38      	pop	{r3, r4, r5, pc}
		}
	} else {
		return ERR_NOT_FOUND;
    61ae:	f06f 0009 	mvn.w	r0, #9
	}
}
    61b2:	bd38      	pop	{r3, r4, r5, pc}
    61b4:	2000091c 	.word	0x2000091c
    61b8:	000060dd 	.word	0x000060dd
    61bc:	000060a5 	.word	0x000060a5

000061c0 <cdcdf_acm_enable>:
{
    61c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    61c4:	460e      	mov	r6, r1
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    61c6:	6887      	ldr	r7, [r0, #8]
	ifc = desc->sod;
    61c8:	6808      	ldr	r0, [r1, #0]
	for (i = 0; i < 2; i++) {
    61ca:	f04f 0800 	mov.w	r8, #0
    61ce:	f1b8 0f01 	cmp.w	r8, #1
    61d2:	d843      	bhi.n	625c <cdcdf_acm_enable+0x9c>
		if (NULL == ifc) {
    61d4:	2800      	cmp	r0, #0
    61d6:	d047      	beq.n	6268 <cdcdf_acm_enable+0xa8>
		ifc_desc.bInterfaceNumber = ifc[2];
    61d8:	7883      	ldrb	r3, [r0, #2]
		ifc_desc.bInterfaceClass  = ifc[5];
    61da:	7942      	ldrb	r2, [r0, #5]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    61dc:	2a02      	cmp	r2, #2
    61de:	d001      	beq.n	61e4 <cdcdf_acm_enable+0x24>
    61e0:	2a0a      	cmp	r2, #10
    61e2:	d145      	bne.n	6270 <cdcdf_acm_enable+0xb0>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    61e4:	46c1      	mov	r9, r8
    61e6:	f817 2008 	ldrb.w	r2, [r7, r8]
    61ea:	4293      	cmp	r3, r2
    61ec:	d044      	beq.n	6278 <cdcdf_acm_enable+0xb8>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    61ee:	2aff      	cmp	r2, #255	; 0xff
    61f0:	d146      	bne.n	6280 <cdcdf_acm_enable+0xc0>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    61f2:	f807 3008 	strb.w	r3, [r7, r8]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    61f6:	2205      	movs	r2, #5
    61f8:	6871      	ldr	r1, [r6, #4]
    61fa:	4b25      	ldr	r3, [pc, #148]	; (6290 <cdcdf_acm_enable+0xd0>)
    61fc:	4798      	blx	r3
    61fe:	4604      	mov	r4, r0
		while (NULL != ep) {
    6200:	e00c      	b.n	621c <cdcdf_acm_enable+0x5c>
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    6202:	eb07 0309 	add.w	r3, r7, r9
    6206:	709d      	strb	r5, [r3, #2]
				usb_d_ep_enable(func_data->func_ep_in[i]);
    6208:	4628      	mov	r0, r5
    620a:	4b22      	ldr	r3, [pc, #136]	; (6294 <cdcdf_acm_enable+0xd4>)
    620c:	4798      	blx	r3
			desc->sod = ep;
    620e:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return descriptor length
 */
static inline uint8_t usb_desc_len(const uint8_t *desc)
{
	return desc[0];
    6210:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    6212:	6871      	ldr	r1, [r6, #4]
    6214:	4420      	add	r0, r4
    6216:	4b20      	ldr	r3, [pc, #128]	; (6298 <cdcdf_acm_enable+0xd8>)
    6218:	4798      	blx	r3
    621a:	4604      	mov	r4, r0
		while (NULL != ep) {
    621c:	b194      	cbz	r4, 6244 <cdcdf_acm_enable+0x84>
			ep_desc.bEndpointAddress = ep[2];
    621e:	78a5      	ldrb	r5, [r4, #2]
	return (ptr[0] + (ptr[1] << 8));
    6220:	7922      	ldrb	r2, [r4, #4]
    6222:	7963      	ldrb	r3, [r4, #5]
    6224:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    6228:	b292      	uxth	r2, r2
    622a:	78e1      	ldrb	r1, [r4, #3]
    622c:	4628      	mov	r0, r5
    622e:	4b1b      	ldr	r3, [pc, #108]	; (629c <cdcdf_acm_enable+0xdc>)
    6230:	4798      	blx	r3
    6232:	bb48      	cbnz	r0, 6288 <cdcdf_acm_enable+0xc8>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    6234:	f015 0f80 	tst.w	r5, #128	; 0x80
    6238:	d1e3      	bne.n	6202 <cdcdf_acm_enable+0x42>
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    623a:	713d      	strb	r5, [r7, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    623c:	4628      	mov	r0, r5
    623e:	4b15      	ldr	r3, [pc, #84]	; (6294 <cdcdf_acm_enable+0xd4>)
    6240:	4798      	blx	r3
    6242:	e7e4      	b.n	620e <cdcdf_acm_enable+0x4e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    6244:	6833      	ldr	r3, [r6, #0]
	return desc[0];
    6246:	7818      	ldrb	r0, [r3, #0]
    6248:	2204      	movs	r2, #4
    624a:	6871      	ldr	r1, [r6, #4]
    624c:	4418      	add	r0, r3
    624e:	4b10      	ldr	r3, [pc, #64]	; (6290 <cdcdf_acm_enable+0xd0>)
    6250:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    6252:	f108 0801 	add.w	r8, r8, #1
    6256:	fa5f f888 	uxtb.w	r8, r8
    625a:	e7b8      	b.n	61ce <cdcdf_acm_enable+0xe>
	_cdcdf_acm_funcd.enabled = true;
    625c:	2201      	movs	r2, #1
    625e:	4b10      	ldr	r3, [pc, #64]	; (62a0 <cdcdf_acm_enable+0xe0>)
    6260:	755a      	strb	r2, [r3, #21]
	return ERR_NONE;
    6262:	2000      	movs	r0, #0
    6264:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    6268:	f06f 0009 	mvn.w	r0, #9
    626c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    6270:	f06f 0009 	mvn.w	r0, #9
    6274:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_ALREADY_INITIALIZED;
    6278:	f06f 0011 	mvn.w	r0, #17
    627c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NO_RESOURCE;
    6280:	f06f 001b 	mvn.w	r0, #27
    6284:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NOT_INITIALIZED;
    6288:	f06f 0013 	mvn.w	r0, #19
}
    628c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    6290:	00006c21 	.word	0x00006c21
    6294:	00002199 	.word	0x00002199
    6298:	00006c55 	.word	0x00006c55
    629c:	00002105 	.word	0x00002105
    62a0:	2000091c 	.word	0x2000091c

000062a4 <cdcdf_acm_disable>:
{
    62a4:	b570      	push	{r4, r5, r6, lr}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    62a6:	6886      	ldr	r6, [r0, #8]
	if (desc) {
    62a8:	b1d9      	cbz	r1, 62e2 <cdcdf_acm_disable+0x3e>
		ifc_desc.bInterfaceClass = desc->sod[5];
    62aa:	680b      	ldr	r3, [r1, #0]
    62ac:	795b      	ldrb	r3, [r3, #5]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    62ae:	2b02      	cmp	r3, #2
    62b0:	d019      	beq.n	62e6 <cdcdf_acm_disable+0x42>
    62b2:	2b0a      	cmp	r3, #10
    62b4:	d124      	bne.n	6300 <cdcdf_acm_disable+0x5c>
    62b6:	2400      	movs	r4, #0
    62b8:	e001      	b.n	62be <cdcdf_acm_disable+0x1a>
	for (i = 0; i < 2; i++) {
    62ba:	3401      	adds	r4, #1
    62bc:	b2e4      	uxtb	r4, r4
    62be:	2c01      	cmp	r4, #1
    62c0:	d813      	bhi.n	62ea <cdcdf_acm_disable+0x46>
		if (func_data->func_iface[i] == 0xFF) {
    62c2:	4625      	mov	r5, r4
    62c4:	5d33      	ldrb	r3, [r6, r4]
    62c6:	2bff      	cmp	r3, #255	; 0xff
    62c8:	d0f7      	beq.n	62ba <cdcdf_acm_disable+0x16>
			func_data->func_iface[i] = 0xFF;
    62ca:	23ff      	movs	r3, #255	; 0xff
    62cc:	5533      	strb	r3, [r6, r4]
			if (func_data->func_ep_in[i] != 0xFF) {
    62ce:	1933      	adds	r3, r6, r4
    62d0:	7898      	ldrb	r0, [r3, #2]
    62d2:	28ff      	cmp	r0, #255	; 0xff
    62d4:	d0f1      	beq.n	62ba <cdcdf_acm_disable+0x16>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    62d6:	4b0c      	ldr	r3, [pc, #48]	; (6308 <cdcdf_acm_disable+0x64>)
    62d8:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    62da:	4435      	add	r5, r6
    62dc:	23ff      	movs	r3, #255	; 0xff
    62de:	70ab      	strb	r3, [r5, #2]
    62e0:	e7eb      	b.n	62ba <cdcdf_acm_disable+0x16>
    62e2:	2400      	movs	r4, #0
    62e4:	e7eb      	b.n	62be <cdcdf_acm_disable+0x1a>
    62e6:	2400      	movs	r4, #0
    62e8:	e7e9      	b.n	62be <cdcdf_acm_disable+0x1a>
	if (func_data->func_ep_out != 0xFF) {
    62ea:	7930      	ldrb	r0, [r6, #4]
    62ec:	28ff      	cmp	r0, #255	; 0xff
    62ee:	d003      	beq.n	62f8 <cdcdf_acm_disable+0x54>
		usb_d_ep_deinit(func_data->func_ep_out);
    62f0:	4b05      	ldr	r3, [pc, #20]	; (6308 <cdcdf_acm_disable+0x64>)
    62f2:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    62f4:	23ff      	movs	r3, #255	; 0xff
    62f6:	7133      	strb	r3, [r6, #4]
	_cdcdf_acm_funcd.enabled = false;
    62f8:	2000      	movs	r0, #0
    62fa:	4b04      	ldr	r3, [pc, #16]	; (630c <cdcdf_acm_disable+0x68>)
    62fc:	7558      	strb	r0, [r3, #21]
	return ERR_NONE;
    62fe:	bd70      	pop	{r4, r5, r6, pc}
			return ERR_NOT_FOUND;
    6300:	f06f 0009 	mvn.w	r0, #9
}
    6304:	bd70      	pop	{r4, r5, r6, pc}
    6306:	bf00      	nop
    6308:	0000216d 	.word	0x0000216d
    630c:	2000091c 	.word	0x2000091c

00006310 <cdcdf_acm_ctrl>:
{
    6310:	b508      	push	{r3, lr}
	switch (ctrl) {
    6312:	2901      	cmp	r1, #1
    6314:	d009      	beq.n	632a <cdcdf_acm_ctrl+0x1a>
    6316:	b121      	cbz	r1, 6322 <cdcdf_acm_ctrl+0x12>
    6318:	2902      	cmp	r1, #2
    631a:	d10a      	bne.n	6332 <cdcdf_acm_ctrl+0x22>
		return ERR_UNSUPPORTED_OP;
    631c:	f06f 001a 	mvn.w	r0, #26
    6320:	bd08      	pop	{r3, pc}
		return cdcdf_acm_enable(drv, (struct usbd_descriptors *)param);
    6322:	4611      	mov	r1, r2
    6324:	4b04      	ldr	r3, [pc, #16]	; (6338 <cdcdf_acm_ctrl+0x28>)
    6326:	4798      	blx	r3
    6328:	bd08      	pop	{r3, pc}
		return cdcdf_acm_disable(drv, (struct usbd_descriptors *)param);
    632a:	4611      	mov	r1, r2
    632c:	4b03      	ldr	r3, [pc, #12]	; (633c <cdcdf_acm_ctrl+0x2c>)
    632e:	4798      	blx	r3
    6330:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    6332:	f06f 000c 	mvn.w	r0, #12
}
    6336:	bd08      	pop	{r3, pc}
    6338:	000061c1 	.word	0x000061c1
    633c:	000062a5 	.word	0x000062a5

00006340 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    6340:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    6342:	4b0b      	ldr	r3, [pc, #44]	; (6370 <cdcdf_acm_init+0x30>)
    6344:	4798      	blx	r3
    6346:	2801      	cmp	r0, #1
    6348:	d80e      	bhi.n	6368 <cdcdf_acm_init+0x28>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    634a:	480a      	ldr	r0, [pc, #40]	; (6374 <cdcdf_acm_init+0x34>)
    634c:	4b0a      	ldr	r3, [pc, #40]	; (6378 <cdcdf_acm_init+0x38>)
    634e:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    6350:	f100 0310 	add.w	r3, r0, #16
    6354:	6203      	str	r3, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    6356:	3018      	adds	r0, #24
    6358:	4b08      	ldr	r3, [pc, #32]	; (637c <cdcdf_acm_init+0x3c>)
    635a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    635c:	4908      	ldr	r1, [pc, #32]	; (6380 <cdcdf_acm_init+0x40>)
    635e:	2001      	movs	r0, #1
    6360:	4b08      	ldr	r3, [pc, #32]	; (6384 <cdcdf_acm_init+0x44>)
    6362:	4798      	blx	r3
	return ERR_NONE;
    6364:	2000      	movs	r0, #0
    6366:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    6368:	f06f 0010 	mvn.w	r0, #16
}
    636c:	bd08      	pop	{r3, pc}
    636e:	bf00      	nop
    6370:	00006c0d 	.word	0x00006c0d
    6374:	2000091c 	.word	0x2000091c
    6378:	00006311 	.word	0x00006311
    637c:	00006ba1 	.word	0x00006ba1
    6380:	2000001c 	.word	0x2000001c
    6384:	00006b0d 	.word	0x00006b0d

00006388 <cdcdf_acm_register_callback>:

/**
 * \brief USB CDC ACM Function Register Callback
 */
int32_t cdcdf_acm_register_callback(enum cdcdf_acm_cb_type cb_type, FUNC_PTR func)
{
    6388:	b508      	push	{r3, lr}
	switch (cb_type) {
    638a:	2803      	cmp	r0, #3
    638c:	d81b      	bhi.n	63c6 <cdcdf_acm_register_callback+0x3e>
    638e:	e8df f000 	tbb	[pc, r0]
    6392:	0a02      	.short	0x0a02
    6394:	1612      	.short	0x1612
	case CDCDF_ACM_CB_READ:
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    6396:	460a      	mov	r2, r1
    6398:	2102      	movs	r1, #2
    639a:	4b0c      	ldr	r3, [pc, #48]	; (63cc <cdcdf_acm_register_callback+0x44>)
    639c:	7d18      	ldrb	r0, [r3, #20]
    639e:	4b0c      	ldr	r3, [pc, #48]	; (63d0 <cdcdf_acm_register_callback+0x48>)
    63a0:	4798      	blx	r3
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
		break;
	default:
		return ERR_INVALID_ARG;
	}
	return ERR_NONE;
    63a2:	2000      	movs	r0, #0
		break;
    63a4:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    63a6:	460a      	mov	r2, r1
    63a8:	2102      	movs	r1, #2
    63aa:	4b08      	ldr	r3, [pc, #32]	; (63cc <cdcdf_acm_register_callback+0x44>)
    63ac:	7cd8      	ldrb	r0, [r3, #19]
    63ae:	4b08      	ldr	r3, [pc, #32]	; (63d0 <cdcdf_acm_register_callback+0x48>)
    63b0:	4798      	blx	r3
	return ERR_NONE;
    63b2:	2000      	movs	r0, #0
		break;
    63b4:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    63b6:	4b05      	ldr	r3, [pc, #20]	; (63cc <cdcdf_acm_register_callback+0x44>)
    63b8:	6099      	str	r1, [r3, #8]
	return ERR_NONE;
    63ba:	2000      	movs	r0, #0
		break;
    63bc:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    63be:	4b03      	ldr	r3, [pc, #12]	; (63cc <cdcdf_acm_register_callback+0x44>)
    63c0:	60d9      	str	r1, [r3, #12]
	return ERR_NONE;
    63c2:	2000      	movs	r0, #0
		break;
    63c4:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    63c6:	f06f 000c 	mvn.w	r0, #12
}
    63ca:	bd08      	pop	{r3, pc}
    63cc:	2000091c 	.word	0x2000091c
    63d0:	00002369 	.word	0x00002369

000063d4 <cdcdf_acm_is_enabled>:
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
}
    63d4:	4b01      	ldr	r3, [pc, #4]	; (63dc <cdcdf_acm_is_enabled+0x8>)
    63d6:	7d58      	ldrb	r0, [r3, #21]
    63d8:	4770      	bx	lr
    63da:	bf00      	nop
    63dc:	2000091c 	.word	0x2000091c

000063e0 <cdcdf_acm_read>:
{
    63e0:	b538      	push	{r3, r4, r5, lr}
    63e2:	4604      	mov	r4, r0
    63e4:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    63e6:	4b07      	ldr	r3, [pc, #28]	; (6404 <cdcdf_acm_read+0x24>)
    63e8:	4798      	blx	r3
    63ea:	b138      	cbz	r0, 63fc <cdcdf_acm_read+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    63ec:	2300      	movs	r3, #0
    63ee:	462a      	mov	r2, r5
    63f0:	4621      	mov	r1, r4
    63f2:	4805      	ldr	r0, [pc, #20]	; (6408 <cdcdf_acm_read+0x28>)
    63f4:	7d00      	ldrb	r0, [r0, #20]
    63f6:	4c05      	ldr	r4, [pc, #20]	; (640c <cdcdf_acm_read+0x2c>)
    63f8:	47a0      	blx	r4
    63fa:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    63fc:	f06f 0010 	mvn.w	r0, #16
}
    6400:	bd38      	pop	{r3, r4, r5, pc}
    6402:	bf00      	nop
    6404:	000063d5 	.word	0x000063d5
    6408:	2000091c 	.word	0x2000091c
    640c:	00006695 	.word	0x00006695

00006410 <cdcdf_acm_write>:
{
    6410:	b538      	push	{r3, r4, r5, lr}
    6412:	4604      	mov	r4, r0
    6414:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    6416:	4b07      	ldr	r3, [pc, #28]	; (6434 <cdcdf_acm_write+0x24>)
    6418:	4798      	blx	r3
    641a:	b138      	cbz	r0, 642c <cdcdf_acm_write+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    641c:	2301      	movs	r3, #1
    641e:	462a      	mov	r2, r5
    6420:	4621      	mov	r1, r4
    6422:	4805      	ldr	r0, [pc, #20]	; (6438 <cdcdf_acm_write+0x28>)
    6424:	7cc0      	ldrb	r0, [r0, #19]
    6426:	4c05      	ldr	r4, [pc, #20]	; (643c <cdcdf_acm_write+0x2c>)
    6428:	47a0      	blx	r4
    642a:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    642c:	f06f 0010 	mvn.w	r0, #16
}
    6430:	bd38      	pop	{r3, r4, r5, pc}
    6432:	bf00      	nop
    6434:	000063d5 	.word	0x000063d5
    6438:	2000091c 	.word	0x2000091c
    643c:	00006695 	.word	0x00006695

00006440 <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    6440:	b510      	push	{r4, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    6442:	4b06      	ldr	r3, [pc, #24]	; (645c <usbdc_unconfig+0x1c>)
    6444:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    6446:	e005      	b.n	6454 <usbdc_unconfig+0x14>
		func->ctrl(func, USBDF_DISABLE, NULL);
    6448:	6863      	ldr	r3, [r4, #4]
    644a:	2200      	movs	r2, #0
    644c:	2101      	movs	r1, #1
    644e:	4620      	mov	r0, r4
    6450:	4798      	blx	r3
		func = func->next;
    6452:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    6454:	2c00      	cmp	r4, #0
    6456:	d1f7      	bne.n	6448 <usbdc_unconfig+0x8>
	}
}
    6458:	bd10      	pop	{r4, pc}
    645a:	bf00      	nop
    645c:	20000940 	.word	0x20000940

00006460 <usbdc_sof_notify>:
	}
}

/** Invoke all registered SOF callbacks. */
static void usbdc_sof_notify(void)
{
    6460:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    6462:	4b05      	ldr	r3, [pc, #20]	; (6478 <usbdc_sof_notify+0x18>)
    6464:	685c      	ldr	r4, [r3, #4]

	while (sof != NULL) {
    6466:	e000      	b.n	646a <usbdc_sof_notify+0xa>
		if (NULL != sof->cb) {
			sof->cb();
		}
		sof = sof->next;
    6468:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    646a:	b124      	cbz	r4, 6476 <usbdc_sof_notify+0x16>
		if (NULL != sof->cb) {
    646c:	6863      	ldr	r3, [r4, #4]
    646e:	2b00      	cmp	r3, #0
    6470:	d0fa      	beq.n	6468 <usbdc_sof_notify+0x8>
			sof->cb();
    6472:	4798      	blx	r3
    6474:	e7f8      	b.n	6468 <usbdc_sof_notify+0x8>
	}
}
    6476:	bd10      	pop	{r4, pc}
    6478:	20000940 	.word	0x20000940

0000647c <usbdc_change_notify>:

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    647c:	b570      	push	{r4, r5, r6, lr}
    647e:	4606      	mov	r6, r0
    6480:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    6482:	4b06      	ldr	r3, [pc, #24]	; (649c <usbdc_change_notify+0x20>)
    6484:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    6486:	e000      	b.n	648a <usbdc_change_notify+0xe>
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    6488:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    648a:	b134      	cbz	r4, 649a <usbdc_change_notify+0x1e>
		if (NULL != cg->cb) {
    648c:	6863      	ldr	r3, [r4, #4]
    648e:	2b00      	cmp	r3, #0
    6490:	d0fa      	beq.n	6488 <usbdc_change_notify+0xc>
			cg->cb(change, value);
    6492:	4629      	mov	r1, r5
    6494:	4630      	mov	r0, r6
    6496:	4798      	blx	r3
    6498:	e7f6      	b.n	6488 <usbdc_change_notify+0xc>
	}
}
    649a:	bd70      	pop	{r4, r5, r6, pc}
    649c:	20000940 	.word	0x20000940

000064a0 <usbdc_request_handler>:

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    64a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    64a2:	4607      	mov	r7, r0
    64a4:	460e      	mov	r6, r1
    64a6:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    64a8:	4b0b      	ldr	r3, [pc, #44]	; (64d8 <usbdc_request_handler+0x38>)
    64aa:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    64ac:	e000      	b.n	64b0 <usbdc_request_handler+0x10>
				return true;
			} else if (ERR_NOT_FOUND != rc) {
				return -1;
			}
		}
		h = h->next;
    64ae:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    64b0:	b16c      	cbz	r4, 64ce <usbdc_request_handler+0x2e>
		if (NULL != h->cb) {
    64b2:	6863      	ldr	r3, [r4, #4]
    64b4:	2b00      	cmp	r3, #0
    64b6:	d0fa      	beq.n	64ae <usbdc_request_handler+0xe>
			rc = h->cb(ep, req, stage);
    64b8:	462a      	mov	r2, r5
    64ba:	4631      	mov	r1, r6
    64bc:	4638      	mov	r0, r7
    64be:	4798      	blx	r3
			if (0 == rc) {
    64c0:	b138      	cbz	r0, 64d2 <usbdc_request_handler+0x32>
			} else if (ERR_NOT_FOUND != rc) {
    64c2:	f110 0f0a 	cmn.w	r0, #10
    64c6:	d0f2      	beq.n	64ae <usbdc_request_handler+0xe>
				return -1;
    64c8:	f04f 30ff 	mov.w	r0, #4294967295
	}
	return false;
}
    64cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    64ce:	2000      	movs	r0, #0
    64d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    64d2:	2001      	movs	r0, #1
    64d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    64d6:	bf00      	nop
    64d8:	20000940 	.word	0x20000940

000064dc <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    64dc:	b508      	push	{r3, lr}
	usbdc_sof_notify();
    64de:	4b01      	ldr	r3, [pc, #4]	; (64e4 <usbd_sof_cb+0x8>)
    64e0:	4798      	blx	r3
    64e2:	bd08      	pop	{r3, pc}
    64e4:	00006461 	.word	0x00006461

000064e8 <usbdc_ctrl_data_end>:
/**
 * \brief When control data stage is end
 * \param[in] req Pointer to the request.
 */
static bool usbdc_ctrl_data_end(struct usb_req *req)
{
    64e8:	b508      	push	{r3, lr}
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    64ea:	2201      	movs	r2, #1
    64ec:	4601      	mov	r1, r0
    64ee:	2000      	movs	r0, #0
    64f0:	4b01      	ldr	r3, [pc, #4]	; (64f8 <usbdc_ctrl_data_end+0x10>)
    64f2:	4798      	blx	r3
	return false;
}
    64f4:	2000      	movs	r0, #0
    64f6:	bd08      	pop	{r3, pc}
    64f8:	000064a1 	.word	0x000064a1

000064fc <usbdc_set_address>:
{
    64fc:	b508      	push	{r3, lr}
	usb_d_set_address(addr);
    64fe:	4b01      	ldr	r3, [pc, #4]	; (6504 <usbdc_set_address+0x8>)
    6500:	4798      	blx	r3
    6502:	bd08      	pop	{r3, pc}
    6504:	000020f9 	.word	0x000020f9

00006508 <usbdc_ctrl_status_end>:
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    6508:	7803      	ldrb	r3, [r0, #0]
    650a:	bb1b      	cbnz	r3, 6554 <usbdc_ctrl_status_end+0x4c>
{
    650c:	b510      	push	{r4, lr}
    650e:	4604      	mov	r4, r0
	switch (req->bRequest) {
    6510:	7843      	ldrb	r3, [r0, #1]
    6512:	2b05      	cmp	r3, #5
    6514:	d00f      	beq.n	6536 <usbdc_ctrl_status_end+0x2e>
    6516:	2b09      	cmp	r3, #9
    6518:	d119      	bne.n	654e <usbdc_ctrl_status_end+0x46>
		usbdc.cfg_value = req->wValue;
    651a:	8842      	ldrh	r2, [r0, #2]
    651c:	4b0e      	ldr	r3, [pc, #56]	; (6558 <usbdc_ctrl_status_end+0x50>)
    651e:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    6520:	8843      	ldrh	r3, [r0, #2]
    6522:	b933      	cbnz	r3, 6532 <usbdc_ctrl_status_end+0x2a>
    6524:	2103      	movs	r1, #3
    6526:	4b0c      	ldr	r3, [pc, #48]	; (6558 <usbdc_ctrl_status_end+0x50>)
    6528:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    652a:	2001      	movs	r0, #1
    652c:	4b0b      	ldr	r3, [pc, #44]	; (655c <usbdc_ctrl_status_end+0x54>)
    652e:	4798      	blx	r3
		break;
    6530:	bd10      	pop	{r4, pc}
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    6532:	2104      	movs	r1, #4
    6534:	e7f7      	b.n	6526 <usbdc_ctrl_status_end+0x1e>
		usbdc_set_address(req->wValue);
    6536:	8840      	ldrh	r0, [r0, #2]
    6538:	b2c0      	uxtb	r0, r0
    653a:	4b09      	ldr	r3, [pc, #36]	; (6560 <usbdc_ctrl_status_end+0x58>)
    653c:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    653e:	8863      	ldrh	r3, [r4, #2]
    6540:	b133      	cbz	r3, 6550 <usbdc_ctrl_status_end+0x48>
    6542:	2103      	movs	r1, #3
    6544:	4b04      	ldr	r3, [pc, #16]	; (6558 <usbdc_ctrl_status_end+0x50>)
    6546:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    6548:	2001      	movs	r0, #1
    654a:	4b04      	ldr	r3, [pc, #16]	; (655c <usbdc_ctrl_status_end+0x54>)
    654c:	4798      	blx	r3
    654e:	bd10      	pop	{r4, pc}
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    6550:	2102      	movs	r1, #2
    6552:	e7f7      	b.n	6544 <usbdc_ctrl_status_end+0x3c>
    6554:	4770      	bx	lr
    6556:	bf00      	nop
    6558:	20000940 	.word	0x20000940
    655c:	0000647d 	.word	0x0000647d
    6560:	000064fd 	.word	0x000064fd

00006564 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    6564:	b508      	push	{r3, lr}
	(void)ep;

	switch (code) {
    6566:	b119      	cbz	r1, 6570 <usbdc_cb_ctl_done+0xc>
    6568:	2901      	cmp	r1, #1
    656a:	d006      	beq.n	657a <usbdc_cb_ctl_done+0x16>
	case USB_XFER_DATA:
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
    656c:	2000      	movs	r0, #0
}
    656e:	bd08      	pop	{r3, pc}
		usbdc_ctrl_status_end(req);
    6570:	4610      	mov	r0, r2
    6572:	4b04      	ldr	r3, [pc, #16]	; (6584 <usbdc_cb_ctl_done+0x20>)
    6574:	4798      	blx	r3
	return false;
    6576:	2000      	movs	r0, #0
		break;
    6578:	bd08      	pop	{r3, pc}
		return usbdc_ctrl_data_end(req);
    657a:	4610      	mov	r0, r2
    657c:	4b02      	ldr	r3, [pc, #8]	; (6588 <usbdc_cb_ctl_done+0x24>)
    657e:	4798      	blx	r3
    6580:	bd08      	pop	{r3, pc}
    6582:	bf00      	nop
    6584:	00006509 	.word	0x00006509
    6588:	000064e9 	.word	0x000064e9

0000658c <usbdc_set_config>:
{
    658c:	b530      	push	{r4, r5, lr}
    658e:	b083      	sub	sp, #12
	if (cfg_value == 0) {
    6590:	b1a8      	cbz	r0, 65be <usbdc_set_config+0x32>
    6592:	4602      	mov	r2, r0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    6594:	4b1d      	ldr	r3, [pc, #116]	; (660c <usbdc_set_config+0x80>)
    6596:	681b      	ldr	r3, [r3, #0]
    6598:	6859      	ldr	r1, [r3, #4]
    659a:	6818      	ldr	r0, [r3, #0]
    659c:	4b1c      	ldr	r3, [pc, #112]	; (6610 <usbdc_set_config+0x84>)
    659e:	4798      	blx	r3
	if (NULL == cfg_desc) {
    65a0:	2800      	cmp	r0, #0
    65a2:	d030      	beq.n	6606 <usbdc_set_config+0x7a>
	return (ptr[0] + (ptr[1] << 8));
    65a4:	7881      	ldrb	r1, [r0, #2]
    65a6:	78c2      	ldrb	r2, [r0, #3]
    65a8:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    65ac:	fa10 f181 	uxtah	r1, r0, r1
    65b0:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    65b2:	2204      	movs	r2, #4
    65b4:	4b17      	ldr	r3, [pc, #92]	; (6614 <usbdc_set_config+0x88>)
    65b6:	4798      	blx	r3
    65b8:	9000      	str	r0, [sp, #0]
	uint8_t                 last_iface = 0xFF;
    65ba:	24ff      	movs	r4, #255	; 0xff
	while (NULL != desc.sod) {
    65bc:	e00d      	b.n	65da <usbdc_set_config+0x4e>
		usbdc_unconfig();
    65be:	4b16      	ldr	r3, [pc, #88]	; (6618 <usbdc_set_config+0x8c>)
    65c0:	4798      	blx	r3
		return true;
    65c2:	2001      	movs	r0, #1
    65c4:	e01d      	b.n	6602 <usbdc_set_config+0x76>
			last_iface = desc.sod[2];
    65c6:	462c      	mov	r4, r5
		desc.sod = usb_desc_next(desc.sod);
    65c8:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    65ca:	7803      	ldrb	r3, [r0, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    65cc:	4418      	add	r0, r3
    65ce:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    65d0:	2204      	movs	r2, #4
    65d2:	9901      	ldr	r1, [sp, #4]
    65d4:	4b0f      	ldr	r3, [pc, #60]	; (6614 <usbdc_set_config+0x88>)
    65d6:	4798      	blx	r3
    65d8:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    65da:	9b00      	ldr	r3, [sp, #0]
    65dc:	b183      	cbz	r3, 6600 <usbdc_set_config+0x74>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    65de:	789d      	ldrb	r5, [r3, #2]
    65e0:	42ac      	cmp	r4, r5
    65e2:	d0f1      	beq.n	65c8 <usbdc_set_config+0x3c>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    65e4:	4b09      	ldr	r3, [pc, #36]	; (660c <usbdc_set_config+0x80>)
    65e6:	691c      	ldr	r4, [r3, #16]
			while (NULL != func) {
    65e8:	2c00      	cmp	r4, #0
    65ea:	d0ec      	beq.n	65c6 <usbdc_set_config+0x3a>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    65ec:	6863      	ldr	r3, [r4, #4]
    65ee:	466a      	mov	r2, sp
    65f0:	2100      	movs	r1, #0
    65f2:	4620      	mov	r0, r4
    65f4:	4798      	blx	r3
    65f6:	b108      	cbz	r0, 65fc <usbdc_set_config+0x70>
					func = func->next;
    65f8:	6824      	ldr	r4, [r4, #0]
    65fa:	e7f5      	b.n	65e8 <usbdc_set_config+0x5c>
			last_iface = desc.sod[2];
    65fc:	462c      	mov	r4, r5
    65fe:	e7e3      	b.n	65c8 <usbdc_set_config+0x3c>
	return true;
    6600:	2001      	movs	r0, #1
}
    6602:	b003      	add	sp, #12
    6604:	bd30      	pop	{r4, r5, pc}
		return false;
    6606:	2000      	movs	r0, #0
    6608:	e7fb      	b.n	6602 <usbdc_set_config+0x76>
    660a:	bf00      	nop
    660c:	20000940 	.word	0x20000940
    6610:	00006c79 	.word	0x00006c79
    6614:	00006c21 	.word	0x00006c21
    6618:	00006441 	.word	0x00006441

0000661c <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    661c:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    661e:	4b0d      	ldr	r3, [pc, #52]	; (6654 <usbdc_reset+0x38>)
    6620:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    6622:	4d0d      	ldr	r5, [pc, #52]	; (6658 <usbdc_reset+0x3c>)
    6624:	2602      	movs	r6, #2
    6626:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    6628:	2400      	movs	r4, #0
    662a:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    662c:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    662e:	4620      	mov	r0, r4
    6630:	4b0a      	ldr	r3, [pc, #40]	; (665c <usbdc_reset+0x40>)
    6632:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    6634:	7f28      	ldrb	r0, [r5, #28]
    6636:	4b0a      	ldr	r3, [pc, #40]	; (6660 <usbdc_reset+0x44>)
    6638:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    663a:	4a0a      	ldr	r2, [pc, #40]	; (6664 <usbdc_reset+0x48>)
    663c:	4621      	mov	r1, r4
    663e:	4620      	mov	r0, r4
    6640:	4d09      	ldr	r5, [pc, #36]	; (6668 <usbdc_reset+0x4c>)
    6642:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    6644:	4a09      	ldr	r2, [pc, #36]	; (666c <usbdc_reset+0x50>)
    6646:	4631      	mov	r1, r6
    6648:	4620      	mov	r0, r4
    664a:	47a8      	blx	r5
	usb_d_ep_enable(0);
    664c:	4620      	mov	r0, r4
    664e:	4b08      	ldr	r3, [pc, #32]	; (6670 <usbdc_reset+0x54>)
    6650:	4798      	blx	r3
    6652:	bd70      	pop	{r4, r5, r6, pc}
    6654:	00006441 	.word	0x00006441
    6658:	20000940 	.word	0x20000940
    665c:	0000216d 	.word	0x0000216d
    6660:	00002159 	.word	0x00002159
    6664:	00006ac1 	.word	0x00006ac1
    6668:	00002369 	.word	0x00002369
    666c:	00006565 	.word	0x00006565
    6670:	00002199 	.word	0x00002199

00006674 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    6674:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    6676:	b110      	cbz	r0, 667e <usbd_event_cb+0xa>
    6678:	2801      	cmp	r0, #1
    667a:	d004      	beq.n	6686 <usbd_event_cb+0x12>
    667c:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    667e:	2000      	movs	r0, #0
    6680:	4b02      	ldr	r3, [pc, #8]	; (668c <usbd_event_cb+0x18>)
    6682:	4798      	blx	r3
		break;
    6684:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    6686:	4b02      	ldr	r3, [pc, #8]	; (6690 <usbd_event_cb+0x1c>)
    6688:	4798      	blx	r3
    668a:	bd08      	pop	{r3, pc}
    668c:	0000647d 	.word	0x0000647d
    6690:	0000661d 	.word	0x0000661d

00006694 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    6694:	b500      	push	{lr}
    6696:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    6698:	9101      	str	r1, [sp, #4]
    669a:	9202      	str	r2, [sp, #8]
    669c:	f88d 000c 	strb.w	r0, [sp, #12]
    66a0:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    66a4:	a801      	add	r0, sp, #4
    66a6:	4b02      	ldr	r3, [pc, #8]	; (66b0 <usbdc_xfer+0x1c>)
    66a8:	4798      	blx	r3
}
    66aa:	b005      	add	sp, #20
    66ac:	f85d fb04 	ldr.w	pc, [sp], #4
    66b0:	000021e5 	.word	0x000021e5

000066b4 <usbdc_clear_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    66b4:	780b      	ldrb	r3, [r1, #0]
    66b6:	f003 031f 	and.w	r3, r3, #31
    66ba:	2b02      	cmp	r3, #2
    66bc:	d112      	bne.n	66e4 <usbdc_clear_ftr_req+0x30>
		if (req->wLength != 0) {
    66be:	88cb      	ldrh	r3, [r1, #6]
    66c0:	b10b      	cbz	r3, 66c6 <usbdc_clear_ftr_req+0x12>
			return false;
    66c2:	2000      	movs	r0, #0
    66c4:	4770      	bx	lr
{
    66c6:	b510      	push	{r4, lr}
    66c8:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    66ca:	8888      	ldrh	r0, [r1, #4]
    66cc:	2100      	movs	r1, #0
    66ce:	b2c0      	uxtb	r0, r0
    66d0:	4b05      	ldr	r3, [pc, #20]	; (66e8 <usbdc_clear_ftr_req+0x34>)
    66d2:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    66d4:	2301      	movs	r3, #1
    66d6:	2200      	movs	r2, #0
    66d8:	4611      	mov	r1, r2
    66da:	4620      	mov	r0, r4
    66dc:	4c03      	ldr	r4, [pc, #12]	; (66ec <usbdc_clear_ftr_req+0x38>)
    66de:	47a0      	blx	r4
		return true;
    66e0:	2001      	movs	r0, #1
    66e2:	bd10      	pop	{r4, pc}
		return false;
    66e4:	2000      	movs	r0, #0
    66e6:	4770      	bx	lr
    66e8:	000022f9 	.word	0x000022f9
    66ec:	00006695 	.word	0x00006695

000066f0 <usbdc_set_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    66f0:	780b      	ldrb	r3, [r1, #0]
    66f2:	f003 031f 	and.w	r3, r3, #31
    66f6:	2b02      	cmp	r3, #2
    66f8:	d112      	bne.n	6720 <usbdc_set_ftr_req+0x30>
		if (req->wLength != 0) {
    66fa:	88cb      	ldrh	r3, [r1, #6]
    66fc:	b10b      	cbz	r3, 6702 <usbdc_set_ftr_req+0x12>
			return false;
    66fe:	2000      	movs	r0, #0
    6700:	4770      	bx	lr
{
    6702:	b510      	push	{r4, lr}
    6704:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    6706:	8888      	ldrh	r0, [r1, #4]
    6708:	2101      	movs	r1, #1
    670a:	b2c0      	uxtb	r0, r0
    670c:	4b05      	ldr	r3, [pc, #20]	; (6724 <usbdc_set_ftr_req+0x34>)
    670e:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    6710:	2301      	movs	r3, #1
    6712:	2200      	movs	r2, #0
    6714:	4611      	mov	r1, r2
    6716:	4620      	mov	r0, r4
    6718:	4c03      	ldr	r4, [pc, #12]	; (6728 <usbdc_set_ftr_req+0x38>)
    671a:	47a0      	blx	r4
		return true;
    671c:	2001      	movs	r0, #1
    671e:	bd10      	pop	{r4, pc}
		return false;
    6720:	2000      	movs	r0, #0
    6722:	4770      	bx	lr
    6724:	000022f9 	.word	0x000022f9
    6728:	00006695 	.word	0x00006695

0000672c <usbdc_set_interface>:
{
    672c:	b570      	push	{r4, r5, r6, lr}
    672e:	b082      	sub	sp, #8
    6730:	4605      	mov	r5, r0
    6732:	460c      	mov	r4, r1
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    6734:	4a29      	ldr	r2, [pc, #164]	; (67dc <usbdc_set_interface+0xb0>)
    6736:	6813      	ldr	r3, [r2, #0]
    6738:	7ed2      	ldrb	r2, [r2, #27]
    673a:	6859      	ldr	r1, [r3, #4]
    673c:	6818      	ldr	r0, [r3, #0]
    673e:	4b28      	ldr	r3, [pc, #160]	; (67e0 <usbdc_set_interface+0xb4>)
    6740:	4798      	blx	r3
	if (NULL == ifc) {
    6742:	2800      	cmp	r0, #0
    6744:	d042      	beq.n	67cc <usbdc_set_interface+0xa0>
	desc.sod = ifc;
    6746:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    6748:	7881      	ldrb	r1, [r0, #2]
    674a:	78c2      	ldrb	r2, [r0, #3]
    674c:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    6750:	fa10 f181 	uxtah	r1, r0, r1
    6754:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    6756:	2204      	movs	r2, #4
    6758:	4b22      	ldr	r3, [pc, #136]	; (67e4 <usbdc_set_interface+0xb8>)
    675a:	4798      	blx	r3
    675c:	4603      	mov	r3, r0
    675e:	b958      	cbnz	r0, 6778 <usbdc_set_interface+0x4c>
		return false;
    6760:	2000      	movs	r0, #0
    6762:	e036      	b.n	67d2 <usbdc_set_interface+0xa6>
		desc.sod = usb_desc_next(desc.sod);
    6764:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    6766:	7803      	ldrb	r3, [r0, #0]
	return (desc + usb_desc_len(desc));
    6768:	4418      	add	r0, r3
    676a:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    676c:	2204      	movs	r2, #4
    676e:	9901      	ldr	r1, [sp, #4]
    6770:	4b1c      	ldr	r3, [pc, #112]	; (67e4 <usbdc_set_interface+0xb8>)
    6772:	4798      	blx	r3
		if (NULL == ifc) {
    6774:	4603      	mov	r3, r0
    6776:	b358      	cbz	r0, 67d0 <usbdc_set_interface+0xa4>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    6778:	789a      	ldrb	r2, [r3, #2]
    677a:	42a2      	cmp	r2, r4
    677c:	d1f2      	bne.n	6764 <usbdc_set_interface+0x38>
    677e:	78da      	ldrb	r2, [r3, #3]
    6780:	42aa      	cmp	r2, r5
    6782:	d1ef      	bne.n	6764 <usbdc_set_interface+0x38>
	desc.sod = ifc;
    6784:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    6786:	4b15      	ldr	r3, [pc, #84]	; (67dc <usbdc_set_interface+0xb0>)
    6788:	691e      	ldr	r6, [r3, #16]
	while (NULL != func) {
    678a:	b1ee      	cbz	r6, 67c8 <usbdc_set_interface+0x9c>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    678c:	6873      	ldr	r3, [r6, #4]
    678e:	466a      	mov	r2, sp
    6790:	2101      	movs	r1, #1
    6792:	4630      	mov	r0, r6
    6794:	4798      	blx	r3
    6796:	b108      	cbz	r0, 679c <usbdc_set_interface+0x70>
			func = func->next;
    6798:	6836      	ldr	r6, [r6, #0]
    679a:	e7f6      	b.n	678a <usbdc_set_interface+0x5e>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    679c:	6873      	ldr	r3, [r6, #4]
    679e:	466a      	mov	r2, sp
    67a0:	2100      	movs	r1, #0
    67a2:	4630      	mov	r0, r6
    67a4:	4798      	blx	r3
    67a6:	b9b0      	cbnz	r0, 67d6 <usbdc_set_interface+0xaa>
			if (alt_set) {
    67a8:	b135      	cbz	r5, 67b8 <usbdc_set_interface+0x8c>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    67aa:	2301      	movs	r3, #1
    67ac:	fa03 f404 	lsl.w	r4, r3, r4
    67b0:	4a0a      	ldr	r2, [pc, #40]	; (67dc <usbdc_set_interface+0xb0>)
    67b2:	7f53      	ldrb	r3, [r2, #29]
    67b4:	4323      	orrs	r3, r4
    67b6:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    67b8:	2300      	movs	r3, #0
    67ba:	461a      	mov	r2, r3
    67bc:	4619      	mov	r1, r3
    67be:	4618      	mov	r0, r3
    67c0:	4c09      	ldr	r4, [pc, #36]	; (67e8 <usbdc_set_interface+0xbc>)
    67c2:	47a0      	blx	r4
			return true;
    67c4:	2001      	movs	r0, #1
    67c6:	e004      	b.n	67d2 <usbdc_set_interface+0xa6>
	return false;
    67c8:	2000      	movs	r0, #0
    67ca:	e002      	b.n	67d2 <usbdc_set_interface+0xa6>
		return false;
    67cc:	2000      	movs	r0, #0
    67ce:	e000      	b.n	67d2 <usbdc_set_interface+0xa6>
			return false;
    67d0:	2000      	movs	r0, #0
}
    67d2:	b002      	add	sp, #8
    67d4:	bd70      	pop	{r4, r5, r6, pc}
			return false;
    67d6:	2000      	movs	r0, #0
    67d8:	e7fb      	b.n	67d2 <usbdc_set_interface+0xa6>
    67da:	bf00      	nop
    67dc:	20000940 	.word	0x20000940
    67e0:	00006c79 	.word	0x00006c79
    67e4:	00006c21 	.word	0x00006c21
    67e8:	00006695 	.word	0x00006695

000067ec <usbdc_set_req>:
{
    67ec:	b510      	push	{r4, lr}
    67ee:	4604      	mov	r4, r0
    67f0:	460a      	mov	r2, r1
	switch (req->bRequest) {
    67f2:	784b      	ldrb	r3, [r1, #1]
    67f4:	3b01      	subs	r3, #1
    67f6:	2b0a      	cmp	r3, #10
    67f8:	d832      	bhi.n	6860 <usbdc_set_req+0x74>
    67fa:	e8df f003 	tbb	[pc, r3]
    67fe:	3121      	.short	0x3121
    6800:	31063126 	.word	0x31063126
    6804:	31103131 	.word	0x31103131
    6808:	2b          	.byte	0x2b
    6809:	00          	.byte	0x00
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    680a:	2301      	movs	r3, #1
    680c:	2200      	movs	r2, #0
    680e:	4611      	mov	r1, r2
    6810:	4c14      	ldr	r4, [pc, #80]	; (6864 <usbdc_set_req+0x78>)
    6812:	47a0      	blx	r4
    6814:	fab0 f380 	clz	r3, r0
    6818:	095b      	lsrs	r3, r3, #5
}
    681a:	4618      	mov	r0, r3
    681c:	bd10      	pop	{r4, pc}
		if (!usbdc_set_config(req->wValue)) {
    681e:	8850      	ldrh	r0, [r2, #2]
    6820:	b2c0      	uxtb	r0, r0
    6822:	4b11      	ldr	r3, [pc, #68]	; (6868 <usbdc_set_req+0x7c>)
    6824:	4798      	blx	r3
    6826:	4603      	mov	r3, r0
    6828:	2800      	cmp	r0, #0
    682a:	d0f6      	beq.n	681a <usbdc_set_req+0x2e>
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    682c:	2301      	movs	r3, #1
    682e:	2200      	movs	r2, #0
    6830:	4611      	mov	r1, r2
    6832:	4620      	mov	r0, r4
    6834:	4c0b      	ldr	r4, [pc, #44]	; (6864 <usbdc_set_req+0x78>)
    6836:	47a0      	blx	r4
    6838:	fab0 f380 	clz	r3, r0
    683c:	095b      	lsrs	r3, r3, #5
    683e:	e7ec      	b.n	681a <usbdc_set_req+0x2e>
		return usbdc_clear_ftr_req(ep, req);
    6840:	4611      	mov	r1, r2
    6842:	4b0a      	ldr	r3, [pc, #40]	; (686c <usbdc_set_req+0x80>)
    6844:	4798      	blx	r3
    6846:	4603      	mov	r3, r0
    6848:	e7e7      	b.n	681a <usbdc_set_req+0x2e>
		return usbdc_set_ftr_req(ep, req);
    684a:	4611      	mov	r1, r2
    684c:	4b08      	ldr	r3, [pc, #32]	; (6870 <usbdc_set_req+0x84>)
    684e:	4798      	blx	r3
    6850:	4603      	mov	r3, r0
    6852:	e7e2      	b.n	681a <usbdc_set_req+0x2e>
		return usbdc_set_interface(req->wValue, req->wIndex);
    6854:	8891      	ldrh	r1, [r2, #4]
    6856:	8850      	ldrh	r0, [r2, #2]
    6858:	4b06      	ldr	r3, [pc, #24]	; (6874 <usbdc_set_req+0x88>)
    685a:	4798      	blx	r3
    685c:	4603      	mov	r3, r0
    685e:	e7dc      	b.n	681a <usbdc_set_req+0x2e>
		return false;
    6860:	2300      	movs	r3, #0
    6862:	e7da      	b.n	681a <usbdc_set_req+0x2e>
    6864:	00006695 	.word	0x00006695
    6868:	0000658d 	.word	0x0000658d
    686c:	000066b5 	.word	0x000066b5
    6870:	000066f1 	.word	0x000066f1
    6874:	0000672d 	.word	0x0000672d

00006878 <usbdc_get_dev_desc>:
{
    6878:	b538      	push	{r3, r4, r5, lr}
    687a:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    687c:	88cc      	ldrh	r4, [r1, #6]
	if (length > 0x12) {
    687e:	2c12      	cmp	r4, #18
    6880:	d900      	bls.n	6884 <usbdc_get_dev_desc+0xc>
		length = 0x12;
    6882:	2412      	movs	r4, #18
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    6884:	4b0a      	ldr	r3, [pc, #40]	; (68b0 <usbdc_get_dev_desc+0x38>)
    6886:	681b      	ldr	r3, [r3, #0]
    6888:	2201      	movs	r2, #1
    688a:	6859      	ldr	r1, [r3, #4]
    688c:	6818      	ldr	r0, [r3, #0]
    688e:	4b09      	ldr	r3, [pc, #36]	; (68b4 <usbdc_get_dev_desc+0x3c>)
    6890:	4798      	blx	r3
	if (!dev_desc) {
    6892:	4601      	mov	r1, r0
    6894:	b148      	cbz	r0, 68aa <usbdc_get_dev_desc+0x32>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    6896:	2300      	movs	r3, #0
    6898:	4622      	mov	r2, r4
    689a:	4628      	mov	r0, r5
    689c:	4c06      	ldr	r4, [pc, #24]	; (68b8 <usbdc_get_dev_desc+0x40>)
    689e:	47a0      	blx	r4
    68a0:	b908      	cbnz	r0, 68a6 <usbdc_get_dev_desc+0x2e>
	return true;
    68a2:	2001      	movs	r0, #1
}
    68a4:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    68a6:	2000      	movs	r0, #0
    68a8:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    68aa:	2000      	movs	r0, #0
    68ac:	bd38      	pop	{r3, r4, r5, pc}
    68ae:	bf00      	nop
    68b0:	20000940 	.word	0x20000940
    68b4:	00006c21 	.word	0x00006c21
    68b8:	00006695 	.word	0x00006695

000068bc <usbdc_get_cfg_desc>:
{
    68bc:	b570      	push	{r4, r5, r6, lr}
    68be:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    68c0:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    68c2:	884a      	ldrh	r2, [r1, #2]
    68c4:	b2d2      	uxtb	r2, r2
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    68c6:	4912      	ldr	r1, [pc, #72]	; (6910 <usbdc_get_cfg_desc+0x54>)
    68c8:	7f0b      	ldrb	r3, [r1, #28]
    68ca:	3b01      	subs	r3, #1
    68cc:	421c      	tst	r4, r3
    68ce:	bf0c      	ite	eq
    68d0:	2601      	moveq	r6, #1
    68d2:	2600      	movne	r6, #0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    68d4:	680b      	ldr	r3, [r1, #0]
    68d6:	3201      	adds	r2, #1
    68d8:	b2d2      	uxtb	r2, r2
    68da:	6859      	ldr	r1, [r3, #4]
    68dc:	6818      	ldr	r0, [r3, #0]
    68de:	4b0d      	ldr	r3, [pc, #52]	; (6914 <usbdc_get_cfg_desc+0x58>)
    68e0:	4798      	blx	r3
	if (NULL == cfg_desc) {
    68e2:	b190      	cbz	r0, 690a <usbdc_get_cfg_desc+0x4e>
    68e4:	4601      	mov	r1, r0
	return (ptr[0] + (ptr[1] << 8));
    68e6:	7882      	ldrb	r2, [r0, #2]
    68e8:	78c3      	ldrb	r3, [r0, #3]
    68ea:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    68ee:	b292      	uxth	r2, r2
	if (length <= total_len) {
    68f0:	4294      	cmp	r4, r2
    68f2:	d801      	bhi.n	68f8 <usbdc_get_cfg_desc+0x3c>
	uint16_t length   = req->wLength;
    68f4:	4622      	mov	r2, r4
		need_zlp = false;
    68f6:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    68f8:	4633      	mov	r3, r6
    68fa:	4628      	mov	r0, r5
    68fc:	4c06      	ldr	r4, [pc, #24]	; (6918 <usbdc_get_cfg_desc+0x5c>)
    68fe:	47a0      	blx	r4
    6900:	b908      	cbnz	r0, 6906 <usbdc_get_cfg_desc+0x4a>
	return true;
    6902:	2001      	movs	r0, #1
}
    6904:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6906:	2000      	movs	r0, #0
    6908:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    690a:	2000      	movs	r0, #0
    690c:	bd70      	pop	{r4, r5, r6, pc}
    690e:	bf00      	nop
    6910:	20000940 	.word	0x20000940
    6914:	00006c79 	.word	0x00006c79
    6918:	00006695 	.word	0x00006695

0000691c <usbdc_get_str_desc>:
{
    691c:	b570      	push	{r4, r5, r6, lr}
    691e:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    6920:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    6922:	884a      	ldrh	r2, [r1, #2]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    6924:	490f      	ldr	r1, [pc, #60]	; (6964 <usbdc_get_str_desc+0x48>)
    6926:	7f0b      	ldrb	r3, [r1, #28]
    6928:	3b01      	subs	r3, #1
    692a:	421c      	tst	r4, r3
    692c:	bf0c      	ite	eq
    692e:	2601      	moveq	r6, #1
    6930:	2600      	movne	r6, #0
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    6932:	680b      	ldr	r3, [r1, #0]
    6934:	b2d2      	uxtb	r2, r2
    6936:	6859      	ldr	r1, [r3, #4]
    6938:	6818      	ldr	r0, [r3, #0]
    693a:	4b0b      	ldr	r3, [pc, #44]	; (6968 <usbdc_get_str_desc+0x4c>)
    693c:	4798      	blx	r3
	if (NULL == str_desc) {
    693e:	b170      	cbz	r0, 695e <usbdc_get_str_desc+0x42>
    6940:	4601      	mov	r1, r0
	if (length <= str_desc[0]) {
    6942:	7802      	ldrb	r2, [r0, #0]
    6944:	4294      	cmp	r4, r2
    6946:	d801      	bhi.n	694c <usbdc_get_str_desc+0x30>
	uint16_t length   = req->wLength;
    6948:	4622      	mov	r2, r4
		need_zlp = false;
    694a:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    694c:	4633      	mov	r3, r6
    694e:	4628      	mov	r0, r5
    6950:	4c06      	ldr	r4, [pc, #24]	; (696c <usbdc_get_str_desc+0x50>)
    6952:	47a0      	blx	r4
    6954:	b908      	cbnz	r0, 695a <usbdc_get_str_desc+0x3e>
	return true;
    6956:	2001      	movs	r0, #1
}
    6958:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    695a:	2000      	movs	r0, #0
    695c:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    695e:	2000      	movs	r0, #0
    6960:	bd70      	pop	{r4, r5, r6, pc}
    6962:	bf00      	nop
    6964:	20000940 	.word	0x20000940
    6968:	00006cc1 	.word	0x00006cc1
    696c:	00006695 	.word	0x00006695

00006970 <usbdc_get_desc_req>:
{
    6970:	b508      	push	{r3, lr}
	uint8_t type = (uint8_t)(req->wValue >> 8);
    6972:	884b      	ldrh	r3, [r1, #2]
    6974:	0a1b      	lsrs	r3, r3, #8
	switch (type) {
    6976:	2b02      	cmp	r3, #2
    6978:	d008      	beq.n	698c <usbdc_get_desc_req+0x1c>
    697a:	2b03      	cmp	r3, #3
    697c:	d009      	beq.n	6992 <usbdc_get_desc_req+0x22>
    697e:	2b01      	cmp	r3, #1
    6980:	d001      	beq.n	6986 <usbdc_get_desc_req+0x16>
	return false;
    6982:	2000      	movs	r0, #0
}
    6984:	bd08      	pop	{r3, pc}
		return usbdc_get_dev_desc(ep, req);
    6986:	4b04      	ldr	r3, [pc, #16]	; (6998 <usbdc_get_desc_req+0x28>)
    6988:	4798      	blx	r3
    698a:	bd08      	pop	{r3, pc}
		return usbdc_get_cfg_desc(ep, req);
    698c:	4b03      	ldr	r3, [pc, #12]	; (699c <usbdc_get_desc_req+0x2c>)
    698e:	4798      	blx	r3
    6990:	bd08      	pop	{r3, pc}
		return usbdc_get_str_desc(ep, req);
    6992:	4b03      	ldr	r3, [pc, #12]	; (69a0 <usbdc_get_desc_req+0x30>)
    6994:	4798      	blx	r3
    6996:	bd08      	pop	{r3, pc}
    6998:	00006879 	.word	0x00006879
    699c:	000068bd 	.word	0x000068bd
    69a0:	0000691d 	.word	0x0000691d

000069a4 <usbdc_get_status_req>:
{
    69a4:	b510      	push	{r4, lr}
    69a6:	b082      	sub	sp, #8
    69a8:	4604      	mov	r4, r0
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    69aa:	780b      	ldrb	r3, [r1, #0]
    69ac:	f003 031f 	and.w	r3, r3, #31
    69b0:	2b01      	cmp	r3, #1
    69b2:	d903      	bls.n	69bc <usbdc_get_status_req+0x18>
    69b4:	2b02      	cmp	r3, #2
    69b6:	d011      	beq.n	69dc <usbdc_get_status_req+0x38>
		return false;
    69b8:	2000      	movs	r0, #0
    69ba:	e00d      	b.n	69d8 <usbdc_get_status_req+0x34>
		st = 0;
    69bc:	2300      	movs	r3, #0
    69be:	9301      	str	r3, [sp, #4]
	memcpy(usbdc.ctrl_buf, &st, 2);
    69c0:	490d      	ldr	r1, [pc, #52]	; (69f8 <usbdc_get_status_req+0x54>)
    69c2:	694b      	ldr	r3, [r1, #20]
    69c4:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    69c8:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    69ca:	2300      	movs	r3, #0
    69cc:	2202      	movs	r2, #2
    69ce:	6949      	ldr	r1, [r1, #20]
    69d0:	4620      	mov	r0, r4
    69d2:	4c0a      	ldr	r4, [pc, #40]	; (69fc <usbdc_get_status_req+0x58>)
    69d4:	47a0      	blx	r4
	return true;
    69d6:	2001      	movs	r0, #1
}
    69d8:	b002      	add	sp, #8
    69da:	bd10      	pop	{r4, pc}
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    69dc:	8888      	ldrh	r0, [r1, #4]
    69de:	2102      	movs	r1, #2
    69e0:	b2c0      	uxtb	r0, r0
    69e2:	4b07      	ldr	r3, [pc, #28]	; (6a00 <usbdc_get_status_req+0x5c>)
    69e4:	4798      	blx	r3
		if (st < 0) {
    69e6:	2800      	cmp	r0, #0
    69e8:	db03      	blt.n	69f2 <usbdc_get_status_req+0x4e>
		st = st & 0x1;
    69ea:	f000 0001 	and.w	r0, r0, #1
    69ee:	9001      	str	r0, [sp, #4]
		break;
    69f0:	e7e6      	b.n	69c0 <usbdc_get_status_req+0x1c>
			return false;
    69f2:	2000      	movs	r0, #0
    69f4:	e7f0      	b.n	69d8 <usbdc_get_status_req+0x34>
    69f6:	bf00      	nop
    69f8:	20000940 	.word	0x20000940
    69fc:	00006695 	.word	0x00006695
    6a00:	000022f9 	.word	0x000022f9

00006a04 <usbdc_get_interface>:
{
    6a04:	b538      	push	{r3, r4, r5, lr}
    6a06:	4605      	mov	r5, r0
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    6a08:	4b14      	ldr	r3, [pc, #80]	; (6a5c <usbdc_get_interface+0x58>)
    6a0a:	691c      	ldr	r4, [r3, #16]
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    6a0c:	7f5b      	ldrb	r3, [r3, #29]
    6a0e:	8882      	ldrh	r2, [r0, #4]
    6a10:	4113      	asrs	r3, r2
    6a12:	f013 0f01 	tst.w	r3, #1
    6a16:	d009      	beq.n	6a2c <usbdc_get_interface+0x28>
	while (NULL != func) {
    6a18:	b1f4      	cbz	r4, 6a58 <usbdc_get_interface+0x54>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    6a1a:	6863      	ldr	r3, [r4, #4]
    6a1c:	462a      	mov	r2, r5
    6a1e:	2102      	movs	r1, #2
    6a20:	4620      	mov	r0, r4
    6a22:	4798      	blx	r3
    6a24:	2800      	cmp	r0, #0
    6a26:	da0c      	bge.n	6a42 <usbdc_get_interface+0x3e>
			func = func->next;
    6a28:	6824      	ldr	r4, [r4, #0]
    6a2a:	e7f5      	b.n	6a18 <usbdc_get_interface+0x14>
		usbdc.ctrl_buf[0] = 0;
    6a2c:	490b      	ldr	r1, [pc, #44]	; (6a5c <usbdc_get_interface+0x58>)
    6a2e:	694b      	ldr	r3, [r1, #20]
    6a30:	2000      	movs	r0, #0
    6a32:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6a34:	4603      	mov	r3, r0
    6a36:	2201      	movs	r2, #1
    6a38:	6949      	ldr	r1, [r1, #20]
    6a3a:	4c09      	ldr	r4, [pc, #36]	; (6a60 <usbdc_get_interface+0x5c>)
    6a3c:	47a0      	blx	r4
		return true;
    6a3e:	2001      	movs	r0, #1
    6a40:	bd38      	pop	{r3, r4, r5, pc}
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    6a42:	4906      	ldr	r1, [pc, #24]	; (6a5c <usbdc_get_interface+0x58>)
    6a44:	694b      	ldr	r3, [r1, #20]
    6a46:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6a48:	2300      	movs	r3, #0
    6a4a:	2201      	movs	r2, #1
    6a4c:	6949      	ldr	r1, [r1, #20]
    6a4e:	4618      	mov	r0, r3
    6a50:	4c03      	ldr	r4, [pc, #12]	; (6a60 <usbdc_get_interface+0x5c>)
    6a52:	47a0      	blx	r4
			return true;
    6a54:	2001      	movs	r0, #1
    6a56:	bd38      	pop	{r3, r4, r5, pc}
	return false;
    6a58:	2000      	movs	r0, #0
}
    6a5a:	bd38      	pop	{r3, r4, r5, pc}
    6a5c:	20000940 	.word	0x20000940
    6a60:	00006695 	.word	0x00006695

00006a64 <usbdc_get_req>:
{
    6a64:	b510      	push	{r4, lr}
	switch (req->bRequest) {
    6a66:	784b      	ldrb	r3, [r1, #1]
    6a68:	2b0a      	cmp	r3, #10
    6a6a:	d81c      	bhi.n	6aa6 <usbdc_get_req+0x42>
    6a6c:	e8df f003 	tbb	[pc, r3]
    6a70:	1b1b1b14 	.word	0x1b1b1b14
    6a74:	1b061b1b 	.word	0x1b061b1b
    6a78:	1b09      	.short	0x1b09
    6a7a:	17          	.byte	0x17
    6a7b:	00          	.byte	0x00
		return usbdc_get_desc_req(ep, req);
    6a7c:	4b0b      	ldr	r3, [pc, #44]	; (6aac <usbdc_get_req+0x48>)
    6a7e:	4798      	blx	r3
    6a80:	bd10      	pop	{r4, pc}
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    6a82:	490b      	ldr	r1, [pc, #44]	; (6ab0 <usbdc_get_req+0x4c>)
    6a84:	694b      	ldr	r3, [r1, #20]
    6a86:	7eca      	ldrb	r2, [r1, #27]
    6a88:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    6a8a:	2300      	movs	r3, #0
    6a8c:	2201      	movs	r2, #1
    6a8e:	6949      	ldr	r1, [r1, #20]
    6a90:	4c08      	ldr	r4, [pc, #32]	; (6ab4 <usbdc_get_req+0x50>)
    6a92:	47a0      	blx	r4
		return true;
    6a94:	2001      	movs	r0, #1
    6a96:	bd10      	pop	{r4, pc}
		return usbdc_get_status_req(ep, req);
    6a98:	4b07      	ldr	r3, [pc, #28]	; (6ab8 <usbdc_get_req+0x54>)
    6a9a:	4798      	blx	r3
    6a9c:	bd10      	pop	{r4, pc}
		return usbdc_get_interface(req);
    6a9e:	4608      	mov	r0, r1
    6aa0:	4b06      	ldr	r3, [pc, #24]	; (6abc <usbdc_get_req+0x58>)
    6aa2:	4798      	blx	r3
    6aa4:	bd10      	pop	{r4, pc}
		return false;
    6aa6:	2000      	movs	r0, #0
}
    6aa8:	bd10      	pop	{r4, pc}
    6aaa:	bf00      	nop
    6aac:	00006971 	.word	0x00006971
    6ab0:	20000940 	.word	0x20000940
    6ab4:	00006695 	.word	0x00006695
    6ab8:	000069a5 	.word	0x000069a5
    6abc:	00006a05 	.word	0x00006a05

00006ac0 <usbdc_cb_ctl_req>:
{
    6ac0:	b538      	push	{r3, r4, r5, lr}
    6ac2:	4605      	mov	r5, r0
    6ac4:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    6ac6:	2200      	movs	r2, #0
    6ac8:	4b0d      	ldr	r3, [pc, #52]	; (6b00 <usbdc_cb_ctl_req+0x40>)
    6aca:	4798      	blx	r3
    6acc:	f1b0 3fff 	cmp.w	r0, #4294967295
    6ad0:	d013      	beq.n	6afa <usbdc_cb_ctl_req+0x3a>
    6ad2:	2801      	cmp	r0, #1
    6ad4:	d006      	beq.n	6ae4 <usbdc_cb_ctl_req+0x24>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    6ad6:	7823      	ldrb	r3, [r4, #0]
    6ad8:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
    6adc:	d003      	beq.n	6ae6 <usbdc_cb_ctl_req+0x26>
    6ade:	2b80      	cmp	r3, #128	; 0x80
    6ae0:	d006      	beq.n	6af0 <usbdc_cb_ctl_req+0x30>
		return false;
    6ae2:	2000      	movs	r0, #0
}
    6ae4:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_set_req(ep, req);
    6ae6:	4621      	mov	r1, r4
    6ae8:	4628      	mov	r0, r5
    6aea:	4b06      	ldr	r3, [pc, #24]	; (6b04 <usbdc_cb_ctl_req+0x44>)
    6aec:	4798      	blx	r3
    6aee:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_get_req(ep, req);
    6af0:	4621      	mov	r1, r4
    6af2:	4628      	mov	r0, r5
    6af4:	4b04      	ldr	r3, [pc, #16]	; (6b08 <usbdc_cb_ctl_req+0x48>)
    6af6:	4798      	blx	r3
    6af8:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6afa:	2000      	movs	r0, #0
    6afc:	bd38      	pop	{r3, r4, r5, pc}
    6afe:	bf00      	nop
    6b00:	000064a1 	.word	0x000064a1
    6b04:	000067ed 	.word	0x000067ed
    6b08:	00006a65 	.word	0x00006a65

00006b0c <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    6b0c:	b508      	push	{r3, lr}
	switch (type) {
    6b0e:	2801      	cmp	r0, #1
    6b10:	d007      	beq.n	6b22 <usbdc_register_handler+0x16>
    6b12:	b110      	cbz	r0, 6b1a <usbdc_register_handler+0xe>
    6b14:	2802      	cmp	r0, #2
    6b16:	d008      	beq.n	6b2a <usbdc_register_handler+0x1e>
    6b18:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    6b1a:	4806      	ldr	r0, [pc, #24]	; (6b34 <usbdc_register_handler+0x28>)
    6b1c:	4b06      	ldr	r3, [pc, #24]	; (6b38 <usbdc_register_handler+0x2c>)
    6b1e:	4798      	blx	r3
		break;
    6b20:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    6b22:	4806      	ldr	r0, [pc, #24]	; (6b3c <usbdc_register_handler+0x30>)
    6b24:	4b04      	ldr	r3, [pc, #16]	; (6b38 <usbdc_register_handler+0x2c>)
    6b26:	4798      	blx	r3
		break;
    6b28:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    6b2a:	4805      	ldr	r0, [pc, #20]	; (6b40 <usbdc_register_handler+0x34>)
    6b2c:	4b02      	ldr	r3, [pc, #8]	; (6b38 <usbdc_register_handler+0x2c>)
    6b2e:	4798      	blx	r3
    6b30:	bd08      	pop	{r3, pc}
    6b32:	bf00      	nop
    6b34:	20000944 	.word	0x20000944
    6b38:	00002405 	.word	0x00002405
    6b3c:	20000948 	.word	0x20000948
    6b40:	2000094c 	.word	0x2000094c

00006b44 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    6b44:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    6b46:	4605      	mov	r5, r0
    6b48:	f240 3255 	movw	r2, #853	; 0x355
    6b4c:	490c      	ldr	r1, [pc, #48]	; (6b80 <usbdc_init+0x3c>)
    6b4e:	3000      	adds	r0, #0
    6b50:	bf18      	it	ne
    6b52:	2001      	movne	r0, #1
    6b54:	4b0b      	ldr	r3, [pc, #44]	; (6b84 <usbdc_init+0x40>)
    6b56:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    6b58:	4b0b      	ldr	r3, [pc, #44]	; (6b88 <usbdc_init+0x44>)
    6b5a:	4798      	blx	r3
	if (rc < 0) {
    6b5c:	2800      	cmp	r0, #0
    6b5e:	db0e      	blt.n	6b7e <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    6b60:	4c0a      	ldr	r4, [pc, #40]	; (6b8c <usbdc_init+0x48>)
    6b62:	2220      	movs	r2, #32
    6b64:	2100      	movs	r1, #0
    6b66:	4620      	mov	r0, r4
    6b68:	4b09      	ldr	r3, [pc, #36]	; (6b90 <usbdc_init+0x4c>)
    6b6a:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    6b6c:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    6b6e:	4909      	ldr	r1, [pc, #36]	; (6b94 <usbdc_init+0x50>)
    6b70:	2000      	movs	r0, #0
    6b72:	4c09      	ldr	r4, [pc, #36]	; (6b98 <usbdc_init+0x54>)
    6b74:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    6b76:	4909      	ldr	r1, [pc, #36]	; (6b9c <usbdc_init+0x58>)
    6b78:	2001      	movs	r0, #1
    6b7a:	47a0      	blx	r4

	return 0;
    6b7c:	2000      	movs	r0, #0
}
    6b7e:	bd38      	pop	{r3, r4, r5, pc}
    6b80:	00007da4 	.word	0x00007da4
    6b84:	000023b5 	.word	0x000023b5
    6b88:	0000205d 	.word	0x0000205d
    6b8c:	20000940 	.word	0x20000940
    6b90:	00006faf 	.word	0x00006faf
    6b94:	000064dd 	.word	0x000064dd
    6b98:	000020c9 	.word	0x000020c9
    6b9c:	00006675 	.word	0x00006675

00006ba0 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    6ba0:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    6ba2:	4601      	mov	r1, r0
    6ba4:	4801      	ldr	r0, [pc, #4]	; (6bac <usbdc_register_function+0xc>)
    6ba6:	4b02      	ldr	r3, [pc, #8]	; (6bb0 <usbdc_register_function+0x10>)
    6ba8:	4798      	blx	r3
    6baa:	bd08      	pop	{r3, pc}
    6bac:	20000950 	.word	0x20000950
    6bb0:	00002405 	.word	0x00002405

00006bb4 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    6bb4:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    6bb6:	4b0a      	ldr	r3, [pc, #40]	; (6be0 <usbdc_start+0x2c>)
    6bb8:	7e9b      	ldrb	r3, [r3, #26]
    6bba:	b95b      	cbnz	r3, 6bd4 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    6bbc:	b168      	cbz	r0, 6bda <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    6bbe:	4b08      	ldr	r3, [pc, #32]	; (6be0 <usbdc_start+0x2c>)
    6bc0:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    6bc2:	6802      	ldr	r2, [r0, #0]
    6bc4:	79d2      	ldrb	r2, [r2, #7]
    6bc6:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    6bc8:	2201      	movs	r2, #1
    6bca:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    6bcc:	4b05      	ldr	r3, [pc, #20]	; (6be4 <usbdc_start+0x30>)
    6bce:	4798      	blx	r3
	return ERR_NONE;
    6bd0:	2000      	movs	r0, #0
    6bd2:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    6bd4:	f06f 0003 	mvn.w	r0, #3
    6bd8:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    6bda:	f06f 0008 	mvn.w	r0, #8
}
    6bde:	bd08      	pop	{r3, pc}
    6be0:	20000940 	.word	0x20000940
    6be4:	000020d5 	.word	0x000020d5

00006be8 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    6be8:	b508      	push	{r3, lr}
	usb_d_attach();
    6bea:	4b01      	ldr	r3, [pc, #4]	; (6bf0 <usbdc_attach+0x8>)
    6bec:	4798      	blx	r3
    6bee:	bd08      	pop	{r3, pc}
    6bf0:	000020e1 	.word	0x000020e1

00006bf4 <usbdc_detach>:

/**
 * \brief Detach the USB device from host
 */
void usbdc_detach(void)
{
    6bf4:	b508      	push	{r3, lr}
	usb_d_detach();
    6bf6:	4b01      	ldr	r3, [pc, #4]	; (6bfc <usbdc_detach+0x8>)
    6bf8:	4798      	blx	r3
    6bfa:	bd08      	pop	{r3, pc}
    6bfc:	000020ed 	.word	0x000020ed

00006c00 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    6c00:	4b01      	ldr	r3, [pc, #4]	; (6c08 <usbdc_get_ctrl_buffer+0x8>)
    6c02:	6958      	ldr	r0, [r3, #20]
    6c04:	4770      	bx	lr
    6c06:	bf00      	nop
    6c08:	20000940 	.word	0x20000940

00006c0c <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    6c0c:	4b03      	ldr	r3, [pc, #12]	; (6c1c <usbdc_get_state+0x10>)
    6c0e:	7e98      	ldrb	r0, [r3, #26]
    6c10:	f010 0f10 	tst.w	r0, #16
    6c14:	d000      	beq.n	6c18 <usbdc_get_state+0xc>
		return USBD_S_SUSPEND;
    6c16:	2010      	movs	r0, #16
	}
	return usbdc.state;
}
    6c18:	4770      	bx	lr
    6c1a:	bf00      	nop
    6c1c:	20000940 	.word	0x20000940

00006c20 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6c20:	4288      	cmp	r0, r1
    6c22:	d213      	bcs.n	6c4c <usb_find_desc+0x2c>
	return desc[0];
    6c24:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6c26:	2b01      	cmp	r3, #1
    6c28:	d912      	bls.n	6c50 <usb_find_desc+0x30>
{
    6c2a:	b410      	push	{r4}
    6c2c:	e002      	b.n	6c34 <usb_find_desc+0x14>
    6c2e:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6c30:	2b01      	cmp	r3, #1
    6c32:	d909      	bls.n	6c48 <usb_find_desc+0x28>
	return desc[1];
    6c34:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    6c36:	4294      	cmp	r4, r2
    6c38:	d003      	beq.n	6c42 <usb_find_desc+0x22>
	return (desc + usb_desc_len(desc));
    6c3a:	4418      	add	r0, r3
	while (desc < eof) {
    6c3c:	4288      	cmp	r0, r1
    6c3e:	d3f6      	bcc.n	6c2e <usb_find_desc+0xe>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6c40:	2000      	movs	r0, #0
}
    6c42:	f85d 4b04 	ldr.w	r4, [sp], #4
    6c46:	4770      	bx	lr
		_desc_len_check();
    6c48:	2000      	movs	r0, #0
    6c4a:	e7fa      	b.n	6c42 <usb_find_desc+0x22>
	return NULL;
    6c4c:	2000      	movs	r0, #0
    6c4e:	4770      	bx	lr
		_desc_len_check();
    6c50:	2000      	movs	r0, #0
    6c52:	4770      	bx	lr

00006c54 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6c54:	4288      	cmp	r0, r1
    6c56:	d209      	bcs.n	6c6c <usb_find_ep_desc+0x18>
	return desc[0];
    6c58:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6c5a:	2b01      	cmp	r3, #1
    6c5c:	d908      	bls.n	6c70 <usb_find_ep_desc+0x1c>
	return desc[1];
    6c5e:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    6c60:	2a04      	cmp	r2, #4
    6c62:	d007      	beq.n	6c74 <usb_find_ep_desc+0x20>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    6c64:	2a05      	cmp	r2, #5
    6c66:	d006      	beq.n	6c76 <usb_find_ep_desc+0x22>
	return (desc + usb_desc_len(desc));
    6c68:	4418      	add	r0, r3
    6c6a:	e7f3      	b.n	6c54 <usb_find_ep_desc>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6c6c:	2000      	movs	r0, #0
    6c6e:	4770      	bx	lr
		_desc_len_check();
    6c70:	2000      	movs	r0, #0
    6c72:	4770      	bx	lr
	return NULL;
    6c74:	2000      	movs	r0, #0
}
    6c76:	4770      	bx	lr

00006c78 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    6c78:	b538      	push	{r3, r4, r5, lr}
    6c7a:	460c      	mov	r4, r1
    6c7c:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    6c7e:	2202      	movs	r2, #2
    6c80:	4b0e      	ldr	r3, [pc, #56]	; (6cbc <usb_find_cfg_desc+0x44>)
    6c82:	4798      	blx	r3
	if (!desc) {
    6c84:	4603      	mov	r3, r0
    6c86:	b190      	cbz	r0, 6cae <usb_find_cfg_desc+0x36>
		return NULL;
	}
	while (desc < eof) {
    6c88:	42a3      	cmp	r3, r4
    6c8a:	d20f      	bcs.n	6cac <usb_find_cfg_desc+0x34>
	return desc[0];
    6c8c:	781a      	ldrb	r2, [r3, #0]
		_desc_len_check();
    6c8e:	2a01      	cmp	r2, #1
    6c90:	d90f      	bls.n	6cb2 <usb_find_cfg_desc+0x3a>
		if (desc[1] != USB_DT_CONFIG) {
    6c92:	785a      	ldrb	r2, [r3, #1]
    6c94:	2a02      	cmp	r2, #2
    6c96:	d10e      	bne.n	6cb6 <usb_find_cfg_desc+0x3e>
			break;
		}
		if (desc[5] == cfg_value) {
    6c98:	795a      	ldrb	r2, [r3, #5]
    6c9a:	42aa      	cmp	r2, r5
    6c9c:	d007      	beq.n	6cae <usb_find_cfg_desc+0x36>
	return (ptr[0] + (ptr[1] << 8));
    6c9e:	789a      	ldrb	r2, [r3, #2]
    6ca0:	78d9      	ldrb	r1, [r3, #3]
    6ca2:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    6ca6:	fa13 f382 	uxtah	r3, r3, r2
    6caa:	e7ed      	b.n	6c88 <usb_find_cfg_desc+0x10>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    6cac:	2300      	movs	r3, #0
}
    6cae:	4618      	mov	r0, r3
    6cb0:	bd38      	pop	{r3, r4, r5, pc}
		_desc_len_check();
    6cb2:	2300      	movs	r3, #0
    6cb4:	e7fb      	b.n	6cae <usb_find_cfg_desc+0x36>
	return NULL;
    6cb6:	2300      	movs	r3, #0
    6cb8:	e7f9      	b.n	6cae <usb_find_cfg_desc+0x36>
    6cba:	bf00      	nop
    6cbc:	00006c21 	.word	0x00006c21

00006cc0 <usb_find_str_desc>:
	}
	return NULL;
}

uint8_t *usb_find_str_desc(uint8_t *desc, uint8_t *eof, uint8_t str_index)
{
    6cc0:	b570      	push	{r4, r5, r6, lr}
    6cc2:	460d      	mov	r5, r1
    6cc4:	4616      	mov	r6, r2
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    6cc6:	2400      	movs	r4, #0
    6cc8:	42a8      	cmp	r0, r5
    6cca:	d20e      	bcs.n	6cea <usb_find_str_desc+0x2a>
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    6ccc:	2203      	movs	r2, #3
    6cce:	4629      	mov	r1, r5
    6cd0:	4b08      	ldr	r3, [pc, #32]	; (6cf4 <usb_find_str_desc+0x34>)
    6cd2:	4798      	blx	r3
		if (desc) {
    6cd4:	4603      	mov	r3, r0
    6cd6:	b148      	cbz	r0, 6cec <usb_find_str_desc+0x2c>
	return desc[0];
    6cd8:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    6cda:	2801      	cmp	r0, #1
    6cdc:	d908      	bls.n	6cf0 <usb_find_str_desc+0x30>
			if (i == str_index) {
    6cde:	42b4      	cmp	r4, r6
    6ce0:	d004      	beq.n	6cec <usb_find_str_desc+0x2c>
				return desc;
			}
			i++;
    6ce2:	3401      	adds	r4, #1
    6ce4:	b2e4      	uxtb	r4, r4
	return (desc + usb_desc_len(desc));
    6ce6:	4418      	add	r0, r3
    6ce8:	e7ee      	b.n	6cc8 <usb_find_str_desc+0x8>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    6cea:	2300      	movs	r3, #0
}
    6cec:	4618      	mov	r0, r3
    6cee:	bd70      	pop	{r4, r5, r6, pc}
			_desc_len_check();
    6cf0:	2300      	movs	r3, #0
    6cf2:	e7fb      	b.n	6cec <usb_find_str_desc+0x2c>
    6cf4:	00006c21 	.word	0x00006c21

00006cf8 <cdc_write_finished>:
/**
 * \brief Callback invoked when bulk IN data received
 */
static bool cdc_write_finished(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    pending_write = false;
    6cf8:	2000      	movs	r0, #0
    6cfa:	4b01      	ldr	r3, [pc, #4]	; (6d00 <cdc_write_finished+0x8>)
    6cfc:	7018      	strb	r0, [r3, #0]

	/* No error. */
	return false;
}
    6cfe:	4770      	bx	lr
    6d00:	20000960 	.word	0x20000960

00006d04 <cdc_read_start>:
{
    6d04:	b508      	push	{r3, lr}
    pending_read = true;
    6d06:	2201      	movs	r2, #1
    6d08:	4b03      	ldr	r3, [pc, #12]	; (6d18 <cdc_read_start+0x14>)
    6d0a:	705a      	strb	r2, [r3, #1]
    return cdcdf_acm_read(usbd_cdc_buffer, USBD_CDC_BUFFER_SIZE);
    6d0c:	2140      	movs	r1, #64	; 0x40
    6d0e:	4803      	ldr	r0, [pc, #12]	; (6d1c <cdc_read_start+0x18>)
    6d10:	4b03      	ldr	r3, [pc, #12]	; (6d20 <cdc_read_start+0x1c>)
    6d12:	4798      	blx	r3
}
    6d14:	bd08      	pop	{r3, pc}
    6d16:	bf00      	nop
    6d18:	20000960 	.word	0x20000960
    6d1c:	20000be8 	.word	0x20000be8
    6d20:	000063e1 	.word	0x000063e1

00006d24 <usb_device_state_changed_handler>:

/**
 * \brief Callback invoked when Line State Change
 */
static bool usb_device_state_changed_handler(usb_cdc_control_signal_t state)
{
    6d24:	b510      	push	{r4, lr}
    6d26:	b082      	sub	sp, #8
    6d28:	f8ad 0004 	strh.w	r0, [sp, #4]
	if (state.rs232.DTR) 
    6d2c:	f010 0f01 	tst.w	r0, #1
    6d30:	d105      	bne.n	6d3e <usb_device_state_changed_handler+0x1a>
		cdc_read_start();
		cdc_connected = true;
	}
	else
	{
		cdc_connected = false;
    6d32:	2200      	movs	r2, #0
    6d34:	4b08      	ldr	r3, [pc, #32]	; (6d58 <usb_device_state_changed_handler+0x34>)
    6d36:	709a      	strb	r2, [r3, #2]
	}

	/* No error. */
	return false;
}
    6d38:	2000      	movs	r0, #0
    6d3a:	b002      	add	sp, #8
    6d3c:	bd10      	pop	{r4, pc}
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)cdc_read_finished);
    6d3e:	4907      	ldr	r1, [pc, #28]	; (6d5c <usb_device_state_changed_handler+0x38>)
    6d40:	2000      	movs	r0, #0
    6d42:	4c07      	ldr	r4, [pc, #28]	; (6d60 <usb_device_state_changed_handler+0x3c>)
    6d44:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)cdc_write_finished);
    6d46:	4907      	ldr	r1, [pc, #28]	; (6d64 <usb_device_state_changed_handler+0x40>)
    6d48:	2001      	movs	r0, #1
    6d4a:	47a0      	blx	r4
		cdc_read_start();
    6d4c:	4b06      	ldr	r3, [pc, #24]	; (6d68 <usb_device_state_changed_handler+0x44>)
    6d4e:	4798      	blx	r3
		cdc_connected = true;
    6d50:	2201      	movs	r2, #1
    6d52:	4b01      	ldr	r3, [pc, #4]	; (6d58 <usb_device_state_changed_handler+0x34>)
    6d54:	709a      	strb	r2, [r3, #2]
    6d56:	e7ef      	b.n	6d38 <usb_device_state_changed_handler+0x14>
    6d58:	20000960 	.word	0x20000960
    6d5c:	00006d6d 	.word	0x00006d6d
    6d60:	00006389 	.word	0x00006389
    6d64:	00006cf9 	.word	0x00006cf9
    6d68:	00006d05 	.word	0x00006d05

00006d6c <cdc_read_finished>:
{
    6d6c:	b530      	push	{r4, r5, lr}
    6d6e:	b083      	sub	sp, #12
    if (rc == USB_XFER_DONE)
    6d70:	b119      	cbz	r1, 6d7a <cdc_read_finished+0xe>
    bool result = false;
    6d72:	2400      	movs	r4, #0
}
    6d74:	4620      	mov	r0, r4
    6d76:	b003      	add	sp, #12
    6d78:	bd30      	pop	{r4, r5, pc}
    6d7a:	4614      	mov	r4, r2
        pending_read = false;
    6d7c:	4b15      	ldr	r3, [pc, #84]	; (6dd4 <cdc_read_finished+0x68>)
    6d7e:	2200      	movs	r2, #0
    6d80:	705a      	strb	r2, [r3, #1]
        uint8_t input_buffer_bytes_remaining = (uint8_t) (USBD_CDC_BUFFER_SIZE - input_length);
    6d82:	791d      	ldrb	r5, [r3, #4]
    6d84:	f1c5 0540 	rsb	r5, r5, #64	; 0x40
    6d88:	b2ed      	uxtb	r5, r5
        atomic_enter_critical(&flags);
    6d8a:	a801      	add	r0, sp, #4
    6d8c:	4b12      	ldr	r3, [pc, #72]	; (6dd8 <cdc_read_finished+0x6c>)
    6d8e:	4798      	blx	r3
        if (count <= input_buffer_bytes_remaining)
    6d90:	42a5      	cmp	r5, r4
    6d92:	d20b      	bcs.n	6dac <cdc_read_finished+0x40>
            result = true;
    6d94:	2401      	movs	r4, #1
        memset(usbd_cdc_buffer, 0, USBD_CDC_BUFFER_SIZE);
    6d96:	2240      	movs	r2, #64	; 0x40
    6d98:	2100      	movs	r1, #0
    6d9a:	4810      	ldr	r0, [pc, #64]	; (6ddc <cdc_read_finished+0x70>)
    6d9c:	4b10      	ldr	r3, [pc, #64]	; (6de0 <cdc_read_finished+0x74>)
    6d9e:	4798      	blx	r3
        atomic_leave_critical(&flags);
    6da0:	a801      	add	r0, sp, #4
    6da2:	4b10      	ldr	r3, [pc, #64]	; (6de4 <cdc_read_finished+0x78>)
    6da4:	4798      	blx	r3
        cdc_read_start();
    6da6:	4b10      	ldr	r3, [pc, #64]	; (6de8 <cdc_read_finished+0x7c>)
    6da8:	4798      	blx	r3
    6daa:	e7e3      	b.n	6d74 <cdc_read_finished+0x8>
    6dac:	2100      	movs	r1, #0
            for (uint16_t i = 0; i < count; i++)
    6dae:	428c      	cmp	r4, r1
    6db0:	d90c      	bls.n	6dcc <cdc_read_finished+0x60>
                uint8_t c = usbd_cdc_buffer[i];
    6db2:	4b0a      	ldr	r3, [pc, #40]	; (6ddc <cdc_read_finished+0x70>)
    6db4:	5c5d      	ldrb	r5, [r3, r1]
                input_buffer[input_length] = c;
    6db6:	4807      	ldr	r0, [pc, #28]	; (6dd4 <cdc_read_finished+0x68>)
    6db8:	6843      	ldr	r3, [r0, #4]
    6dba:	18c2      	adds	r2, r0, r3
    6dbc:	7215      	strb	r5, [r2, #8]
                input_length++;
    6dbe:	3301      	adds	r3, #1
    6dc0:	6043      	str	r3, [r0, #4]
                if (input_length == USBD_CDC_BUFFER_SIZE)
    6dc2:	2b40      	cmp	r3, #64	; 0x40
    6dc4:	d004      	beq.n	6dd0 <cdc_read_finished+0x64>
            for (uint16_t i = 0; i < count; i++)
    6dc6:	3101      	adds	r1, #1
    6dc8:	b289      	uxth	r1, r1
    6dca:	e7f0      	b.n	6dae <cdc_read_finished+0x42>
    bool result = false;
    6dcc:	2400      	movs	r4, #0
    6dce:	e7e2      	b.n	6d96 <cdc_read_finished+0x2a>
    6dd0:	2400      	movs	r4, #0
    6dd2:	e7e0      	b.n	6d96 <cdc_read_finished+0x2a>
    6dd4:	20000960 	.word	0x20000960
    6dd8:	00000f39 	.word	0x00000f39
    6ddc:	20000be8 	.word	0x20000be8
    6de0:	00006faf 	.word	0x00006faf
    6de4:	00000f47 	.word	0x00000f47
    6de8:	00006d05 	.word	0x00006d05

00006dec <cdc_write>:
{
    6dec:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < length && cdc_connected; i++)
    6dee:	2200      	movs	r2, #0
    6df0:	e008      	b.n	6e04 <cdc_write+0x18>
		char p = buf[i];
    6df2:	5c85      	ldrb	r5, [r0, r2]
		output_buffer[output_length++] = p;
    6df4:	4b0c      	ldr	r3, [pc, #48]	; (6e28 <cdc_write+0x3c>)
    6df6:	6c9c      	ldr	r4, [r3, #72]	; 0x48
    6df8:	1c66      	adds	r6, r4, #1
    6dfa:	649e      	str	r6, [r3, #72]	; 0x48
    6dfc:	4423      	add	r3, r4
    6dfe:	f883 504c 	strb.w	r5, [r3, #76]	; 0x4c
	for (int i = 0; i < length && cdc_connected; i++)
    6e02:	3201      	adds	r2, #1
    6e04:	460c      	mov	r4, r1
    6e06:	428a      	cmp	r2, r1
    6e08:	da03      	bge.n	6e12 <cdc_write+0x26>
    6e0a:	4b07      	ldr	r3, [pc, #28]	; (6e28 <cdc_write+0x3c>)
    6e0c:	789b      	ldrb	r3, [r3, #2]
    6e0e:	2b00      	cmp	r3, #0
    6e10:	d1ef      	bne.n	6df2 <cdc_write+0x6>
	cdcdf_acm_write(output_buffer, output_length);
    6e12:	4d05      	ldr	r5, [pc, #20]	; (6e28 <cdc_write+0x3c>)
    6e14:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    6e16:	f105 004c 	add.w	r0, r5, #76	; 0x4c
    6e1a:	4b04      	ldr	r3, [pc, #16]	; (6e2c <cdc_write+0x40>)
    6e1c:	4798      	blx	r3
	output_length = 0;
    6e1e:	2300      	movs	r3, #0
    6e20:	64ab      	str	r3, [r5, #72]	; 0x48
}
    6e22:	4620      	mov	r0, r4
    6e24:	bd70      	pop	{r4, r5, r6, pc}
    6e26:	bf00      	nop
    6e28:	20000960 	.word	0x20000960
    6e2c:	00006411 	.word	0x00006411

00006e30 <cdc_device_acm_init>:

/**
 * \brief CDC ACM Init
 */
void cdc_device_acm_init(void)
{
    6e30:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    6e32:	4804      	ldr	r0, [pc, #16]	; (6e44 <cdc_device_acm_init+0x14>)
    6e34:	4b04      	ldr	r3, [pc, #16]	; (6e48 <cdc_device_acm_init+0x18>)
    6e36:	4798      	blx	r3

	/* usbdc_register_funcion inside */
	cdcdf_acm_init();
    6e38:	4b04      	ldr	r3, [pc, #16]	; (6e4c <cdc_device_acm_init+0x1c>)
    6e3a:	4798      	blx	r3

	usbdc_start(single_desc);
    6e3c:	4804      	ldr	r0, [pc, #16]	; (6e50 <cdc_device_acm_init+0x20>)
    6e3e:	4b05      	ldr	r3, [pc, #20]	; (6e54 <cdc_device_acm_init+0x24>)
    6e40:	4798      	blx	r3
    6e42:	bd08      	pop	{r3, pc}
    6e44:	200009ec 	.word	0x200009ec
    6e48:	00006b45 	.word	0x00006b45
    6e4c:	00006341 	.word	0x00006341
    6e50:	20000024 	.word	0x20000024
    6e54:	00006bb5 	.word	0x00006bb5

00006e58 <usb_init>:
	//usbdc_attach();
}

void usb_init(void)
{
    6e58:	b508      	push	{r3, lr}
	cdc_device_acm_init();
    6e5a:	4b01      	ldr	r3, [pc, #4]	; (6e60 <usb_init+0x8>)
    6e5c:	4798      	blx	r3
    6e5e:	bd08      	pop	{r3, pc}
    6e60:	00006e31 	.word	0x00006e31

00006e64 <usb_serial_begin>:
}

void usb_serial_begin (void)
{
    6e64:	b508      	push	{r3, lr}
	while (!cdcdf_acm_is_enabled()) {
    6e66:	4b04      	ldr	r3, [pc, #16]	; (6e78 <usb_serial_begin+0x14>)
    6e68:	4798      	blx	r3
    6e6a:	2800      	cmp	r0, #0
    6e6c:	d0fb      	beq.n	6e66 <usb_serial_begin+0x2>
		// wait cdc acm to be installed
	};

	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)usb_device_state_changed_handler);
    6e6e:	4903      	ldr	r1, [pc, #12]	; (6e7c <usb_serial_begin+0x18>)
    6e70:	2003      	movs	r0, #3
    6e72:	4b03      	ldr	r3, [pc, #12]	; (6e80 <usb_serial_begin+0x1c>)
    6e74:	4798      	blx	r3
    6e76:	bd08      	pop	{r3, pc}
    6e78:	000063d5 	.word	0x000063d5
    6e7c:	00006d25 	.word	0x00006d25
    6e80:	00006389 	.word	0x00006389

00006e84 <usb_serial_bytes_available>:
}

int32_t usb_serial_bytes_available (void)
{
    6e84:	b508      	push	{r3, lr}
    if (!pending_read)
    6e86:	4b04      	ldr	r3, [pc, #16]	; (6e98 <usb_serial_bytes_available+0x14>)
    6e88:	785b      	ldrb	r3, [r3, #1]
    6e8a:	b113      	cbz	r3, 6e92 <usb_serial_bytes_available+0xe>
    {
        cdc_read_start();
    }

    return input_length;
}
    6e8c:	4b02      	ldr	r3, [pc, #8]	; (6e98 <usb_serial_bytes_available+0x14>)
    6e8e:	6858      	ldr	r0, [r3, #4]
    6e90:	bd08      	pop	{r3, pc}
        cdc_read_start();
    6e92:	4b02      	ldr	r3, [pc, #8]	; (6e9c <usb_serial_bytes_available+0x18>)
    6e94:	4798      	blx	r3
    6e96:	e7f9      	b.n	6e8c <usb_serial_bytes_available+0x8>
    6e98:	20000960 	.word	0x20000960
    6e9c:	00006d05 	.word	0x00006d05

00006ea0 <usb_serial_read>:

int32_t usb_serial_read (char *const user_input_buffer, const uint16_t user_input_buffer_length)
{
    6ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6ea4:	b082      	sub	sp, #8
    int result = 0;

    if (input_length > 0)
    6ea6:	4b20      	ldr	r3, [pc, #128]	; (6f28 <usb_serial_read+0x88>)
    6ea8:	685c      	ldr	r4, [r3, #4]
    6eaa:	2c00      	cmp	r4, #0
    6eac:	d037      	beq.n	6f1e <usb_serial_read+0x7e>
    {
        int bytes_to_copy = 0;
        int bytes_remaining = 0;
        int idx_of_first_remaining = 0;
        if (input_length >= user_input_buffer_length)
    6eae:	428c      	cmp	r4, r1
    6eb0:	d327      	bcc.n	6f02 <usb_serial_read+0x62>
        {
            bytes_to_copy = user_input_buffer_length;
    6eb2:	460f      	mov	r7, r1
            bytes_remaining = input_length - user_input_buffer_length;
    6eb4:	1a64      	subs	r4, r4, r1
            idx_of_first_remaining = user_input_buffer_length;
    6eb6:	460e      	mov	r6, r1
    6eb8:	4605      	mov	r5, r0
            bytes_to_copy = input_length;
        }

        result = bytes_to_copy;

        CRITICAL_SECTION_ENTER()
    6eba:	a801      	add	r0, sp, #4
    6ebc:	4b1b      	ldr	r3, [pc, #108]	; (6f2c <usb_serial_read+0x8c>)
    6ebe:	4798      	blx	r3

        memcpy(user_input_buffer, input_buffer, bytes_to_copy);
    6ec0:	463a      	mov	r2, r7
    6ec2:	491b      	ldr	r1, [pc, #108]	; (6f30 <usb_serial_read+0x90>)
    6ec4:	4628      	mov	r0, r5
    6ec6:	4b1b      	ldr	r3, [pc, #108]	; (6f34 <usb_serial_read+0x94>)
    6ec8:	4798      	blx	r3

        if (bytes_remaining > 0)
    6eca:	2c00      	cmp	r4, #0
    6ecc:	dd1d      	ble.n	6f0a <usb_serial_read+0x6a>
        {
            memcpy(input_buffer, (input_buffer + idx_of_first_remaining), bytes_remaining);
    6ece:	4d16      	ldr	r5, [pc, #88]	; (6f28 <usb_serial_read+0x88>)
    6ed0:	f105 0808 	add.w	r8, r5, #8
    6ed4:	4622      	mov	r2, r4
    6ed6:	eb08 0106 	add.w	r1, r8, r6
    6eda:	4640      	mov	r0, r8
    6edc:	4b15      	ldr	r3, [pc, #84]	; (6f34 <usb_serial_read+0x94>)
    6ede:	4798      	blx	r3
            memset((input_buffer + bytes_remaining), 0, (input_length - bytes_remaining));
    6ee0:	686a      	ldr	r2, [r5, #4]
    6ee2:	1b12      	subs	r2, r2, r4
    6ee4:	2100      	movs	r1, #0
    6ee6:	eb08 0004 	add.w	r0, r8, r4
    6eea:	4b13      	ldr	r3, [pc, #76]	; (6f38 <usb_serial_read+0x98>)
    6eec:	4798      	blx	r3
            input_length = bytes_remaining;
    6eee:	606c      	str	r4, [r5, #4]
        {
            memset(input_buffer, 0, input_length);
            input_length = 0;
        }

        CRITICAL_SECTION_LEAVE()
    6ef0:	a801      	add	r0, sp, #4
    6ef2:	4b12      	ldr	r3, [pc, #72]	; (6f3c <usb_serial_read+0x9c>)
    6ef4:	4798      	blx	r3

        if (!pending_read)
    6ef6:	4b0c      	ldr	r3, [pc, #48]	; (6f28 <usb_serial_read+0x88>)
    6ef8:	785b      	ldrb	r3, [r3, #1]
    6efa:	b98b      	cbnz	r3, 6f20 <usb_serial_read+0x80>
        {
            cdc_read_start();
    6efc:	4b10      	ldr	r3, [pc, #64]	; (6f40 <usb_serial_read+0xa0>)
    6efe:	4798      	blx	r3
    6f00:	e00e      	b.n	6f20 <usb_serial_read+0x80>
            bytes_to_copy = input_length;
    6f02:	4627      	mov	r7, r4
        int idx_of_first_remaining = 0;
    6f04:	2600      	movs	r6, #0
        int bytes_remaining = 0;
    6f06:	4634      	mov	r4, r6
    6f08:	e7d6      	b.n	6eb8 <usb_serial_read+0x18>
            memset(input_buffer, 0, input_length);
    6f0a:	4c07      	ldr	r4, [pc, #28]	; (6f28 <usb_serial_read+0x88>)
    6f0c:	6862      	ldr	r2, [r4, #4]
    6f0e:	2100      	movs	r1, #0
    6f10:	f104 0008 	add.w	r0, r4, #8
    6f14:	4b08      	ldr	r3, [pc, #32]	; (6f38 <usb_serial_read+0x98>)
    6f16:	4798      	blx	r3
            input_length = 0;
    6f18:	2300      	movs	r3, #0
    6f1a:	6063      	str	r3, [r4, #4]
    6f1c:	e7e8      	b.n	6ef0 <usb_serial_read+0x50>
    int result = 0;
    6f1e:	2700      	movs	r7, #0
        }
    }

    return result;
}
    6f20:	4638      	mov	r0, r7
    6f22:	b002      	add	sp, #8
    6f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6f28:	20000960 	.word	0x20000960
    6f2c:	00000f39 	.word	0x00000f39
    6f30:	20000968 	.word	0x20000968
    6f34:	00006f99 	.word	0x00006f99
    6f38:	00006faf 	.word	0x00006faf
    6f3c:	00000f47 	.word	0x00000f47
    6f40:	00006d05 	.word	0x00006d05

00006f44 <usb_serial_write>:

int32_t usb_serial_write (const char *const user_output_buffer, const uint16_t user_output_buffer_length)
{
    6f44:	b508      	push	{r3, lr}
    return cdc_write(user_output_buffer, user_output_buffer_length);
    6f46:	4b01      	ldr	r3, [pc, #4]	; (6f4c <usb_serial_write+0x8>)
    6f48:	4798      	blx	r3
    6f4a:	bd08      	pop	{r3, pc}
    6f4c:	00006ded 	.word	0x00006ded

00006f50 <__libc_init_array>:
    6f50:	b570      	push	{r4, r5, r6, lr}
    6f52:	4e0d      	ldr	r6, [pc, #52]	; (6f88 <__libc_init_array+0x38>)
    6f54:	4c0d      	ldr	r4, [pc, #52]	; (6f8c <__libc_init_array+0x3c>)
    6f56:	1ba4      	subs	r4, r4, r6
    6f58:	10a4      	asrs	r4, r4, #2
    6f5a:	2500      	movs	r5, #0
    6f5c:	42a5      	cmp	r5, r4
    6f5e:	d109      	bne.n	6f74 <__libc_init_array+0x24>
    6f60:	4e0b      	ldr	r6, [pc, #44]	; (6f90 <__libc_init_array+0x40>)
    6f62:	4c0c      	ldr	r4, [pc, #48]	; (6f94 <__libc_init_array+0x44>)
    6f64:	f000 ff74 	bl	7e50 <_init>
    6f68:	1ba4      	subs	r4, r4, r6
    6f6a:	10a4      	asrs	r4, r4, #2
    6f6c:	2500      	movs	r5, #0
    6f6e:	42a5      	cmp	r5, r4
    6f70:	d105      	bne.n	6f7e <__libc_init_array+0x2e>
    6f72:	bd70      	pop	{r4, r5, r6, pc}
    6f74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    6f78:	4798      	blx	r3
    6f7a:	3501      	adds	r5, #1
    6f7c:	e7ee      	b.n	6f5c <__libc_init_array+0xc>
    6f7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    6f82:	4798      	blx	r3
    6f84:	3501      	adds	r5, #1
    6f86:	e7f2      	b.n	6f6e <__libc_init_array+0x1e>
    6f88:	00007e5c 	.word	0x00007e5c
    6f8c:	00007e5c 	.word	0x00007e5c
    6f90:	00007e5c 	.word	0x00007e5c
    6f94:	00007e60 	.word	0x00007e60

00006f98 <memcpy>:
    6f98:	b510      	push	{r4, lr}
    6f9a:	1e43      	subs	r3, r0, #1
    6f9c:	440a      	add	r2, r1
    6f9e:	4291      	cmp	r1, r2
    6fa0:	d100      	bne.n	6fa4 <memcpy+0xc>
    6fa2:	bd10      	pop	{r4, pc}
    6fa4:	f811 4b01 	ldrb.w	r4, [r1], #1
    6fa8:	f803 4f01 	strb.w	r4, [r3, #1]!
    6fac:	e7f7      	b.n	6f9e <memcpy+0x6>

00006fae <memset>:
    6fae:	4402      	add	r2, r0
    6fb0:	4603      	mov	r3, r0
    6fb2:	4293      	cmp	r3, r2
    6fb4:	d100      	bne.n	6fb8 <memset+0xa>
    6fb6:	4770      	bx	lr
    6fb8:	f803 1b01 	strb.w	r1, [r3], #1
    6fbc:	e7f9      	b.n	6fb2 <memset+0x4>
	...

00006fc0 <siprintf>:
    6fc0:	b40e      	push	{r1, r2, r3}
    6fc2:	b500      	push	{lr}
    6fc4:	b09c      	sub	sp, #112	; 0x70
    6fc6:	f44f 7102 	mov.w	r1, #520	; 0x208
    6fca:	ab1d      	add	r3, sp, #116	; 0x74
    6fcc:	f8ad 1014 	strh.w	r1, [sp, #20]
    6fd0:	9002      	str	r0, [sp, #8]
    6fd2:	9006      	str	r0, [sp, #24]
    6fd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    6fd8:	480a      	ldr	r0, [pc, #40]	; (7004 <siprintf+0x44>)
    6fda:	9104      	str	r1, [sp, #16]
    6fdc:	9107      	str	r1, [sp, #28]
    6fde:	f64f 71ff 	movw	r1, #65535	; 0xffff
    6fe2:	f853 2b04 	ldr.w	r2, [r3], #4
    6fe6:	f8ad 1016 	strh.w	r1, [sp, #22]
    6fea:	6800      	ldr	r0, [r0, #0]
    6fec:	9301      	str	r3, [sp, #4]
    6fee:	a902      	add	r1, sp, #8
    6ff0:	f000 f8f8 	bl	71e4 <_svfiprintf_r>
    6ff4:	9b02      	ldr	r3, [sp, #8]
    6ff6:	2200      	movs	r2, #0
    6ff8:	701a      	strb	r2, [r3, #0]
    6ffa:	b01c      	add	sp, #112	; 0x70
    6ffc:	f85d eb04 	ldr.w	lr, [sp], #4
    7000:	b003      	add	sp, #12
    7002:	4770      	bx	lr
    7004:	20000084 	.word	0x20000084

00007008 <strcat>:
    7008:	b510      	push	{r4, lr}
    700a:	4602      	mov	r2, r0
    700c:	4613      	mov	r3, r2
    700e:	3201      	adds	r2, #1
    7010:	781c      	ldrb	r4, [r3, #0]
    7012:	2c00      	cmp	r4, #0
    7014:	d1fa      	bne.n	700c <strcat+0x4>
    7016:	3b01      	subs	r3, #1
    7018:	f811 2b01 	ldrb.w	r2, [r1], #1
    701c:	f803 2f01 	strb.w	r2, [r3, #1]!
    7020:	2a00      	cmp	r2, #0
    7022:	d1f9      	bne.n	7018 <strcat+0x10>
    7024:	bd10      	pop	{r4, pc}

00007026 <strcmp>:
    7026:	f810 2b01 	ldrb.w	r2, [r0], #1
    702a:	f811 3b01 	ldrb.w	r3, [r1], #1
    702e:	2a01      	cmp	r2, #1
    7030:	bf28      	it	cs
    7032:	429a      	cmpcs	r2, r3
    7034:	d0f7      	beq.n	7026 <strcmp>
    7036:	1ad0      	subs	r0, r2, r3
    7038:	4770      	bx	lr

0000703a <strlen>:
    703a:	4603      	mov	r3, r0
    703c:	f813 2b01 	ldrb.w	r2, [r3], #1
    7040:	2a00      	cmp	r2, #0
    7042:	d1fb      	bne.n	703c <strlen+0x2>
    7044:	1a18      	subs	r0, r3, r0
    7046:	3801      	subs	r0, #1
    7048:	4770      	bx	lr

0000704a <strncmp>:
    704a:	b510      	push	{r4, lr}
    704c:	b16a      	cbz	r2, 706a <strncmp+0x20>
    704e:	3901      	subs	r1, #1
    7050:	1884      	adds	r4, r0, r2
    7052:	f810 3b01 	ldrb.w	r3, [r0], #1
    7056:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    705a:	4293      	cmp	r3, r2
    705c:	d103      	bne.n	7066 <strncmp+0x1c>
    705e:	42a0      	cmp	r0, r4
    7060:	d001      	beq.n	7066 <strncmp+0x1c>
    7062:	2b00      	cmp	r3, #0
    7064:	d1f5      	bne.n	7052 <strncmp+0x8>
    7066:	1a98      	subs	r0, r3, r2
    7068:	bd10      	pop	{r4, pc}
    706a:	4610      	mov	r0, r2
    706c:	bd10      	pop	{r4, pc}
	...

00007070 <_malloc_r>:
    7070:	b570      	push	{r4, r5, r6, lr}
    7072:	1ccd      	adds	r5, r1, #3
    7074:	f025 0503 	bic.w	r5, r5, #3
    7078:	3508      	adds	r5, #8
    707a:	2d0c      	cmp	r5, #12
    707c:	bf38      	it	cc
    707e:	250c      	movcc	r5, #12
    7080:	2d00      	cmp	r5, #0
    7082:	4606      	mov	r6, r0
    7084:	db01      	blt.n	708a <_malloc_r+0x1a>
    7086:	42a9      	cmp	r1, r5
    7088:	d903      	bls.n	7092 <_malloc_r+0x22>
    708a:	230c      	movs	r3, #12
    708c:	6033      	str	r3, [r6, #0]
    708e:	2000      	movs	r0, #0
    7090:	bd70      	pop	{r4, r5, r6, pc}
    7092:	f000 fbaf 	bl	77f4 <__malloc_lock>
    7096:	4a23      	ldr	r2, [pc, #140]	; (7124 <_malloc_r+0xb4>)
    7098:	6814      	ldr	r4, [r2, #0]
    709a:	4621      	mov	r1, r4
    709c:	b991      	cbnz	r1, 70c4 <_malloc_r+0x54>
    709e:	4c22      	ldr	r4, [pc, #136]	; (7128 <_malloc_r+0xb8>)
    70a0:	6823      	ldr	r3, [r4, #0]
    70a2:	b91b      	cbnz	r3, 70ac <_malloc_r+0x3c>
    70a4:	4630      	mov	r0, r6
    70a6:	f000 fb27 	bl	76f8 <_sbrk_r>
    70aa:	6020      	str	r0, [r4, #0]
    70ac:	4629      	mov	r1, r5
    70ae:	4630      	mov	r0, r6
    70b0:	f000 fb22 	bl	76f8 <_sbrk_r>
    70b4:	1c43      	adds	r3, r0, #1
    70b6:	d126      	bne.n	7106 <_malloc_r+0x96>
    70b8:	230c      	movs	r3, #12
    70ba:	6033      	str	r3, [r6, #0]
    70bc:	4630      	mov	r0, r6
    70be:	f000 fb9a 	bl	77f6 <__malloc_unlock>
    70c2:	e7e4      	b.n	708e <_malloc_r+0x1e>
    70c4:	680b      	ldr	r3, [r1, #0]
    70c6:	1b5b      	subs	r3, r3, r5
    70c8:	d41a      	bmi.n	7100 <_malloc_r+0x90>
    70ca:	2b0b      	cmp	r3, #11
    70cc:	d90f      	bls.n	70ee <_malloc_r+0x7e>
    70ce:	600b      	str	r3, [r1, #0]
    70d0:	50cd      	str	r5, [r1, r3]
    70d2:	18cc      	adds	r4, r1, r3
    70d4:	4630      	mov	r0, r6
    70d6:	f000 fb8e 	bl	77f6 <__malloc_unlock>
    70da:	f104 000b 	add.w	r0, r4, #11
    70de:	1d23      	adds	r3, r4, #4
    70e0:	f020 0007 	bic.w	r0, r0, #7
    70e4:	1ac3      	subs	r3, r0, r3
    70e6:	d01b      	beq.n	7120 <_malloc_r+0xb0>
    70e8:	425a      	negs	r2, r3
    70ea:	50e2      	str	r2, [r4, r3]
    70ec:	bd70      	pop	{r4, r5, r6, pc}
    70ee:	428c      	cmp	r4, r1
    70f0:	bf0d      	iteet	eq
    70f2:	6863      	ldreq	r3, [r4, #4]
    70f4:	684b      	ldrne	r3, [r1, #4]
    70f6:	6063      	strne	r3, [r4, #4]
    70f8:	6013      	streq	r3, [r2, #0]
    70fa:	bf18      	it	ne
    70fc:	460c      	movne	r4, r1
    70fe:	e7e9      	b.n	70d4 <_malloc_r+0x64>
    7100:	460c      	mov	r4, r1
    7102:	6849      	ldr	r1, [r1, #4]
    7104:	e7ca      	b.n	709c <_malloc_r+0x2c>
    7106:	1cc4      	adds	r4, r0, #3
    7108:	f024 0403 	bic.w	r4, r4, #3
    710c:	42a0      	cmp	r0, r4
    710e:	d005      	beq.n	711c <_malloc_r+0xac>
    7110:	1a21      	subs	r1, r4, r0
    7112:	4630      	mov	r0, r6
    7114:	f000 faf0 	bl	76f8 <_sbrk_r>
    7118:	3001      	adds	r0, #1
    711a:	d0cd      	beq.n	70b8 <_malloc_r+0x48>
    711c:	6025      	str	r5, [r4, #0]
    711e:	e7d9      	b.n	70d4 <_malloc_r+0x64>
    7120:	bd70      	pop	{r4, r5, r6, pc}
    7122:	bf00      	nop
    7124:	20000a2c 	.word	0x20000a2c
    7128:	20000a30 	.word	0x20000a30

0000712c <__ssputs_r>:
    712c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7130:	688e      	ldr	r6, [r1, #8]
    7132:	429e      	cmp	r6, r3
    7134:	4682      	mov	sl, r0
    7136:	460c      	mov	r4, r1
    7138:	4691      	mov	r9, r2
    713a:	4698      	mov	r8, r3
    713c:	d835      	bhi.n	71aa <__ssputs_r+0x7e>
    713e:	898a      	ldrh	r2, [r1, #12]
    7140:	f412 6f90 	tst.w	r2, #1152	; 0x480
    7144:	d031      	beq.n	71aa <__ssputs_r+0x7e>
    7146:	6825      	ldr	r5, [r4, #0]
    7148:	6909      	ldr	r1, [r1, #16]
    714a:	1a6f      	subs	r7, r5, r1
    714c:	6965      	ldr	r5, [r4, #20]
    714e:	2302      	movs	r3, #2
    7150:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7154:	fb95 f5f3 	sdiv	r5, r5, r3
    7158:	f108 0301 	add.w	r3, r8, #1
    715c:	443b      	add	r3, r7
    715e:	429d      	cmp	r5, r3
    7160:	bf38      	it	cc
    7162:	461d      	movcc	r5, r3
    7164:	0553      	lsls	r3, r2, #21
    7166:	d531      	bpl.n	71cc <__ssputs_r+0xa0>
    7168:	4629      	mov	r1, r5
    716a:	f7ff ff81 	bl	7070 <_malloc_r>
    716e:	4606      	mov	r6, r0
    7170:	b950      	cbnz	r0, 7188 <__ssputs_r+0x5c>
    7172:	230c      	movs	r3, #12
    7174:	f8ca 3000 	str.w	r3, [sl]
    7178:	89a3      	ldrh	r3, [r4, #12]
    717a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    717e:	81a3      	strh	r3, [r4, #12]
    7180:	f04f 30ff 	mov.w	r0, #4294967295
    7184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7188:	463a      	mov	r2, r7
    718a:	6921      	ldr	r1, [r4, #16]
    718c:	f7ff ff04 	bl	6f98 <memcpy>
    7190:	89a3      	ldrh	r3, [r4, #12]
    7192:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    7196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    719a:	81a3      	strh	r3, [r4, #12]
    719c:	6126      	str	r6, [r4, #16]
    719e:	6165      	str	r5, [r4, #20]
    71a0:	443e      	add	r6, r7
    71a2:	1bed      	subs	r5, r5, r7
    71a4:	6026      	str	r6, [r4, #0]
    71a6:	60a5      	str	r5, [r4, #8]
    71a8:	4646      	mov	r6, r8
    71aa:	4546      	cmp	r6, r8
    71ac:	bf28      	it	cs
    71ae:	4646      	movcs	r6, r8
    71b0:	4632      	mov	r2, r6
    71b2:	4649      	mov	r1, r9
    71b4:	6820      	ldr	r0, [r4, #0]
    71b6:	f000 fb03 	bl	77c0 <memmove>
    71ba:	68a3      	ldr	r3, [r4, #8]
    71bc:	1b9b      	subs	r3, r3, r6
    71be:	60a3      	str	r3, [r4, #8]
    71c0:	6823      	ldr	r3, [r4, #0]
    71c2:	441e      	add	r6, r3
    71c4:	6026      	str	r6, [r4, #0]
    71c6:	2000      	movs	r0, #0
    71c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    71cc:	462a      	mov	r2, r5
    71ce:	f000 fb61 	bl	7894 <_realloc_r>
    71d2:	4606      	mov	r6, r0
    71d4:	2800      	cmp	r0, #0
    71d6:	d1e1      	bne.n	719c <__ssputs_r+0x70>
    71d8:	6921      	ldr	r1, [r4, #16]
    71da:	4650      	mov	r0, sl
    71dc:	f000 fb0c 	bl	77f8 <_free_r>
    71e0:	e7c7      	b.n	7172 <__ssputs_r+0x46>
	...

000071e4 <_svfiprintf_r>:
    71e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71e8:	b09d      	sub	sp, #116	; 0x74
    71ea:	4680      	mov	r8, r0
    71ec:	9303      	str	r3, [sp, #12]
    71ee:	898b      	ldrh	r3, [r1, #12]
    71f0:	061c      	lsls	r4, r3, #24
    71f2:	460d      	mov	r5, r1
    71f4:	4616      	mov	r6, r2
    71f6:	d50f      	bpl.n	7218 <_svfiprintf_r+0x34>
    71f8:	690b      	ldr	r3, [r1, #16]
    71fa:	b96b      	cbnz	r3, 7218 <_svfiprintf_r+0x34>
    71fc:	2140      	movs	r1, #64	; 0x40
    71fe:	f7ff ff37 	bl	7070 <_malloc_r>
    7202:	6028      	str	r0, [r5, #0]
    7204:	6128      	str	r0, [r5, #16]
    7206:	b928      	cbnz	r0, 7214 <_svfiprintf_r+0x30>
    7208:	230c      	movs	r3, #12
    720a:	f8c8 3000 	str.w	r3, [r8]
    720e:	f04f 30ff 	mov.w	r0, #4294967295
    7212:	e0c5      	b.n	73a0 <_svfiprintf_r+0x1bc>
    7214:	2340      	movs	r3, #64	; 0x40
    7216:	616b      	str	r3, [r5, #20]
    7218:	2300      	movs	r3, #0
    721a:	9309      	str	r3, [sp, #36]	; 0x24
    721c:	2320      	movs	r3, #32
    721e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    7222:	2330      	movs	r3, #48	; 0x30
    7224:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    7228:	f04f 0b01 	mov.w	fp, #1
    722c:	4637      	mov	r7, r6
    722e:	463c      	mov	r4, r7
    7230:	f814 3b01 	ldrb.w	r3, [r4], #1
    7234:	2b00      	cmp	r3, #0
    7236:	d13c      	bne.n	72b2 <_svfiprintf_r+0xce>
    7238:	ebb7 0a06 	subs.w	sl, r7, r6
    723c:	d00b      	beq.n	7256 <_svfiprintf_r+0x72>
    723e:	4653      	mov	r3, sl
    7240:	4632      	mov	r2, r6
    7242:	4629      	mov	r1, r5
    7244:	4640      	mov	r0, r8
    7246:	f7ff ff71 	bl	712c <__ssputs_r>
    724a:	3001      	adds	r0, #1
    724c:	f000 80a3 	beq.w	7396 <_svfiprintf_r+0x1b2>
    7250:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7252:	4453      	add	r3, sl
    7254:	9309      	str	r3, [sp, #36]	; 0x24
    7256:	783b      	ldrb	r3, [r7, #0]
    7258:	2b00      	cmp	r3, #0
    725a:	f000 809c 	beq.w	7396 <_svfiprintf_r+0x1b2>
    725e:	2300      	movs	r3, #0
    7260:	f04f 32ff 	mov.w	r2, #4294967295
    7264:	9304      	str	r3, [sp, #16]
    7266:	9307      	str	r3, [sp, #28]
    7268:	9205      	str	r2, [sp, #20]
    726a:	9306      	str	r3, [sp, #24]
    726c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    7270:	931a      	str	r3, [sp, #104]	; 0x68
    7272:	2205      	movs	r2, #5
    7274:	7821      	ldrb	r1, [r4, #0]
    7276:	4850      	ldr	r0, [pc, #320]	; (73b8 <_svfiprintf_r+0x1d4>)
    7278:	f000 fa52 	bl	7720 <memchr>
    727c:	1c67      	adds	r7, r4, #1
    727e:	9b04      	ldr	r3, [sp, #16]
    7280:	b9d8      	cbnz	r0, 72ba <_svfiprintf_r+0xd6>
    7282:	06d9      	lsls	r1, r3, #27
    7284:	bf44      	itt	mi
    7286:	2220      	movmi	r2, #32
    7288:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    728c:	071a      	lsls	r2, r3, #28
    728e:	bf44      	itt	mi
    7290:	222b      	movmi	r2, #43	; 0x2b
    7292:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    7296:	7822      	ldrb	r2, [r4, #0]
    7298:	2a2a      	cmp	r2, #42	; 0x2a
    729a:	d016      	beq.n	72ca <_svfiprintf_r+0xe6>
    729c:	9a07      	ldr	r2, [sp, #28]
    729e:	2100      	movs	r1, #0
    72a0:	200a      	movs	r0, #10
    72a2:	4627      	mov	r7, r4
    72a4:	3401      	adds	r4, #1
    72a6:	783b      	ldrb	r3, [r7, #0]
    72a8:	3b30      	subs	r3, #48	; 0x30
    72aa:	2b09      	cmp	r3, #9
    72ac:	d951      	bls.n	7352 <_svfiprintf_r+0x16e>
    72ae:	b1c9      	cbz	r1, 72e4 <_svfiprintf_r+0x100>
    72b0:	e011      	b.n	72d6 <_svfiprintf_r+0xf2>
    72b2:	2b25      	cmp	r3, #37	; 0x25
    72b4:	d0c0      	beq.n	7238 <_svfiprintf_r+0x54>
    72b6:	4627      	mov	r7, r4
    72b8:	e7b9      	b.n	722e <_svfiprintf_r+0x4a>
    72ba:	4a3f      	ldr	r2, [pc, #252]	; (73b8 <_svfiprintf_r+0x1d4>)
    72bc:	1a80      	subs	r0, r0, r2
    72be:	fa0b f000 	lsl.w	r0, fp, r0
    72c2:	4318      	orrs	r0, r3
    72c4:	9004      	str	r0, [sp, #16]
    72c6:	463c      	mov	r4, r7
    72c8:	e7d3      	b.n	7272 <_svfiprintf_r+0x8e>
    72ca:	9a03      	ldr	r2, [sp, #12]
    72cc:	1d11      	adds	r1, r2, #4
    72ce:	6812      	ldr	r2, [r2, #0]
    72d0:	9103      	str	r1, [sp, #12]
    72d2:	2a00      	cmp	r2, #0
    72d4:	db01      	blt.n	72da <_svfiprintf_r+0xf6>
    72d6:	9207      	str	r2, [sp, #28]
    72d8:	e004      	b.n	72e4 <_svfiprintf_r+0x100>
    72da:	4252      	negs	r2, r2
    72dc:	f043 0302 	orr.w	r3, r3, #2
    72e0:	9207      	str	r2, [sp, #28]
    72e2:	9304      	str	r3, [sp, #16]
    72e4:	783b      	ldrb	r3, [r7, #0]
    72e6:	2b2e      	cmp	r3, #46	; 0x2e
    72e8:	d10e      	bne.n	7308 <_svfiprintf_r+0x124>
    72ea:	787b      	ldrb	r3, [r7, #1]
    72ec:	2b2a      	cmp	r3, #42	; 0x2a
    72ee:	f107 0101 	add.w	r1, r7, #1
    72f2:	d132      	bne.n	735a <_svfiprintf_r+0x176>
    72f4:	9b03      	ldr	r3, [sp, #12]
    72f6:	1d1a      	adds	r2, r3, #4
    72f8:	681b      	ldr	r3, [r3, #0]
    72fa:	9203      	str	r2, [sp, #12]
    72fc:	2b00      	cmp	r3, #0
    72fe:	bfb8      	it	lt
    7300:	f04f 33ff 	movlt.w	r3, #4294967295
    7304:	3702      	adds	r7, #2
    7306:	9305      	str	r3, [sp, #20]
    7308:	4c2c      	ldr	r4, [pc, #176]	; (73bc <_svfiprintf_r+0x1d8>)
    730a:	7839      	ldrb	r1, [r7, #0]
    730c:	2203      	movs	r2, #3
    730e:	4620      	mov	r0, r4
    7310:	f000 fa06 	bl	7720 <memchr>
    7314:	b138      	cbz	r0, 7326 <_svfiprintf_r+0x142>
    7316:	2340      	movs	r3, #64	; 0x40
    7318:	1b00      	subs	r0, r0, r4
    731a:	fa03 f000 	lsl.w	r0, r3, r0
    731e:	9b04      	ldr	r3, [sp, #16]
    7320:	4303      	orrs	r3, r0
    7322:	9304      	str	r3, [sp, #16]
    7324:	3701      	adds	r7, #1
    7326:	7839      	ldrb	r1, [r7, #0]
    7328:	4825      	ldr	r0, [pc, #148]	; (73c0 <_svfiprintf_r+0x1dc>)
    732a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    732e:	2206      	movs	r2, #6
    7330:	1c7e      	adds	r6, r7, #1
    7332:	f000 f9f5 	bl	7720 <memchr>
    7336:	2800      	cmp	r0, #0
    7338:	d035      	beq.n	73a6 <_svfiprintf_r+0x1c2>
    733a:	4b22      	ldr	r3, [pc, #136]	; (73c4 <_svfiprintf_r+0x1e0>)
    733c:	b9fb      	cbnz	r3, 737e <_svfiprintf_r+0x19a>
    733e:	9b03      	ldr	r3, [sp, #12]
    7340:	3307      	adds	r3, #7
    7342:	f023 0307 	bic.w	r3, r3, #7
    7346:	3308      	adds	r3, #8
    7348:	9303      	str	r3, [sp, #12]
    734a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    734c:	444b      	add	r3, r9
    734e:	9309      	str	r3, [sp, #36]	; 0x24
    7350:	e76c      	b.n	722c <_svfiprintf_r+0x48>
    7352:	fb00 3202 	mla	r2, r0, r2, r3
    7356:	2101      	movs	r1, #1
    7358:	e7a3      	b.n	72a2 <_svfiprintf_r+0xbe>
    735a:	2300      	movs	r3, #0
    735c:	9305      	str	r3, [sp, #20]
    735e:	4618      	mov	r0, r3
    7360:	240a      	movs	r4, #10
    7362:	460f      	mov	r7, r1
    7364:	3101      	adds	r1, #1
    7366:	783a      	ldrb	r2, [r7, #0]
    7368:	3a30      	subs	r2, #48	; 0x30
    736a:	2a09      	cmp	r2, #9
    736c:	d903      	bls.n	7376 <_svfiprintf_r+0x192>
    736e:	2b00      	cmp	r3, #0
    7370:	d0ca      	beq.n	7308 <_svfiprintf_r+0x124>
    7372:	9005      	str	r0, [sp, #20]
    7374:	e7c8      	b.n	7308 <_svfiprintf_r+0x124>
    7376:	fb04 2000 	mla	r0, r4, r0, r2
    737a:	2301      	movs	r3, #1
    737c:	e7f1      	b.n	7362 <_svfiprintf_r+0x17e>
    737e:	ab03      	add	r3, sp, #12
    7380:	9300      	str	r3, [sp, #0]
    7382:	462a      	mov	r2, r5
    7384:	4b10      	ldr	r3, [pc, #64]	; (73c8 <_svfiprintf_r+0x1e4>)
    7386:	a904      	add	r1, sp, #16
    7388:	4640      	mov	r0, r8
    738a:	f3af 8000 	nop.w
    738e:	f1b0 3fff 	cmp.w	r0, #4294967295
    7392:	4681      	mov	r9, r0
    7394:	d1d9      	bne.n	734a <_svfiprintf_r+0x166>
    7396:	89ab      	ldrh	r3, [r5, #12]
    7398:	065b      	lsls	r3, r3, #25
    739a:	f53f af38 	bmi.w	720e <_svfiprintf_r+0x2a>
    739e:	9809      	ldr	r0, [sp, #36]	; 0x24
    73a0:	b01d      	add	sp, #116	; 0x74
    73a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    73a6:	ab03      	add	r3, sp, #12
    73a8:	9300      	str	r3, [sp, #0]
    73aa:	462a      	mov	r2, r5
    73ac:	4b06      	ldr	r3, [pc, #24]	; (73c8 <_svfiprintf_r+0x1e4>)
    73ae:	a904      	add	r1, sp, #16
    73b0:	4640      	mov	r0, r8
    73b2:	f000 f881 	bl	74b8 <_printf_i>
    73b6:	e7ea      	b.n	738e <_svfiprintf_r+0x1aa>
    73b8:	00007e1c 	.word	0x00007e1c
    73bc:	00007e22 	.word	0x00007e22
    73c0:	00007e26 	.word	0x00007e26
    73c4:	00000000 	.word	0x00000000
    73c8:	0000712d 	.word	0x0000712d

000073cc <_printf_common>:
    73cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    73d0:	4691      	mov	r9, r2
    73d2:	461f      	mov	r7, r3
    73d4:	688a      	ldr	r2, [r1, #8]
    73d6:	690b      	ldr	r3, [r1, #16]
    73d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
    73dc:	4293      	cmp	r3, r2
    73de:	bfb8      	it	lt
    73e0:	4613      	movlt	r3, r2
    73e2:	f8c9 3000 	str.w	r3, [r9]
    73e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    73ea:	4606      	mov	r6, r0
    73ec:	460c      	mov	r4, r1
    73ee:	b112      	cbz	r2, 73f6 <_printf_common+0x2a>
    73f0:	3301      	adds	r3, #1
    73f2:	f8c9 3000 	str.w	r3, [r9]
    73f6:	6823      	ldr	r3, [r4, #0]
    73f8:	0699      	lsls	r1, r3, #26
    73fa:	bf42      	ittt	mi
    73fc:	f8d9 3000 	ldrmi.w	r3, [r9]
    7400:	3302      	addmi	r3, #2
    7402:	f8c9 3000 	strmi.w	r3, [r9]
    7406:	6825      	ldr	r5, [r4, #0]
    7408:	f015 0506 	ands.w	r5, r5, #6
    740c:	d107      	bne.n	741e <_printf_common+0x52>
    740e:	f104 0a19 	add.w	sl, r4, #25
    7412:	68e3      	ldr	r3, [r4, #12]
    7414:	f8d9 2000 	ldr.w	r2, [r9]
    7418:	1a9b      	subs	r3, r3, r2
    741a:	429d      	cmp	r5, r3
    741c:	db29      	blt.n	7472 <_printf_common+0xa6>
    741e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    7422:	6822      	ldr	r2, [r4, #0]
    7424:	3300      	adds	r3, #0
    7426:	bf18      	it	ne
    7428:	2301      	movne	r3, #1
    742a:	0692      	lsls	r2, r2, #26
    742c:	d42e      	bmi.n	748c <_printf_common+0xc0>
    742e:	f104 0243 	add.w	r2, r4, #67	; 0x43
    7432:	4639      	mov	r1, r7
    7434:	4630      	mov	r0, r6
    7436:	47c0      	blx	r8
    7438:	3001      	adds	r0, #1
    743a:	d021      	beq.n	7480 <_printf_common+0xb4>
    743c:	6823      	ldr	r3, [r4, #0]
    743e:	68e5      	ldr	r5, [r4, #12]
    7440:	f8d9 2000 	ldr.w	r2, [r9]
    7444:	f003 0306 	and.w	r3, r3, #6
    7448:	2b04      	cmp	r3, #4
    744a:	bf08      	it	eq
    744c:	1aad      	subeq	r5, r5, r2
    744e:	68a3      	ldr	r3, [r4, #8]
    7450:	6922      	ldr	r2, [r4, #16]
    7452:	bf0c      	ite	eq
    7454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    7458:	2500      	movne	r5, #0
    745a:	4293      	cmp	r3, r2
    745c:	bfc4      	itt	gt
    745e:	1a9b      	subgt	r3, r3, r2
    7460:	18ed      	addgt	r5, r5, r3
    7462:	f04f 0900 	mov.w	r9, #0
    7466:	341a      	adds	r4, #26
    7468:	454d      	cmp	r5, r9
    746a:	d11b      	bne.n	74a4 <_printf_common+0xd8>
    746c:	2000      	movs	r0, #0
    746e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7472:	2301      	movs	r3, #1
    7474:	4652      	mov	r2, sl
    7476:	4639      	mov	r1, r7
    7478:	4630      	mov	r0, r6
    747a:	47c0      	blx	r8
    747c:	3001      	adds	r0, #1
    747e:	d103      	bne.n	7488 <_printf_common+0xbc>
    7480:	f04f 30ff 	mov.w	r0, #4294967295
    7484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7488:	3501      	adds	r5, #1
    748a:	e7c2      	b.n	7412 <_printf_common+0x46>
    748c:	18e1      	adds	r1, r4, r3
    748e:	1c5a      	adds	r2, r3, #1
    7490:	2030      	movs	r0, #48	; 0x30
    7492:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    7496:	4422      	add	r2, r4
    7498:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    749c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    74a0:	3302      	adds	r3, #2
    74a2:	e7c4      	b.n	742e <_printf_common+0x62>
    74a4:	2301      	movs	r3, #1
    74a6:	4622      	mov	r2, r4
    74a8:	4639      	mov	r1, r7
    74aa:	4630      	mov	r0, r6
    74ac:	47c0      	blx	r8
    74ae:	3001      	adds	r0, #1
    74b0:	d0e6      	beq.n	7480 <_printf_common+0xb4>
    74b2:	f109 0901 	add.w	r9, r9, #1
    74b6:	e7d7      	b.n	7468 <_printf_common+0x9c>

000074b8 <_printf_i>:
    74b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    74bc:	4617      	mov	r7, r2
    74be:	7e0a      	ldrb	r2, [r1, #24]
    74c0:	b085      	sub	sp, #20
    74c2:	2a6e      	cmp	r2, #110	; 0x6e
    74c4:	4698      	mov	r8, r3
    74c6:	4606      	mov	r6, r0
    74c8:	460c      	mov	r4, r1
    74ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    74cc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    74d0:	f000 80bc 	beq.w	764c <_printf_i+0x194>
    74d4:	d81a      	bhi.n	750c <_printf_i+0x54>
    74d6:	2a63      	cmp	r2, #99	; 0x63
    74d8:	d02e      	beq.n	7538 <_printf_i+0x80>
    74da:	d80a      	bhi.n	74f2 <_printf_i+0x3a>
    74dc:	2a00      	cmp	r2, #0
    74de:	f000 80c8 	beq.w	7672 <_printf_i+0x1ba>
    74e2:	2a58      	cmp	r2, #88	; 0x58
    74e4:	f000 808a 	beq.w	75fc <_printf_i+0x144>
    74e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
    74ec:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    74f0:	e02a      	b.n	7548 <_printf_i+0x90>
    74f2:	2a64      	cmp	r2, #100	; 0x64
    74f4:	d001      	beq.n	74fa <_printf_i+0x42>
    74f6:	2a69      	cmp	r2, #105	; 0x69
    74f8:	d1f6      	bne.n	74e8 <_printf_i+0x30>
    74fa:	6821      	ldr	r1, [r4, #0]
    74fc:	681a      	ldr	r2, [r3, #0]
    74fe:	f011 0f80 	tst.w	r1, #128	; 0x80
    7502:	d023      	beq.n	754c <_printf_i+0x94>
    7504:	1d11      	adds	r1, r2, #4
    7506:	6019      	str	r1, [r3, #0]
    7508:	6813      	ldr	r3, [r2, #0]
    750a:	e027      	b.n	755c <_printf_i+0xa4>
    750c:	2a73      	cmp	r2, #115	; 0x73
    750e:	f000 80b4 	beq.w	767a <_printf_i+0x1c2>
    7512:	d808      	bhi.n	7526 <_printf_i+0x6e>
    7514:	2a6f      	cmp	r2, #111	; 0x6f
    7516:	d02a      	beq.n	756e <_printf_i+0xb6>
    7518:	2a70      	cmp	r2, #112	; 0x70
    751a:	d1e5      	bne.n	74e8 <_printf_i+0x30>
    751c:	680a      	ldr	r2, [r1, #0]
    751e:	f042 0220 	orr.w	r2, r2, #32
    7522:	600a      	str	r2, [r1, #0]
    7524:	e003      	b.n	752e <_printf_i+0x76>
    7526:	2a75      	cmp	r2, #117	; 0x75
    7528:	d021      	beq.n	756e <_printf_i+0xb6>
    752a:	2a78      	cmp	r2, #120	; 0x78
    752c:	d1dc      	bne.n	74e8 <_printf_i+0x30>
    752e:	2278      	movs	r2, #120	; 0x78
    7530:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    7534:	496e      	ldr	r1, [pc, #440]	; (76f0 <_printf_i+0x238>)
    7536:	e064      	b.n	7602 <_printf_i+0x14a>
    7538:	681a      	ldr	r2, [r3, #0]
    753a:	f101 0542 	add.w	r5, r1, #66	; 0x42
    753e:	1d11      	adds	r1, r2, #4
    7540:	6019      	str	r1, [r3, #0]
    7542:	6813      	ldr	r3, [r2, #0]
    7544:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    7548:	2301      	movs	r3, #1
    754a:	e0a3      	b.n	7694 <_printf_i+0x1dc>
    754c:	f011 0f40 	tst.w	r1, #64	; 0x40
    7550:	f102 0104 	add.w	r1, r2, #4
    7554:	6019      	str	r1, [r3, #0]
    7556:	d0d7      	beq.n	7508 <_printf_i+0x50>
    7558:	f9b2 3000 	ldrsh.w	r3, [r2]
    755c:	2b00      	cmp	r3, #0
    755e:	da03      	bge.n	7568 <_printf_i+0xb0>
    7560:	222d      	movs	r2, #45	; 0x2d
    7562:	425b      	negs	r3, r3
    7564:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    7568:	4962      	ldr	r1, [pc, #392]	; (76f4 <_printf_i+0x23c>)
    756a:	220a      	movs	r2, #10
    756c:	e017      	b.n	759e <_printf_i+0xe6>
    756e:	6820      	ldr	r0, [r4, #0]
    7570:	6819      	ldr	r1, [r3, #0]
    7572:	f010 0f80 	tst.w	r0, #128	; 0x80
    7576:	d003      	beq.n	7580 <_printf_i+0xc8>
    7578:	1d08      	adds	r0, r1, #4
    757a:	6018      	str	r0, [r3, #0]
    757c:	680b      	ldr	r3, [r1, #0]
    757e:	e006      	b.n	758e <_printf_i+0xd6>
    7580:	f010 0f40 	tst.w	r0, #64	; 0x40
    7584:	f101 0004 	add.w	r0, r1, #4
    7588:	6018      	str	r0, [r3, #0]
    758a:	d0f7      	beq.n	757c <_printf_i+0xc4>
    758c:	880b      	ldrh	r3, [r1, #0]
    758e:	4959      	ldr	r1, [pc, #356]	; (76f4 <_printf_i+0x23c>)
    7590:	2a6f      	cmp	r2, #111	; 0x6f
    7592:	bf14      	ite	ne
    7594:	220a      	movne	r2, #10
    7596:	2208      	moveq	r2, #8
    7598:	2000      	movs	r0, #0
    759a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    759e:	6865      	ldr	r5, [r4, #4]
    75a0:	60a5      	str	r5, [r4, #8]
    75a2:	2d00      	cmp	r5, #0
    75a4:	f2c0 809c 	blt.w	76e0 <_printf_i+0x228>
    75a8:	6820      	ldr	r0, [r4, #0]
    75aa:	f020 0004 	bic.w	r0, r0, #4
    75ae:	6020      	str	r0, [r4, #0]
    75b0:	2b00      	cmp	r3, #0
    75b2:	d13f      	bne.n	7634 <_printf_i+0x17c>
    75b4:	2d00      	cmp	r5, #0
    75b6:	f040 8095 	bne.w	76e4 <_printf_i+0x22c>
    75ba:	4675      	mov	r5, lr
    75bc:	2a08      	cmp	r2, #8
    75be:	d10b      	bne.n	75d8 <_printf_i+0x120>
    75c0:	6823      	ldr	r3, [r4, #0]
    75c2:	07da      	lsls	r2, r3, #31
    75c4:	d508      	bpl.n	75d8 <_printf_i+0x120>
    75c6:	6923      	ldr	r3, [r4, #16]
    75c8:	6862      	ldr	r2, [r4, #4]
    75ca:	429a      	cmp	r2, r3
    75cc:	bfde      	ittt	le
    75ce:	2330      	movle	r3, #48	; 0x30
    75d0:	f805 3c01 	strble.w	r3, [r5, #-1]
    75d4:	f105 35ff 	addle.w	r5, r5, #4294967295
    75d8:	ebae 0305 	sub.w	r3, lr, r5
    75dc:	6123      	str	r3, [r4, #16]
    75de:	f8cd 8000 	str.w	r8, [sp]
    75e2:	463b      	mov	r3, r7
    75e4:	aa03      	add	r2, sp, #12
    75e6:	4621      	mov	r1, r4
    75e8:	4630      	mov	r0, r6
    75ea:	f7ff feef 	bl	73cc <_printf_common>
    75ee:	3001      	adds	r0, #1
    75f0:	d155      	bne.n	769e <_printf_i+0x1e6>
    75f2:	f04f 30ff 	mov.w	r0, #4294967295
    75f6:	b005      	add	sp, #20
    75f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    75fc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    7600:	493c      	ldr	r1, [pc, #240]	; (76f4 <_printf_i+0x23c>)
    7602:	6822      	ldr	r2, [r4, #0]
    7604:	6818      	ldr	r0, [r3, #0]
    7606:	f012 0f80 	tst.w	r2, #128	; 0x80
    760a:	f100 0504 	add.w	r5, r0, #4
    760e:	601d      	str	r5, [r3, #0]
    7610:	d001      	beq.n	7616 <_printf_i+0x15e>
    7612:	6803      	ldr	r3, [r0, #0]
    7614:	e002      	b.n	761c <_printf_i+0x164>
    7616:	0655      	lsls	r5, r2, #25
    7618:	d5fb      	bpl.n	7612 <_printf_i+0x15a>
    761a:	8803      	ldrh	r3, [r0, #0]
    761c:	07d0      	lsls	r0, r2, #31
    761e:	bf44      	itt	mi
    7620:	f042 0220 	orrmi.w	r2, r2, #32
    7624:	6022      	strmi	r2, [r4, #0]
    7626:	b91b      	cbnz	r3, 7630 <_printf_i+0x178>
    7628:	6822      	ldr	r2, [r4, #0]
    762a:	f022 0220 	bic.w	r2, r2, #32
    762e:	6022      	str	r2, [r4, #0]
    7630:	2210      	movs	r2, #16
    7632:	e7b1      	b.n	7598 <_printf_i+0xe0>
    7634:	4675      	mov	r5, lr
    7636:	fbb3 f0f2 	udiv	r0, r3, r2
    763a:	fb02 3310 	mls	r3, r2, r0, r3
    763e:	5ccb      	ldrb	r3, [r1, r3]
    7640:	f805 3d01 	strb.w	r3, [r5, #-1]!
    7644:	4603      	mov	r3, r0
    7646:	2800      	cmp	r0, #0
    7648:	d1f5      	bne.n	7636 <_printf_i+0x17e>
    764a:	e7b7      	b.n	75bc <_printf_i+0x104>
    764c:	6808      	ldr	r0, [r1, #0]
    764e:	681a      	ldr	r2, [r3, #0]
    7650:	6949      	ldr	r1, [r1, #20]
    7652:	f010 0f80 	tst.w	r0, #128	; 0x80
    7656:	d004      	beq.n	7662 <_printf_i+0x1aa>
    7658:	1d10      	adds	r0, r2, #4
    765a:	6018      	str	r0, [r3, #0]
    765c:	6813      	ldr	r3, [r2, #0]
    765e:	6019      	str	r1, [r3, #0]
    7660:	e007      	b.n	7672 <_printf_i+0x1ba>
    7662:	f010 0f40 	tst.w	r0, #64	; 0x40
    7666:	f102 0004 	add.w	r0, r2, #4
    766a:	6018      	str	r0, [r3, #0]
    766c:	6813      	ldr	r3, [r2, #0]
    766e:	d0f6      	beq.n	765e <_printf_i+0x1a6>
    7670:	8019      	strh	r1, [r3, #0]
    7672:	2300      	movs	r3, #0
    7674:	6123      	str	r3, [r4, #16]
    7676:	4675      	mov	r5, lr
    7678:	e7b1      	b.n	75de <_printf_i+0x126>
    767a:	681a      	ldr	r2, [r3, #0]
    767c:	1d11      	adds	r1, r2, #4
    767e:	6019      	str	r1, [r3, #0]
    7680:	6815      	ldr	r5, [r2, #0]
    7682:	6862      	ldr	r2, [r4, #4]
    7684:	2100      	movs	r1, #0
    7686:	4628      	mov	r0, r5
    7688:	f000 f84a 	bl	7720 <memchr>
    768c:	b108      	cbz	r0, 7692 <_printf_i+0x1da>
    768e:	1b40      	subs	r0, r0, r5
    7690:	6060      	str	r0, [r4, #4]
    7692:	6863      	ldr	r3, [r4, #4]
    7694:	6123      	str	r3, [r4, #16]
    7696:	2300      	movs	r3, #0
    7698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    769c:	e79f      	b.n	75de <_printf_i+0x126>
    769e:	6923      	ldr	r3, [r4, #16]
    76a0:	462a      	mov	r2, r5
    76a2:	4639      	mov	r1, r7
    76a4:	4630      	mov	r0, r6
    76a6:	47c0      	blx	r8
    76a8:	3001      	adds	r0, #1
    76aa:	d0a2      	beq.n	75f2 <_printf_i+0x13a>
    76ac:	6823      	ldr	r3, [r4, #0]
    76ae:	079b      	lsls	r3, r3, #30
    76b0:	d507      	bpl.n	76c2 <_printf_i+0x20a>
    76b2:	2500      	movs	r5, #0
    76b4:	f104 0919 	add.w	r9, r4, #25
    76b8:	68e3      	ldr	r3, [r4, #12]
    76ba:	9a03      	ldr	r2, [sp, #12]
    76bc:	1a9b      	subs	r3, r3, r2
    76be:	429d      	cmp	r5, r3
    76c0:	db05      	blt.n	76ce <_printf_i+0x216>
    76c2:	68e0      	ldr	r0, [r4, #12]
    76c4:	9b03      	ldr	r3, [sp, #12]
    76c6:	4298      	cmp	r0, r3
    76c8:	bfb8      	it	lt
    76ca:	4618      	movlt	r0, r3
    76cc:	e793      	b.n	75f6 <_printf_i+0x13e>
    76ce:	2301      	movs	r3, #1
    76d0:	464a      	mov	r2, r9
    76d2:	4639      	mov	r1, r7
    76d4:	4630      	mov	r0, r6
    76d6:	47c0      	blx	r8
    76d8:	3001      	adds	r0, #1
    76da:	d08a      	beq.n	75f2 <_printf_i+0x13a>
    76dc:	3501      	adds	r5, #1
    76de:	e7eb      	b.n	76b8 <_printf_i+0x200>
    76e0:	2b00      	cmp	r3, #0
    76e2:	d1a7      	bne.n	7634 <_printf_i+0x17c>
    76e4:	780b      	ldrb	r3, [r1, #0]
    76e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    76ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
    76ee:	e765      	b.n	75bc <_printf_i+0x104>
    76f0:	00007e3e 	.word	0x00007e3e
    76f4:	00007e2d 	.word	0x00007e2d

000076f8 <_sbrk_r>:
    76f8:	b538      	push	{r3, r4, r5, lr}
    76fa:	4c06      	ldr	r4, [pc, #24]	; (7714 <_sbrk_r+0x1c>)
    76fc:	2300      	movs	r3, #0
    76fe:	4605      	mov	r5, r0
    7700:	4608      	mov	r0, r1
    7702:	6023      	str	r3, [r4, #0]
    7704:	f7fa ff38 	bl	2578 <_sbrk>
    7708:	1c43      	adds	r3, r0, #1
    770a:	d102      	bne.n	7712 <_sbrk_r+0x1a>
    770c:	6823      	ldr	r3, [r4, #0]
    770e:	b103      	cbz	r3, 7712 <_sbrk_r+0x1a>
    7710:	602b      	str	r3, [r5, #0]
    7712:	bd38      	pop	{r3, r4, r5, pc}
    7714:	20000c28 	.word	0x20000c28
	...

00007720 <memchr>:
    7720:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    7724:	2a10      	cmp	r2, #16
    7726:	db2b      	blt.n	7780 <memchr+0x60>
    7728:	f010 0f07 	tst.w	r0, #7
    772c:	d008      	beq.n	7740 <memchr+0x20>
    772e:	f810 3b01 	ldrb.w	r3, [r0], #1
    7732:	3a01      	subs	r2, #1
    7734:	428b      	cmp	r3, r1
    7736:	d02d      	beq.n	7794 <memchr+0x74>
    7738:	f010 0f07 	tst.w	r0, #7
    773c:	b342      	cbz	r2, 7790 <memchr+0x70>
    773e:	d1f6      	bne.n	772e <memchr+0xe>
    7740:	b4f0      	push	{r4, r5, r6, r7}
    7742:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    7746:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    774a:	f022 0407 	bic.w	r4, r2, #7
    774e:	f07f 0700 	mvns.w	r7, #0
    7752:	2300      	movs	r3, #0
    7754:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    7758:	3c08      	subs	r4, #8
    775a:	ea85 0501 	eor.w	r5, r5, r1
    775e:	ea86 0601 	eor.w	r6, r6, r1
    7762:	fa85 f547 	uadd8	r5, r5, r7
    7766:	faa3 f587 	sel	r5, r3, r7
    776a:	fa86 f647 	uadd8	r6, r6, r7
    776e:	faa5 f687 	sel	r6, r5, r7
    7772:	b98e      	cbnz	r6, 7798 <memchr+0x78>
    7774:	d1ee      	bne.n	7754 <memchr+0x34>
    7776:	bcf0      	pop	{r4, r5, r6, r7}
    7778:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    777c:	f002 0207 	and.w	r2, r2, #7
    7780:	b132      	cbz	r2, 7790 <memchr+0x70>
    7782:	f810 3b01 	ldrb.w	r3, [r0], #1
    7786:	3a01      	subs	r2, #1
    7788:	ea83 0301 	eor.w	r3, r3, r1
    778c:	b113      	cbz	r3, 7794 <memchr+0x74>
    778e:	d1f8      	bne.n	7782 <memchr+0x62>
    7790:	2000      	movs	r0, #0
    7792:	4770      	bx	lr
    7794:	3801      	subs	r0, #1
    7796:	4770      	bx	lr
    7798:	2d00      	cmp	r5, #0
    779a:	bf06      	itte	eq
    779c:	4635      	moveq	r5, r6
    779e:	3803      	subeq	r0, #3
    77a0:	3807      	subne	r0, #7
    77a2:	f015 0f01 	tst.w	r5, #1
    77a6:	d107      	bne.n	77b8 <memchr+0x98>
    77a8:	3001      	adds	r0, #1
    77aa:	f415 7f80 	tst.w	r5, #256	; 0x100
    77ae:	bf02      	ittt	eq
    77b0:	3001      	addeq	r0, #1
    77b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    77b6:	3001      	addeq	r0, #1
    77b8:	bcf0      	pop	{r4, r5, r6, r7}
    77ba:	3801      	subs	r0, #1
    77bc:	4770      	bx	lr
    77be:	bf00      	nop

000077c0 <memmove>:
    77c0:	4288      	cmp	r0, r1
    77c2:	b510      	push	{r4, lr}
    77c4:	eb01 0302 	add.w	r3, r1, r2
    77c8:	d803      	bhi.n	77d2 <memmove+0x12>
    77ca:	1e42      	subs	r2, r0, #1
    77cc:	4299      	cmp	r1, r3
    77ce:	d10c      	bne.n	77ea <memmove+0x2a>
    77d0:	bd10      	pop	{r4, pc}
    77d2:	4298      	cmp	r0, r3
    77d4:	d2f9      	bcs.n	77ca <memmove+0xa>
    77d6:	1881      	adds	r1, r0, r2
    77d8:	1ad2      	subs	r2, r2, r3
    77da:	42d3      	cmn	r3, r2
    77dc:	d100      	bne.n	77e0 <memmove+0x20>
    77de:	bd10      	pop	{r4, pc}
    77e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    77e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
    77e8:	e7f7      	b.n	77da <memmove+0x1a>
    77ea:	f811 4b01 	ldrb.w	r4, [r1], #1
    77ee:	f802 4f01 	strb.w	r4, [r2, #1]!
    77f2:	e7eb      	b.n	77cc <memmove+0xc>

000077f4 <__malloc_lock>:
    77f4:	4770      	bx	lr

000077f6 <__malloc_unlock>:
    77f6:	4770      	bx	lr

000077f8 <_free_r>:
    77f8:	b538      	push	{r3, r4, r5, lr}
    77fa:	4605      	mov	r5, r0
    77fc:	2900      	cmp	r1, #0
    77fe:	d045      	beq.n	788c <_free_r+0x94>
    7800:	f851 3c04 	ldr.w	r3, [r1, #-4]
    7804:	1f0c      	subs	r4, r1, #4
    7806:	2b00      	cmp	r3, #0
    7808:	bfb8      	it	lt
    780a:	18e4      	addlt	r4, r4, r3
    780c:	f7ff fff2 	bl	77f4 <__malloc_lock>
    7810:	4a1f      	ldr	r2, [pc, #124]	; (7890 <_free_r+0x98>)
    7812:	6813      	ldr	r3, [r2, #0]
    7814:	4610      	mov	r0, r2
    7816:	b933      	cbnz	r3, 7826 <_free_r+0x2e>
    7818:	6063      	str	r3, [r4, #4]
    781a:	6014      	str	r4, [r2, #0]
    781c:	4628      	mov	r0, r5
    781e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    7822:	f7ff bfe8 	b.w	77f6 <__malloc_unlock>
    7826:	42a3      	cmp	r3, r4
    7828:	d90c      	bls.n	7844 <_free_r+0x4c>
    782a:	6821      	ldr	r1, [r4, #0]
    782c:	1862      	adds	r2, r4, r1
    782e:	4293      	cmp	r3, r2
    7830:	bf04      	itt	eq
    7832:	681a      	ldreq	r2, [r3, #0]
    7834:	685b      	ldreq	r3, [r3, #4]
    7836:	6063      	str	r3, [r4, #4]
    7838:	bf04      	itt	eq
    783a:	1852      	addeq	r2, r2, r1
    783c:	6022      	streq	r2, [r4, #0]
    783e:	6004      	str	r4, [r0, #0]
    7840:	e7ec      	b.n	781c <_free_r+0x24>
    7842:	4613      	mov	r3, r2
    7844:	685a      	ldr	r2, [r3, #4]
    7846:	b10a      	cbz	r2, 784c <_free_r+0x54>
    7848:	42a2      	cmp	r2, r4
    784a:	d9fa      	bls.n	7842 <_free_r+0x4a>
    784c:	6819      	ldr	r1, [r3, #0]
    784e:	1858      	adds	r0, r3, r1
    7850:	42a0      	cmp	r0, r4
    7852:	d10b      	bne.n	786c <_free_r+0x74>
    7854:	6820      	ldr	r0, [r4, #0]
    7856:	4401      	add	r1, r0
    7858:	1858      	adds	r0, r3, r1
    785a:	4282      	cmp	r2, r0
    785c:	6019      	str	r1, [r3, #0]
    785e:	d1dd      	bne.n	781c <_free_r+0x24>
    7860:	6810      	ldr	r0, [r2, #0]
    7862:	6852      	ldr	r2, [r2, #4]
    7864:	605a      	str	r2, [r3, #4]
    7866:	4401      	add	r1, r0
    7868:	6019      	str	r1, [r3, #0]
    786a:	e7d7      	b.n	781c <_free_r+0x24>
    786c:	d902      	bls.n	7874 <_free_r+0x7c>
    786e:	230c      	movs	r3, #12
    7870:	602b      	str	r3, [r5, #0]
    7872:	e7d3      	b.n	781c <_free_r+0x24>
    7874:	6820      	ldr	r0, [r4, #0]
    7876:	1821      	adds	r1, r4, r0
    7878:	428a      	cmp	r2, r1
    787a:	bf04      	itt	eq
    787c:	6811      	ldreq	r1, [r2, #0]
    787e:	6852      	ldreq	r2, [r2, #4]
    7880:	6062      	str	r2, [r4, #4]
    7882:	bf04      	itt	eq
    7884:	1809      	addeq	r1, r1, r0
    7886:	6021      	streq	r1, [r4, #0]
    7888:	605c      	str	r4, [r3, #4]
    788a:	e7c7      	b.n	781c <_free_r+0x24>
    788c:	bd38      	pop	{r3, r4, r5, pc}
    788e:	bf00      	nop
    7890:	20000a2c 	.word	0x20000a2c

00007894 <_realloc_r>:
    7894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7896:	4607      	mov	r7, r0
    7898:	4614      	mov	r4, r2
    789a:	460e      	mov	r6, r1
    789c:	b921      	cbnz	r1, 78a8 <_realloc_r+0x14>
    789e:	4611      	mov	r1, r2
    78a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    78a4:	f7ff bbe4 	b.w	7070 <_malloc_r>
    78a8:	b922      	cbnz	r2, 78b4 <_realloc_r+0x20>
    78aa:	f7ff ffa5 	bl	77f8 <_free_r>
    78ae:	4625      	mov	r5, r4
    78b0:	4628      	mov	r0, r5
    78b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    78b4:	f000 f814 	bl	78e0 <_malloc_usable_size_r>
    78b8:	4284      	cmp	r4, r0
    78ba:	d90f      	bls.n	78dc <_realloc_r+0x48>
    78bc:	4621      	mov	r1, r4
    78be:	4638      	mov	r0, r7
    78c0:	f7ff fbd6 	bl	7070 <_malloc_r>
    78c4:	4605      	mov	r5, r0
    78c6:	2800      	cmp	r0, #0
    78c8:	d0f2      	beq.n	78b0 <_realloc_r+0x1c>
    78ca:	4631      	mov	r1, r6
    78cc:	4622      	mov	r2, r4
    78ce:	f7ff fb63 	bl	6f98 <memcpy>
    78d2:	4631      	mov	r1, r6
    78d4:	4638      	mov	r0, r7
    78d6:	f7ff ff8f 	bl	77f8 <_free_r>
    78da:	e7e9      	b.n	78b0 <_realloc_r+0x1c>
    78dc:	4635      	mov	r5, r6
    78de:	e7e7      	b.n	78b0 <_realloc_r+0x1c>

000078e0 <_malloc_usable_size_r>:
    78e0:	f851 0c04 	ldr.w	r0, [r1, #-4]
    78e4:	2800      	cmp	r0, #0
    78e6:	f1a0 0004 	sub.w	r0, r0, #4
    78ea:	bfbc      	itt	lt
    78ec:	580b      	ldrlt	r3, [r1, r0]
    78ee:	18c0      	addlt	r0, r0, r3
    78f0:	4770      	bx	lr
    78f2:	0000      	movs	r0, r0
    78f4:	682f2e2e 	.word	0x682f2e2e
    78f8:	732f6c61 	.word	0x732f6c61
    78fc:	682f6372 	.word	0x682f6372
    7900:	615f6c61 	.word	0x615f6c61
    7904:	735f6364 	.word	0x735f6364
    7908:	2e636e79 	.word	0x2e636e79
    790c:	00000063 	.word	0x00000063
    7910:	682f2e2e 	.word	0x682f2e2e
    7914:	732f6c61 	.word	0x732f6c61
    7918:	682f6372 	.word	0x682f6372
    791c:	635f6c61 	.word	0x635f6c61
    7920:	6e656c61 	.word	0x6e656c61
    7924:	2e726164 	.word	0x2e726164
    7928:	00000063 	.word	0x00000063
    792c:	682f2e2e 	.word	0x682f2e2e
    7930:	732f6c61 	.word	0x732f6c61
    7934:	682f6372 	.word	0x682f6372
    7938:	635f6c61 	.word	0x635f6c61
    793c:	615f6e61 	.word	0x615f6e61
    7940:	636e7973 	.word	0x636e7973
    7944:	0000632e 	.word	0x0000632e
    7948:	682f2e2e 	.word	0x682f2e2e
    794c:	732f6c61 	.word	0x732f6c61
    7950:	682f6372 	.word	0x682f6372
    7954:	635f6c61 	.word	0x635f6c61
    7958:	735f6372 	.word	0x735f6372
    795c:	2e636e79 	.word	0x2e636e79
    7960:	00000063 	.word	0x00000063
    7964:	682f2e2e 	.word	0x682f2e2e
    7968:	732f6c61 	.word	0x732f6c61
    796c:	682f6372 	.word	0x682f6372
    7970:	665f6c61 	.word	0x665f6c61
    7974:	6873616c 	.word	0x6873616c
    7978:	0000632e 	.word	0x0000632e
    797c:	682f2e2e 	.word	0x682f2e2e
    7980:	732f6c61 	.word	0x732f6c61
    7984:	682f6372 	.word	0x682f6372
    7988:	695f6c61 	.word	0x695f6c61
    798c:	6d5f6332 	.word	0x6d5f6332
    7990:	6e79735f 	.word	0x6e79735f
    7994:	00632e63 	.word	0x00632e63
    7998:	682f2e2e 	.word	0x682f2e2e
    799c:	732f6c61 	.word	0x732f6c61
    79a0:	682f6372 	.word	0x682f6372
    79a4:	695f6c61 	.word	0x695f6c61
    79a8:	00632e6f 	.word	0x00632e6f
    79ac:	682f2e2e 	.word	0x682f2e2e
    79b0:	732f6c61 	.word	0x732f6c61
    79b4:	682f6372 	.word	0x682f6372
    79b8:	735f6c61 	.word	0x735f6c61
    79bc:	6d5f6970 	.word	0x6d5f6970
    79c0:	6e79735f 	.word	0x6e79735f
    79c4:	00632e63 	.word	0x00632e63
    79c8:	682f2e2e 	.word	0x682f2e2e
    79cc:	732f6c61 	.word	0x732f6c61
    79d0:	682f6372 	.word	0x682f6372
    79d4:	745f6c61 	.word	0x745f6c61
    79d8:	72656d69 	.word	0x72656d69
    79dc:	0000632e 	.word	0x0000632e
    79e0:	682f2e2e 	.word	0x682f2e2e
    79e4:	732f6c61 	.word	0x732f6c61
    79e8:	682f6372 	.word	0x682f6372
    79ec:	755f6c61 	.word	0x755f6c61
    79f0:	74726173 	.word	0x74726173
    79f4:	7973615f 	.word	0x7973615f
    79f8:	632e636e 	.word	0x632e636e
    79fc:	00000000 	.word	0x00000000
    7a00:	682f2e2e 	.word	0x682f2e2e
    7a04:	752f6c61 	.word	0x752f6c61
    7a08:	736c6974 	.word	0x736c6974
    7a0c:	6372732f 	.word	0x6372732f
    7a10:	6974752f 	.word	0x6974752f
    7a14:	6c5f736c 	.word	0x6c5f736c
    7a18:	2e747369 	.word	0x2e747369
    7a1c:	00000063 	.word	0x00000063
    7a20:	682f2e2e 	.word	0x682f2e2e
    7a24:	752f6c61 	.word	0x752f6c61
    7a28:	736c6974 	.word	0x736c6974
    7a2c:	6372732f 	.word	0x6372732f
    7a30:	6974752f 	.word	0x6974752f
    7a34:	725f736c 	.word	0x725f736c
    7a38:	62676e69 	.word	0x62676e69
    7a3c:	65666675 	.word	0x65666675
    7a40:	00632e72 	.word	0x00632e72

00007a44 <_adcs>:
	...
    7a5c:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    7a6c:	632e6364 00000000                       dc.c....

00007a74 <_map>:
    7a74:	00000002 00000022 0000000d 0000002d     ....".......-...
    7a84:	682f2e2e 652f6c70 682f6369 655f6c70     ../hpl/eic/hpl_e
    7a94:	632e6369 00000000 682f2e2e 6e2f6c70     ic.c....../hpl/n
    7aa4:	74636d76 682f6c72 6e5f6c70 74636d76     vmctrl/hpl_nvmct
    7ab4:	632e6c72 00000000 682f2e2e 722f6c70     rl.c....../hpl/r
    7ac4:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    7ad4:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    7ae4:	43000000 43000400                       ...C...C

00007aec <_usarts>:
    7aec:	00000000 40100004 00030000 00700002     .......@......p.
    7afc:	0000f62b 00000000 00000002 40100004     +..............@
    7b0c:	00030000 00700002 0000f62b 00000000     ......p.+.......

00007b1c <_i2cms>:
    7b1c:	00000003 00200014 00000100 0000e6e5     ...... .........
    7b2c:	00d70000 02dc6c00                       .....l..

00007b34 <_i2css>:
	...

00007b44 <sercomspi_regs>:
    7b44:	0030000c 00020000 00000000 01ff00fe     ..0.............
    7b54:	00000004 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    7b64:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    7b74:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    7b84:	42001400 42001800                       ...B...B

00007b8c <_tcs>:
    7b8c:	006b0000 00000308 00000000 00001770     ..k.........p...
    7b9c:	00000000 682f2e2e 742f6c70 70682f63     ....../hpl/tc/hp
    7bac:	63745f6c 0000632e 00004a25 00000804     l_tc.c..%J......

00007bbc <_usb_ep_cfgs>:
    7bbc:	200007f0 00000000 00000040 200007b0     ... ....@...... 
    7bcc:	00000000 00000040 20000770 00000000     ....@...p.. ....
    7bdc:	00000040 532b5441 5045454c 00000000     @...AT+SLEEP....
    7bec:	41414141 00414141 65636552 64657669     AAAAAAA.Received
    7bfc:	0000203a 30455441 0000000d 432b5441     : ..ATE0....AT+C
    7c0c:	3f4e4950 0000000d 50432b0a 203a4e49     PIN?.....+CPIN: 
    7c1c:	44414552 00000059 53534150 00004445     READY...PASSED..
    7c2c:	432b5441 47455247 0000003f 432b5441     AT+CGREG?...AT+C
    7c3c:	3f53504f 00000000 432b5441 00005153     OPS?....AT+CSQ..
    7c4c:	632b5441 74746167 0000313d 00004b4f     AT+cgatt=1..OK..
    7c5c:	432b5441 4f434447 313d544e 5049222c     AT+CGDCONT=1,"IP
    7c6c:	69222c22 732e746f 72756365 00002265     ","iot.secure"..
    7c7c:	432b5441 54434147 312c313d 00000000     AT+CGACT=1,1....
    7c8c:	6f666e69 00000000 616d6f53 77662078     info....Somax fw
    7c9c:	64317620 000a7665 6b6e6162 70617773      v1dev..bankswap
    7cac:	00000000 70617753 676e6970 0a776620     ....Swapping fw.
    7cbc:	00000000 20656c62 00000000 206d6973     ....ble ....sim 
    7ccc:	00000000 64616572 006d6973 20636361     ....readsim.acc 
    7cdc:	63656863 0000006b 64616552 20676e69     check...Reading 
    7cec:	0a676572 00000000 20697073 63656863     reg.....spi chec
    7cfc:	0000006b 20697073 74697277 00000065     k...spi write...
    7d0c:	6d617266 69727720 00006574 6d617266     fram write..fram
    7d1c:	61657220 00000064 70776f6c 00007277      read...lowpwr..
    7d2c:	636d6973 00006e6f 6d6d6f43 20646e61     simcon..Command 
    7d3c:	20746f6e 6f636572 7a696e67 000a6465     not recognized..
    7d4c:	00005441 422b5441 3f445541 00000000     AT..AT+BAUD?....
    7d5c:	70736572 3a656c62 00000020 472b4b4f     respble: ...OK+G
    7d6c:	003a7465 000d5441 70736572 3a6d6973     et:.AT..respsim:
    7d7c:	00000020 00756c25 63207852 6c706d6f      ...%lu.Rx compl
    7d8c:	64657465 0000000a 63207854 6c706d6f     eted....Tx compl
    7d9c:	64657465 0000000a 752f2e2e 642f6273     eted....../usb/d
    7dac:	63697665 73752f65 2e636462 00000063     evice/usbdc.c...

00007dbc <__sf_fake_stderr>:
	...

00007ddc <__sf_fake_stdin>:
	...

00007dfc <__sf_fake_stdout>:
	...
    7e1c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    7e2c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    7e3c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    7e4c:	00006665                                ef..

00007e50 <_init>:
    7e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e52:	bf00      	nop
    7e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7e56:	bc08      	pop	{r3}
    7e58:	469e      	mov	lr, r3
    7e5a:	4770      	bx	lr

00007e5c <__init_array_start>:
    7e5c:	00000289 	.word	0x00000289

00007e60 <_fini>:
    7e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e62:	bf00      	nop
    7e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7e66:	bc08      	pop	{r3}
    7e68:	469e      	mov	lr, r3
    7e6a:	4770      	bx	lr

00007e6c <__fini_array_start>:
    7e6c:	00000265 	.word	0x00000265
