/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [27:0] celloutsig_0_33z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_45z;
  wire [14:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(in_data[26] & celloutsig_0_4z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z | celloutsig_1_3z);
  assign celloutsig_1_3z = ~in_data[143];
  assign celloutsig_0_11z = ~celloutsig_0_6z;
  assign celloutsig_0_20z = ~celloutsig_0_2z;
  assign celloutsig_1_0z = ~((in_data[182] | in_data[113]) & in_data[130]);
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_3z) & celloutsig_1_5z[4]);
  assign celloutsig_0_19z = ~((celloutsig_0_18z | celloutsig_0_0z) & celloutsig_0_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_1z[6]) & (celloutsig_1_0z | celloutsig_1_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_4z[6] | celloutsig_0_1z[5]) & (celloutsig_0_5z | celloutsig_0_4z[7]));
  assign celloutsig_0_13z = ~((celloutsig_0_2z | celloutsig_0_10z[1]) & (celloutsig_0_8z | celloutsig_0_9z[6]));
  assign celloutsig_0_16z = ~((celloutsig_0_12z | celloutsig_0_1z[4]) & (celloutsig_0_4z[5] | celloutsig_0_0z));
  assign celloutsig_0_26z = ~((celloutsig_0_17z | celloutsig_0_10z[1]) & (celloutsig_0_22z[4] | celloutsig_0_24z[8]));
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_29z[7:4], celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_9z = { in_data[45:38], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } & in_data[65:55];
  assign celloutsig_0_24z = { celloutsig_0_7z[7:1], celloutsig_0_7z[1], celloutsig_0_9z } & { in_data[75], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_1z[8:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_46z = { _00_[5:1], celloutsig_0_14z } / { 1'h1, celloutsig_0_37z };
  assign celloutsig_0_10z = { celloutsig_0_4z[4:3], celloutsig_0_6z } / { 1'h1, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_7z[7:1], celloutsig_0_7z[1] } / { 1'h1, celloutsig_0_9z[6:3], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_9z } / { 1'h1, celloutsig_0_24z[4:1], celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_1z[10:0] > in_data[191:181];
  assign celloutsig_1_6z = celloutsig_1_5z[4:1] > { celloutsig_1_5z[4:2], celloutsig_1_4z };
  assign celloutsig_1_18z = in_data[153:149] > celloutsig_1_10z[6:2];
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_7z[7:1], celloutsig_0_7z[1], celloutsig_0_18z } || { in_data[18:10], celloutsig_0_19z };
  assign celloutsig_1_13z = celloutsig_1_3z & ~(celloutsig_1_0z);
  assign celloutsig_0_2z = celloutsig_0_1z[2] & ~(celloutsig_0_0z);
  assign celloutsig_0_45z = { celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_21z } % { 1'h1, celloutsig_0_33z[17:8], celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[109:100], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[124:115], celloutsig_1_0z, celloutsig_1_0z } * in_data[152:141];
  assign celloutsig_0_15z = { celloutsig_0_1z[6:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_7z[7:1], celloutsig_0_7z[1] };
  assign celloutsig_0_4z = celloutsig_0_0z ? { in_data[30:28], 1'h1, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } : in_data[72:64];
  assign celloutsig_1_5z = celloutsig_1_2z[9] ? celloutsig_1_2z[4:0] : { celloutsig_1_1z[10:7], celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_11z ? { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z } : { celloutsig_1_7z, 1'h0, celloutsig_1_1z };
  assign celloutsig_0_1z[8:2] = in_data[93] ? in_data[9:3] : in_data[13:7];
  assign celloutsig_0_0z = in_data[39:26] != in_data[18:5];
  assign celloutsig_1_9z = { celloutsig_1_1z[5:3], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z } != { in_data[130:125], celloutsig_1_6z };
  assign celloutsig_0_6z = { in_data[64:56], celloutsig_0_0z, celloutsig_0_2z } !== { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_1z[6:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_3z = ^ { in_data[15:12], celloutsig_0_0z };
  assign celloutsig_0_17z = ^ { celloutsig_0_1z[7:5], celloutsig_0_0z };
  assign celloutsig_0_18z = ^ { celloutsig_0_9z[3:1], celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[178:170], celloutsig_1_0z } << celloutsig_1_1z[11:2];
  assign celloutsig_0_14z = { celloutsig_0_1z[8:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z } >> { celloutsig_0_9z[8], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_21z = { in_data[52:47], celloutsig_0_8z, celloutsig_0_3z } - { celloutsig_0_14z[9:3], celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_7z[7:1], celloutsig_0_12z } - celloutsig_0_14z[9:2];
  assign celloutsig_0_37z = in_data[84:71] ^ { celloutsig_0_33z[18:6], celloutsig_0_16z };
  assign { celloutsig_0_7z[1], celloutsig_0_7z[7:2] } = ~ { celloutsig_0_3z, in_data[8:3] };
  assign celloutsig_0_1z[1:0] = { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z[0] = celloutsig_0_7z[1];
  assign { out_data[128], out_data[109:96], out_data[43:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
