=====
SETUP
4.549
21.080
25.629
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s51
10.080
10.648
i2c_config_m0/i2c_master_top_m0/n215_s81
13.983
14.490
i2c_config_m0/i2c_master_top_m0/n215_s59
14.852
15.309
i2c_config_m0/i2c_master_top_m0/n215_s31
15.924
16.431
i2c_config_m0/i2c_master_top_m0/n215_s14
17.986
18.554
i2c_config_m0/i2c_master_top_m0/n215_s8
19.169
19.747
i2c_config_m0/i2c_master_top_m0/n215_s6
20.791
21.080
i2c_config_m0/i2c_master_top_m0/txr_3_s0
21.080
=====
SETUP
4.693
20.930
25.623
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s51
10.080
10.648
i2c_config_m0/i2c_master_top_m0/n215_s81
13.983
14.490
i2c_config_m0/i2c_master_top_m0/n215_s59
14.852
15.309
i2c_config_m0/i2c_master_top_m0/n215_s31
15.924
16.431
i2c_config_m0/i2c_master_top_m0/n207_s32
17.778
18.356
i2c_config_m0/i2c_master_top_m0/n207_s15
18.361
18.940
i2c_config_m0/i2c_master_top_m0/n207_s9
19.113
19.620
i2c_config_m0/i2c_master_top_m0/n207_s7
19.793
20.360
i2c_config_m0/i2c_master_top_m0/n207_s58
20.363
20.930
i2c_config_m0/i2c_master_top_m0/txr_5_s0
20.930
=====
SETUP
5.022
20.603
25.625
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
5.684
6.052
i2c_config_m0/i2c_master_top_m0/n199_s36
8.569
9.077
i2c_config_m0/i2c_master_top_m0/n211_s54
9.233
9.812
i2c_config_m0/i2c_master_top_m0/n215_s89
14.164
14.712
i2c_config_m0/i2c_master_top_m0/n215_s68
15.134
15.453
i2c_config_m0/i2c_master_top_m0/n223_s96
15.816
16.323
i2c_config_m0/i2c_master_top_m0/n223_s65
16.892
17.471
i2c_config_m0/i2c_master_top_m0/n223_s32
17.643
18.217
i2c_config_m0/i2c_master_top_m0/n223_s14
18.577
19.144
i2c_config_m0/i2c_master_top_m0/n223_s8
19.147
19.714
i2c_config_m0/i2c_master_top_m0/n223_s6
20.096
20.603
i2c_config_m0/i2c_master_top_m0/txr_1_s0
20.603
=====
SETUP
5.106
20.532
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s51
10.080
10.648
i2c_config_m0/i2c_master_top_m0/n215_s81
13.983
14.490
i2c_config_m0/i2c_master_top_m0/n215_s59
14.852
15.309
i2c_config_m0/i2c_master_top_m0/n215_s31
15.924
16.431
i2c_config_m0/i2c_master_top_m0/n207_s32
17.778
18.356
i2c_config_m0/i2c_master_top_m0/n203_s36
18.361
18.940
i2c_config_m0/i2c_master_top_m0/n203_s19
18.943
19.231
i2c_config_m0/i2c_master_top_m0/n203_s11
19.234
19.523
i2c_config_m0/i2c_master_top_m0/n203_s7
19.734
20.241
i2c_config_m0/i2c_master_top_m0/n203_s6
20.244
20.533
i2c_config_m0/i2c_master_top_m0/txr_6_s0
20.533
=====
SETUP
5.881
19.748
25.629
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_3_s2
5.692
6.060
i2c_config_m0/i2c_master_top_m0/n219_s22
8.027
8.535
i2c_config_m0/i2c_master_top_m0/n228_s116
9.534
10.101
i2c_config_m0/i2c_master_top_m0/n223_s99
13.394
13.901
i2c_config_m0/i2c_master_top_m0/n228_s97
14.324
14.891
i2c_config_m0/i2c_master_top_m0/n228_s66
15.571
16.145
i2c_config_m0/i2c_master_top_m0/n228_s31
16.735
17.314
i2c_config_m0/i2c_master_top_m0/n228_s15
17.465
18.044
i2c_config_m0/i2c_master_top_m0/n228_s8
18.280
18.788
i2c_config_m0/i2c_master_top_m0/n228_s6
19.169
19.748
i2c_config_m0/i2c_master_top_m0/txr_0_s0
19.748
=====
SETUP
6.253
19.366
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s18
10.211
10.790
i2c_config_m0/i2c_master_top_m0/n203_s86
13.187
13.755
i2c_config_m0/i2c_master_top_m0/n219_s112
14.625
15.132
i2c_config_m0/i2c_master_top_m0/n219_s100
15.577
16.151
i2c_config_m0/i2c_master_top_m0/n219_s78
16.324
16.891
i2c_config_m0/i2c_master_top_m0/n219_s38
17.064
17.571
i2c_config_m0/i2c_master_top_m0/n219_s16
17.991
18.280
i2c_config_m0/i2c_master_top_m0/n219_s9
18.282
18.856
i2c_config_m0/i2c_master_top_m0/n219_s6
18.859
19.366
i2c_config_m0/i2c_master_top_m0/txr_2_s0
19.366
=====
SETUP
7.482
18.156
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_3_s2
5.692
6.075
i2c_config_m0/i2c_master_top_m0/n211_s41
7.634
7.952
i2c_config_m0/i2c_master_top_m0/n211_s106
8.666
9.234
i2c_config_m0/i2c_master_top_m0/n211_s102
12.344
12.922
i2c_config_m0/i2c_master_top_m0/n211_s97
13.074
13.652
i2c_config_m0/i2c_master_top_m0/n211_s87
13.655
14.222
i2c_config_m0/i2c_master_top_m0/n211_s79
14.837
15.385
i2c_config_m0/i2c_master_top_m0/n211_s60
15.557
16.125
i2c_config_m0/i2c_master_top_m0/n211_s35
16.297
16.586
i2c_config_m0/i2c_master_top_m0/n211_s15
16.589
17.096
i2c_config_m0/i2c_master_top_m0/n211_s9
17.099
17.646
i2c_config_m0/i2c_master_top_m0/n211_s6
17.649
18.156
i2c_config_m0/i2c_master_top_m0/txr_4_s0
18.156
=====
SETUP
8.568
17.034
25.602
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
5.684
6.052
i2c_config_m0/i2c_master_top_m0/n199_s57
8.569
9.026
i2c_config_m0/i2c_master_top_m0/n215_s45
9.412
9.991
i2c_config_m0/i2c_master_top_m0/n199_s45
12.406
12.913
i2c_config_m0/i2c_master_top_m0/n199_s27
14.284
14.792
i2c_config_m0/i2c_master_top_m0/n199_s14
15.152
15.441
i2c_config_m0/i2c_master_top_m0/n199_s7
15.977
16.524
i2c_config_m0/i2c_master_top_m0/n199_s6
16.527
17.034
i2c_config_m0/i2c_master_top_m0/txr_7_s0
17.034
=====
SETUP
11.026
14.346
25.372
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.786
9.074
i2c_config_m0/n74_s2
11.018
11.597
i2c_config_m0/n124_s18
11.774
12.282
i2c_config_m0/n124_s14
12.923
13.497
i2c_config_m0/i2c_write_req_s4
13.738
14.194
i2c_config_m0/i2c_write_req_s0
14.346
=====
SETUP
11.444
14.176
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.786
9.074
i2c_config_m0/n74_s2
11.018
11.597
i2c_config_m0/n124_s18
11.774
12.282
i2c_config_m0/n124_s14
12.923
13.497
i2c_config_m0/i2c_write_req_s0
14.176
=====
SETUP
11.629
14.009
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.786
9.074
i2c_config_m0/n74_s2
11.018
11.597
i2c_config_m0/n124_s18
11.774
12.282
i2c_config_m0/n124_s14
12.923
13.497
i2c_config_m0/n100_s7
13.502
14.009
i2c_config_m0/state_0_s0
14.009
=====
SETUP
12.761
12.618
25.379
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s0
9.588
9.877
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.242
10.698
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.701
11.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.631
11.949
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
11.959
12.467
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.618
=====
SETUP
12.819
12.551
25.370
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s0
9.588
9.877
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.242
10.698
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.701
11.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.631
11.949
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
12.111
12.399
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.551
=====
SETUP
12.936
12.702
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.786
9.074
i2c_config_m0/n74_s2
11.018
11.597
i2c_config_m0/n73_s1
12.194
12.702
i2c_config_m0/lut_index_8_s2
12.702
=====
SETUP
13.024
12.608
25.632
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.786
9.074
i2c_config_m0/n74_s2
11.018
11.597
i2c_config_m0/n72_s2
11.777
12.096
i2c_config_m0/n72_s3
12.101
12.608
i2c_config_m0/lut_index_9_s2
12.608
=====
SETUP
13.390
12.231
25.621
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.786
9.074
i2c_config_m0/n74_s2
11.018
11.597
i2c_config_m0/n74_s3
11.774
12.231
i2c_config_m0/lut_index_7_s2
12.231
=====
SETUP
13.685
11.942
25.627
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
5.683
6.066
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3
6.913
7.461
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
7.641
8.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s0
8.806
9.262
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s6
9.892
10.181
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4
10.394
10.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s3
10.686
11.259
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8
11.434
11.942
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
11.942
=====
SETUP
13.698
11.919
25.618
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s0
9.588
9.877
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.242
10.698
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.701
11.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
11.919
=====
SETUP
14.123
11.516
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.786
9.074
i2c_config_m0/n77_s6
11.227
11.516
i2c_config_m0/lut_index_4_s2
11.516
=====
SETUP
14.126
11.256
25.381
clk_ibuf
0.000
0.683
i2c_config_m0/state_0_s0
5.702
6.084
i2c_config_m0/i2c_write_req_s5
6.246
6.813
i2c_config_m0/state_1_s4
7.686
8.193
i2c_config_m0/lut_index_9_s5
9.327
9.901
i2c_config_m0/lut_index_3_s2
11.256
=====
SETUP
14.126
11.256
25.381
clk_ibuf
0.000
0.683
i2c_config_m0/state_0_s0
5.702
6.084
i2c_config_m0/i2c_write_req_s5
6.246
6.813
i2c_config_m0/state_1_s4
7.686
8.193
i2c_config_m0/lut_index_9_s5
9.327
9.901
i2c_config_m0/lut_index_6_s2
11.256
=====
SETUP
14.438
11.176
25.614
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s1
9.439
10.007
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0
10.597
11.176
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0
11.176
=====
SETUP
14.585
11.034
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
9.439
10.018
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s1
10.746
11.034
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0
11.034
=====
SETUP
14.585
11.034
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
9.439
10.018
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n332_s1
10.746
11.034
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
11.034
=====
SETUP
14.793
10.823
25.616
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
9.439
10.018
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n345_s1
10.534
10.823
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
10.823
=====
HOLD
0.275
3.018
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s2
2.865
3.017
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
3.017
=====
HOLD
0.275
3.018
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
2.865
3.017
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.017
=====
HOLD
0.275
3.025
2.750
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
2.725
2.866
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3
2.872
3.025
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
3.025
=====
HOLD
0.275
3.022
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2
2.868
3.022
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
3.022
=====
HOLD
0.278
3.028
2.750
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3
2.725
2.866
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n57_s4
2.875
3.028
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3
3.028
=====
HOLD
0.278
3.012
2.734
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
2.709
2.850
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
2.859
3.012
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
3.012
=====
HOLD
0.278
3.024
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
2.872
3.024
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.024
=====
HOLD
0.278
3.032
2.754
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
2.729
2.870
i2c_config_m0/n73_s1
2.879
3.032
i2c_config_m0/lut_index_8_s2
3.032
=====
HOLD
0.278
3.021
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
2.868
3.021
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.021
=====
HOLD
0.278
3.021
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_1_s2
2.717
2.859
i2c_config_m0/n80_s2
2.868
3.021
i2c_config_m0/lut_index_1_s2
3.021
=====
HOLD
0.278
3.028
2.750
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_3_s2
2.725
2.866
i2c_config_m0/n78_s1
2.875
3.028
i2c_config_m0/lut_index_3_s2
3.028
=====
HOLD
0.278
3.029
2.750
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_9_s2
2.725
2.866
i2c_config_m0/n72_s3
2.875
3.029
i2c_config_m0/lut_index_9_s2
3.029
=====
HOLD
0.281
3.035
2.754
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
2.729
2.870
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12
2.882
3.035
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
3.035
=====
HOLD
0.281
3.024
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_0_s4
2.717
2.859
i2c_config_m0/n81_s5
2.871
3.023
i2c_config_m0/lut_index_0_s4
3.023
=====
HOLD
0.281
3.020
2.739
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.714
2.855
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3
2.867
3.020
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
3.020
=====
HOLD
0.297
2.950
2.652
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0
2.721
2.865
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0
2.950
=====
HOLD
0.328
3.075
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
2.868
3.075
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.075
=====
HOLD
0.328
3.075
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
2.721
2.862
i2c_config_m0/i2c_master_top_m0/n81_s9
2.868
3.075
i2c_config_m0/i2c_master_top_m0/read_s5
3.075
=====
HOLD
0.328
3.079
2.750
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
2.725
2.866
i2c_config_m0/i2c_master_top_m0/n81_s8
2.872
3.079
i2c_config_m0/i2c_master_top_m0/write_s5
3.079
=====
HOLD
0.331
3.076
2.745
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2
2.720
2.861
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s11
2.870
3.076
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2
3.076
=====
HOLD
0.331
3.080
2.749
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
2.724
2.865
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3
2.874
3.080
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
3.080
=====
HOLD
0.331
3.074
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s2
2.868
3.074
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
3.074
=====
HOLD
0.331
3.085
2.754
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_4_s2
2.729
2.870
i2c_config_m0/n77_s6
2.879
3.085
i2c_config_m0/lut_index_4_s2
3.085
=====
HOLD
0.335
3.088
2.753
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0
2.728
2.869
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
3.088
=====
HOLD
0.335
3.082
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0
2.928
3.082
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0
3.082
