#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffc5b79540 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffc5b98a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffc5b98a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffc5b98aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffc5b98ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000001000000000000>;
P_0x7fffc5b98b20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffc5b98b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000111>;
P_0x7fffc5b98ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010101>;
P_0x7fffc5b98be0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffc5b98c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffc5bf3360_0 .var/i "address_file", 31 0;
v0x7fffc5bf3460_0 .var "address_in", 31 0;
v0x7fffc5bf3550_0 .var "clk", 0 0;
v0x7fffc5bf3620_0 .var "data_in", 31 0;
v0x7fffc5bf36c0_0 .net "data_out", 31 0, v0x7fffc5bf2790_0;  1 drivers
v0x7fffc5bf3760_0 .var "enable", 0 0;
v0x7fffc5bf3850_0 .net "hit", 0 0, L_0x7fffc5bf50f0;  1 drivers
v0x7fffc5bf38f0_0 .var/i "miss_count", 31 0;
v0x7fffc5bf3990_0 .var "rst", 0 0;
v0x7fffc5bf3ac0_0 .var/i "scan_file", 31 0;
v0x7fffc5bf3ba0_0 .var/i "total_count", 31 0;
E_0x7fffc5b937a0 .event negedge, v0x7fffc5bee210_0;
S_0x7fffc5bc3640 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffc5b79540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffc5bad880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffc5bad8c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffc5bad900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffc5bad940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffc5bad980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffc5bad9c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000111>;
P_0x7fffc5bada00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010101>;
P_0x7fffc5bada40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffc5bf22a0_0 .net *"_ivl_5", 7 0, L_0x7fffc5bf5230;  1 drivers
v0x7fffc5bf2380_0 .net "address_in", 31 0, v0x7fffc5bf3460_0;  1 drivers
v0x7fffc5bf2460_0 .net "clk", 0 0, v0x7fffc5bf3550_0;  1 drivers
v0x7fffc5bf2530 .array "data", 0 1;
v0x7fffc5bf2530_0 .net v0x7fffc5bf2530 0, 31 0, L_0x7fffc5bca820; 1 drivers
v0x7fffc5bf2530_1 .net v0x7fffc5bf2530 1, 31 0, L_0x7fffc5bf4ef0; 1 drivers
v0x7fffc5bf2650_0 .net "data_in", 31 0, v0x7fffc5bf3620_0;  1 drivers
v0x7fffc5bf2790_0 .var "data_out", 31 0;
v0x7fffc5bf2850_0 .net "enable", 0 0, v0x7fffc5bf3760_0;  1 drivers
v0x7fffc5bf28f0_0 .var "enables", 1 0;
v0x7fffc5bf29b0_0 .net "hit_out", 0 0, L_0x7fffc5bf50f0;  alias, 1 drivers
v0x7fffc5bf2a70_0 .var "hits", 1 0;
v0x7fffc5bf2b30_0 .net "match", 1 0, v0x7fffc5bf2170_0;  1 drivers
v0x7fffc5bf2bd0_0 .net "rst", 0 0, v0x7fffc5bf3990_0;  1 drivers
v0x7fffc5bf2c70_0 .net "set_idx", 6 0, L_0x7fffc5bf5320;  1 drivers
v0x7fffc5bf2d30_0 .net "tag", 20 0, L_0x7fffc5bf5410;  1 drivers
v0x7fffc5bf2e40 .array "tags", 0 1;
v0x7fffc5bf2e40_0 .net v0x7fffc5bf2e40 0, 20 0, L_0x7fffc5bd2c00; 1 drivers
v0x7fffc5bf2e40_1 .net v0x7fffc5bf2e40 1, 20 0, L_0x7fffc5bc1670; 1 drivers
v0x7fffc5bf2f20 .array "valids", 0 1;
v0x7fffc5bf2f20_0 .net v0x7fffc5bf2f20 0, 0 0, L_0x7fffc5bd1900; 1 drivers
v0x7fffc5bf2f20_1 .net v0x7fffc5bf2f20 1, 0 0, L_0x7fffc5bc65d0; 1 drivers
v0x7fffc5bf3020_0 .var/i "w", 31 0;
v0x7fffc5bf31d0_0 .net "way", 1 0, L_0x7fffc5bf3c80;  1 drivers
E_0x7fffc5b91970 .event edge, v0x7fffc5bee130_0, v0x7fffc5bd2d60_0;
E_0x7fffc5b8cb50 .event edge, v0x7fffc5bee2d0_0, v0x7fffc5befd90_0;
L_0x7fffc5bf45a0 .part v0x7fffc5bf28f0_0, 0, 1;
L_0x7fffc5bf5000 .part v0x7fffc5bf28f0_0, 1, 1;
L_0x7fffc5bf50f0 .reduce/or v0x7fffc5bf2a70_0;
L_0x7fffc5bf5230 .part v0x7fffc5bf3460_0, 4, 8;
L_0x7fffc5bf5320 .part L_0x7fffc5bf5230, 0, 7;
L_0x7fffc5bf5410 .part v0x7fffc5bf3460_0, 11, 21;
S_0x7fffc5bc4310 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffc5bc3640;
 .timescale -9 -12;
S_0x7fffc5bc5070 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffc5bc4310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffc5b53620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffc5b53660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000111>;
P_0x7fffc5b536a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffc5ba66f0_0 .net "clk", 0 0, v0x7fffc5bf3550_0;  alias, 1 drivers
v0x7fffc5bd0fb0 .array/i "counts", 255 0, 31 0;
v0x7fffc5bd2d60_0 .net "enable", 0 0, v0x7fffc5bf3760_0;  alias, 1 drivers
v0x7fffc5bca9c0_0 .var/i "i", 31 0;
v0x7fffc5bc58d0_0 .var/i "j", 31 0;
v0x7fffc5bc0970_0 .var "min_idx", 6 0;
v0x7fffc5bee050_0 .var "new_idx", 6 0;
v0x7fffc5bee130_0 .net "next_out", 1 0, L_0x7fffc5bf3c80;  alias, 1 drivers
v0x7fffc5bee210_0 .net "rst", 0 0, v0x7fffc5bf3990_0;  alias, 1 drivers
v0x7fffc5bee2d0_0 .net "set_in", 6 0, L_0x7fffc5bf5320;  alias, 1 drivers
v0x7fffc5bee3b0_0 .var/i "tick", 31 0;
v0x7fffc5bee490_0 .net "way_in", 1 0, v0x7fffc5bf2170_0;  alias, 1 drivers
E_0x7fffc5bd2cd0 .event edge, v0x7fffc5bd2d60_0, v0x7fffc5bee490_0, v0x7fffc5bee2d0_0;
E_0x7fffc5bc24f0 .event posedge, v0x7fffc5ba66f0_0;
L_0x7fffc5bf3c80 .part v0x7fffc5bee050_0, 0, 2;
S_0x7fffc5bee630 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffc5bc3640;
 .timescale -9 -12;
P_0x7fffc5bee800 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffc5bee8c0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffc5bee630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffc5beeaa0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffc5beeae0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffc5beeb20 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffc5bd1900 .functor BUFZ 1, L_0x7fffc5bf3d20, C4<0>, C4<0>, C4<0>;
L_0x7fffc5bd2c00 .functor BUFZ 21, L_0x7fffc5bf4030, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffc5bca820 .functor BUFZ 32, L_0x7fffc5bf42e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc5beec90_0 .net *"_ivl_0", 0 0, L_0x7fffc5bf3d20;  1 drivers
v0x7fffc5beef30_0 .net *"_ivl_10", 8 0, L_0x7fffc5bf40d0;  1 drivers
L_0x7f702b1d0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc5bef010_0 .net *"_ivl_13", 1 0, L_0x7f702b1d0060;  1 drivers
v0x7fffc5bef100_0 .net *"_ivl_16", 31 0, L_0x7fffc5bf42e0;  1 drivers
v0x7fffc5bef1e0_0 .net *"_ivl_18", 8 0, L_0x7fffc5bf4380;  1 drivers
v0x7fffc5bef310_0 .net *"_ivl_2", 8 0, L_0x7fffc5bf3e40;  1 drivers
L_0x7f702b1d00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc5bef3f0_0 .net *"_ivl_21", 1 0, L_0x7f702b1d00a8;  1 drivers
L_0x7f702b1d0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc5bef4d0_0 .net *"_ivl_5", 1 0, L_0x7f702b1d0018;  1 drivers
v0x7fffc5bef5b0_0 .net *"_ivl_8", 20 0, L_0x7fffc5bf4030;  1 drivers
v0x7fffc5bef690_0 .var/i "block", 31 0;
v0x7fffc5bef770_0 .net "clk", 0 0, v0x7fffc5bf3550_0;  alias, 1 drivers
v0x7fffc5bef810 .array "data", 0 127, 31 0;
v0x7fffc5bef8b0_0 .net "data_in", 31 0, v0x7fffc5bf3620_0;  alias, 1 drivers
v0x7fffc5bef990_0 .net "data_out", 31 0, L_0x7fffc5bca820;  alias, 1 drivers
v0x7fffc5befa70_0 .net "enable", 0 0, L_0x7fffc5bf45a0;  1 drivers
v0x7fffc5befb30_0 .net "index_in", 6 0, L_0x7fffc5bf5320;  alias, 1 drivers
v0x7fffc5befc20_0 .net "rst", 0 0, v0x7fffc5bf3990_0;  alias, 1 drivers
v0x7fffc5befcf0 .array "tag", 0 127, 20 0;
v0x7fffc5befd90_0 .net "tag_in", 20 0, L_0x7fffc5bf5410;  alias, 1 drivers
v0x7fffc5befe50_0 .net "tag_out", 20 0, L_0x7fffc5bd2c00;  alias, 1 drivers
v0x7fffc5beff30 .array "valid", 0 127, 0 0;
v0x7fffc5beffd0_0 .net "valid_out", 0 0, L_0x7fffc5bd1900;  alias, 1 drivers
E_0x7fffc5b75b80 .event posedge, v0x7fffc5befa70_0;
L_0x7fffc5bf3d20 .array/port v0x7fffc5beff30, L_0x7fffc5bf3e40;
L_0x7fffc5bf3e40 .concat [ 7 2 0 0], L_0x7fffc5bf5320, L_0x7f702b1d0018;
L_0x7fffc5bf4030 .array/port v0x7fffc5befcf0, L_0x7fffc5bf40d0;
L_0x7fffc5bf40d0 .concat [ 7 2 0 0], L_0x7fffc5bf5320, L_0x7f702b1d0060;
L_0x7fffc5bf42e0 .array/port v0x7fffc5bef810, L_0x7fffc5bf4380;
L_0x7fffc5bf4380 .concat [ 7 2 0 0], L_0x7fffc5bf5320, L_0x7f702b1d00a8;
S_0x7fffc5bf01b0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffc5bc3640;
 .timescale -9 -12;
P_0x7fffc5bf0390 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffc5bf0450 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffc5bf01b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffc5bf0630 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffc5bf0670 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffc5bf06b0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffc5bc65d0 .functor BUFZ 1, L_0x7fffc5bf4640, C4<0>, C4<0>, C4<0>;
L_0x7fffc5bc1670 .functor BUFZ 21, L_0x7fffc5bf48c0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffc5bf4ef0 .functor BUFZ 32, L_0x7fffc5bf4cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc5bf0850_0 .net *"_ivl_0", 0 0, L_0x7fffc5bf4640;  1 drivers
v0x7fffc5bf0af0_0 .net *"_ivl_10", 8 0, L_0x7fffc5bf4960;  1 drivers
L_0x7f702b1d0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc5bf0bd0_0 .net *"_ivl_13", 1 0, L_0x7f702b1d0138;  1 drivers
v0x7fffc5bf0cc0_0 .net *"_ivl_16", 31 0, L_0x7fffc5bf4cd0;  1 drivers
v0x7fffc5bf0da0_0 .net *"_ivl_18", 8 0, L_0x7fffc5bf4d70;  1 drivers
v0x7fffc5bf0ed0_0 .net *"_ivl_2", 8 0, L_0x7fffc5bf46e0;  1 drivers
L_0x7f702b1d0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc5bf0fb0_0 .net *"_ivl_21", 1 0, L_0x7f702b1d0180;  1 drivers
L_0x7f702b1d00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc5bf1090_0 .net *"_ivl_5", 1 0, L_0x7f702b1d00f0;  1 drivers
v0x7fffc5bf1170_0 .net *"_ivl_8", 20 0, L_0x7fffc5bf48c0;  1 drivers
v0x7fffc5bf1250_0 .var/i "block", 31 0;
v0x7fffc5bf1330_0 .net "clk", 0 0, v0x7fffc5bf3550_0;  alias, 1 drivers
v0x7fffc5bf13d0 .array "data", 0 127, 31 0;
v0x7fffc5bf1490_0 .net "data_in", 31 0, v0x7fffc5bf3620_0;  alias, 1 drivers
v0x7fffc5bf1550_0 .net "data_out", 31 0, L_0x7fffc5bf4ef0;  alias, 1 drivers
v0x7fffc5bf1610_0 .net "enable", 0 0, L_0x7fffc5bf5000;  1 drivers
v0x7fffc5bf16d0_0 .net "index_in", 6 0, L_0x7fffc5bf5320;  alias, 1 drivers
v0x7fffc5bf17e0_0 .net "rst", 0 0, v0x7fffc5bf3990_0;  alias, 1 drivers
v0x7fffc5bf18d0 .array "tag", 0 127, 20 0;
v0x7fffc5bf1990_0 .net "tag_in", 20 0, L_0x7fffc5bf5410;  alias, 1 drivers
v0x7fffc5bf1a50_0 .net "tag_out", 20 0, L_0x7fffc5bc1670;  alias, 1 drivers
v0x7fffc5bf1b10 .array "valid", 0 127, 0 0;
v0x7fffc5bf1bb0_0 .net "valid_out", 0 0, L_0x7fffc5bc65d0;  alias, 1 drivers
E_0x7fffc5b9c3a0 .event posedge, v0x7fffc5bf1610_0;
L_0x7fffc5bf4640 .array/port v0x7fffc5bf1b10, L_0x7fffc5bf46e0;
L_0x7fffc5bf46e0 .concat [ 7 2 0 0], L_0x7fffc5bf5320, L_0x7f702b1d00f0;
L_0x7fffc5bf48c0 .array/port v0x7fffc5bf18d0, L_0x7fffc5bf4960;
L_0x7fffc5bf4960 .concat [ 7 2 0 0], L_0x7fffc5bf5320, L_0x7f702b1d0138;
L_0x7fffc5bf4cd0 .array/port v0x7fffc5bf13d0, L_0x7fffc5bf4d70;
L_0x7fffc5bf4d70 .concat [ 7 2 0 0], L_0x7fffc5bf5320, L_0x7f702b1d0180;
S_0x7fffc5bf1de0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffc5bc3640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffc5bd1eb0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffc5bd1ef0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffc5bf2070_0 .net "in", 1 0, v0x7fffc5bf2a70_0;  1 drivers
v0x7fffc5bf2170_0 .var "out", 1 0;
E_0x7fffc5b84f40 .event edge, v0x7fffc5bf2070_0;
    .scope S_0x7fffc5bc5070;
T_0 ;
    %wait E_0x7fffc5bc24f0;
    %load/vec4 v0x7fffc5bee210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bee3b0_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fffc5bee050_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bca9c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffc5bca9c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bc58d0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffc5bc58d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffc5bca9c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffc5bc58d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffc5bd0fb0, 4, 0;
    %load/vec4 v0x7fffc5bc58d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bc58d0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffc5bca9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bca9c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc5bee3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bee3b0_0, 0, 32;
    %load/vec4 v0x7fffc5bee490_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffc5bee3b0_0;
    %load/vec4 v0x7fffc5bee2d0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffc5bee490_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffc5bd0fb0, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc5bc5070;
T_1 ;
    %wait E_0x7fffc5bd2cd0;
    %load/vec4 v0x7fffc5bd2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffc5bee490_0;
    %pad/u 7;
    %store/vec4 v0x7fffc5bee050_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fffc5bc0970_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bca9c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffc5bca9c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffc5bee2d0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffc5bca9c0_0;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffc5bd0fb0, 4;
    %load/vec4 v0x7fffc5bee2d0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffc5bc0970_0;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffc5bd0fb0, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffc5bca9c0_0;
    %pad/s 7;
    %store/vec4 v0x7fffc5bc0970_0, 0, 7;
T_1.4 ;
    %load/vec4 v0x7fffc5bca9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bca9c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffc5bee3b0_0;
    %load/vec4 v0x7fffc5bee2d0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffc5bc0970_0;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bd0fb0, 0, 4;
    %load/vec4 v0x7fffc5bc0970_0;
    %assign/vec4 v0x7fffc5bee050_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffc5bee8c0;
T_2 ;
    %wait E_0x7fffc5bc24f0;
    %load/vec4 v0x7fffc5befc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bef690_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffc5bef690_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffc5bef690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5beff30, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffc5bef690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5befcf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffc5bef690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bef810, 0, 4;
    %load/vec4 v0x7fffc5bef690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bef690_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffc5bee8c0;
T_3 ;
    %wait E_0x7fffc5b75b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc5befb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5beff30, 0, 4;
    %load/vec4 v0x7fffc5befd90_0;
    %load/vec4 v0x7fffc5befb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5befcf0, 0, 4;
    %load/vec4 v0x7fffc5bef8b0_0;
    %load/vec4 v0x7fffc5befb30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bef810, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffc5bf0450;
T_4 ;
    %wait E_0x7fffc5bc24f0;
    %load/vec4 v0x7fffc5bf17e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bf1250_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffc5bf1250_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffc5bf1250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bf1b10, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffc5bf1250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bf18d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffc5bf1250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bf13d0, 0, 4;
    %load/vec4 v0x7fffc5bf1250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bf1250_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc5bf0450;
T_5 ;
    %wait E_0x7fffc5b9c3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc5bf16d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bf1b10, 0, 4;
    %load/vec4 v0x7fffc5bf1990_0;
    %load/vec4 v0x7fffc5bf16d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bf18d0, 0, 4;
    %load/vec4 v0x7fffc5bf1490_0;
    %load/vec4 v0x7fffc5bf16d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc5bf13d0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffc5bf1de0;
T_6 ;
    %wait E_0x7fffc5b84f40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc5bf2170_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffc5bf2170_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffc5bf2070_0;
    %load/vec4 v0x7fffc5bf2170_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffc5bf2170_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffc5bf2170_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc5bc3640;
T_7 ;
    %wait E_0x7fffc5bc24f0;
    %load/vec4 v0x7fffc5bf2bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc5bf2a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc5bf28f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc5bf2790_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffc5bf2850_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffc5bf31d0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffc5bf28f0_0, 0;
    %load/vec4 v0x7fffc5bf2850_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffc5bf31d0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffc5bf2b30_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffc5bf2530, 4;
    %assign/vec4 v0x7fffc5bf2790_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bf3020_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffc5bf3020_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffc5bf2d30_0;
    %ix/getv/s 4, v0x7fffc5bf3020_0;
    %load/vec4a v0x7fffc5bf2e40, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffc5bf3020_0;
    %load/vec4a v0x7fffc5bf2f20, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffc5bf3020_0;
    %store/vec4 v0x7fffc5bf2a70_0, 4, 1;
    %load/vec4 v0x7fffc5bf3020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bf3020_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffc5bc3640;
T_8 ;
    %wait E_0x7fffc5b8cb50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bf3020_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffc5bf3020_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffc5bf2d30_0;
    %ix/getv/s 4, v0x7fffc5bf3020_0;
    %load/vec4a v0x7fffc5bf2e40, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffc5bf3020_0;
    %load/vec4a v0x7fffc5bf2f20, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffc5bf3020_0;
    %store/vec4 v0x7fffc5bf2a70_0, 4, 1;
    %load/vec4 v0x7fffc5bf3020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc5bf3020_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc5bc3640;
T_9 ;
    %wait E_0x7fffc5b91970;
    %load/vec4 v0x7fffc5bf2850_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffc5bf31d0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffc5bf28f0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffc5b79540;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bf38f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc5bf3ba0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffc5b79540;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffc5bc3640 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffc5b79540;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc5bf3550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc5bf3990_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc5bf3550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc5bf3990_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc5bf3550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc5bf3990_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffc5bf3550_0;
    %inv;
    %store/vec4 v0x7fffc5bf3550_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffc5b79540;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffc5b98be0, "r" {0 0 0};
    %store/vec4 v0x7fffc5bf3360_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffc5bf3360_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffc5bf3360_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffc5b79540;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc5bf3760_0, 0;
    %wait E_0x7fffc5b937a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffc5bf3360_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffc5bf38f0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffc5bf3ba0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffc5bf38f0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffc5bf3ba0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffc5bada40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffc5bad9c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffc5bada00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffc5b98a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000001000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffc5b98b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffc5bf3360_0, "%x\012", v0x7fffc5bf3460_0 {0 0 0};
    %store/vec4 v0x7fffc5bf3ac0_0, 0, 32;
    %wait E_0x7fffc5bc24f0;
    %load/vec4 v0x7fffc5bf3ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffc5bf3ba0_0, 0;
    %load/vec4 v0x7fffc5bf3850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffc5bf38f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffc5bf38f0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffc5bf3620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc5bf3760_0, 0;
T_14.3 ;
    %wait E_0x7fffc5bc24f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc5bf3760_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
