#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: D:\Program Files\Gowin\1.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: GQG-PC

# Fri Jul 13 14:32:26 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\afifo.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\align_2chanLVDSdata.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Asyn_Fifo.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Dul_Ram.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\gw_pll_mipi.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_dynamic_top.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_rx.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lcd_backlight_ctrl.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds_rx.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds_rx1.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds2mipi_defines.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds2mipi_top.v" (library work)
@W: CG1337 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds2mipi_top.v":114:9:114:13|Net test1 is not declared.
@W: CG1337 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds2mipi_top.v":115:9:115:13|Net test2 is not declared.
@W: CG1337 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds2mipi_top.v":116:9:116:15|Net I2C_SDA is not declared.
@W: CG1337 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds2mipi_top.v":117:9:117:15|Net I2C_SCL is not declared.
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dphy_tx.v" (library work)
@W: CG1337 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dphy_tx.v":170:8:170:16|Net O_lcd_clk is not declared.
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dsi_top.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb_data_asyfifo.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v" (library work)
@I::"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\gw_pll_18.v" (library work)
Verilog syntax check successful!
Selecting top level module ivideo_dynamic_top
@N: CG364 :"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v":1609:7:1609:16|Synthesizing module TLVDS_IBUF in library work.
@N: CG364 :"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v":558:7:558:13|Synthesizing module IODELAY in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lvds_rx.v":2:7:2:13|Synthesizing module lvds_rx in library work.
@N: CG364 :"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v":1532:7:1532:9|Synthesizing module PLL in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\gw_pll_18.v":13:7:13:15|Synthesizing module GW_PLL_18 in library work.
@N: CG364 :"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v":1672:7:1672:12|Synthesizing module CLKDIV in library work.
@N: CG364 :"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v":461:7:461:12|Synthesizing module IVIDEO in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_rx.v":2:7:2:15|Synthesizing module ivideo_rx in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":4:7:4:19|Synthesizing module bit_align_ctl in library work.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":27:12:27:19|Object psda_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":27:21:27:30|Object dutyda_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":30:12:30:26|Object data_change_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":31:12:31:22|Object data_change is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":80:0:80:5|Feedback mux created for signal rxclk_word_reg[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":218:0:218:5|Optimizing register bit psda[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":218:0:218:5|Pruning register bit 3 of psda[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":2:7:2:23|Synthesizing module word_align_ctl_m2 in library work.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":13:16:13:20|Object calib is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":18:20:18:23|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":22:12:22:17|Object in_clk is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":30:12:30:20|Object Fsm_calib is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":32:12:32:21|Object Count_alib is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":120:0:120:5|Removing unused bit 6 of reg_a[6:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":120:0:120:5|Removing unused bit 6 of reg_b[6:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":120:0:120:5|Removing unused bit 6 of reg_c[6:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":120:0:120:5|Removing unused bit 6 of reg_d[6:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\gw_pll_mipi.v":13:7:13:17|Synthesizing module GW_PLL_mipi in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Dul_Ram.v":10:7:10:13|Synthesizing module Dul_Ram in library work.

	L=32'b00000000000000000000000000000110
	DW=32'b00000000000000000000000000011000
   Generated name = Dul_Ram_6s_24s
@N: CL134 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Dul_Ram.v":33:0:33:5|Found RAM Ram, depth=64, width=24
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Asyn_Fifo.v":21:8:21:16|Synthesizing module Asyn_Fifo in library work.

	L=32'b00000000000000000000000000000110
	DW=32'b00000000000000000000000000011000
	IDLE=2'b00
	FRST=2'b01
	ONLO=2'b10
	HVTW=2'b11
   Generated name = Asyn_Fifo_6s_24s_0_1_2_3
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\afifo.v":1:7:1:11|Synthesizing module afifo in library work.

	DATASIZE=32'b00000000000000000000000000011000
	ADDRSIZE=32'b00000000000000000000000000000110
   Generated name = afifo_24s_6s
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\align_2chanLVDSdata.v":22:7:22:25|Synthesizing module align_2chanLVDSdata in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":29:7:29:30|Synthesizing module rgb48bit_to4ch16bit_ctrl in library work.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":86:22:86:36|Object Count_hs_len_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":87:22:87:36|Object Count_hs_len_hs is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":89:22:89:33|Object Hs_len_value is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":91:21:91:31|Object Count_vs_tx is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":101:1:101:6|Pruning unused register j[8:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":101:1:101:6|Pruning unused register i[8:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":101:1:101:6|Pruning unused register m[8:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Dul_Ram.v":10:7:10:13|Synthesizing module Dul_Ram in library work.

	L=32'b00000000000000000000000000001010
	DW=32'b00000000000000000000000000010000
   Generated name = Dul_Ram_10s_16s
@N: CL134 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Dul_Ram.v":33:0:33:5|Found RAM Ram, depth=1024, width=16
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Asyn_Fifo.v":21:8:21:16|Synthesizing module Asyn_Fifo in library work.

	L=32'b00000000000000000000000000001010
	DW=32'b00000000000000000000000000010000
	IDLE=2'b00
	FRST=2'b01
	ONLO=2'b10
	HVTW=2'b11
   Generated name = Asyn_Fifo_10s_16s_0_1_2_3
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\afifo.v":1:7:1:11|Synthesizing module afifo in library work.

	DATASIZE=32'b00000000000000000000000000010000
	ADDRSIZE=32'b00000000000000000000000000001010
   Generated name = afifo_16s_10s
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Dul_Ram.v":10:7:10:13|Synthesizing module Dul_Ram in library work.

	L=32'b00000000000000000000000000000110
	DW=32'b00000000000000000000000000001000
   Generated name = Dul_Ram_6s_8s
@N: CL134 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Dul_Ram.v":45:0:45:5|Found RAM Ram, depth=64, width=8
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Asyn_Fifo.v":21:8:21:16|Synthesizing module Asyn_Fifo in library work.

	L=32'b00000000000000000000000000000110
	DW=32'b00000000000000000000000000001000
	IDLE=2'b00
	FRST=2'b01
	ONLO=2'b10
	HVTW=2'b11
   Generated name = Asyn_Fifo_6s_8s_0_1_2_3
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\afifo.v":1:7:1:11|Synthesizing module afifo in library work.

	DATASIZE=32'b00000000000000000000000000001000
	ADDRSIZE=32'b00000000000000000000000000000110
   Generated name = afifo_8s_6s
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb_data_asyfifo.v":22:7:22:22|Synthesizing module rgb_data_asyfifo in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":22:7:22:23|Synthesizing module mipi_data_rd_ctrl in library work.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":98:14:98:22|Object Lcd_hsync is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":98:24:98:32|Object Lcd_vsync is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v":22:7:22:21|Synthesizing module mipi_packetizer in library work.
@W: CG360 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v":77:21:77:37|Removing wire Lcd_rgb_lane0_inv, as there is no assignment to it.
@W: CG360 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v":78:21:78:37|Removing wire Lcd_rgb_lane1_inv, as there is no assignment to it.
@W: CG360 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v":79:21:79:37|Removing wire Lcd_rgb_lane2_inv, as there is no assignment to it.
@W: CG360 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v":80:21:80:37|Removing wire Lcd_rgb_lane3_inv, as there is no assignment to it.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":23:7:23:22|Synthesizing module mipi_screen_init in library work.
@N: CG179 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":338:21:338:35|Removing redundant assignment.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":58:8:58:20|Object Clk_mipi_init is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":59:8:59:26|Object Clk_mipi_init_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":60:12:60:26|Object Count_delay_clk is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|Pruning unused register Count_mipi_tx_byte[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|Pruning unused register Count_mipi_tx_bit[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|Pruning unused register Flag_packet_start. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|Optimizing register bit O_init_lp_data[0] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|Optimizing register bit O_init_lp_data[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|Pruning unused register O_init_lp_data[1:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":23:7:23:19|Synthesizing module mipi_hs_lp_tx in library work.
@N: CG179 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":169:23:169:39|Removing redundant assignment.
@N: CG179 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":188:21:188:35|Removing redundant assignment.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dsi_top.v":23:7:23:18|Synthesizing module mipi_dsi_top in library work.
@N: CG179 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dsi_top.v":112:20:112:34|Removing redundant assignment.
@W: CG360 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dsi_top.v":74:14:74:23|Removing wire Lcd_hs_rgb, as there is no assignment to it.
@W: CG360 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dsi_top.v":75:14:75:19|Removing wire Lcd_vs, as there is no assignment to it.
@N: CG364 :"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v":525:7:525:11|Synthesizing module OSER8 in library work.
@N: CG364 :"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v":1619:7:1619:16|Synthesizing module TLVDS_TBUF in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_dphy_tx.v":21:7:21:18|Synthesizing module mipi_dphy_tx in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lcd_backlight_ctrl.v":23:7:23:24|Synthesizing module lcd_backlight_ctrl in library work.
@N: CG364 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_dynamic_top.v":2:7:2:24|Synthesizing module ivideo_dynamic_top in library work.
@N: CG179 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_dynamic_top.v":259:25:259:27|Removing redundant assignment.
@W: CG360 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_dynamic_top.v":101:42:101:49|Removing wire RXE_de_o, as there is no assignment to it.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_dynamic_top.v":255:0:255:5|Optimizing register bit cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\ivideo_dynamic_top.v":255:0:255:5|Pruning register bit 10 of cnt[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lcd_backlight_ctrl.v":40:1:40:6|Optimizing register bit Led_brightness_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lcd_backlight_ctrl.v":40:1:40:6|Optimizing register bit Led_brightness_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lcd_backlight_ctrl.v":40:1:40:6|Optimizing register bit Led_brightness_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lcd_backlight_ctrl.v":40:1:40:6|Optimizing register bit Led_brightness_count[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\lcd_backlight_ctrl.v":40:1:40:6|Pruning register bits 15 to 12 of Led_brightness_count[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL135 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Found sequential shift Rgb_d_hold_Reg3 with address depth of 81 words and data bit width of 8.
@N: CL135 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Found sequential shift Rgb_d_hold_Reg2 with address depth of 81 words and data bit width of 8.
@N: CL135 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Found sequential shift Rgb_d_hold_Reg1 with address depth of 81 words and data bit width of 8.
@N: CL135 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Found sequential shift Rgb_d_hold_Reg0 with address depth of 81 words and data bit width of 8.
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|Trying to extract state machine for register Fsm_mipi_init.
Extracted state machine for register Fsm_mipi_init
State machine has 4 reachable states with original encodings of:
   000000
   000010
   000011
   001000
@N: CL159 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_screen_init.v":26:27:26:45|Input I_mipi_screen_onoff is unused.
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v":290:1:290:6|Trying to extract state machine for register Fsm_mipi_hs.
Extracted state machine for register Fsm_mipi_hs
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL159 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_packetizer.v":28:27:28:34|Input I_lcd_vs is unused.
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":200:1:200:6|Trying to extract state machine for register Fsm_rgb_ctrl.
Extracted state machine for register Fsm_rgb_ctrl
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@A: CL153 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":98:14:98:22|*Unassigned bits of Lcd_hsync are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":98:24:98:32|*Unassigned bits of Lcd_vsync are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":41:15:41:27|Input I_empty_lane0 is unused.
@N: CL159 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":45:15:45:27|Input I_empty_lane1 is unused.
@N: CL159 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":49:15:49:27|Input I_empty_lane2 is unused.
@N: CL159 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":53:15:53:27|Input I_empty_lane3 is unused.
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Asyn_Fifo.v":186:0:186:5|Trying to extract state machine for register ST.
Extracted state machine for register ST
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Asyn_Fifo.v":186:0:186:5|Trying to extract state machine for register ST.
Extracted state machine for register ST
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL177 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":187:1:187:6|Sharing sequential element O_rgb_lane1_wren. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":187:1:187:6|Sharing sequential element O_rgb_lane3_wren. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":101:1:101:6|Trying to extract state machine for register Fsm_vss_flag.
Extracted state machine for register Fsm_vss_flag
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":161:1:161:6|Pruning register bits 7 to 5 of O_vshsde_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\rgb48bit_to4ch16bit_ctrl.v":161:1:161:6|Pruning register bits 3 to 1 of O_vshsde_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\Asyn_Fifo.v":186:0:186:5|Trying to extract state machine for register ST.
Extracted state machine for register ST
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@A: CL153 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":13:16:13:20|*Unassigned bits of calib are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\word_align_ctl_m2.v":18:20:18:23|*Unassigned bits of test[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL189 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":218:0:218:5|Register bit dutyda[3] is always 1.
@W: CL260 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":218:0:218:5|Pruning register bit 3 of dutyda[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":218:0:218:5|Pruning unused register psda[2:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\src\bit_align_ctl.v":125:0:125:5|Trying to extract state machine for register n_state.
Extracted state machine for register n_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 13 14:32:27 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 13 14:32:27 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 13 14:32:27 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Database state : C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\impl\synthesize\rev_1\synwork\|rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 13 14:32:29 2018

###########################################################]
Premap Report

# Fri Jul 13 14:32:29 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\impl\synthesize\rev_1\sytech_lvds2mipi_scck.rpt 
Printing clock  summary report in "C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\impl\synthesize\rev_1\sytech_lvds2mipi_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)

@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":256:1:256:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane3_reg[1:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane2_reg[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":256:1:256:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane2_reg[1:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane1_reg[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":256:1:256:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane1_reg[1:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane0_reg[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":114:0:114:5|Removing sequential instance w_full (in view: work.Asyn_Fifo_6s_24s_0_1_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":121:0:121:5|Removing sequential instance w_afull (in view: work.Asyn_Fifo_6s_24s_0_1_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":269:0:269:5|Removing sequential instance r_empty (in view: work.Asyn_Fifo_6s_24s_0_1_2_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":275:0:275:5|Removing sequential instance r_aempty (in view: work.Asyn_Fifo_6s_24s_0_1_2_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":114:0:114:5|Removing sequential instance w_full (in view: work.Asyn_Fifo_6s_24s_0_1_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":121:0:121:5|Removing sequential instance w_afull (in view: work.Asyn_Fifo_6s_24s_0_1_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":269:0:269:5|Removing sequential instance r_empty (in view: work.Asyn_Fifo_6s_24s_0_1_2_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":275:0:275:5|Removing sequential instance r_aempty (in view: work.Asyn_Fifo_6s_24s_0_1_2_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":114:0:114:5|Removing sequential instance w_full (in view: work.Asyn_Fifo_10s_16s_0_1_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":121:0:121:5|Removing sequential instance w_afull (in view: work.Asyn_Fifo_10s_16s_0_1_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":275:0:275:5|Removing sequential instance r_aempty (in view: work.Asyn_Fifo_10s_16s_0_1_2_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":114:0:114:5|Removing sequential instance w_full (in view: work.Asyn_Fifo_10s_16s_0_1_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":121:0:121:5|Removing sequential instance w_afull (in view: work.Asyn_Fifo_10s_16s_0_1_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":275:0:275:5|Removing sequential instance r_aempty (in view: work.Asyn_Fifo_10s_16s_0_1_2_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":114:0:114:5|Removing sequential instance w_full (in view: work.Asyn_Fifo_10s_16s_0_1_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":121:0:121:5|Removing sequential instance w_afull (in view: work.Asyn_Fifo_10s_16s_0_1_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":275:0:275:5|Removing sequential instance r_aempty (in view: work.Asyn_Fifo_10s_16s_0_1_2_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":114:0:114:5|Removing sequential instance w_full (in view: work.Asyn_Fifo_10s_16s_0_1_2_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":121:0:121:5|Removing sequential instance w_afull (in view: work.Asyn_Fifo_10s_16s_0_1_2_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":275:0:275:5|Removing sequential instance r_aempty (in view: work.Asyn_Fifo_10s_16s_0_1_2_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":114:0:114:5|Removing sequential instance w_full (in view: work.Asyn_Fifo_6s_8s_0_1_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":121:0:121:5|Removing sequential instance w_afull (in view: work.Asyn_Fifo_6s_8s_0_1_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":275:0:275:5|Removing sequential instance r_aempty (in view: work.Asyn_Fifo_6s_8s_0_1_2_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":269:0:269:5|Removing sequential instance r_empty (in view: work.Asyn_Fifo_10s_16s_0_1_2_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":269:0:269:5|Removing sequential instance r_empty (in view: work.Asyn_Fifo_10s_16s_0_1_2_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":269:0:269:5|Removing sequential instance r_empty (in view: work.Asyn_Fifo_10s_16s_0_1_2_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":269:0:269:5|Removing sequential instance r_empty (in view: work.Asyn_Fifo_10s_16s_0_1_2_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
Encoding state machine n_state[5:0] (in view: work.bit_align_ctl_1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine n_state[5:0] (in view: work.bit_align_ctl_0(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine ST[3:0] (in view: work.Asyn_Fifo_6s_24s_0_1_2_0(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":186:0:186:5|There are no possible illegal states for state machine ST[3:0] (in view: work.Asyn_Fifo_6s_24s_0_1_2_0(verilog)); safe FSM implementation is not required.
Encoding state machine ST[3:0] (in view: work.Asyn_Fifo_6s_24s_0_1_2_1(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":186:0:186:5|There are no possible illegal states for state machine ST[3:0] (in view: work.Asyn_Fifo_6s_24s_0_1_2_1(verilog)); safe FSM implementation is not required.
Encoding state machine Fsm_vss_flag[2:0] (in view: work.rgb48bit_to4ch16bit_ctrl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_0(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":186:0:186:5|There are no possible illegal states for state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_0(verilog)); safe FSM implementation is not required.
Encoding state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_1(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":186:0:186:5|There are no possible illegal states for state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_1(verilog)); safe FSM implementation is not required.
Encoding state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_2(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":186:0:186:5|There are no possible illegal states for state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_2(verilog)); safe FSM implementation is not required.
Encoding state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_4(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":186:0:186:5|There are no possible illegal states for state machine ST[3:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_4(verilog)); safe FSM implementation is not required.
Encoding state machine ST[3:0] (in view: work.Asyn_Fifo_6s_8s_0_1_2_3(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":186:0:186:5|There are no possible illegal states for state machine ST[3:0] (in view: work.Asyn_Fifo_6s_8s_0_1_2_3(verilog)); safe FSM implementation is not required.
Encoding state machine Fsm_rgb_ctrl[4:0] (in view: work.mipi_data_rd_ctrl(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine Fsm_mipi_hs[5:0] (in view: work.mipi_packetizer(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine Fsm_mipi_init[3:0] (in view: work.mipi_screen_init(verilog))
original code -> new code
   000000 -> 00
   000010 -> 01
   000011 -> 10
   001000 -> 11
@N: MO225 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_screen_init.v":200:1:200:6|There are no possible illegal states for state machine Fsm_mipi_init[3:0] (in view: work.mipi_screen_init(verilog)); safe FSM implementation is not required.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
syn_allowed_resources : blockrams=46  set on top level netlist ivideo_dynamic_top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 202MB peak: 203MB)



Clock Summary
******************

          Start                                                 Requested     Requested     Clock                                                    Clock                     Clock
Level     Clock                                                 Frequency     Period        Type                                                     Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                150.0 MHz     6.667         system                                                   system_clkgroup           0    
                                                                                                                                                                                    
0 -       ivideo_dynamic_top|sclk_inferred_clock                201.1 MHz     4.971         inferred                                                 Autoconstr_clkgroup_3     1801 
                                                                                                                                                                                    
0 -       mipi_dphy_tx|O_userclk_inferred_clock                 150.0 MHz     6.667         inferred                                                 Autoconstr_clkgroup_2     1189 
1 .         mipi_dsi_top|I_mipi_init_clk_derived_clock          150.0 MHz     6.667         derived (from mipi_dphy_tx|O_userclk_inferred_clock)     Autoconstr_clkgroup_2     29   
                                                                                                                                                                                    
0 -       ivideo_dynamic_top|sclk1_inferred_clock               201.1 MHz     4.971         inferred                                                 Autoconstr_clkgroup_4     243  
                                                                                                                                                                                    
0 -       ivideo_dynamic_top|I_clk                              401.2 MHz     2.492         inferred                                                 Autoconstr_clkgroup_0     23   
                                                                                                                                                                                    
0 -       GW_PLL_18_0|clkoutp_inferred_clock                    150.0 MHz     6.667         inferred                                                 Autoconstr_clkgroup_5     5    
                                                                                                                                                                                    
0 -       GW_PLL_18_1|clkoutp_inferred_clock                    150.0 MHz     6.667         inferred                                                 Autoconstr_clkgroup_6     5    
                                                                                                                                                                                    
0 -       mipi_dphy_tx|Mipi_ouput_clk_clkdiv_inferred_clock     150.0 MHz     6.667         inferred                                                 Autoconstr_clkgroup_1     1    
====================================================================================================================================================================================



Clock Load Summary
***********************

                                                      Clock     Source                                                Clock Pin                                                          Non-clock Pin     Non-clock Pin
Clock                                                 Load      Pin                                                   Seq Example                                                        Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                0         -                                                     -                                                                  -                 -            
                                                                                                                                                                                                                        
ivideo_dynamic_top|sclk_inferred_clock                1801      CLKDIV_RX.CLKOUT(CLKDIV)                              rgb_data_asyfifo_inst.afifo_lane4.asyn_fifo.rptr_gw1[6:0].C        -                 -            
                                                                                                                                                                                                                        
mipi_dphy_tx|O_userclk_inferred_clock                 1189      MIPI_DPHY_tx_inst.clkdiv_inst_data.CLKOUT(CLKDIV)     MIPI_DPHY_tx_inst.OSER16_mipi_data0_inst.PCLK                      -                 -            
mipi_dsi_top|I_mipi_init_clk_derived_clock            29        mipi_dsi_top_inst.I_mipi_init_clk.Q[0](dffre)         mipi_dsi_top_inst.mipi_screen_init_inst.O_VBL_on_sw.C              -                 -            
                                                                                                                                                                                                                        
ivideo_dynamic_top|sclk1_inferred_clock               243       CLKDIV_RX1.CLKOUT(CLKDIV)                             align_2chanLVDSdata_inst.afifo_lane1.asyn_fifo.rptr_gw1[6:0].C     -                 -            
                                                                                                                                                                                                                        
ivideo_dynamic_top|I_clk                              23        I_clk(port)                                           cnt[9:0].C                                                         -                 -            
                                                                                                                                                                                                                        
GW_PLL_18_0|clkoutp_inferred_clock                    5         pll_rx1_inst.pll_inst.CLKOUTP(PLL)                    ivideo_rx1_inst.IVIDEO_CLK.FCLK                                    -                 -            
                                                                                                                                                                                                                        
GW_PLL_18_1|clkoutp_inferred_clock                    5         pll_rx_inst.pll_inst.CLKOUTP(PLL)                     ivideo_rx_inst.IVIDEO_CLK.FCLK                                     -                 -            
                                                                                                                                                                                                                        
mipi_dphy_tx|Mipi_ouput_clk_clkdiv_inferred_clock     1         MIPI_DPHY_tx_inst.clkdiv_inst_clk.CLKOUT(CLKDIV)      MIPI_DPHY_tx_inst.OSER16_mipi_clk_inst.PCLK                        -                 -            
========================================================================================================================================================================================================================

@W: MT529 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\lcd_backlight_ctrl.v":40:1:40:6|Found inferred clock ivideo_dynamic_top|I_clk which controls 23 sequential elements including lcd_backlight_ctrl_inst.Led_brightness_count[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_dphy_tx.v":133:8:133:27|Found inferred clock mipi_dphy_tx|Mipi_ouput_clk_clkdiv_inferred_clock which controls 1 sequential elements including MIPI_DPHY_tx_inst.OSER16_mipi_clk_inst. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\dul_ram.v":36:0:36:5|Found inferred clock mipi_dphy_tx|O_userclk_inferred_clock which controls 1189 sequential elements including rgb_data_asyfifo_inst.afifo_lane0.asyn_fifo.Dul_Ram.genblk1\.bd[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\ivideo_rx.v":46:8:46:15|Found inferred clock ivideo_dynamic_top|sclk_inferred_clock which controls 1801 sequential elements including ivideo_rx_inst.VIDEO_R0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\ivideo_rx.v":46:8:46:15|Found inferred clock ivideo_dynamic_top|sclk1_inferred_clock which controls 243 sequential elements including ivideo_rx1_inst.VIDEO_R0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\ivideo_rx.v":46:8:46:15|Found inferred clock GW_PLL_18_0|clkoutp_inferred_clock which controls 5 sequential elements including ivideo_rx1_inst.VIDEO_R0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\ivideo_rx.v":46:8:46:15|Found inferred clock GW_PLL_18_1|clkoutp_inferred_clock which controls 5 sequential elements including ivideo_rx_inst.VIDEO_R0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 3132 clock pin(s) of sequential element(s)
0 instances converted, 3132 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       I_clk               Unconstrained_port     23         cnt[9:0]       
=======================================================================================
============================================================================================== Gated/Generated Clocks ===============================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Unconverted Fanout     Sample Instance                                              Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       MIPI_DPHY_tx_inst.clkdiv_inst_data.CLKOUT     CLKDIV                 1161                   MIPI_DPHY_tx_inst.OSER16_mipi_data3_inst                     Black box on clock path                   
@KP:ckid0_2       MIPI_DPHY_tx_inst.clkdiv_inst_clk.CLKOUT      CLKDIV                 1                      MIPI_DPHY_tx_inst.OSER16_mipi_clk_inst                       Black box on clock path                   
@KP:ckid0_3       mipi_dsi_top_inst.I_mipi_init_clk.Q[0]        dffre                  29                     mipi_dsi_top_inst.mipi_screen_init_inst.Fsm_mipi_init[1]     Derived clock on input (not legal for GCC)
@KP:ckid0_6       CLKDIV_RX.CLKOUT                              CLKDIV                 1711                   rgb48bit_to4ch16bit_ctrl_inst.Fsm_vss_flag[1]                Black box on clock path                   
@KP:ckid0_8       CLKDIV_RX1.CLKOUT                             CLKDIV                 220                    word_align1_ctl_m2_inst.Count_syn[2:0]                       Black box on clock path                   
@KP:ckid0_9       pll_rx1_inst.pll_inst.CLKOUTP                 PLL                    5                      ivideo_rx1_inst.VIDEO_R0                                     Black box on clock path                   
@KP:ckid0_10      pll_rx_inst.pll_inst.CLKOUTP                  PLL                    5                      ivideo_rx_inst.VIDEO_R0                                      Black box on clock path                   
=====================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N|Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\impl\synthesize\rev_1\sytech_lvds2mipi.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 200MB peak: 203MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 202MB peak: 203MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 202MB peak: 205MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 116MB peak: 205MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Jul 13 14:32:32 2018

###########################################################]
Map & Optimize Report

# Fri Jul 13 14:32:32 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":341:23:341:46|ROM Lcd_rgb_lane3_reg_5[5:3] (in view: work.mipi_data_rd_ctrl(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":340:23:340:46|ROM Lcd_rgb_lane2_reg_5[0] (in view: work.mipi_data_rd_ctrl(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":341:23:341:46|ROM Lcd_rgb_lane3_reg_5[5:3] (in view: work.mipi_data_rd_ctrl(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":341:23:341:46|Found ROM Lcd_rgb_lane3_reg_5[5:3] (in view: work.mipi_data_rd_ctrl(verilog)) with 15 words by 3 bits.
@W: FA239 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":340:23:340:46|ROM Lcd_rgb_lane2_reg_5[0] (in view: work.mipi_data_rd_ctrl(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":340:23:340:46|Found ROM Lcd_rgb_lane2_reg_5[0] (in view: work.mipi_data_rd_ctrl(verilog)) with 15 words by 1 bit.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":200:1:200:6|Removing sequential instance mipi_dsi_top_inst.mipi_data_rd_ctrl_inst.Lcd_de_rd_sw_rep because it is equivalent to instance mipi_dsi_top_inst.mipi_data_rd_ctrl_inst.Lcd_de_rd_sw. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_CF5[5:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg2_CF5[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg2_CF5[5:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg0_CF5[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing user instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_C5[5:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg2_C5[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing user instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg2_C5[5:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg0_C5[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing user instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg1_C5[5:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg0_C5[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg1_CF5[5:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg0_CF5[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 199MB peak: 201MB)

@N: FX702 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Found startup values on RAM instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_CR7[31:0] (in view: work.ivideo_dynamic_top(verilog)).
@N: FX702 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Found startup values on RAM instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_CR7[31:0]
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\ivideo_dynamic_top.v":255:0:255:5|Found counter in view:work.ivideo_dynamic_top(verilog) instance cnt[9:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Found counter in view:work.ivideo_dynamic_top(verilog) instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg0_CF5[5:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":175:1:175:6|Found counter in view:work.ivideo_dynamic_top(verilog) instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Count_hs_tx_end[7:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":156:1:156:6|Found counter in view:work.ivideo_dynamic_top(verilog) instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Count_hs_tx_start[7:0] 
@N: MF794 |RAM mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_CR7[31:0] required 512 registers during mapping 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\bit_align_ctl.v":110:0:110:5|Found counter in view:work.bit_align_ctl_1(verilog) instance period_cnt[24:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\bit_align_ctl.v":90:0:90:5|Found counter in view:work.bit_align_ctl_1(verilog) instance Key_counter[24:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\bit_align_ctl.v":110:0:110:5|Found counter in view:work.bit_align_ctl_0(verilog) instance period_cnt[24:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\bit_align_ctl.v":90:0:90:5|Found counter in view:work.bit_align_ctl_0(verilog) instance Key_counter[24:0] 
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\word_align_ctl_m2.v":173:0:173:5|Removing sequential instance out_d[0] (in view: work.word_align_ctl_m2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\word_align_ctl_m2.v":173:0:173:5|Removing sequential instance out_d[0] (in view: work.word_align_ctl_m2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Found counter in view:work.Asyn_Fifo_6s_24s_0_1_2_0(verilog) instance wptr[6:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":172:0:172:5|Found counter in view:work.Asyn_Fifo_6s_24s_0_1_2_0(verilog) instance rptr[6:0] 
@A: BN291 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\dul_ram.v":36:0:36:5|Boundary register Dul_Ram.genblk1\.bd[23:0] (in view: work.Asyn_Fifo_6s_24s_0_1_2_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Found counter in view:work.Asyn_Fifo_6s_24s_0_1_2_1(verilog) instance wptr[6:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":172:0:172:5|Found counter in view:work.Asyn_Fifo_6s_24s_0_1_2_1(verilog) instance rptr[6:0] 
@A: BN291 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\dul_ram.v":36:0:36:5|Boundary register Dul_Ram.genblk1\.bd[15:0] (in view: work.Asyn_Fifo_10s_16s_0_1_2_3(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Found counter in view:work.Asyn_Fifo_10s_16s_0_1_2_3(verilog) instance wptr[10:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":172:0:172:5|Found counter in view:work.Asyn_Fifo_10s_16s_0_1_2_3(verilog) instance rptr[10:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Found counter in view:work.Asyn_Fifo_6s_8s_0_1_2_3(verilog) instance wptr[6:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":172:0:172:5|Found counter in view:work.Asyn_Fifo_6s_8s_0_1_2_3(verilog) instance rptr[6:0] 
@N: MO231 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_screen_init.v":320:1:320:6|Found counter in view:work.mipi_screen_init(verilog) instance Count_mipi_init[23:0] 
@N: MF794 |RAM mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_CR7[31:0] required 512 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 200MB peak: 201MB)

@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":227:0:227:5|Removing instance align_2chanLVDSdata_inst.afifo_lane1.asyn_fifo.r_re_reg0 because it is equivalent to instance align_2chanLVDSdata_inst.O_RXO_de. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":227:0:227:5|Removing instance align_2chanLVDSdata_inst.afifo_lane0.asyn_fifo.r_re_reg0 because it is equivalent to instance align_2chanLVDSdata_inst.O_RXO_de. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 210MB peak: 210MB)

@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":227:0:227:5|Removing instance rgb_data_asyfifo_inst.afifo_lane3.asyn_fifo.r_re_reg0 because it is equivalent to instance rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.r_re_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":227:0:227:5|Removing instance rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.r_re_reg0 because it is equivalent to instance rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.r_re_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":227:0:227:5|Removing instance rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.r_re_reg0 because it is equivalent to instance rgb_data_asyfifo_inst.afifo_lane0.asyn_fifo.r_re_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 210MB peak: 219MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 211MB peak: 219MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 216MB peak: 219MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 215MB peak: 219MB)

@N: MF794 |RAM mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_CR7[31:0] required 512 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 216MB peak: 219MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 245MB peak: 248MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		    -2.83ns		1724 /      2950
   2		0h:00m:12s		    -2.83ns		1724 /      2950
   3		0h:00m:12s		    -2.57ns		1719 /      2950
   4		0h:00m:12s		    -1.76ns		1719 /      2950
   5		0h:00m:13s		    -1.68ns		1719 /      2950
   6		0h:00m:13s		    -1.82ns		1720 /      2950
   7		0h:00m:13s		    -1.68ns		1722 /      2950
   8		0h:00m:13s		    -1.82ns		1722 /      2950
   9		0h:00m:13s		    -1.68ns		1722 /      2950
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance rgb_data_asyfifo_inst.afifo_lane3.asyn_fifo.wptr[10] (in view: work.ivideo_dynamic_top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\bit_align_ctl.v":125:0:125:5|Replicating instance bit_aln_ctl1_inst.n_state[0] (in view: work.ivideo_dynamic_top(verilog)) with 33 loads 2 times to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\bit_align_ctl.v":125:0:125:5|Replicating instance bit_aln_ctl1_inst.lock_flag (in view: work.ivideo_dynamic_top(verilog)) with 87 loads 3 times to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\word_align_ctl_m2.v":140:0:140:5|Replicating instance word_align1_ctl_m2_inst.Count_syn[1] (in view: work.ivideo_dynamic_top(verilog)) with 59 loads 3 times to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_data_rd_ctrl.v":289:2:289:7|Replicating instance mipi_dsi_top_inst.mipi_data_rd_ctrl_inst.Lcd_de_rden_ctrl (in view: work.ivideo_dynamic_top(verilog)) with 111 loads 3 times to improve timing.
Timing driven replication report
Added 12 Registers via timing driven replication
Added 11 LUTs via timing driven replication

  10		0h:00m:15s		    -1.55ns		1733 /      2962
  11		0h:00m:15s		    -1.82ns		1733 /      2962
  12		0h:00m:15s		    -1.55ns		1736 /      2962
  13		0h:00m:15s		    -1.60ns		1737 /      2962

@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance rgb_data_asyfifo_inst.afifo_lane3.asyn_fifo.wptr[2] (in view: work.ivideo_dynamic_top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance rgb_data_asyfifo_inst.afifo_lane3.asyn_fifo.wptr[1] (in view: work.ivideo_dynamic_top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance rgb_data_asyfifo_inst.afifo_lane3.asyn_fifo.wptr[8] (in view: work.ivideo_dynamic_top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance align_2chanLVDSdata_inst.afifo_lane1.asyn_fifo.wptr[2] (in view: work.ivideo_dynamic_top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance align_2chanLVDSdata_inst.afifo_lane1.asyn_fifo.wptr[0] (in view: work.ivideo_dynamic_top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance align_2chanLVDSdata_inst.afifo_lane1.asyn_fifo.wptr[1] (in view: work.ivideo_dynamic_top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance align_2chanLVDSdata_inst.afifo_lane1.asyn_fifo.wptr[6] (in view: work.ivideo_dynamic_top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\asyn_fifo.v":130:0:130:5|Replicating instance align_2chanLVDSdata_inst.afifo_lane1.asyn_fifo.wptr[5] (in view: work.ivideo_dynamic_top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\bit_align_ctl.v":125:0:125:5|Replicating instance bit_aln_ctl_inst.n_state[0] (in view: work.ivideo_dynamic_top(verilog)) with 34 loads 2 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  14		0h:00m:15s		    -1.47ns		1741 /      2972
  15		0h:00m:15s		    -1.60ns		1742 /      2972

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 250MB peak: 252MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[8] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[7] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[6] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[5] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[4] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[3] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[2] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[1] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[0] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[23] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[22] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[21] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[20] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[19] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[18] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[17] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[16] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[15] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[14] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[13] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[12] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[11] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[10] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[9] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[31] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[30] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[29] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[28] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[27] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[26] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[25] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\mipi_hs_lp_tx.v":140:1:140:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Rgb_d_hold_Reg3_1_[24] (in view: work.ivideo_dynamic_top(verilog)) because it does not drive other instances.
@W: MT453 |clock period is too long for clock mipi_dphy_tx|O_userclk_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock ivideo_dynamic_top|sclk_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock ivideo_dynamic_top|sclk1_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock mipi_dsi_top|I_mipi_init_clk_derived_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT643 :|Requested period 40000.0 ns is too large. Setting to 20000.0 ns for clock mipi_dsi_top|I_mipi_init_clk_derived_clock, timing exception "define_multicycle_path -setup -from c:mipi_dsi_top|I_mipi_init_clk_derived_clock -to c:mipi_dsi_top|I_mipi_init_clk_derived_clock 2" 

Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 251MB peak: 252MB)


Start Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 171MB peak: 253MB)

Writing Analyst data base C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180702_testHCLK\sytech_lvds2mipi\impl\synthesize\rev_1\synwork\sytech_lvds2mipi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 248MB peak: 253MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 248MB peak: 253MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 246MB peak: 253MB)


Start final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 245MB peak: 253MB)

@W: MT246 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\ivideo_dynamic_top.v":338:16:338:25|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\gqg\desktop\ivideo_7to1_dynamic_rx18klq144_8channal_sytechboard_20180702_testhclk\sytech_lvds2mipi\src\gw_pll_mipi.v":28:4:28:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock ivideo_dynamic_top|I_clk with period 4.72ns. Please declare a user-defined clock on port I_clk.
@W: MT420 |Found inferred clock mipi_dphy_tx|Mipi_ouput_clk_clkdiv_inferred_clock with period 6.67ns. Please declare a user-defined clock on net MIPI_DPHY_tx_inst.Mipi_ouput_clk_clkdiv.
@W: MT420 |Found inferred clock mipi_dphy_tx|O_userclk_inferred_clock with period 5.37ns. Please declare a user-defined clock on net MIPI_DPHY_tx_inst.I_userclk.
@W: MT420 |Found inferred clock ivideo_dynamic_top|sclk_inferred_clock with period 4.91ns. Please declare a user-defined clock on net sclk.
@W: MT420 |Found inferred clock ivideo_dynamic_top|sclk1_inferred_clock with period 4.69ns. Please declare a user-defined clock on net sclk1.
@W: MT420 |Found inferred clock GW_PLL_18_0|clkoutp_inferred_clock with period 6.67ns. Please declare a user-defined clock on net pll_rx1_inst.eclk1.
@W: MT420 |Found inferred clock GW_PLL_18_1|clkoutp_inferred_clock with period 6.67ns. Please declare a user-defined clock on net pll_rx_inst.eclk.
@N: MT615 |Found clock mipi_dsi_top|I_mipi_init_clk_derived_clock with period 5.37ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 13 14:32:54 2018
#


Top view:               ivideo_dynamic_top
Requested Frequency:    150.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.947

                                                      Requested      Estimated      Requested     Estimated                Clock                                                    Clock                
Starting Clock                                        Frequency      Frequency      Period        Period        Slack      Type                                                     Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
GW_PLL_18_0|clkoutp_inferred_clock                    150.0 MHz      NA             6.667         NA            NA         inferred                                                 Autoconstr_clkgroup_5
GW_PLL_18_1|clkoutp_inferred_clock                    150.0 MHz      NA             6.667         NA            NA         inferred                                                 Autoconstr_clkgroup_6
ivideo_dynamic_top|I_clk                              211.8 MHz      180.1 MHz      4.721         5.554         -0.833     inferred                                                 Autoconstr_clkgroup_0
ivideo_dynamic_top|sclk1_inferred_clock               213.4 MHz      181.4 MHz      4.687         5.514         -0.827     inferred                                                 Autoconstr_clkgroup_4
ivideo_dynamic_top|sclk_inferred_clock                203.6 MHz      173.0 MHz      4.912         5.779         -0.867     inferred                                                 Autoconstr_clkgroup_3
mipi_dphy_tx|Mipi_ouput_clk_clkdiv_inferred_clock     150.0 MHz      NA             6.667         NA            NA         inferred                                                 Autoconstr_clkgroup_1
mipi_dphy_tx|O_userclk_inferred_clock                 186.4 MHz      158.4 MHz      5.365         6.312         -0.947     inferred                                                 Autoconstr_clkgroup_2
mipi_dsi_top|I_mipi_init_clk_derived_clock            186.4 MHz      333.1 MHz      5.365         3.002         2.363      derived (from mipi_dphy_tx|O_userclk_inferred_clock)     Autoconstr_clkgroup_2
System                                                2199.3 MHz     1869.2 MHz     0.455         0.535         -0.080     system                                                   system_clkgroup      
=========================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                         |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                             |  0.455       -0.080  |  No paths    -      |  No paths    -      |  No paths    -    
System                                      ivideo_dynamic_top|I_clk                           |  4.721       4.125   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      mipi_dphy_tx|Mipi_ouput_clk_clkdiv_inferred_clock  |  6.667       6.071   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      mipi_dphy_tx|O_userclk_inferred_clock              |  5.365       4.708   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      ivideo_dynamic_top|sclk_inferred_clock             |  4.912       0.016   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      ivideo_dynamic_top|sclk1_inferred_clock            |  4.687       0.459   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      mipi_dsi_top|I_mipi_init_clk_derived_clock         |  5.365       4.769   |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|I_clk                    System                                             |  4.721       1.672   |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|I_clk                    ivideo_dynamic_top|I_clk                           |  4.721       -0.833  |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|I_clk                    mipi_dphy_tx|O_userclk_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|I_clk                    ivideo_dynamic_top|sclk_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|I_clk                    ivideo_dynamic_top|sclk1_inferred_clock            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mipi_dphy_tx|O_userclk_inferred_clock       System                                             |  5.365       4.465   |  No paths    -      |  No paths    -      |  No paths    -    
mipi_dphy_tx|O_userclk_inferred_clock       mipi_dphy_tx|O_userclk_inferred_clock              |  5.365       -0.947  |  No paths    -      |  No paths    -      |  No paths    -    
mipi_dphy_tx|O_userclk_inferred_clock       ivideo_dynamic_top|sclk_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|sclk_inferred_clock      System                                             |  4.912       1.413   |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|sclk_inferred_clock      mipi_dphy_tx|O_userclk_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|sclk_inferred_clock      ivideo_dynamic_top|sclk_inferred_clock             |  4.912       -0.867  |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|sclk_inferred_clock      ivideo_dynamic_top|sclk1_inferred_clock            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|sclk1_inferred_clock     System                                             |  4.687       1.436   |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|sclk1_inferred_clock     ivideo_dynamic_top|sclk_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ivideo_dynamic_top|sclk1_inferred_clock     ivideo_dynamic_top|sclk1_inferred_clock            |  4.687       -0.827  |  No paths    -      |  No paths    -      |  No paths    -    
mipi_dsi_top|I_mipi_init_clk_derived_clock  System                                             |  5.365       4.587   |  No paths    -      |  No paths    -      |  No paths    -    
mipi_dsi_top|I_mipi_init_clk_derived_clock  mipi_dphy_tx|O_userclk_inferred_clock              |  5.365       2.363   |  No paths    -      |  No paths    -      |  No paths    -    
mipi_dsi_top|I_mipi_init_clk_derived_clock  mipi_dsi_top|I_mipi_init_clk_derived_clock         |  5.365       5.257   |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ivideo_dynamic_top|I_clk
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                                  Arrival           
Instance                                            Reference                    Type     Pin     Net                         Time        Slack 
                                                    Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------
cnt[1]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[1]                      0.243       -0.833
cnt[0]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[0]                      0.243       -0.812
cnt[3]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[3]                      0.243       -0.812
cnt[2]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[2]                      0.243       -0.791
cnt[8]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[8]                      0.243       -0.725
cnt[4]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[4]                      0.243       -0.704
cnt[9]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[9]                      0.243       -0.634
cnt[5]                                              ivideo_dynamic_top|I_clk     DFFC     Q       cnt[5]                      0.243       -0.613
lcd_backlight_ctrl_inst.Led_brightness_count[9]     ivideo_dynamic_top|I_clk     DFFC     Q       Led_brightness_count[9]     0.243       0.330 
lcd_backlight_ctrl_inst.Led_brightness_count[1]     ivideo_dynamic_top|I_clk     DFFC     Q       Led_brightness_count[1]     0.243       0.351 
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                    Required           
Instance                                            Reference                    Type     Pin     Net                           Time         Slack 
                                                    Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------
cnt[8]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[8]                      4.660        -0.833
cnt[7]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[7]                      4.660        -0.763
cnt[6]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[6]                      4.660        -0.693
cnt[5]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[5]                      4.660        -0.623
cnt[4]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[4]                      4.660        -0.553
cnt[3]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[3]                      4.660        -0.483
cnt[2]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[2]                      4.660        -0.413
cnt[9]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[9]                      4.660        -0.377
cnt[1]                                              ivideo_dynamic_top|I_clk     DFFC     D       cnt_s[1]                      4.660        -0.343
lcd_backlight_ctrl_inst.Led_brightness_count[5]     ivideo_dynamic_top|I_clk     DFFC     D       Led_brightness_count_3[5]     4.660        0.330 
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.721
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.660

    - Propagation time:                      5.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.833

    Number of logic level(s):                11
    Starting point:                          cnt[1] / Q
    Ending point:                            cnt[8] / D
    The start point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
cnt[1]               DFFC     Q        Out     0.243     0.243       -         
cnt[1]               Net      -        -       0.535     -           3         
cnt30_6              LUT4     I1       In      -         0.778       -         
cnt30_6              LUT4     F        Out     0.570     1.348       -         
cnt30_6              Net      -        -       0.535     -           2         
cnt30_5_RNI061D1     LUT4     I1       In      -         1.883       -         
cnt30_5_RNI061D1     LUT4     F        Out     0.570     2.453       -         
cnt                  Net      -        -       0.984     -           2300      
cnt_cry_0[0]         ALU      CIN      In      -         3.437       -         
cnt_cry_0[0]         ALU      COUT     Out     0.035     3.472       -         
cnt_cry[0]           Net      -        -       0.035     -           2         
cnt_cry_0[1]         ALU      CIN      In      -         3.507       -         
cnt_cry_0[1]         ALU      COUT     Out     0.035     3.542       -         
cnt_cry[1]           Net      -        -       0.035     -           2         
cnt_cry_0[2]         ALU      CIN      In      -         3.577       -         
cnt_cry_0[2]         ALU      COUT     Out     0.035     3.612       -         
cnt_cry[2]           Net      -        -       0.035     -           2         
cnt_cry_0[3]         ALU      CIN      In      -         3.647       -         
cnt_cry_0[3]         ALU      COUT     Out     0.035     3.682       -         
cnt_cry[3]           Net      -        -       0.035     -           2         
cnt_cry_0[4]         ALU      CIN      In      -         3.717       -         
cnt_cry_0[4]         ALU      COUT     Out     0.035     3.752       -         
cnt_cry[4]           Net      -        -       0.035     -           2         
cnt_cry_0[5]         ALU      CIN      In      -         3.787       -         
cnt_cry_0[5]         ALU      COUT     Out     0.035     3.822       -         
cnt_cry[5]           Net      -        -       0.035     -           2         
cnt_cry_0[6]         ALU      CIN      In      -         3.857       -         
cnt_cry_0[6]         ALU      COUT     Out     0.035     3.892       -         
cnt_cry[6]           Net      -        -       0.035     -           2         
cnt_cry_0[7]         ALU      CIN      In      -         3.927       -         
cnt_cry_0[7]         ALU      COUT     Out     0.035     3.962       -         
cnt_cry[7]           Net      -        -       0.961     -           2         
cnt_s[8]             LUT2     I1       In      -         4.923       -         
cnt_s[8]             LUT2     F        Out     0.570     5.493       -         
cnt_s[8]             Net      -        -       0.000     -           1         
cnt[8]               DFFC     D        In      -         5.493       -         
===============================================================================
Total path delay (propagation time + setup) of 5.554 is 2.294(41.3%) logic and 3.260(58.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.721
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.660

    - Propagation time:                      5.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.812

    Number of logic level(s):                11
    Starting point:                          cnt[0] / Q
    Ending point:                            cnt[8] / D
    The start point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
cnt[0]               DFFC     Q        Out     0.243     0.243       -         
cnt[0]               Net      -        -       0.535     -           3         
cnt30_6              LUT4     I0       In      -         0.778       -         
cnt30_6              LUT4     F        Out     0.549     1.327       -         
cnt30_6              Net      -        -       0.535     -           2         
cnt30_5_RNI061D1     LUT4     I1       In      -         1.862       -         
cnt30_5_RNI061D1     LUT4     F        Out     0.570     2.432       -         
cnt                  Net      -        -       0.984     -           2300      
cnt_cry_0[0]         ALU      CIN      In      -         3.416       -         
cnt_cry_0[0]         ALU      COUT     Out     0.035     3.451       -         
cnt_cry[0]           Net      -        -       0.035     -           2         
cnt_cry_0[1]         ALU      CIN      In      -         3.486       -         
cnt_cry_0[1]         ALU      COUT     Out     0.035     3.521       -         
cnt_cry[1]           Net      -        -       0.035     -           2         
cnt_cry_0[2]         ALU      CIN      In      -         3.556       -         
cnt_cry_0[2]         ALU      COUT     Out     0.035     3.591       -         
cnt_cry[2]           Net      -        -       0.035     -           2         
cnt_cry_0[3]         ALU      CIN      In      -         3.626       -         
cnt_cry_0[3]         ALU      COUT     Out     0.035     3.661       -         
cnt_cry[3]           Net      -        -       0.035     -           2         
cnt_cry_0[4]         ALU      CIN      In      -         3.696       -         
cnt_cry_0[4]         ALU      COUT     Out     0.035     3.731       -         
cnt_cry[4]           Net      -        -       0.035     -           2         
cnt_cry_0[5]         ALU      CIN      In      -         3.766       -         
cnt_cry_0[5]         ALU      COUT     Out     0.035     3.801       -         
cnt_cry[5]           Net      -        -       0.035     -           2         
cnt_cry_0[6]         ALU      CIN      In      -         3.836       -         
cnt_cry_0[6]         ALU      COUT     Out     0.035     3.871       -         
cnt_cry[6]           Net      -        -       0.035     -           2         
cnt_cry_0[7]         ALU      CIN      In      -         3.906       -         
cnt_cry_0[7]         ALU      COUT     Out     0.035     3.941       -         
cnt_cry[7]           Net      -        -       0.961     -           2         
cnt_s[8]             LUT2     I1       In      -         4.902       -         
cnt_s[8]             LUT2     F        Out     0.570     5.472       -         
cnt_s[8]             Net      -        -       0.000     -           1         
cnt[8]               DFFC     D        In      -         5.472       -         
===============================================================================
Total path delay (propagation time + setup) of 5.533 is 2.273(41.1%) logic and 3.260(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.721
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.660

    - Propagation time:                      5.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.812

    Number of logic level(s):                11
    Starting point:                          cnt[3] / Q
    Ending point:                            cnt[8] / D
    The start point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
cnt[3]               DFFC     Q        Out     0.243     0.243       -         
cnt[3]               Net      -        -       0.535     -           3         
cnt30_5              LUT4     I1       In      -         0.778       -         
cnt30_5              LUT4     F        Out     0.570     1.348       -         
cnt30_5              Net      -        -       0.535     -           2         
cnt30_5_RNI061D1     LUT4     I0       In      -         1.883       -         
cnt30_5_RNI061D1     LUT4     F        Out     0.549     2.432       -         
cnt                  Net      -        -       0.984     -           2300      
cnt_cry_0[0]         ALU      CIN      In      -         3.416       -         
cnt_cry_0[0]         ALU      COUT     Out     0.035     3.451       -         
cnt_cry[0]           Net      -        -       0.035     -           2         
cnt_cry_0[1]         ALU      CIN      In      -         3.486       -         
cnt_cry_0[1]         ALU      COUT     Out     0.035     3.521       -         
cnt_cry[1]           Net      -        -       0.035     -           2         
cnt_cry_0[2]         ALU      CIN      In      -         3.556       -         
cnt_cry_0[2]         ALU      COUT     Out     0.035     3.591       -         
cnt_cry[2]           Net      -        -       0.035     -           2         
cnt_cry_0[3]         ALU      CIN      In      -         3.626       -         
cnt_cry_0[3]         ALU      COUT     Out     0.035     3.661       -         
cnt_cry[3]           Net      -        -       0.035     -           2         
cnt_cry_0[4]         ALU      CIN      In      -         3.696       -         
cnt_cry_0[4]         ALU      COUT     Out     0.035     3.731       -         
cnt_cry[4]           Net      -        -       0.035     -           2         
cnt_cry_0[5]         ALU      CIN      In      -         3.766       -         
cnt_cry_0[5]         ALU      COUT     Out     0.035     3.801       -         
cnt_cry[5]           Net      -        -       0.035     -           2         
cnt_cry_0[6]         ALU      CIN      In      -         3.836       -         
cnt_cry_0[6]         ALU      COUT     Out     0.035     3.871       -         
cnt_cry[6]           Net      -        -       0.035     -           2         
cnt_cry_0[7]         ALU      CIN      In      -         3.906       -         
cnt_cry_0[7]         ALU      COUT     Out     0.035     3.941       -         
cnt_cry[7]           Net      -        -       0.961     -           2         
cnt_s[8]             LUT2     I1       In      -         4.902       -         
cnt_s[8]             LUT2     F        Out     0.570     5.472       -         
cnt_s[8]             Net      -        -       0.000     -           1         
cnt[8]               DFFC     D        In      -         5.472       -         
===============================================================================
Total path delay (propagation time + setup) of 5.533 is 2.273(41.1%) logic and 3.260(58.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.721
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.660

    - Propagation time:                      5.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.791

    Number of logic level(s):                11
    Starting point:                          cnt[2] / Q
    Ending point:                            cnt[8] / D
    The start point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
cnt[2]               DFFC     Q        Out     0.243     0.243       -         
cnt[2]               Net      -        -       0.535     -           3         
cnt30_5              LUT4     I0       In      -         0.778       -         
cnt30_5              LUT4     F        Out     0.549     1.327       -         
cnt30_5              Net      -        -       0.535     -           2         
cnt30_5_RNI061D1     LUT4     I0       In      -         1.862       -         
cnt30_5_RNI061D1     LUT4     F        Out     0.549     2.411       -         
cnt                  Net      -        -       0.984     -           2300      
cnt_cry_0[0]         ALU      CIN      In      -         3.395       -         
cnt_cry_0[0]         ALU      COUT     Out     0.035     3.430       -         
cnt_cry[0]           Net      -        -       0.035     -           2         
cnt_cry_0[1]         ALU      CIN      In      -         3.465       -         
cnt_cry_0[1]         ALU      COUT     Out     0.035     3.500       -         
cnt_cry[1]           Net      -        -       0.035     -           2         
cnt_cry_0[2]         ALU      CIN      In      -         3.535       -         
cnt_cry_0[2]         ALU      COUT     Out     0.035     3.570       -         
cnt_cry[2]           Net      -        -       0.035     -           2         
cnt_cry_0[3]         ALU      CIN      In      -         3.605       -         
cnt_cry_0[3]         ALU      COUT     Out     0.035     3.640       -         
cnt_cry[3]           Net      -        -       0.035     -           2         
cnt_cry_0[4]         ALU      CIN      In      -         3.675       -         
cnt_cry_0[4]         ALU      COUT     Out     0.035     3.710       -         
cnt_cry[4]           Net      -        -       0.035     -           2         
cnt_cry_0[5]         ALU      CIN      In      -         3.745       -         
cnt_cry_0[5]         ALU      COUT     Out     0.035     3.780       -         
cnt_cry[5]           Net      -        -       0.035     -           2         
cnt_cry_0[6]         ALU      CIN      In      -         3.815       -         
cnt_cry_0[6]         ALU      COUT     Out     0.035     3.850       -         
cnt_cry[6]           Net      -        -       0.035     -           2         
cnt_cry_0[7]         ALU      CIN      In      -         3.885       -         
cnt_cry_0[7]         ALU      COUT     Out     0.035     3.920       -         
cnt_cry[7]           Net      -        -       0.961     -           2         
cnt_s[8]             LUT2     I1       In      -         4.881       -         
cnt_s[8]             LUT2     F        Out     0.570     5.451       -         
cnt_s[8]             Net      -        -       0.000     -           1         
cnt[8]               DFFC     D        In      -         5.451       -         
===============================================================================
Total path delay (propagation time + setup) of 5.512 is 2.252(40.9%) logic and 3.260(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.721
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.660

    - Propagation time:                      5.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.763

    Number of logic level(s):                10
    Starting point:                          cnt[1] / Q
    Ending point:                            cnt[7] / D
    The start point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|I_clk [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
cnt[1]               DFFC     Q        Out     0.243     0.243       -         
cnt[1]               Net      -        -       0.535     -           3         
cnt30_6              LUT4     I1       In      -         0.778       -         
cnt30_6              LUT4     F        Out     0.570     1.348       -         
cnt30_6              Net      -        -       0.535     -           2         
cnt30_5_RNI061D1     LUT4     I1       In      -         1.883       -         
cnt30_5_RNI061D1     LUT4     F        Out     0.570     2.453       -         
cnt                  Net      -        -       0.984     -           2300      
cnt_cry_0[0]         ALU      CIN      In      -         3.437       -         
cnt_cry_0[0]         ALU      COUT     Out     0.035     3.472       -         
cnt_cry[0]           Net      -        -       0.035     -           2         
cnt_cry_0[1]         ALU      CIN      In      -         3.507       -         
cnt_cry_0[1]         ALU      COUT     Out     0.035     3.542       -         
cnt_cry[1]           Net      -        -       0.035     -           2         
cnt_cry_0[2]         ALU      CIN      In      -         3.577       -         
cnt_cry_0[2]         ALU      COUT     Out     0.035     3.612       -         
cnt_cry[2]           Net      -        -       0.035     -           2         
cnt_cry_0[3]         ALU      CIN      In      -         3.647       -         
cnt_cry_0[3]         ALU      COUT     Out     0.035     3.682       -         
cnt_cry[3]           Net      -        -       0.035     -           2         
cnt_cry_0[4]         ALU      CIN      In      -         3.717       -         
cnt_cry_0[4]         ALU      COUT     Out     0.035     3.752       -         
cnt_cry[4]           Net      -        -       0.035     -           2         
cnt_cry_0[5]         ALU      CIN      In      -         3.787       -         
cnt_cry_0[5]         ALU      COUT     Out     0.035     3.822       -         
cnt_cry[5]           Net      -        -       0.035     -           2         
cnt_cry_0[6]         ALU      CIN      In      -         3.857       -         
cnt_cry_0[6]         ALU      COUT     Out     0.035     3.892       -         
cnt_cry[6]           Net      -        -       0.961     -           2         
cnt_s[7]             LUT2     I1       In      -         4.853       -         
cnt_s[7]             LUT2     F        Out     0.570     5.423       -         
cnt_s[7]             Net      -        -       0.000     -           1         
cnt[7]               DFFC     D        In      -         5.423       -         
===============================================================================
Total path delay (propagation time + setup) of 5.484 is 2.259(41.2%) logic and 3.225(58.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ivideo_dynamic_top|sclk1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                              Arrival           
Instance                                  Reference                                   Type      Pin     Net                     Time        Slack 
                                          Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------
bit_aln_ctl1_inst.n_state[2]              ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     Q       n_state[2]              0.243       -0.827
bit_aln_ctl1_inst.n_state[5]              ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     Q       n_state[5]              0.243       -0.787
bit_aln_ctl1_inst.n_state_fast[0]         ivideo_dynamic_top|sclk1_inferred_clock     DFFPE     Q       n_state_fast[0]         0.243       -0.787
bit_aln_ctl1_inst.n_state[1]              ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     Q       n_state[1]              0.243       -0.766
bit_aln_ctl1_inst.n_state[3]              ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     Q       n_state[3]              0.243       0.017 
bit_aln_ctl1_inst.judge_cnt[3]            ivideo_dynamic_top|sclk1_inferred_clock     DFFC      Q       judge_cnt[3]            0.243       0.099 
bit_aln_ctl1_inst.stable_phase_num[1]     ivideo_dynamic_top|sclk1_inferred_clock     DFFC      Q       stable_phase_num[1]     0.243       0.118 
bit_aln_ctl1_inst.stable_phase_num[0]     ivideo_dynamic_top|sclk1_inferred_clock     DFFC      Q       stable_phase_num[0]     0.243       0.139 
bit_aln_ctl1_inst.stable_phase_num[2]     ivideo_dynamic_top|sclk1_inferred_clock     DFFC      Q       stable_phase_num[2]     0.243       0.226 
bit_aln_ctl1_inst.unst_to_st_num[0]       ivideo_dynamic_top|sclk1_inferred_clock     DFFC      Q       unst_to_st_num[0]       0.243       0.247 
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                            Required           
Instance                              Reference                                   Type      Pin     Net                   Time         Slack 
                                      Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------
bit_aln_ctl1_inst.Key_counter[24]     ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       Key_counter_s[24]     4.626        -0.827
bit_aln_ctl1_inst.Key_counter[23]     ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       Key_counter_s[23]     4.626        -0.792
bit_aln_ctl1_inst.period_cnt[24]      ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       period_cnt_s[24]      4.626        -0.787
bit_aln_ctl1_inst.Key_counter[22]     ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       Key_counter_s[22]     4.626        -0.757
bit_aln_ctl1_inst.period_cnt[23]      ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       period_cnt_s[23]      4.626        -0.752
bit_aln_ctl1_inst.Key_counter[21]     ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       Key_counter_s[21]     4.626        -0.722
bit_aln_ctl1_inst.period_cnt[22]      ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       period_cnt_s[22]      4.626        -0.717
bit_aln_ctl1_inst.Key_counter[20]     ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       Key_counter_s[20]     4.626        -0.687
bit_aln_ctl1_inst.period_cnt[21]      ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       period_cnt_s[21]      4.626        -0.682
bit_aln_ctl1_inst.Key_counter[19]     ivideo_dynamic_top|sclk1_inferred_clock     DFFCE     D       Key_counter_s[19]     4.626        -0.652
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.687
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.626

    - Propagation time:                      5.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.827

    Number of logic level(s):                26
    Starting point:                          bit_aln_ctl1_inst.n_state[2] / Q
    Ending point:                            bit_aln_ctl1_inst.Key_counter[24] / D
    The start point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
bit_aln_ctl1_inst.n_state[2]                   DFFCE     Q        Out     0.243     0.243       -         
n_state[2]                                     Net       -        -       0.596     -           11        
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      I0       In      -         0.839       -         
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      F        Out     0.549     1.388       -         
Key_counter                                    Net       -        -       0.657     -           26        
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[1]     LUT2      I0       In      -         2.045       -         
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[1]     LUT2      F        Out     0.549     2.594       -         
Key_counter_cry_0_RNO_0[1]                     Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[1]         ALU       I0       In      -         3.129       -         
bit_aln_ctl1_inst.Key_counter_cry_0[1]         ALU       COUT     Out     0.549     3.678       -         
Key_counter_cry[1]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       CIN      In      -         3.678       -         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       COUT     Out     0.035     3.713       -         
Key_counter_cry[2]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       CIN      In      -         3.713       -         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       COUT     Out     0.035     3.748       -         
Key_counter_cry[3]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       CIN      In      -         3.748       -         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       COUT     Out     0.035     3.783       -         
Key_counter_cry[4]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       CIN      In      -         3.783       -         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       COUT     Out     0.035     3.818       -         
Key_counter_cry[5]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       CIN      In      -         3.818       -         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       COUT     Out     0.035     3.853       -         
Key_counter_cry[6]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       CIN      In      -         3.853       -         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       COUT     Out     0.035     3.888       -         
Key_counter_cry[7]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       CIN      In      -         3.888       -         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       COUT     Out     0.035     3.923       -         
Key_counter_cry[8]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       CIN      In      -         3.923       -         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       COUT     Out     0.035     3.958       -         
Key_counter_cry[9]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       CIN      In      -         3.958       -         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       COUT     Out     0.035     3.993       -         
Key_counter_cry[10]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       CIN      In      -         3.993       -         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       COUT     Out     0.035     4.028       -         
Key_counter_cry[11]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       CIN      In      -         4.028       -         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       COUT     Out     0.035     4.063       -         
Key_counter_cry[12]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       CIN      In      -         4.063       -         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       COUT     Out     0.035     4.098       -         
Key_counter_cry[13]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       CIN      In      -         4.098       -         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       COUT     Out     0.035     4.133       -         
Key_counter_cry[14]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       CIN      In      -         4.133       -         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       COUT     Out     0.035     4.168       -         
Key_counter_cry[15]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       CIN      In      -         4.168       -         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       COUT     Out     0.035     4.203       -         
Key_counter_cry[16]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       CIN      In      -         4.203       -         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       COUT     Out     0.035     4.238       -         
Key_counter_cry[17]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       CIN      In      -         4.238       -         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       COUT     Out     0.035     4.273       -         
Key_counter_cry[18]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       CIN      In      -         4.273       -         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       COUT     Out     0.035     4.308       -         
Key_counter_cry[19]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       CIN      In      -         4.308       -         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       COUT     Out     0.035     4.343       -         
Key_counter_cry[20]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       CIN      In      -         4.343       -         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       COUT     Out     0.035     4.378       -         
Key_counter_cry[21]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       CIN      In      -         4.378       -         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       COUT     Out     0.035     4.413       -         
Key_counter_cry[22]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       CIN      In      -         4.413       -         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       COUT     Out     0.035     4.448       -         
Key_counter_cry[23]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_s_0[24]          ALU       CIN      In      -         4.448       -         
bit_aln_ctl1_inst.Key_counter_s_0[24]          ALU       SUM      Out     0.470     4.918       -         
Key_counter_s[24]                              Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter[24]              DFFCE     D        In      -         5.453       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.514 is 3.191(57.9%) logic and 2.323(42.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.687
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.626

    - Propagation time:                      5.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.792

    Number of logic level(s):                25
    Starting point:                          bit_aln_ctl1_inst.n_state[2] / Q
    Ending point:                            bit_aln_ctl1_inst.Key_counter[24] / D
    The start point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
bit_aln_ctl1_inst.n_state[2]                   DFFCE     Q        Out     0.243     0.243       -         
n_state[2]                                     Net       -        -       0.596     -           11        
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      I0       In      -         0.839       -         
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      F        Out     0.549     1.388       -         
Key_counter                                    Net       -        -       0.657     -           26        
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[2]     LUT2      I0       In      -         2.045       -         
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[2]     LUT2      F        Out     0.549     2.594       -         
Key_counter_cry_0_RNO_0[2]                     Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       I0       In      -         3.129       -         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       COUT     Out     0.549     3.678       -         
Key_counter_cry[2]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       CIN      In      -         3.678       -         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       COUT     Out     0.035     3.713       -         
Key_counter_cry[3]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       CIN      In      -         3.713       -         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       COUT     Out     0.035     3.748       -         
Key_counter_cry[4]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       CIN      In      -         3.748       -         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       COUT     Out     0.035     3.783       -         
Key_counter_cry[5]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       CIN      In      -         3.783       -         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       COUT     Out     0.035     3.818       -         
Key_counter_cry[6]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       CIN      In      -         3.818       -         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       COUT     Out     0.035     3.853       -         
Key_counter_cry[7]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       CIN      In      -         3.853       -         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       COUT     Out     0.035     3.888       -         
Key_counter_cry[8]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       CIN      In      -         3.888       -         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       COUT     Out     0.035     3.923       -         
Key_counter_cry[9]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       CIN      In      -         3.923       -         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       COUT     Out     0.035     3.958       -         
Key_counter_cry[10]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       CIN      In      -         3.958       -         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       COUT     Out     0.035     3.993       -         
Key_counter_cry[11]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       CIN      In      -         3.993       -         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       COUT     Out     0.035     4.028       -         
Key_counter_cry[12]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       CIN      In      -         4.028       -         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       COUT     Out     0.035     4.063       -         
Key_counter_cry[13]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       CIN      In      -         4.063       -         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       COUT     Out     0.035     4.098       -         
Key_counter_cry[14]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       CIN      In      -         4.098       -         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       COUT     Out     0.035     4.133       -         
Key_counter_cry[15]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       CIN      In      -         4.133       -         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       COUT     Out     0.035     4.168       -         
Key_counter_cry[16]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       CIN      In      -         4.168       -         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       COUT     Out     0.035     4.203       -         
Key_counter_cry[17]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       CIN      In      -         4.203       -         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       COUT     Out     0.035     4.238       -         
Key_counter_cry[18]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       CIN      In      -         4.238       -         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       COUT     Out     0.035     4.273       -         
Key_counter_cry[19]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       CIN      In      -         4.273       -         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       COUT     Out     0.035     4.308       -         
Key_counter_cry[20]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       CIN      In      -         4.308       -         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       COUT     Out     0.035     4.343       -         
Key_counter_cry[21]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       CIN      In      -         4.343       -         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       COUT     Out     0.035     4.378       -         
Key_counter_cry[22]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       CIN      In      -         4.378       -         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       COUT     Out     0.035     4.413       -         
Key_counter_cry[23]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_s_0[24]          ALU       CIN      In      -         4.413       -         
bit_aln_ctl1_inst.Key_counter_s_0[24]          ALU       SUM      Out     0.470     4.883       -         
Key_counter_s[24]                              Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter[24]              DFFCE     D        In      -         5.418       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.479 is 3.156(57.6%) logic and 2.323(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.687
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.626

    - Propagation time:                      5.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.792

    Number of logic level(s):                25
    Starting point:                          bit_aln_ctl1_inst.n_state[2] / Q
    Ending point:                            bit_aln_ctl1_inst.Key_counter[23] / D
    The start point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
bit_aln_ctl1_inst.n_state[2]                   DFFCE     Q        Out     0.243     0.243       -         
n_state[2]                                     Net       -        -       0.596     -           11        
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      I0       In      -         0.839       -         
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      F        Out     0.549     1.388       -         
Key_counter                                    Net       -        -       0.657     -           26        
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[1]     LUT2      I0       In      -         2.045       -         
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[1]     LUT2      F        Out     0.549     2.594       -         
Key_counter_cry_0_RNO_0[1]                     Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[1]         ALU       I0       In      -         3.129       -         
bit_aln_ctl1_inst.Key_counter_cry_0[1]         ALU       COUT     Out     0.549     3.678       -         
Key_counter_cry[1]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       CIN      In      -         3.678       -         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       COUT     Out     0.035     3.713       -         
Key_counter_cry[2]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       CIN      In      -         3.713       -         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       COUT     Out     0.035     3.748       -         
Key_counter_cry[3]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       CIN      In      -         3.748       -         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       COUT     Out     0.035     3.783       -         
Key_counter_cry[4]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       CIN      In      -         3.783       -         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       COUT     Out     0.035     3.818       -         
Key_counter_cry[5]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       CIN      In      -         3.818       -         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       COUT     Out     0.035     3.853       -         
Key_counter_cry[6]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       CIN      In      -         3.853       -         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       COUT     Out     0.035     3.888       -         
Key_counter_cry[7]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       CIN      In      -         3.888       -         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       COUT     Out     0.035     3.923       -         
Key_counter_cry[8]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       CIN      In      -         3.923       -         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       COUT     Out     0.035     3.958       -         
Key_counter_cry[9]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       CIN      In      -         3.958       -         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       COUT     Out     0.035     3.993       -         
Key_counter_cry[10]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       CIN      In      -         3.993       -         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       COUT     Out     0.035     4.028       -         
Key_counter_cry[11]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       CIN      In      -         4.028       -         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       COUT     Out     0.035     4.063       -         
Key_counter_cry[12]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       CIN      In      -         4.063       -         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       COUT     Out     0.035     4.098       -         
Key_counter_cry[13]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       CIN      In      -         4.098       -         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       COUT     Out     0.035     4.133       -         
Key_counter_cry[14]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       CIN      In      -         4.133       -         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       COUT     Out     0.035     4.168       -         
Key_counter_cry[15]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       CIN      In      -         4.168       -         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       COUT     Out     0.035     4.203       -         
Key_counter_cry[16]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       CIN      In      -         4.203       -         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       COUT     Out     0.035     4.238       -         
Key_counter_cry[17]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       CIN      In      -         4.238       -         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       COUT     Out     0.035     4.273       -         
Key_counter_cry[18]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       CIN      In      -         4.273       -         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       COUT     Out     0.035     4.308       -         
Key_counter_cry[19]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       CIN      In      -         4.308       -         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       COUT     Out     0.035     4.343       -         
Key_counter_cry[20]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       CIN      In      -         4.343       -         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       COUT     Out     0.035     4.378       -         
Key_counter_cry[21]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       CIN      In      -         4.378       -         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       COUT     Out     0.035     4.413       -         
Key_counter_cry[22]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       CIN      In      -         4.413       -         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       SUM      Out     0.470     4.883       -         
Key_counter_s[23]                              Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter[23]              DFFCE     D        In      -         5.418       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.479 is 3.156(57.6%) logic and 2.323(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.687
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.626

    - Propagation time:                      5.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                26
    Starting point:                          bit_aln_ctl1_inst.n_state[5] / Q
    Ending point:                            bit_aln_ctl1_inst.Key_counter[24] / D
    The start point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
bit_aln_ctl1_inst.n_state[5]                   DFFCE     Q        Out     0.243     0.243       -         
n_state[5]                                     Net       -        -       0.535     -           8         
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      I1       In      -         0.778       -         
bit_aln_ctl1_inst.Key_counter12_i_a4           LUT2      F        Out     0.570     1.348       -         
Key_counter                                    Net       -        -       0.657     -           26        
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[1]     LUT2      I0       In      -         2.005       -         
bit_aln_ctl1_inst.Key_counter_cry_0_RNO[1]     LUT2      F        Out     0.549     2.554       -         
Key_counter_cry_0_RNO_0[1]                     Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[1]         ALU       I0       In      -         3.089       -         
bit_aln_ctl1_inst.Key_counter_cry_0[1]         ALU       COUT     Out     0.549     3.638       -         
Key_counter_cry[1]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       CIN      In      -         3.638       -         
bit_aln_ctl1_inst.Key_counter_cry_0[2]         ALU       COUT     Out     0.035     3.673       -         
Key_counter_cry[2]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       CIN      In      -         3.673       -         
bit_aln_ctl1_inst.Key_counter_cry_0[3]         ALU       COUT     Out     0.035     3.708       -         
Key_counter_cry[3]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       CIN      In      -         3.708       -         
bit_aln_ctl1_inst.Key_counter_cry_0[4]         ALU       COUT     Out     0.035     3.743       -         
Key_counter_cry[4]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       CIN      In      -         3.743       -         
bit_aln_ctl1_inst.Key_counter_cry_0[5]         ALU       COUT     Out     0.035     3.778       -         
Key_counter_cry[5]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       CIN      In      -         3.778       -         
bit_aln_ctl1_inst.Key_counter_cry_0[6]         ALU       COUT     Out     0.035     3.813       -         
Key_counter_cry[6]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       CIN      In      -         3.813       -         
bit_aln_ctl1_inst.Key_counter_cry_0[7]         ALU       COUT     Out     0.035     3.848       -         
Key_counter_cry[7]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       CIN      In      -         3.848       -         
bit_aln_ctl1_inst.Key_counter_cry_0[8]         ALU       COUT     Out     0.035     3.883       -         
Key_counter_cry[8]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       CIN      In      -         3.883       -         
bit_aln_ctl1_inst.Key_counter_cry_0[9]         ALU       COUT     Out     0.035     3.918       -         
Key_counter_cry[9]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       CIN      In      -         3.918       -         
bit_aln_ctl1_inst.Key_counter_cry_0[10]        ALU       COUT     Out     0.035     3.953       -         
Key_counter_cry[10]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       CIN      In      -         3.953       -         
bit_aln_ctl1_inst.Key_counter_cry_0[11]        ALU       COUT     Out     0.035     3.988       -         
Key_counter_cry[11]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       CIN      In      -         3.988       -         
bit_aln_ctl1_inst.Key_counter_cry_0[12]        ALU       COUT     Out     0.035     4.023       -         
Key_counter_cry[12]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       CIN      In      -         4.023       -         
bit_aln_ctl1_inst.Key_counter_cry_0[13]        ALU       COUT     Out     0.035     4.058       -         
Key_counter_cry[13]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       CIN      In      -         4.058       -         
bit_aln_ctl1_inst.Key_counter_cry_0[14]        ALU       COUT     Out     0.035     4.093       -         
Key_counter_cry[14]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       CIN      In      -         4.093       -         
bit_aln_ctl1_inst.Key_counter_cry_0[15]        ALU       COUT     Out     0.035     4.128       -         
Key_counter_cry[15]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       CIN      In      -         4.128       -         
bit_aln_ctl1_inst.Key_counter_cry_0[16]        ALU       COUT     Out     0.035     4.163       -         
Key_counter_cry[16]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       CIN      In      -         4.163       -         
bit_aln_ctl1_inst.Key_counter_cry_0[17]        ALU       COUT     Out     0.035     4.198       -         
Key_counter_cry[17]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       CIN      In      -         4.198       -         
bit_aln_ctl1_inst.Key_counter_cry_0[18]        ALU       COUT     Out     0.035     4.233       -         
Key_counter_cry[18]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       CIN      In      -         4.233       -         
bit_aln_ctl1_inst.Key_counter_cry_0[19]        ALU       COUT     Out     0.035     4.268       -         
Key_counter_cry[19]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       CIN      In      -         4.268       -         
bit_aln_ctl1_inst.Key_counter_cry_0[20]        ALU       COUT     Out     0.035     4.303       -         
Key_counter_cry[20]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       CIN      In      -         4.303       -         
bit_aln_ctl1_inst.Key_counter_cry_0[21]        ALU       COUT     Out     0.035     4.338       -         
Key_counter_cry[21]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       CIN      In      -         4.338       -         
bit_aln_ctl1_inst.Key_counter_cry_0[22]        ALU       COUT     Out     0.035     4.373       -         
Key_counter_cry[22]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       CIN      In      -         4.373       -         
bit_aln_ctl1_inst.Key_counter_cry_0[23]        ALU       COUT     Out     0.035     4.408       -         
Key_counter_cry[23]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.Key_counter_s_0[24]          ALU       CIN      In      -         4.408       -         
bit_aln_ctl1_inst.Key_counter_s_0[24]          ALU       SUM      Out     0.470     4.878       -         
Key_counter_s[24]                              Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.Key_counter[24]              DFFCE     D        In      -         5.413       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.474 is 3.212(58.7%) logic and 2.262(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.687
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.626

    - Propagation time:                      5.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.787

    Number of logic level(s):                26
    Starting point:                          bit_aln_ctl1_inst.n_state_fast[0] / Q
    Ending point:                            bit_aln_ctl1_inst.period_cnt[24] / D
    The start point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk1_inferred_clock [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                          Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
bit_aln_ctl1_inst.n_state_fast[0]             DFFPE     Q        Out     0.243     0.243       -         
n_state_fast[0]                               Net       -        -       0.535     -           5         
bit_aln_ctl1_inst.n_state_fast_RNI8HIK[0]     LUT2      I1       In      -         0.778       -         
bit_aln_ctl1_inst.n_state_fast_RNI8HIK[0]     LUT2      F        Out     0.570     1.348       -         
period_cnt                                    Net       -        -       0.657     -           25        
bit_aln_ctl1_inst.period_cnt_cry_0_RNO[1]     LUT2      I0       In      -         2.005       -         
bit_aln_ctl1_inst.period_cnt_cry_0_RNO[1]     LUT2      F        Out     0.549     2.554       -         
period_cnt_cry_0_RNO_0[1]                     Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[1]         ALU       I0       In      -         3.089       -         
bit_aln_ctl1_inst.period_cnt_cry_0[1]         ALU       COUT     Out     0.549     3.638       -         
period_cnt_cry[1]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[2]         ALU       CIN      In      -         3.638       -         
bit_aln_ctl1_inst.period_cnt_cry_0[2]         ALU       COUT     Out     0.035     3.673       -         
period_cnt_cry[2]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[3]         ALU       CIN      In      -         3.673       -         
bit_aln_ctl1_inst.period_cnt_cry_0[3]         ALU       COUT     Out     0.035     3.708       -         
period_cnt_cry[3]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[4]         ALU       CIN      In      -         3.708       -         
bit_aln_ctl1_inst.period_cnt_cry_0[4]         ALU       COUT     Out     0.035     3.743       -         
period_cnt_cry[4]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[5]         ALU       CIN      In      -         3.743       -         
bit_aln_ctl1_inst.period_cnt_cry_0[5]         ALU       COUT     Out     0.035     3.778       -         
period_cnt_cry[5]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[6]         ALU       CIN      In      -         3.778       -         
bit_aln_ctl1_inst.period_cnt_cry_0[6]         ALU       COUT     Out     0.035     3.813       -         
period_cnt_cry[6]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[7]         ALU       CIN      In      -         3.813       -         
bit_aln_ctl1_inst.period_cnt_cry_0[7]         ALU       COUT     Out     0.035     3.848       -         
period_cnt_cry[7]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[8]         ALU       CIN      In      -         3.848       -         
bit_aln_ctl1_inst.period_cnt_cry_0[8]         ALU       COUT     Out     0.035     3.883       -         
period_cnt_cry[8]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[9]         ALU       CIN      In      -         3.883       -         
bit_aln_ctl1_inst.period_cnt_cry_0[9]         ALU       COUT     Out     0.035     3.918       -         
period_cnt_cry[9]                             Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[10]        ALU       CIN      In      -         3.918       -         
bit_aln_ctl1_inst.period_cnt_cry_0[10]        ALU       COUT     Out     0.035     3.953       -         
period_cnt_cry[10]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[11]        ALU       CIN      In      -         3.953       -         
bit_aln_ctl1_inst.period_cnt_cry_0[11]        ALU       COUT     Out     0.035     3.988       -         
period_cnt_cry[11]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[12]        ALU       CIN      In      -         3.988       -         
bit_aln_ctl1_inst.period_cnt_cry_0[12]        ALU       COUT     Out     0.035     4.023       -         
period_cnt_cry[12]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[13]        ALU       CIN      In      -         4.023       -         
bit_aln_ctl1_inst.period_cnt_cry_0[13]        ALU       COUT     Out     0.035     4.058       -         
period_cnt_cry[13]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[14]        ALU       CIN      In      -         4.058       -         
bit_aln_ctl1_inst.period_cnt_cry_0[14]        ALU       COUT     Out     0.035     4.093       -         
period_cnt_cry[14]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[15]        ALU       CIN      In      -         4.093       -         
bit_aln_ctl1_inst.period_cnt_cry_0[15]        ALU       COUT     Out     0.035     4.128       -         
period_cnt_cry[15]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[16]        ALU       CIN      In      -         4.128       -         
bit_aln_ctl1_inst.period_cnt_cry_0[16]        ALU       COUT     Out     0.035     4.163       -         
period_cnt_cry[16]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[17]        ALU       CIN      In      -         4.163       -         
bit_aln_ctl1_inst.period_cnt_cry_0[17]        ALU       COUT     Out     0.035     4.198       -         
period_cnt_cry[17]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[18]        ALU       CIN      In      -         4.198       -         
bit_aln_ctl1_inst.period_cnt_cry_0[18]        ALU       COUT     Out     0.035     4.233       -         
period_cnt_cry[18]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[19]        ALU       CIN      In      -         4.233       -         
bit_aln_ctl1_inst.period_cnt_cry_0[19]        ALU       COUT     Out     0.035     4.268       -         
period_cnt_cry[19]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[20]        ALU       CIN      In      -         4.268       -         
bit_aln_ctl1_inst.period_cnt_cry_0[20]        ALU       COUT     Out     0.035     4.303       -         
period_cnt_cry[20]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[21]        ALU       CIN      In      -         4.303       -         
bit_aln_ctl1_inst.period_cnt_cry_0[21]        ALU       COUT     Out     0.035     4.338       -         
period_cnt_cry[21]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[22]        ALU       CIN      In      -         4.338       -         
bit_aln_ctl1_inst.period_cnt_cry_0[22]        ALU       COUT     Out     0.035     4.373       -         
period_cnt_cry[22]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_cry_0[23]        ALU       CIN      In      -         4.373       -         
bit_aln_ctl1_inst.period_cnt_cry_0[23]        ALU       COUT     Out     0.035     4.408       -         
period_cnt_cry[23]                            Net       -        -       0.000     -           1         
bit_aln_ctl1_inst.period_cnt_s_0[24]          ALU       CIN      In      -         4.408       -         
bit_aln_ctl1_inst.period_cnt_s_0[24]          ALU       SUM      Out     0.470     4.878       -         
period_cnt_s[24]                              Net       -        -       0.535     -           1         
bit_aln_ctl1_inst.period_cnt[24]              DFFCE     D        In      -         5.413       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.474 is 3.212(58.7%) logic and 2.262(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ivideo_dynamic_top|sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                             Arrival           
Instance                                                    Reference                                  Type      Pin     Net                     Time        Slack 
                                                            Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
bit_aln_ctl_inst.stable_phase_num[3]                        ivideo_dynamic_top|sclk_inferred_clock     DFFC      Q       stable_phase_num[3]     0.243       -0.867
bit_aln_ctl_inst.n_state_fast[0]                            ivideo_dynamic_top|sclk_inferred_clock     DFFPE     Q       n_state_fast[0]         0.243       -0.846
bit_aln_ctl_inst.n_state_0_rep1                             ivideo_dynamic_top|sclk_inferred_clock     DFFPE     Q       n_state_0_rep1          0.243       -0.623
bit_aln_ctl_inst.n_state[5]                                 ivideo_dynamic_top|sclk_inferred_clock     DFFCE     Q       n_state[5]              0.243       -0.562
bit_aln_ctl_inst.n_state[1]                                 ivideo_dynamic_top|sclk_inferred_clock     DFFCE     Q       n_state[1]              0.243       -0.541
bit_aln_ctl_inst.n_state[2]                                 ivideo_dynamic_top|sclk_inferred_clock     DFFCE     Q       n_state[2]              0.243       -0.541
rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.rptr_gw[8]      ivideo_dynamic_top|sclk_inferred_clock     DFFC      Q       rptr_gw[8]              0.243       -0.366
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr_gw[9]      ivideo_dynamic_top|sclk_inferred_clock     DFFC      Q       rptr_gw[9]              0.243       -0.366
rgb_data_asyfifo_inst.afifo_lane3.asyn_fifo.rptr_gw[10]     ivideo_dynamic_top|sclk_inferred_clock     DFFC      Q       rptr_gw[10]             0.243       -0.366
rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.rptr_gw[7]      ivideo_dynamic_top|sclk_inferred_clock     DFFC      Q       rptr_gw[7]              0.243       -0.345
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                               Required           
Instance                                 Reference                                  Type      Pin     Net                       Time         Slack 
                                         Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
bit_aln_ctl_inst.stable_phase_num[2]     ivideo_dynamic_top|sclk_inferred_clock     DFFC      D       stable_phase_num_8[2]     4.851        -0.867
bit_aln_ctl_inst.period_cnt[24]          ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       period_cnt_s[24]          4.851        -0.623
bit_aln_ctl_inst.period_cnt[23]          ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       period_cnt_s[23]          4.851        -0.588
bit_aln_ctl_inst.Key_counter[24]         ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       Key_counter_s[24]         4.851        -0.562
bit_aln_ctl_inst.period_cnt[22]          ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       period_cnt_s[22]          4.851        -0.553
bit_aln_ctl_inst.Key_counter[23]         ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       Key_counter_s[23]         4.851        -0.527
bit_aln_ctl_inst.period_cnt[21]          ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       period_cnt_s[21]          4.851        -0.518
bit_aln_ctl_inst.Key_counter[22]         ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       Key_counter_s[22]         4.851        -0.492
bit_aln_ctl_inst.period_cnt[20]          ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       period_cnt_s[20]          4.851        -0.483
bit_aln_ctl_inst.Key_counter[21]         ivideo_dynamic_top|sclk_inferred_clock     DFFCE     D       Key_counter_s[21]         4.851        -0.457
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      5.718
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.867

    Number of logic level(s):                5
    Starting point:                          bit_aln_ctl_inst.stable_phase_num[3] / Q
    Ending point:                            bit_aln_ctl_inst.stable_phase_num[2] / D
    The start point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
bit_aln_ctl_inst.stable_phase_num[3]            DFFC          Q        Out     0.243     0.243       -         
stable_phase_num[3]                             Net           -        -       0.535     -           10        
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c_0     LUT2          I1       In      -         0.778       -         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c_0     LUT2          F        Out     0.570     1.348       -         
un1_lock_flag10_8_i_a4_c_0                      Net           -        -       0.401     -           1         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c       LUT4          I0       In      -         1.749       -         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c       LUT4          F        Out     0.549     2.298       -         
un1_lock_flag10_8_i_a4_c                        Net           -        -       0.535     -           2         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_0       LUT4          I2       In      -         2.833       -         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_0       LUT4          F        Out     0.462     3.295       -         
N_86                                            Net           -        -       0.535     -           6         
bit_aln_ctl_inst.un1_stable_phase_num_4_c2      LUT4          I0       In      -         3.830       -         
bit_aln_ctl_inst.un1_stable_phase_num_4_c2      LUT4          F        Out     0.549     4.379       -         
un1_stable_phase_num_4_c2                       Net           -        -       0.535     -           1         
bit_aln_ctl_inst.stable_phase_num_8[2]          MUX2_LUT5     S0       In      -         4.914       -         
bit_aln_ctl_inst.stable_phase_num_8[2]          MUX2_LUT5     O        Out     0.269     5.183       -         
stable_phase_num_8[2]                           Net           -        -       0.535     -           1         
bit_aln_ctl_inst.stable_phase_num[2]            DFFC          D        In      -         5.718       -         
===============================================================================================================
Total path delay (propagation time + setup) of 5.779 is 2.703(46.8%) logic and 3.076(53.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      5.697
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.846

    Number of logic level(s):                5
    Starting point:                          bit_aln_ctl_inst.n_state_fast[0] / Q
    Ending point:                            bit_aln_ctl_inst.stable_phase_num[2] / D
    The start point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
bit_aln_ctl_inst.n_state_fast[0]                DFFPE         Q        Out     0.243     0.243       -         
n_state_fast[0]                                 Net           -        -       0.535     -           3         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c_0     LUT2          I0       In      -         0.778       -         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c_0     LUT2          F        Out     0.549     1.327       -         
un1_lock_flag10_8_i_a4_c_0                      Net           -        -       0.401     -           1         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c       LUT4          I0       In      -         1.728       -         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_c       LUT4          F        Out     0.549     2.277       -         
un1_lock_flag10_8_i_a4_c                        Net           -        -       0.535     -           2         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_0       LUT4          I2       In      -         2.812       -         
bit_aln_ctl_inst.un1_lock_flag10_8_i_a4_0       LUT4          F        Out     0.462     3.274       -         
N_86                                            Net           -        -       0.535     -           6         
bit_aln_ctl_inst.un1_stable_phase_num_4_c2      LUT4          I0       In      -         3.809       -         
bit_aln_ctl_inst.un1_stable_phase_num_4_c2      LUT4          F        Out     0.549     4.358       -         
un1_stable_phase_num_4_c2                       Net           -        -       0.535     -           1         
bit_aln_ctl_inst.stable_phase_num_8[2]          MUX2_LUT5     S0       In      -         4.893       -         
bit_aln_ctl_inst.stable_phase_num_8[2]          MUX2_LUT5     O        Out     0.269     5.162       -         
stable_phase_num_8[2]                           Net           -        -       0.535     -           1         
bit_aln_ctl_inst.stable_phase_num[2]            DFFC          D        In      -         5.697       -         
===============================================================================================================
Total path delay (propagation time + setup) of 5.758 is 2.682(46.6%) logic and 3.076(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      5.474
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                26
    Starting point:                          bit_aln_ctl_inst.n_state_0_rep1 / Q
    Ending point:                            bit_aln_ctl_inst.period_cnt[24] / D
    The start point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                         Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
bit_aln_ctl_inst.n_state_0_rep1              DFFPE     Q        Out     0.243     0.243       -         
n_state_0_rep1                               Net       -        -       0.596     -           12        
bit_aln_ctl_inst.n_state_RNINGED[1]          LUT2      I1       In      -         0.839       -         
bit_aln_ctl_inst.n_state_RNINGED[1]          LUT2      F        Out     0.570     1.409       -         
period_cnt                                   Net       -        -       0.657     -           25        
bit_aln_ctl_inst.period_cnt_cry_0_RNO[1]     LUT2      I0       In      -         2.066       -         
bit_aln_ctl_inst.period_cnt_cry_0_RNO[1]     LUT2      F        Out     0.549     2.615       -         
period_cnt_cry_0_RNO[1]                      Net       -        -       0.535     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[1]         ALU       I0       In      -         3.150       -         
bit_aln_ctl_inst.period_cnt_cry_0[1]         ALU       COUT     Out     0.549     3.699       -         
period_cnt_cry[1]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[2]         ALU       CIN      In      -         3.699       -         
bit_aln_ctl_inst.period_cnt_cry_0[2]         ALU       COUT     Out     0.035     3.734       -         
period_cnt_cry[2]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[3]         ALU       CIN      In      -         3.734       -         
bit_aln_ctl_inst.period_cnt_cry_0[3]         ALU       COUT     Out     0.035     3.769       -         
period_cnt_cry[3]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[4]         ALU       CIN      In      -         3.769       -         
bit_aln_ctl_inst.period_cnt_cry_0[4]         ALU       COUT     Out     0.035     3.804       -         
period_cnt_cry[4]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[5]         ALU       CIN      In      -         3.804       -         
bit_aln_ctl_inst.period_cnt_cry_0[5]         ALU       COUT     Out     0.035     3.839       -         
period_cnt_cry[5]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[6]         ALU       CIN      In      -         3.839       -         
bit_aln_ctl_inst.period_cnt_cry_0[6]         ALU       COUT     Out     0.035     3.874       -         
period_cnt_cry[6]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[7]         ALU       CIN      In      -         3.874       -         
bit_aln_ctl_inst.period_cnt_cry_0[7]         ALU       COUT     Out     0.035     3.909       -         
period_cnt_cry[7]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[8]         ALU       CIN      In      -         3.909       -         
bit_aln_ctl_inst.period_cnt_cry_0[8]         ALU       COUT     Out     0.035     3.944       -         
period_cnt_cry[8]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[9]         ALU       CIN      In      -         3.944       -         
bit_aln_ctl_inst.period_cnt_cry_0[9]         ALU       COUT     Out     0.035     3.979       -         
period_cnt_cry[9]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[10]        ALU       CIN      In      -         3.979       -         
bit_aln_ctl_inst.period_cnt_cry_0[10]        ALU       COUT     Out     0.035     4.014       -         
period_cnt_cry[10]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[11]        ALU       CIN      In      -         4.014       -         
bit_aln_ctl_inst.period_cnt_cry_0[11]        ALU       COUT     Out     0.035     4.049       -         
period_cnt_cry[11]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[12]        ALU       CIN      In      -         4.049       -         
bit_aln_ctl_inst.period_cnt_cry_0[12]        ALU       COUT     Out     0.035     4.084       -         
period_cnt_cry[12]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[13]        ALU       CIN      In      -         4.084       -         
bit_aln_ctl_inst.period_cnt_cry_0[13]        ALU       COUT     Out     0.035     4.119       -         
period_cnt_cry[13]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[14]        ALU       CIN      In      -         4.119       -         
bit_aln_ctl_inst.period_cnt_cry_0[14]        ALU       COUT     Out     0.035     4.154       -         
period_cnt_cry[14]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[15]        ALU       CIN      In      -         4.154       -         
bit_aln_ctl_inst.period_cnt_cry_0[15]        ALU       COUT     Out     0.035     4.189       -         
period_cnt_cry[15]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[16]        ALU       CIN      In      -         4.189       -         
bit_aln_ctl_inst.period_cnt_cry_0[16]        ALU       COUT     Out     0.035     4.224       -         
period_cnt_cry[16]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[17]        ALU       CIN      In      -         4.224       -         
bit_aln_ctl_inst.period_cnt_cry_0[17]        ALU       COUT     Out     0.035     4.259       -         
period_cnt_cry[17]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[18]        ALU       CIN      In      -         4.259       -         
bit_aln_ctl_inst.period_cnt_cry_0[18]        ALU       COUT     Out     0.035     4.294       -         
period_cnt_cry[18]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[19]        ALU       CIN      In      -         4.294       -         
bit_aln_ctl_inst.period_cnt_cry_0[19]        ALU       COUT     Out     0.035     4.329       -         
period_cnt_cry[19]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[20]        ALU       CIN      In      -         4.329       -         
bit_aln_ctl_inst.period_cnt_cry_0[20]        ALU       COUT     Out     0.035     4.364       -         
period_cnt_cry[20]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[21]        ALU       CIN      In      -         4.364       -         
bit_aln_ctl_inst.period_cnt_cry_0[21]        ALU       COUT     Out     0.035     4.399       -         
period_cnt_cry[21]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[22]        ALU       CIN      In      -         4.399       -         
bit_aln_ctl_inst.period_cnt_cry_0[22]        ALU       COUT     Out     0.035     4.434       -         
period_cnt_cry[22]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[23]        ALU       CIN      In      -         4.434       -         
bit_aln_ctl_inst.period_cnt_cry_0[23]        ALU       COUT     Out     0.035     4.469       -         
period_cnt_cry[23]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_s_0[24]          ALU       CIN      In      -         4.469       -         
bit_aln_ctl_inst.period_cnt_s_0[24]          ALU       SUM      Out     0.470     4.939       -         
period_cnt_s[24]                             Net       -        -       0.535     -           1         
bit_aln_ctl_inst.period_cnt[24]              DFFCE     D        In      -         5.474       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.535 is 3.212(58.0%) logic and 2.323(42.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      5.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.588

    Number of logic level(s):                25
    Starting point:                          bit_aln_ctl_inst.n_state_0_rep1 / Q
    Ending point:                            bit_aln_ctl_inst.period_cnt[24] / D
    The start point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                         Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
bit_aln_ctl_inst.n_state_0_rep1              DFFPE     Q        Out     0.243     0.243       -         
n_state_0_rep1                               Net       -        -       0.596     -           12        
bit_aln_ctl_inst.n_state_RNINGED[1]          LUT2      I1       In      -         0.839       -         
bit_aln_ctl_inst.n_state_RNINGED[1]          LUT2      F        Out     0.570     1.409       -         
period_cnt                                   Net       -        -       0.657     -           25        
bit_aln_ctl_inst.period_cnt_cry_0_RNO[2]     LUT2      I0       In      -         2.066       -         
bit_aln_ctl_inst.period_cnt_cry_0_RNO[2]     LUT2      F        Out     0.549     2.615       -         
period_cnt_cry_0_RNO[2]                      Net       -        -       0.535     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[2]         ALU       I0       In      -         3.150       -         
bit_aln_ctl_inst.period_cnt_cry_0[2]         ALU       COUT     Out     0.549     3.699       -         
period_cnt_cry[2]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[3]         ALU       CIN      In      -         3.699       -         
bit_aln_ctl_inst.period_cnt_cry_0[3]         ALU       COUT     Out     0.035     3.734       -         
period_cnt_cry[3]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[4]         ALU       CIN      In      -         3.734       -         
bit_aln_ctl_inst.period_cnt_cry_0[4]         ALU       COUT     Out     0.035     3.769       -         
period_cnt_cry[4]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[5]         ALU       CIN      In      -         3.769       -         
bit_aln_ctl_inst.period_cnt_cry_0[5]         ALU       COUT     Out     0.035     3.804       -         
period_cnt_cry[5]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[6]         ALU       CIN      In      -         3.804       -         
bit_aln_ctl_inst.period_cnt_cry_0[6]         ALU       COUT     Out     0.035     3.839       -         
period_cnt_cry[6]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[7]         ALU       CIN      In      -         3.839       -         
bit_aln_ctl_inst.period_cnt_cry_0[7]         ALU       COUT     Out     0.035     3.874       -         
period_cnt_cry[7]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[8]         ALU       CIN      In      -         3.874       -         
bit_aln_ctl_inst.period_cnt_cry_0[8]         ALU       COUT     Out     0.035     3.909       -         
period_cnt_cry[8]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[9]         ALU       CIN      In      -         3.909       -         
bit_aln_ctl_inst.period_cnt_cry_0[9]         ALU       COUT     Out     0.035     3.944       -         
period_cnt_cry[9]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[10]        ALU       CIN      In      -         3.944       -         
bit_aln_ctl_inst.period_cnt_cry_0[10]        ALU       COUT     Out     0.035     3.979       -         
period_cnt_cry[10]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[11]        ALU       CIN      In      -         3.979       -         
bit_aln_ctl_inst.period_cnt_cry_0[11]        ALU       COUT     Out     0.035     4.014       -         
period_cnt_cry[11]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[12]        ALU       CIN      In      -         4.014       -         
bit_aln_ctl_inst.period_cnt_cry_0[12]        ALU       COUT     Out     0.035     4.049       -         
period_cnt_cry[12]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[13]        ALU       CIN      In      -         4.049       -         
bit_aln_ctl_inst.period_cnt_cry_0[13]        ALU       COUT     Out     0.035     4.084       -         
period_cnt_cry[13]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[14]        ALU       CIN      In      -         4.084       -         
bit_aln_ctl_inst.period_cnt_cry_0[14]        ALU       COUT     Out     0.035     4.119       -         
period_cnt_cry[14]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[15]        ALU       CIN      In      -         4.119       -         
bit_aln_ctl_inst.period_cnt_cry_0[15]        ALU       COUT     Out     0.035     4.154       -         
period_cnt_cry[15]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[16]        ALU       CIN      In      -         4.154       -         
bit_aln_ctl_inst.period_cnt_cry_0[16]        ALU       COUT     Out     0.035     4.189       -         
period_cnt_cry[16]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[17]        ALU       CIN      In      -         4.189       -         
bit_aln_ctl_inst.period_cnt_cry_0[17]        ALU       COUT     Out     0.035     4.224       -         
period_cnt_cry[17]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[18]        ALU       CIN      In      -         4.224       -         
bit_aln_ctl_inst.period_cnt_cry_0[18]        ALU       COUT     Out     0.035     4.259       -         
period_cnt_cry[18]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[19]        ALU       CIN      In      -         4.259       -         
bit_aln_ctl_inst.period_cnt_cry_0[19]        ALU       COUT     Out     0.035     4.294       -         
period_cnt_cry[19]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[20]        ALU       CIN      In      -         4.294       -         
bit_aln_ctl_inst.period_cnt_cry_0[20]        ALU       COUT     Out     0.035     4.329       -         
period_cnt_cry[20]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[21]        ALU       CIN      In      -         4.329       -         
bit_aln_ctl_inst.period_cnt_cry_0[21]        ALU       COUT     Out     0.035     4.364       -         
period_cnt_cry[21]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[22]        ALU       CIN      In      -         4.364       -         
bit_aln_ctl_inst.period_cnt_cry_0[22]        ALU       COUT     Out     0.035     4.399       -         
period_cnt_cry[22]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[23]        ALU       CIN      In      -         4.399       -         
bit_aln_ctl_inst.period_cnt_cry_0[23]        ALU       COUT     Out     0.035     4.434       -         
period_cnt_cry[23]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_s_0[24]          ALU       CIN      In      -         4.434       -         
bit_aln_ctl_inst.period_cnt_s_0[24]          ALU       SUM      Out     0.470     4.904       -         
period_cnt_s[24]                             Net       -        -       0.535     -           1         
bit_aln_ctl_inst.period_cnt[24]              DFFCE     D        In      -         5.439       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.500 is 3.177(57.8%) logic and 2.323(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      5.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.588

    Number of logic level(s):                25
    Starting point:                          bit_aln_ctl_inst.n_state_0_rep1 / Q
    Ending point:                            bit_aln_ctl_inst.period_cnt[23] / D
    The start point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                         Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
bit_aln_ctl_inst.n_state_0_rep1              DFFPE     Q        Out     0.243     0.243       -         
n_state_0_rep1                               Net       -        -       0.596     -           12        
bit_aln_ctl_inst.n_state_RNINGED[1]          LUT2      I1       In      -         0.839       -         
bit_aln_ctl_inst.n_state_RNINGED[1]          LUT2      F        Out     0.570     1.409       -         
period_cnt                                   Net       -        -       0.657     -           25        
bit_aln_ctl_inst.period_cnt_cry_0_RNO[1]     LUT2      I0       In      -         2.066       -         
bit_aln_ctl_inst.period_cnt_cry_0_RNO[1]     LUT2      F        Out     0.549     2.615       -         
period_cnt_cry_0_RNO[1]                      Net       -        -       0.535     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[1]         ALU       I0       In      -         3.150       -         
bit_aln_ctl_inst.period_cnt_cry_0[1]         ALU       COUT     Out     0.549     3.699       -         
period_cnt_cry[1]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[2]         ALU       CIN      In      -         3.699       -         
bit_aln_ctl_inst.period_cnt_cry_0[2]         ALU       COUT     Out     0.035     3.734       -         
period_cnt_cry[2]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[3]         ALU       CIN      In      -         3.734       -         
bit_aln_ctl_inst.period_cnt_cry_0[3]         ALU       COUT     Out     0.035     3.769       -         
period_cnt_cry[3]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[4]         ALU       CIN      In      -         3.769       -         
bit_aln_ctl_inst.period_cnt_cry_0[4]         ALU       COUT     Out     0.035     3.804       -         
period_cnt_cry[4]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[5]         ALU       CIN      In      -         3.804       -         
bit_aln_ctl_inst.period_cnt_cry_0[5]         ALU       COUT     Out     0.035     3.839       -         
period_cnt_cry[5]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[6]         ALU       CIN      In      -         3.839       -         
bit_aln_ctl_inst.period_cnt_cry_0[6]         ALU       COUT     Out     0.035     3.874       -         
period_cnt_cry[6]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[7]         ALU       CIN      In      -         3.874       -         
bit_aln_ctl_inst.period_cnt_cry_0[7]         ALU       COUT     Out     0.035     3.909       -         
period_cnt_cry[7]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[8]         ALU       CIN      In      -         3.909       -         
bit_aln_ctl_inst.period_cnt_cry_0[8]         ALU       COUT     Out     0.035     3.944       -         
period_cnt_cry[8]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[9]         ALU       CIN      In      -         3.944       -         
bit_aln_ctl_inst.period_cnt_cry_0[9]         ALU       COUT     Out     0.035     3.979       -         
period_cnt_cry[9]                            Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[10]        ALU       CIN      In      -         3.979       -         
bit_aln_ctl_inst.period_cnt_cry_0[10]        ALU       COUT     Out     0.035     4.014       -         
period_cnt_cry[10]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[11]        ALU       CIN      In      -         4.014       -         
bit_aln_ctl_inst.period_cnt_cry_0[11]        ALU       COUT     Out     0.035     4.049       -         
period_cnt_cry[11]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[12]        ALU       CIN      In      -         4.049       -         
bit_aln_ctl_inst.period_cnt_cry_0[12]        ALU       COUT     Out     0.035     4.084       -         
period_cnt_cry[12]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[13]        ALU       CIN      In      -         4.084       -         
bit_aln_ctl_inst.period_cnt_cry_0[13]        ALU       COUT     Out     0.035     4.119       -         
period_cnt_cry[13]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[14]        ALU       CIN      In      -         4.119       -         
bit_aln_ctl_inst.period_cnt_cry_0[14]        ALU       COUT     Out     0.035     4.154       -         
period_cnt_cry[14]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[15]        ALU       CIN      In      -         4.154       -         
bit_aln_ctl_inst.period_cnt_cry_0[15]        ALU       COUT     Out     0.035     4.189       -         
period_cnt_cry[15]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[16]        ALU       CIN      In      -         4.189       -         
bit_aln_ctl_inst.period_cnt_cry_0[16]        ALU       COUT     Out     0.035     4.224       -         
period_cnt_cry[16]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[17]        ALU       CIN      In      -         4.224       -         
bit_aln_ctl_inst.period_cnt_cry_0[17]        ALU       COUT     Out     0.035     4.259       -         
period_cnt_cry[17]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[18]        ALU       CIN      In      -         4.259       -         
bit_aln_ctl_inst.period_cnt_cry_0[18]        ALU       COUT     Out     0.035     4.294       -         
period_cnt_cry[18]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[19]        ALU       CIN      In      -         4.294       -         
bit_aln_ctl_inst.period_cnt_cry_0[19]        ALU       COUT     Out     0.035     4.329       -         
period_cnt_cry[19]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[20]        ALU       CIN      In      -         4.329       -         
bit_aln_ctl_inst.period_cnt_cry_0[20]        ALU       COUT     Out     0.035     4.364       -         
period_cnt_cry[20]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[21]        ALU       CIN      In      -         4.364       -         
bit_aln_ctl_inst.period_cnt_cry_0[21]        ALU       COUT     Out     0.035     4.399       -         
period_cnt_cry[21]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[22]        ALU       CIN      In      -         4.399       -         
bit_aln_ctl_inst.period_cnt_cry_0[22]        ALU       COUT     Out     0.035     4.434       -         
period_cnt_cry[22]                           Net       -        -       0.000     -           1         
bit_aln_ctl_inst.period_cnt_cry_0[23]        ALU       CIN      In      -         4.434       -         
bit_aln_ctl_inst.period_cnt_cry_0[23]        ALU       SUM      Out     0.470     4.904       -         
period_cnt_s[23]                             Net       -        -       0.535     -           1         
bit_aln_ctl_inst.period_cnt[23]              DFFCE     D        In      -         5.439       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.500 is 3.177(57.8%) logic and 2.323(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mipi_dphy_tx|O_userclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                    Arrival           
Instance                                                    Reference                                 Type      Pin     Net             Time        Slack 
                                                            Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[7]      mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[7]      0.243       -0.947
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[6]      mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[6]      0.243       -0.926
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[8]      mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[8]      0.243       -0.839
rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.wptr_gr[8]      mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[8]      0.243       -0.685
rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.wptr_gr[7]      mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[7]      0.243       -0.664
rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.wptr_gr[9]      mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[9]      0.243       -0.577
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[10]        mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     Q       rptr[10]        0.243       -0.541
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[9]         mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     Q       rptr[9]         0.243       -0.520
rgb_data_asyfifo_inst.afifo_lane2.asyn_fifo.wptr_gr[10]     mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[10]     0.243       -0.486
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[9]      mipi_dphy_tx|O_userclk_inferred_clock     DFFC      Q       wptr_gr[9]      0.243       -0.433
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                    Starting                                                                            Required           
Instance                                                            Reference                                 Type      Pin     Net                     Time         Slack 
                                                                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0     mipi_dphy_tx|O_userclk_inferred_clock     SDP       CEB     Ram_Ram_0_0_RNO_0_1     5.327        -0.947
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_keep             mipi_dphy_tx|O_userclk_inferred_clock     DFFC      D       N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[0]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[1]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[2]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[3]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[4]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[5]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[6]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.rptr[7]                 mipi_dphy_tx|O_userclk_inferred_clock     DFFCE     CE      N_106_i                 5.304        -0.923
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.365
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.327

    - Propagation time:                      6.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.947

    Number of logic level(s):                6
    Starting point:                          rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[7] / Q
    Ending point:                            rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0 / CEB
    The start point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLKB

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[7]                    DFFC          Q        Out     0.243     0.243       -         
wptr_gr[7]                                                                Net           -        -       0.535     -           6         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          I1       In      -         0.778       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          F        Out     0.570     1.348       -         
un5_Ram_empty_0_a2_out                                                    Net           -        -       0.535     -           5         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO           LUT4          I1       In      -         1.883       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO           LUT4          F        Out     0.570     2.453       -         
Ram_rd_i_a3_0_2_0                                                         Net           -        -       0.000     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     I0       In      -         2.453       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     O        Out     0.105     2.558       -         
Ram_rd_i_a3_0_2                                                           Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          I1       In      -         3.093       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          F        Out     0.570     3.663       -         
Ram_rd_i_a3_0_3                                                           Net           -        -       0.401     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          I1       In      -         4.064       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          F        Out     0.570     4.634       -         
Ram_rd_i_a3_0_8                                                           Net           -        -       0.535     -           2         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          I1       In      -         5.169       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          F        Out     0.570     5.739       -         
Ram_Ram_0_0_RNO_0_1                                                       Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0           SDP           CEB      In      -         6.274       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.312 is 3.236(51.3%) logic and 3.076(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.365
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.327

    - Propagation time:                      6.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.947

    Number of logic level(s):                6
    Starting point:                          rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[7] / Q
    Ending point:                            rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0 / CEB
    The start point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLKB

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[7]                    DFFC          Q        Out     0.243     0.243       -         
wptr_gr[7]                                                                Net           -        -       0.535     -           6         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          I1       In      -         0.778       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          F        Out     0.570     1.348       -         
un5_Ram_empty_0_a2_out                                                    Net           -        -       0.535     -           5         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO_0         LUT4          I1       In      -         1.883       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO_0         LUT4          F        Out     0.570     2.453       -         
Ram_rd_i_a3_0_2_1                                                         Net           -        -       0.000     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     I1       In      -         2.453       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     O        Out     0.105     2.558       -         
Ram_rd_i_a3_0_2                                                           Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          I1       In      -         3.093       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          F        Out     0.570     3.663       -         
Ram_rd_i_a3_0_3                                                           Net           -        -       0.401     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          I1       In      -         4.064       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          F        Out     0.570     4.634       -         
Ram_rd_i_a3_0_8                                                           Net           -        -       0.535     -           2         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          I1       In      -         5.169       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          F        Out     0.570     5.739       -         
Ram_Ram_0_0_RNO_0_1                                                       Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0           SDP           CEB      In      -         6.274       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.312 is 3.236(51.3%) logic and 3.076(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.365
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.327

    - Propagation time:                      6.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.926

    Number of logic level(s):                6
    Starting point:                          rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[6] / Q
    Ending point:                            rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0 / CEB
    The start point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLKB

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[6]                    DFFC          Q        Out     0.243     0.243       -         
wptr_gr[6]                                                                Net           -        -       0.535     -           3         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          I0       In      -         0.778       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          F        Out     0.549     1.327       -         
un5_Ram_empty_0_a2_out                                                    Net           -        -       0.535     -           5         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO           LUT4          I1       In      -         1.862       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO           LUT4          F        Out     0.570     2.432       -         
Ram_rd_i_a3_0_2_0                                                         Net           -        -       0.000     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     I0       In      -         2.432       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     O        Out     0.105     2.537       -         
Ram_rd_i_a3_0_2                                                           Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          I1       In      -         3.072       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          F        Out     0.570     3.642       -         
Ram_rd_i_a3_0_3                                                           Net           -        -       0.401     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          I1       In      -         4.043       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          F        Out     0.570     4.613       -         
Ram_rd_i_a3_0_8                                                           Net           -        -       0.535     -           2         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          I1       In      -         5.148       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          F        Out     0.570     5.718       -         
Ram_Ram_0_0_RNO_0_1                                                       Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0           SDP           CEB      In      -         6.253       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.291 is 3.215(51.1%) logic and 3.076(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.365
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.327

    - Propagation time:                      6.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.926

    Number of logic level(s):                6
    Starting point:                          rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[6] / Q
    Ending point:                            rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0 / CEB
    The start point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLKB

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[6]                    DFFC          Q        Out     0.243     0.243       -         
wptr_gr[6]                                                                Net           -        -       0.535     -           3         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          I0       In      -         0.778       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]       LUT3          F        Out     0.549     1.327       -         
un5_Ram_empty_0_a2_out                                                    Net           -        -       0.535     -           5         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO_0         LUT4          I1       In      -         1.862       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO_0         LUT4          F        Out     0.570     2.432       -         
Ram_rd_i_a3_0_2_1                                                         Net           -        -       0.000     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     I1       In      -         2.432       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2               MUX2_LUT5     O        Out     0.105     2.537       -         
Ram_rd_i_a3_0_2                                                           Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          I1       In      -         3.072       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3               LUT4          F        Out     0.570     3.642       -         
Ram_rd_i_a3_0_3                                                           Net           -        -       0.401     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          I1       In      -         4.043       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8               LUT4          F        Out     0.570     4.613       -         
Ram_rd_i_a3_0_8                                                           Net           -        -       0.535     -           2         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          I1       In      -         5.148       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0_RNO_0     LUT3          F        Out     0.570     5.718       -         
Ram_Ram_0_0_RNO_0_1                                                       Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Dul_Ram.Ram_Ram_0_0           SDP           CEB      In      -         6.253       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.291 is 3.215(51.1%) logic and 3.076(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.365
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.304

    - Propagation time:                      6.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.923

    Number of logic level(s):                6
    Starting point:                          rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[7] / Q
    Ending point:                            rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_keep / D
    The start point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLK

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.wptr_gr[7]                   DFFC          Q        Out     0.243     0.243       -         
wptr_gr[7]                                                               Net           -        -       0.535     -           6         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]      LUT3          I1       In      -         0.778       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.un5_Ram_empty_0_a2_s[6]      LUT3          F        Out     0.570     1.348       -         
un5_Ram_empty_0_a2_out                                                   Net           -        -       0.535     -           5         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO          LUT4          I1       In      -         1.883       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2_RNO          LUT4          F        Out     0.570     2.453       -         
Ram_rd_i_a3_0_2_0                                                        Net           -        -       0.000     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2              MUX2_LUT5     I0       In      -         2.453       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_2              MUX2_LUT5     O        Out     0.105     2.558       -         
Ram_rd_i_a3_0_2                                                          Net           -        -       0.535     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3              LUT4          I1       In      -         3.093       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_3              LUT4          F        Out     0.570     3.663       -         
Ram_rd_i_a3_0_3                                                          Net           -        -       0.401     -           1         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8              LUT4          I1       In      -         4.064       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8              LUT4          F        Out     0.570     4.634       -         
Ram_rd_i_a3_0_8                                                          Net           -        -       0.535     -           2         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8_RNIHD049     LUT4          I2       In      -         5.169       -         
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_i_a3_0_8_RNIHD049     LUT4          F        Out     0.462     5.631       -         
N_106_i                                                                  Net           -        -       0.596     -           12        
rgb_data_asyfifo_inst.afifo_lane1.asyn_fifo.Ram_rd_keep                  DFFC          D        In      -         6.227       -         
========================================================================================================================================
Total path delay (propagation time + setup) of 6.288 is 3.151(50.1%) logic and 3.137(49.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mipi_dsi_top|I_mipi_init_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                                 Arrival          
Instance                                                        Reference                                      Type      Pin     Net                     Time        Slack
                                                                Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mipi_dsi_top_inst.mipi_screen_init_inst.O_init_done             mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Init_done               0.243       2.363
mipi_dsi_top_inst.mipi_screen_init_inst.Fsm_mipi_init[1]        mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFC      Q       Fsm_mipi_init[1]        0.243       4.587
mipi_dsi_top_inst.mipi_screen_init_inst.Fsm_mipi_init[0]        mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Fsm_mipi_init[0]        0.243       5.278
mipi_dsi_top_inst.mipi_screen_init_inst.Count_mipi_init[11]     mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Count_mipi_init[11]     0.243       6.291
mipi_dsi_top_inst.mipi_screen_init_inst.Count_mipi_init[4]      mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Count_mipi_init[4]      0.243       6.312
mipi_dsi_top_inst.mipi_screen_init_inst.Count_mipi_init[2]      mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Count_mipi_init[2]      0.243       6.382
mipi_dsi_top_inst.mipi_screen_init_inst.Count_mipi_init[18]     mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Count_mipi_init[18]     0.243       6.399
mipi_dsi_top_inst.mipi_screen_init_inst.Count_mipi_init[1]      mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Count_mipi_init[1]      0.243       6.403
mipi_dsi_top_inst.mipi_screen_init_inst.Count_mipi_init[0]      mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Count_mipi_init[0]      0.243       6.463
mipi_dsi_top_inst.mipi_screen_init_inst.Count_mipi_init[9]      mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     Q       Count_mipi_init[9]      0.243       6.469
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                          Required          
Instance                                                      Reference                                      Type      Pin     Net                              Time         Slack
                                                              Clock                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg[0]            mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     CE      N_10                             5.304        2.363
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg[1]            mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     CE      N_10                             5.304        2.363
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.O_hs_clk_en              mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     CE      N_4                              5.304        2.989
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane0_reg[0]     mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     CE      N_8                              5.304        3.559
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane0_reg[1]     mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     CE      N_8                              5.304        3.559
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg[0]            mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     D       Lp_clk_reg_1_sqmuxa_i            5.304        4.003
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg[1]            mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     D       N_70_i                           5.304        4.003
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane0_reg[0]     mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     D       Lp_data_lane0_reg_1_sqmuxa_i     5.304        4.003
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane0_reg[1]     mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFPE     D       N_71_i                           5.304        4.003
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.O_hs_clk_en              mipi_dsi_top|I_mipi_init_clk_derived_clock     DFFCE     D       O_hs_clk_en_0_sqmuxa             5.304        4.003
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.365
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.304

    - Propagation time:                      2.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.363

    Number of logic level(s):                2
    Starting point:                          mipi_dsi_top_inst.mipi_screen_init_inst.O_init_done / Q
    Ending point:                            mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg[0] / CE
    The start point is clocked by            mipi_dsi_top|I_mipi_init_clk_derived_clock [rising] on pin CLK
    The end   point is clocked by            mipi_dphy_tx|O_userclk_inferred_clock [rising] on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
mipi_dsi_top_inst.mipi_screen_init_inst.O_init_done                DFFCE     Q        Out     0.243     0.243       -         
Init_done                                                          Net       -        -       0.596     -           11        
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg_3_sqmuxa_i_0_0     LUT3      I1       In      -         0.839       -         
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg_3_sqmuxa_i_0_0     LUT3      F        Out     0.570     1.409       -         
Lp_clk_reg_3_sqmuxa_i_0_0                                          Net       -        -       0.535     -           2         
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg_3_sqmuxa_i_0       LUT3      I2       In      -         1.944       -         
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg_3_sqmuxa_i_0       LUT3      F        Out     0.462     2.406       -         
N_10                                                               Net       -        -       0.535     -           2         
mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_clk_reg[0]                 DFFPE     CE       In      -         2.941       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 3.002 is 1.336(44.5%) logic and 1.666(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                            Arrival           
Instance                                 Reference     Type     Pin         Net              Time        Slack 
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
GW_PLL_mipi_inst.pll_inst                System        PLL      CLKOUT      O_lcd_clkos      0.000       -0.080
GW_PLL_mipi_inst.pll_inst                System        PLL      CLKOUTP     O_lcd_clkop      0.000       -0.080
pll_rx_inst.pll_inst                     System        PLL      LOCK        pll_lock_rx      0.000       0.016 
pll_rx1_inst.pll_inst                    System        PLL      LOCK        pll_lock_rx1     0.000       0.459 
word_align1_ctl_m2_inst.out_a_RNO[1]     System        INV      O           N_522_i          0.000       4.091 
word_align1_ctl_m2_inst.out_a_RNO[2]     System        INV      O           N_517_i          0.000       4.091 
word_align1_ctl_m2_inst.out_b_RNO[1]     System        INV      O           N_466_i          0.000       4.091 
word_align1_ctl_m2_inst.out_b_RNO[2]     System        INV      O           N_461_i          0.000       4.091 
word_align1_ctl_m2_inst.out_c_RNO[1]     System        INV      O           N_408_i          0.000       4.091 
word_align1_ctl_m2_inst.out_c_RNO[2]     System        INV      O           N_403_i          0.000       4.091 
===============================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                      Required           
Instance                                  Reference     Type       Pin        Net                       Time         Slack 
                                          Clock                                                                            
---------------------------------------------------------------------------------------------------------------------------
MIPI_DPHY_tx_inst.clkdiv_inst_clk         System        CLKDIV     HCLKIN     O_lcd_clkop               0.455        -0.080
MIPI_DPHY_tx_inst.clkdiv_inst_data        System        CLKDIV     HCLKIN     O_lcd_clkos               0.455        -0.080
bit_aln_ctl_inst.phase_cnt[2]             System        DFFC       D          phase_cnt_7[2]            4.851        0.016 
bit_aln_ctl_inst.stable_phase_num[3]      System        DFFC       D          stable_phase_num_8[3]     4.851        0.140 
bit_aln_ctl_inst.stable_phase_num[2]      System        DFFC       D          stable_phase_num_8[2]     4.851        0.310 
bit_aln_ctl1_inst.stable_phase_num[0]     System        DFFC       D          stable_phase_num_8[0]     4.626        0.459 
bit_aln_ctl1_inst.stable_phase_num[3]     System        DFFC       D          stable_phase_num_8[3]     4.626        0.567 
bit_aln_ctl1_inst.stable_phase_num[1]     System        DFFC       D          stable_phase_num_8[1]     4.626        0.658 
bit_aln_ctl1_inst.stable_phase_num[2]     System        DFFC       D          stable_phase_num_8[2]     4.626        0.658 
bit_aln_ctl_inst.phase_cnt[0]             System        DFFC       D          phase_cnt_7[0]            4.851        0.992 
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.455
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.455

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.080

    Number of logic level(s):                0
    Starting point:                          GW_PLL_mipi_inst.pll_inst / CLKOUT
    Ending point:                            MIPI_DPHY_tx_inst.clkdiv_inst_data / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                    Pin        Pin               Arrival     No. of    
Name                                   Type       Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
GW_PLL_mipi_inst.pll_inst              PLL        CLKOUT     Out     0.000     0.000       -         
O_lcd_clkos                            Net        -          -       0.535     -           5         
MIPI_DPHY_tx_inst.clkdiv_inst_data     CLKDIV     HCLKIN     In      -         0.535       -         
=====================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.455
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.455

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.080

    Number of logic level(s):                0
    Starting point:                          GW_PLL_mipi_inst.pll_inst / CLKOUTP
    Ending point:                            MIPI_DPHY_tx_inst.clkdiv_inst_clk / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                   Pin         Pin               Arrival     No. of    
Name                                  Type       Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
GW_PLL_mipi_inst.pll_inst             PLL        CLKOUTP     Out     0.000     0.000       -         
O_lcd_clkop                           Net        -           -       0.535     -           2         
MIPI_DPHY_tx_inst.clkdiv_inst_clk     CLKDIV     HCLKIN      In      -         0.535       -         
=====================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      4.835
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.016

    Number of logic level(s):                5
    Starting point:                          pll_rx_inst.pll_inst / LOCK
    Ending point:                            bit_aln_ctl_inst.phase_cnt[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
pll_rx_inst.pll_inst                                   PLL      LOCK     Out     0.000     0.000       -         
pll_lock_rx                                            Net      -        -       0.657     -           22        
bit_aln_ctl_inst.un1_n_state_0                         LUT3     I2       In      -         0.657       -         
bit_aln_ctl_inst.un1_n_state_0                         LUT3     F        Out     0.462     1.119       -         
un1_n_state                                            Net      -        -       0.535     -           6         
bit_aln_ctl_inst.unst_to_st_start_phase_RNI2GAO[1]     LUT4     I2       In      -         1.654       -         
bit_aln_ctl_inst.unst_to_st_start_phase_RNI2GAO[1]     LUT4     F        Out     0.462     2.116       -         
un1_unst_to_st_start_phase_0_axb1                      Net      -        -       0.535     -           2         
bit_aln_ctl_inst.phase_cnt_7_0_RNO_1[2]                LUT4     I2       In      -         2.651       -         
bit_aln_ctl_inst.phase_cnt_7_0_RNO_1[2]                LUT4     F        Out     0.462     3.113       -         
un1_unst_to_st_start_phase_3_ac0_1                     Net      -        -       0.401     -           1         
bit_aln_ctl_inst.phase_cnt_7_0[2]                      LUT4     I3       In      -         3.514       -         
bit_aln_ctl_inst.phase_cnt_7_0[2]                      LUT4     F        Out     0.371     3.885       -         
N_23                                                   Net      -        -       0.401     -           1         
bit_aln_ctl_inst.phase_cnt_7[2]                        LUT2     I0       In      -         4.286       -         
bit_aln_ctl_inst.phase_cnt_7[2]                        LUT2     F        Out     0.549     4.835       -         
phase_cnt_7[2]                                         Net      -        -       0.000     -           1         
bit_aln_ctl_inst.phase_cnt[2]                          DFFC     D        In      -         4.835       -         
=================================================================================================================
Total path delay (propagation time + setup) of 4.896 is 2.367(48.3%) logic and 2.529(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      4.789
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.063

    Number of logic level(s):                5
    Starting point:                          pll_rx_inst.pll_inst / LOCK
    Ending point:                            bit_aln_ctl_inst.phase_cnt[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
pll_rx_inst.pll_inst                               PLL      LOCK     Out     0.000     0.000       -         
pll_lock_rx                                        Net      -        -       0.657     -           22        
bit_aln_ctl_inst.un1_lock_flag10_1_i_2             LUT4     I3       In      -         0.657       -         
bit_aln_ctl_inst.un1_lock_flag10_1_i_2             LUT4     F        Out     0.371     1.028       -         
un1_lock_flag10_1_i_2                              Net      -        -       0.401     -           1         
bit_aln_ctl_inst.un1_lock_flag10_1_i_3             LUT3     I2       In      -         1.429       -         
bit_aln_ctl_inst.un1_lock_flag10_1_i_3             LUT3     F        Out     0.462     1.891       -         
un1_lock_flag10_1_i_3                              Net      -        -       0.401     -           1         
bit_aln_ctl_inst.un1_lock_flag10_1_i_3_RNID70Q     LUT4     I2       In      -         2.292       -         
bit_aln_ctl_inst.un1_lock_flag10_1_i_3_RNID70Q     LUT4     F        Out     0.462     2.754       -         
un1_stable_phase_num_3[0]                          Net      -        -       0.535     -           3         
bit_aln_ctl_inst.phase_cnt_7_0[2]                  LUT4     I0       In      -         3.289       -         
bit_aln_ctl_inst.phase_cnt_7_0[2]                  LUT4     F        Out     0.549     3.838       -         
N_23                                               Net      -        -       0.401     -           1         
bit_aln_ctl_inst.phase_cnt_7[2]                    LUT2     I0       In      -         4.240       -         
bit_aln_ctl_inst.phase_cnt_7[2]                    LUT2     F        Out     0.549     4.789       -         
phase_cnt_7[2]                                     Net      -        -       0.000     -           1         
bit_aln_ctl_inst.phase_cnt[2]                      DFFC     D        In      -         4.789       -         
=============================================================================================================
Total path delay (propagation time + setup) of 4.850 is 2.454(50.6%) logic and 2.396(49.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.912
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.851

    - Propagation time:                      4.711
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.140

    Number of logic level(s):                5
    Starting point:                          pll_rx_inst.pll_inst / LOCK
    Ending point:                            bit_aln_ctl_inst.stable_phase_num[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ivideo_dynamic_top|sclk_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                               Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
pll_rx_inst.pll_inst                               PLL           LOCK     Out     0.000     0.000       -         
pll_lock_rx                                        Net           -        -       0.657     -           22        
bit_aln_ctl_inst.stable_phase_num_2_sqmuxa         LUT4          I3       In      -         0.657       -         
bit_aln_ctl_inst.stable_phase_num_2_sqmuxa         LUT4          F        Out     0.371     1.028       -         
stable_phase_num_2_sqmuxa                          Net           -        -       0.596     -           14        
bit_aln_ctl_inst.un1_stable_phase_num_4_c3_0_2     LUT4          I1       In      -         1.624       -         
bit_aln_ctl_inst.un1_stable_phase_num_4_c3_0_2     LUT4          F        Out     0.570     2.194       -         
un1_stable_phase_num_4_c3_0_2                      Net           -        -       0.401     -           1         
bit_aln_ctl_inst.un1_stable_phase_num_4_c3_0       LUT4          I1       In      -         2.595       -         
bit_aln_ctl_inst.un1_stable_phase_num_4_c3_0       LUT4          F        Out     0.570     3.165       -         
un1_stable_phase_num_4_c3                          Net           -        -       0.535     -           2         
bit_aln_ctl_inst.stable_phase_num_8_RNO[3]         LUT4          I3       In      -         3.700       -         
bit_aln_ctl_inst.stable_phase_num_8_RNO[3]         LUT4          F        Out     0.371     4.071       -         
stable_phase_num_8_0[3]                            Net           -        -       0.000     -           1         
bit_aln_ctl_inst.stable_phase_num_8[3]             MUX2_LUT5     I0       In      -         4.071       -         
bit_aln_ctl_inst.stable_phase_num_8[3]             MUX2_LUT5     O        Out     0.105     4.176       -         
stable_phase_num_8[3]                              Net           -        -       0.535     -           1         
bit_aln_ctl_inst.stable_phase_num[3]               DFFC          D        In      -         4.711       -         
==================================================================================================================
Total path delay (propagation time + setup) of 4.772 is 2.048(42.9%) logic and 2.724(57.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 246MB peak: 253MB)


Finished timing report (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 246MB peak: 253MB)

---------------------------------------
Resource Usage Report for ivideo_dynamic_top 

Mapping to part: gw2a_18lqfp144-8
Cell usage:
ALU             309 uses
CLKDIV          4 uses
DFF             611 uses
DFFC            1539 uses
DFFCE           658 uses
DFFE            22 uses
DFFP            25 uses
DFFPE           71 uses
DFFR            9 uses
DFFS            5 uses
GSR             1 use
INV             29 uses
IODELAY         10 uses
IVIDEO          10 uses
MUX2_LUT5       127 uses
MUX2_LUT6       17 uses
OSER8           5 uses
PLL             3 uses
RAM16SDP4       8 uses
SDP             6 uses
SP              1 use
LUT2            403 uses
LUT3            392 uses
LUT4            847 uses

I/O ports: 54
I/O primitives: 39
IBUF           2 uses
OBUF           22 uses
TLVDS_IBUF     10 uses
TLVDS_TBUF     5 uses

I/O Register bits:                  0
Register bits not including I/Os:   2940 of 15552 (18%)

RAM/ROM usage summary
Block Rams : 7 of 46 (15%)

Total load per clock:
   ivideo_dynamic_top|I_clk: 24
   mipi_dphy_tx|O_userclk_inferred_clock: 1016
   ivideo_dynamic_top|sclk_inferred_clock: 1675
   ivideo_dynamic_top|sclk1_inferred_clock: 232
   GW_PLL_18_0|clkoutp_inferred_clock: 6
   GW_PLL_18_1|clkoutp_inferred_clock: 6

@S |Mapping Summary:
Total  LUTs: 1642 (7%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 48MB peak: 253MB)

Process took 0h:00m:22s realtime, 0h:00m:22s cputime
# Fri Jul 13 14:32:54 2018

###########################################################]
