$date
	Fri Mar 03 01:07:33 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instruction_decoder_tb $end
$scope module DecoderTester $end
$var wire 5 ! shamt [4:0] $end
$var wire 11 " opcode [10:0] $end
$var wire 2 # op [1:0] $end
$var wire 5 $ Rt [4:0] $end
$var wire 5 % Rn [4:0] $end
$var wire 5 & Rm [4:0] $end
$var wire 5 ' Rd [4:0] $end
$var wire 8 ( DT_address [7:0] $end
$var wire 18 ) COND_BR_address [17:0] $end
$var wire 26 * BR_Address [25:0] $end
$var wire 11 + ALUImm [10:0] $end
$var reg 32 , instruction [31:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b1000 '
b110 %
b100 !
b1 &
b10001011000 "
b10001011000000010001000011001000 ,
#2
b1001 '
b111 +
b0 %
b1001000100 "
b1 -
b10010001000000000001110000001001 ,
#3
b1001 $
b10011 %
b0 #
b0 (
b11111000000 "
b10 -
b11111000000000000000001001101001 ,
#4
b11111000010 "
b11 -
b11111000010000000000001001101001 ,
#5
b1011 '
b1001 %
b0 !
b1010 &
b11001011000 "
b100 -
b11001011000010100000000100101011 ,
#6
b0 '
b1011 %
b1100 &
b11101011000 "
b101 -
b11101011000011000000000101100000 ,
#7
b0 $
b10100 )
b1010100 "
b110 -
b1010100000000000000001010000000 ,
#8
b1001 '
b1001 %
b101 !
b0 &
b11010011011 "
b111 -
b11010011011000000001010100101001 ,
#9
b11010 *
b101 "
b1000 -
b10100000000000000000000011010 ,
#11
