{"vcs1":{"timestamp_begin":1681691714.820468000, "rt":0.70, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681691715.552747040, "rt":1.10, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681691716.679709269, "rt":0.79, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691714.526674110}
{"VCS_COMP_START_TIME": 1681691714.526674110}
{"VCS_COMP_END_TIME": 1681691718.128480029}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340376}}
{"stitch_vcselab": {"peak_mem": 222604}}
