# MCS_202: Advanced Memory Organisation  
## Cache Organisation, Associative & Set Associative Mapping ğŸ§ âš¡

---

## 1. What is Cache Organisation? ğŸ—‚ï¸

**Cache organisation** refers to the way data from main memory is stored and managed in the cache. The goal is to maximize the chance that the data the CPU needs is already in the cache (a "cache hit"), minimizing slow access to main memory.

---

## 2. Mapping Techniques Overview ğŸ“Š

These are strategies for deciding where a block of memory can be placed in the cache.

| Technique               | Placement Rule                                 | Flexibility       | Hardware Cost | Performance |
|-------------------------|------------------------------------------------|-------------------|---------------|-------------|
| Direct Mapping ğŸ›£ï¸       | Only one cache line for each memory block      | Low               | Low           | Moderate    |
| Associative Mapping ğŸ”„   | Any cache line for any memory block            | High              | High          | High        |
| Set Associative Mapping ğŸ—ƒï¸ | Any line within a specific set of cache lines | Medium            | Medium        | High        |

---

## 3. Associative Mapping (Fully Associative) ğŸ”„

### Concept
- **Any block** from main memory can be loaded into **any cache line**.
- Each cache line stores a **tag** (part of the memory address) to identify which memory block is stored.

### Advantages
- Maximum flexibility: lowest chance of "conflict misses."
- Excellent for irregular memory access patterns.

### Disadvantages
- Expensive and complex hardware: must check all cache tags in parallel.
- Slightly slower lookup as cache size increases.

### Example Table

| Cache Line | Data                  | Tag        |
|------------|-----------------------|------------|
| 0          | [Block from address X]| Tag_X      |
| 1          | [Block from address Y]| Tag_Y      |
| ...        | ...                   | ...        |

#### Visual Analogy:  
Like a parking lot where any car can park in any spot, no restrictions!

---

## 4. Set Associative Mapping ğŸ—ƒï¸

### Concept
- The cache is divided into **sets**.
- Each set contains multiple lines (e.g., 2, 4, or 8).
- **A memory block maps to one set only**, but within that set can be placed in any line.

#### How to calculate:
- **Number of sets = Total cache lines Ã· Number of lines per set (degree of associativity)**

#### Example:
- 16 cache lines, 4-way set associative:
  - Number of sets = 16 Ã· 4 = 4 sets
  - Each set has 4 lines.

### Advantages
- Balances flexibility and hardware cost.
- Greatly reduces conflict misses compared to direct mapping.

### Disadvantages
- More complex than direct mapping.
- Slightly less flexible than fully associative.

### Example Table (4-way set associative, 16 lines, 4 sets):

| Set # | Line 1 | Line 2 | Line 3 | Line 4 |
|-------|--------|--------|--------|--------|
| 0     | Tag    | Tag    | Tag    | Tag    |
| 1     | Tag    | Tag    | Tag    | Tag    |
| 2     | Tag    | Tag    | Tag    | Tag    |
| 3     | Tag    | Tag    | Tag    | Tag    |

#### Visual Analogy:
Like a parking lot divided into sections. Each car can park in any spot within its assigned section.

---

## 5. Comparison Table ğŸ“‘

| Feature             | Direct Mapping | Set Associative Mapping | Fully Associative Mapping |
|---------------------|---------------|------------------------|--------------------------|
| Placement           | 1 line only   | Any line in set        | Any line                 |
| Flexibility         | Low           | Medium                 | High                     |
| Hardware Complexity | Low           | Medium                 | High                     |
| Conflict Misses     | High          | Low                    | Lowest                   |

---

## 6. Visual Diagram ğŸ–¼ï¸

```
            +--------+        +--------+        +--------+
            |  CPU   | <----> | Cache  | <----> |  RAM   |
            +--------+        +--------+        +--------+
                               /      \
                +---- Set 0 ----+    +---- Set 1 ----+
                |  line 1      |    |  line 1      |
                |  line 2      |    |  line 2      |
                |  ...         |    |  ...         |
```

---

## 7. Key Terms ğŸ—ï¸

- **Cache Line:** The smallest unit of storage in cache.
- **Set:** A group of lines in set associative mapping.
- **Tag:** Part of memory address stored in cache to identify the memory block.
- **Associativity:** Number of lines per set (e.g., 2-way, 4-way).
- **Cache Hit:** Data found in cache.
- **Cache Miss:** Data not found in cache; must fetch from RAM.

---

## 8. Concept-Building Questions â“

1. **If a cache has 32 lines and is 4-way set associative, how many sets does it have?**
   - _Hint: Sets = lines Ã· associativity._

2. **Why might fully associative mapping not be used in very large caches?**

3. **Describe a scenario where set associative mapping is better than direct mapping.**

4. **What happens if all lines in a set are full and a new block mapping to that set needs to be loaded?**

5. **Explain with an analogy: How does set associative mapping strike a balance between direct and fully associative mapping?**

---

## 9. Summary & Takeaways ğŸ“

- **Associative mapping** allows maximum flexibility but is expensive.
- **Set associative mapping** is the compromise: less hardware than fully associative, but fewer misses than direct mapping.
- The number of sets and associativity degree are designed based on performance vs. cost trade-offs.

---

**Next up:** Exploring cache replacement policies (e.g., LRU, FIFO) and their impact on performance! ğŸš€
