// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Wed Apr 23 11:31:03 2025
// Host        : Ido running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               C:/Users/idowe/myProjects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_ovo_7670_caputre_0_0_1/design_1_ovo_7670_caputre_0_0_stub.v
// Design      : design_1_ovo_7670_caputre_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "ovo_7670_caputre,Vivado 2019.2" *)
module design_1_ovo_7670_caputre_0_0(pclk, camera_v_sync, camera_h_ref, zoom_x2, 
  zoom_x4, din, addr, dout, wr_en)
/* synthesis syn_black_box black_box_pad_pin="pclk,camera_v_sync,camera_h_ref,zoom_x2,zoom_x4,din[7:0],addr[18:0],dout[11:0],wr_en" */;
  input pclk;
  input camera_v_sync;
  input camera_h_ref;
  input zoom_x2;
  input zoom_x4;
  input [7:0]din;
  output [18:0]addr;
  output [11:0]dout;
  output wr_en;
endmodule
