# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.gen/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../ClockGenerator.v" \
"../../../../I2C_Transmit.v" \
"../../../../lab5.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v" \
"../../../../lab5.srcs/sources_1/imports/Vivado-2021/okLibrary.v" \
"../../../../lab5.srcs/sources_1/imports/Vivado-2021/okWireIn.v" \
"../../../../JTEG_Test_File.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
