{"Robert Latham": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "David A. Penry": [0, ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12, "hpca", 2006]], "Nicholas Riley": [0, ["Probabilistic counter updates for predictor hysteresis and stratification", ["Nicholas Riley", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2006.1598118", 11, "hpca", 2006]], "Doug E. Shaw": [0, ["New architectures for a new biology", ["Doug E. Shaw"], "https://doi.org/10.1109/HPCA.2006.1598107", 0, "hpca", 2006]], "Jian Li": [0, ["Dynamic power-performance adaptation of parallel computation on chip multiprocessors", ["Jian Li", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2006.1598114", 11, "hpca", 2006]], "Eric Rotenberg": [0, ["Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM", ["Ravi K. Venkatesan", "Stephen Herr", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2006.1598122", 11, "hpca", 2006]], "Ravi K. Venkatesan": [0, ["Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM", ["Ravi K. Venkatesan", "Stephen Herr", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2006.1598122", 11, "hpca", 2006]], "Adrian Cristal": [0, ["A decoupled KILO-instruction processor", ["Miquel Pericas", "Adrian Cristal", "Ruben Gonzalez", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2006.1598112", 12, "hpca", 2006]], "Sudhanva Gurumurthi": [0, ["Understanding the performance-temperature interactions in disk I/O of server workloads", ["Youngjae Kim", "Sudhanva Gurumurthi", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2006.1598124", 11, "hpca", 2006]], "Christos Kozyrakis": [0, ["The common case transactional behavior of multithreaded programs", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12, "hpca", 2006]], "Stephen Plaza": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "Gabriel H. Loh": [0, ["Store vectors for scalable memory dependence prediction and scheduling", ["Samantika Subramaniam", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2006.1598113", 12, "hpca", 2006]], "Manish Gupta": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Margaret Martonosi": [0, ["Phase characterization for power: evaluating control-flow-based and event-counter-based techniques", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2006.1598119", 12, "hpca", 2006]], "Jose F. Martinez": [0, ["Dynamic power-performance adaptation of parallel computation on chip multiprocessors", ["Jian Li", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2006.1598114", 11, "hpca", 2006]], "Mikko H. Lipasti": [0, ["An approach for implementing efficient superscalar CISC processors", ["Shiliang Hu", "Ilhyun Kim", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2006.1598111", 12, "hpca", 2006]], "Jason A. Blome": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "Prateek Pujara": [0, ["Increasing the cache efficiency by eliminating noise", ["Prateek Pujara", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598121", 10, "hpca", 2006]], "William D. Gropp": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Ruke Huang": [0, ["Software-hardware cooperative memory disambiguation", ["Ruke Huang", "Alok Garg", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2006.1598133", 10, "hpca", 2006]], "Anand Sivasubramaniam": [0, ["Understanding the performance-temperature interactions in disk I/O of server workloads", ["Youngjae Kim", "Sudhanva Gurumurthi", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2006.1598124", 11, "hpca", 2006]], "P. J. Joseph": [0, ["Construction and use of linear regression models for processor performance analysis", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/HPCA.2006.1598116", 10, "hpca", 2006]], "Weihang Jiang": [0, ["DMA-aware memory energy management", ["Vivek Pandey", "Weihang Jiang", "Yuanyuan Zhou", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2006.1598120", 12, "hpca", 2006]], "James E. Smith": [0, ["An approach for implementing efficient superscalar CISC processors", ["Shiliang Hu", "Ilhyun Kim", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2006.1598111", 12, "hpca", 2006]], "Youngjae Kim": [0.9964976608753204, ["Understanding the performance-temperature interactions in disk I/O of server workloads", ["Youngjae Kim", "Sudhanva Gurumurthi", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2006.1598124", 11, "hpca", 2006]], "Valeria Bertacco": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "Chi Cao Minh": [0, ["The common case transactional behavior of multithreaded programs", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12, "hpca", 2006]], "Kunle Olukotun": [0, ["The common case transactional behavior of multithreaded programs", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12, "hpca", 2006]], "Alok Garg": [0, ["Software-hardware cooperative memory disambiguation", ["Ruke Huang", "Alok Garg", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2006.1598133", 10, "hpca", 2006]], "Scott A. Mahlke": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "Hao Yu": [0.05930126644670963, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Zhigang Hu": [0, ["CMP design space exploration subject to physical constraints", ["Yingmin Li", "Benjamin C. Lee", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2006.1598109", 12, "hpca", 2006]], "Youtao Zhang": [0, ["InfoShield: a security architecture for protecting information usage in memory", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", 10, "hpca", 2006]], "Philip G. Emma": [0, ["Industrial Perspectives: The Next Roadblocks in SOC Evolution: On-Chip Storage Capacity and Off-Chip Bandwidth", ["Philip G. Emma"], "https://doi.org/10.1109/HPCA.2006.1598128", 1, "hpca", 2006]], "Jeffrey J. Parker": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Weidong Shi": [0, ["InfoShield: a security architecture for protecting information usage in memory", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", 10, "hpca", 2006]], "Bruce L. Jacob": [0, ["Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads", ["Aamer Jaleel", "Matthew Mattina", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2006.1598115", 11, "hpca", 2006]], "Joseph J. Sharkey": [0, ["Efficient instruction schedulers for SMT processors", ["Joseph J. Sharkey", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2006.1598137", 11, "hpca", 2006]], "Renato Recio": [0, ["Industrial Perspectives: System IO Network Evolution - Closing Requirement Gaps", ["Renato Recio"], "https://doi.org/10.1109/HPCA.2006.1598127", 1, "hpca", 2006]], "Yuanyuan Zhou": [0, ["DMA-aware memory energy management", ["Vivek Pandey", "Weihang Jiang", "Yuanyuan Zhou", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2006.1598120", 12, "hpca", 2006]], "Miquel Pericas": [0, ["A decoupled KILO-instruction processor", ["Miquel Pericas", "Adrian Cristal", "Ruben Gonzalez", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2006.1598112", 12, "hpca", 2006]], "George Almasi": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Mateo Valero": [0, ["A decoupled KILO-instruction processor", ["Miquel Pericas", "Adrian Cristal", "Ruben Gonzalez", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2006.1598112", 12, "hpca", 2006]], "Jose G. Castanos": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Canturk Isci": [0, ["Phase characterization for power: evaluating control-flow-based and event-counter-based techniques", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2006.1598119", 12, "hpca", 2006]], "Bin Zhang": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "Ryan Wells": [0, ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12, "hpca", 2006]], "Daniel A. Jimenez": [0, ["A decoupled KILO-instruction processor", ["Miquel Pericas", "Adrian Cristal", "Ruben Gonzalez", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2006.1598112", 12, "hpca", 2006]], "Craig B. Zilles": [0, ["Probabilistic counter updates for predictor hysteresis and stratification", ["Nicholas Riley", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2006.1598118", 11, "hpca", 2006]], "Guofei Gu": [1.5056124680334904e-09, ["InfoShield: a security architecture for protecting information usage in memory", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", 10, "hpca", 2006]], "Raj Yavatkar": [0, ["Industrial Perspectives: Platform Design Challenges with Many cores", ["Raj Yavatkar"], "https://doi.org/10.1109/HPCA.2006.1598126", 1, "hpca", 2006]], "David A. Wood": [0, ["LogTM: log-based transactional memory", ["Kevin E. Moore", "Jayaram Bobba", "Michelle J. Moravan", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2006.1598134", 12, "hpca", 2006]], "Chaiyasit Manovit": [0, ["Completely verifying memory consistency of test program executions", ["Chaiyasit Manovit", "Sudheendra Hangal"], "https://doi.org/10.1109/HPCA.2006.1598123", 10, "hpca", 2006]], "Avi Mendelson": [0, ["Speculative synchronization and thread management for fine granularity threads", ["Alex Gontmakher", "Avi Mendelson", "Assaf Schuster", "Gregory Shklover"], "https://doi.org/10.1109/HPCA.2006.1598136", 10, "hpca", 2006]], "Yingmin Li": [0, ["CMP design space exploration subject to physical constraints", ["Yingmin Li", "Benjamin C. Lee", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2006.1598109", 12, "hpca", 2006]], "Austen McDonald": [0, ["The common case transactional behavior of multithreaded programs", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12, "hpca", 2006]], "Jun Yang": [0.07243934646248817, ["InfoShield: a security architecture for protecting information usage in memory", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", 10, "hpca", 2006]], "Michelle J. Moravan": [0, ["LogTM: log-based transactional memory", ["Kevin E. Moore", "Jayaram Bobba", "Michelle J. Moravan", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2006.1598134", 12, "hpca", 2006]], "Kypros Constantinides": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "David M. Brooks": [0, ["CMP design space exploration subject to physical constraints", ["Yingmin Li", "Benjamin C. Lee", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2006.1598109", 12, "hpca", 2006]], "Benjamin C. Lee": [4.3665677367243916e-05, ["CMP design space exploration subject to physical constraints", ["Yingmin Li", "Benjamin C. Lee", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2006.1598109", 12, "hpca", 2006]], "Todd M. Austin": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "Aneesh Aggarwal": [0, ["Increasing the cache efficiency by eliminating noise", ["Prateek Pujara", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598121", 10, "hpca", 2006], ["Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors", ["Sumeet Kumar", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598130", 10, "hpca", 2006]], "Rajeev Thakur": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Daniel Fay": [0, ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12, "hpca", 2006]], "Samantika Subramaniam": [0, ["Store vectors for scalable memory dependence prediction and scheduling", ["Samantika Subramaniam", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2006.1598113", 12, "hpca", 2006]], "Pablo Montesinos": [0, ["ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers", ["Jun Nakano", "Pablo Montesinos", "Kourosh Gharachorloo", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2006.1598129", 12, "hpca", 2006]], "Mark D. Hill": [0, ["LogTM: log-based transactional memory", ["Kevin E. Moore", "Jayaram Bobba", "Michelle J. Moravan", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2006.1598134", 12, "hpca", 2006]], "JaeWoong Chung": [0.9996712952852249, ["The common case transactional behavior of multithreaded programs", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12, "hpca", 2006]], "Dmitry V. Ponomarev": [0, ["Efficient instruction schedulers for SMT processors", ["Joseph J. Sharkey", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2006.1598137", 11, "hpca", 2006]], "Brian D. Carlstrom": [0, ["The common case transactional behavior of multithreaded programs", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12, "hpca", 2006]], "Dan Connors": [0, ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12, "hpca", 2006]], "Kapil Vaswani": [0, ["Construction and use of linear regression models for processor performance analysis", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/HPCA.2006.1598116", 10, "hpca", 2006]], "Matthew Mattina": [0, ["Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads", ["Aamer Jaleel", "Matthew Mattina", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2006.1598115", 11, "hpca", 2006]], "Sudheendra Hangal": [0, ["Completely verifying memory consistency of test program executions", ["Chaiyasit Manovit", "Sudheendra Hangal"], "https://doi.org/10.1109/HPCA.2006.1598123", 10, "hpca", 2006]], "Ramendra K. Sahoo": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "David Hodgdon": [0, ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12, "hpca", 2006]], "Jose E. Moreira": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Joshua B. Fryman": [0, ["InfoShield: a security architecture for protecting information usage in memory", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", 10, "hpca", 2006]], "Assaf Schuster": [0, ["Speculative synchronization and thread management for fine granularity threads", ["Alex Gontmakher", "Avi Mendelson", "Assaf Schuster", "Gregory Shklover"], "https://doi.org/10.1109/HPCA.2006.1598136", 10, "hpca", 2006]], "David I. August": [0, ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12, "hpca", 2006]], "Milos Prvulovic": [0, ["CORD: cost-effective (and nearly overhead-free) order-recording and data race detection", ["Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2006.1598132", 12, "hpca", 2006]], "Alex Gontmakher": [0, ["Speculative synchronization and thread management for fine granularity threads", ["Alex Gontmakher", "Avi Mendelson", "Assaf Schuster", "Gregory Shklover"], "https://doi.org/10.1109/HPCA.2006.1598136", 10, "hpca", 2006]], "Kourosh Gharachorloo": [0, ["ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers", ["Jun Nakano", "Pablo Montesinos", "Kourosh Gharachorloo", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2006.1598129", 12, "hpca", 2006]], "Jun Nakano": [0, ["ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers", ["Jun Nakano", "Pablo Montesinos", "Kourosh Gharachorloo", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2006.1598129", 12, "hpca", 2006]], "Per Stenstrom": [0, ["Chip-multiprocessing and beyond", ["Per Stenstrom"], "https://doi.org/10.1109/HPCA.2006.1598117", 0, "hpca", 2006]], "Stephen Herr": [0, ["Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM", ["Ravi K. Venkatesan", "Stephen Herr", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2006.1598122", 11, "hpca", 2006]], "Sumeet Kumar": [0, ["Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors", ["Sumeet Kumar", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598130", 10, "hpca", 2006]], "Kevin Skadron": [0, ["CMP design space exploration subject to physical constraints", ["Yingmin Li", "Benjamin C. Lee", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2006.1598109", 12, "hpca", 2006]], "Thomas Engelsiepen": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Graham Schelle": [0, ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12, "hpca", 2006]], "Kevin E. Moore": [0, ["LogTM: log-based transactional memory", ["Kevin E. Moore", "Jayaram Bobba", "Michelle J. Moravan", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2006.1598134", 12, "hpca", 2006]], "C. Howson": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Michael Orshansky": [0, ["BulletProof: a defect-tolerant CMP switch architecture", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12, "hpca", 2006]], "Jayaram Bobba": [0, ["LogTM: log-based transactional memory", ["Kevin E. Moore", "Jayaram Bobba", "Michelle J. Moravan", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2006.1598134", 12, "hpca", 2006]], "Vivek Pandey": [0, ["DMA-aware memory energy management", ["Vivek Pandey", "Weihang Jiang", "Yuanyuan Zhou", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2006.1598120", 12, "hpca", 2006]], "Matthew J. Thazhuthaveetil": [0, ["Construction and use of linear regression models for processor performance analysis", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/HPCA.2006.1598116", 10, "hpca", 2006]], "Aamer Jaleel": [0, ["Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads", ["Aamer Jaleel", "Matthew Mattina", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2006.1598115", 11, "hpca", 2006]], "Gregory Shklover": [0, ["Speculative synchronization and thread management for fine granularity threads", ["Alex Gontmakher", "Avi Mendelson", "Assaf Schuster", "Gregory Shklover"], "https://doi.org/10.1109/HPCA.2006.1598136", 10, "hpca", 2006]], "Ilhyun Kim": [0.996322825551033, ["An approach for implementing efficient superscalar CISC processors", ["Shiliang Hu", "Ilhyun Kim", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2006.1598111", 12, "hpca", 2006]], "Robert B. Ross": [0, ["High performance file I/O for the Blue Gene/L supercomputer", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10, "hpca", 2006]], "Ruben Gonzalez": [0, ["A decoupled KILO-instruction processor", ["Miquel Pericas", "Adrian Cristal", "Ruben Gonzalez", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2006.1598112", 12, "hpca", 2006]], "Ricardo Bianchini": [0, ["DMA-aware memory energy management", ["Vivek Pandey", "Weihang Jiang", "Yuanyuan Zhou", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2006.1598120", 12, "hpca", 2006]], "Hassan Chafi": [0, ["The common case transactional behavior of multithreaded programs", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12, "hpca", 2006]], "Josep Torrellas": [0, ["ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers", ["Jun Nakano", "Pablo Montesinos", "Kourosh Gharachorloo", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2006.1598129", 12, "hpca", 2006]], "Shiliang Hu": [0, ["An approach for implementing efficient superscalar CISC processors", ["Shiliang Hu", "Ilhyun Kim", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2006.1598111", 12, "hpca", 2006]], "Michael C. Huang": [0, ["Software-hardware cooperative memory disambiguation", ["Ruke Huang", "Alok Garg", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2006.1598133", 10, "hpca", 2006]], "Hsien-Hsin S. Lee": [3.710788010202748e-09, ["InfoShield: a security architecture for protecting information usage in memory", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", 10, "hpca", 2006]]}