# Opensource-EDA----openlane-workshop
RTL to GDSII  ASIC design flow with open source EDA tools 
 - Synthesis (yosys for cell mapping and ABC for synthesis, early STA analysis)
 - Floorplan
 - Placement of cells

viewing def files using magic
 - shortcuts (
    - press left click and then right click to draw a rectangle. z for zoom in this region. Z for zoom out
    - s for selecting an object in layout window and "what" command in tkcon window to get info about selected object
    - s and v for completely fit design to centre

Floorplan Def
![image](https://user-images.githubusercontent.com/8078903/173085908-7bc68a76-9185-45ba-8381-321c287ab9cc.png)

![image](https://user-images.githubusercontent.com/8078903/173085739-30ee4256-a7c4-4667-820d-5a15be738d8f.png)


Placement Def

![image](https://user-images.githubusercontent.com/8078903/173083430-996c40ac-0691-4c91-a84b-bec3d7adaf23.png)

![image](https://user-images.githubusercontent.com/8078903/173081727-087d65b7-2e16-4fca-830f-57334030112f.png)
