// Seed: 2249632083
module module_0;
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    inout logic id_4,
    input tri id_5,
    input supply1 id_6
);
  module_0 modCall_1 ();
  initial
    if (id_4) id_2 <= 1;
    else @(posedge 1 or posedge 1) repeat (id_4) id_2 <= 1 ? (1) : id_4;
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    input wire id_2
    , id_10,
    output tri1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wire id_6,
    input wire id_7,
    input tri1 id_8
);
  module_0 modCall_1 ();
  wire id_11;
  xor primCall (id_0, id_1, id_10, id_2, id_4, id_7, id_8);
endmodule
