# -100DaysOfRTL
ğŸ› ï¸ #100DaysOfRTL â€” 100 RTL Design Projects in Verilog Welcome to #100DaysOfRTL â€” a personal challenge to master digital design by building 100 RTL projects using Verilog. Each day is dedicated to implementing, simulating, and documenting one digital design concept, from basic logic gates to processors.

ğŸ“š Whatâ€™s Inside?
This repo includes:
-âœ… 100 RTL design projects
-ğŸ’¡ Descriptions and design logic
-ğŸ’» Verilog implementation
-ğŸ§ª Testbenches and simulations
-ğŸ“Š Waveform results
-ğŸ§  Key learnings and notes

ğŸ”¥ Why #100DaysOfRTL?
This challenge is inspired by #100DaysOfCode but focused on RTL design and hardware development. By completing this challenge, you'll:
-Gain practical Verilog experience
-Understand combinational & sequential logic
-Learn memory, FSMs, arithmetic units, and even CPU components
-Improve your debugging, simulation, and documentation skills

ğŸ§± Topics Covered
-Logic Gates (NAND, XOR, etc.)
-Arithmetic Units (ALU, Multiplier, Divider)
-FSMs (Traffic Light, Vending Machine)
-Interfaces (UART, SPI, I2C)
-Memory (SRAM, ROM, FIFO, Cache)
-CPU Building Blocks (Register File, Control Unit, RISC-V Core)

ğŸ“ˆ Progress Tracker
-Check progress.md to follow the 100-day streak!

âœ¨ Join the Challenge!
Feel free to fork this repo, try the challenge yourself, or just browse and learn. Contributions and suggestions are welcome!
Letâ€™s build hardware, one day at a time. ğŸ’»âš™ï¸

#Verilog #RTLDesign #FPGA #HardwareDesign #100DaysOfRTL
