
mico_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d08  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  08006ed8  08006ed8  00016ed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074f8  080074f8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080074f8  080074f8  000174f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007500  08007500  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007500  08007500  00017500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007504  08007504  00017504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007508  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  200001dc  080076e4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  080076e4  000205d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c75  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000288d  00000000  00000000  00032e81  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010a0  00000000  00000000  00035710  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f68  00000000  00000000  000367b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002303f  00000000  00000000  00037718  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e9a8  00000000  00000000  0005a757  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5ee8  00000000  00000000  000690ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013efe7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f58  00000000  00000000  0013f064  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006ec0 	.word	0x08006ec0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08006ec0 	.word	0x08006ec0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b972 	b.w	8000ee4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	4688      	mov	r8, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14b      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4615      	mov	r5, r2
 8000c2a:	d967      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0720 	rsb	r7, r2, #32
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c3e:	4095      	lsls	r5, r2
 8000c40:	ea47 0803 	orr.w	r8, r7, r3
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c50:	fa1f fc85 	uxth.w	ip, r5
 8000c54:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18eb      	adds	r3, r5, r3
 8000c66:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c6a:	f080 811b 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8118 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000c74:	3f02      	subs	r7, #2
 8000c76:	442b      	add	r3, r5
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8c:	45a4      	cmp	ip, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	192c      	adds	r4, r5, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c96:	f080 8107 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	f240 8104 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	442c      	add	r4, r5
 8000ca4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca8:	eba4 040c 	sub.w	r4, r4, ip
 8000cac:	2700      	movs	r7, #0
 8000cae:	b11e      	cbz	r6, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb8:	4639      	mov	r1, r7
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0xbe>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80eb 	beq.w	8000e9e <__udivmoddi4+0x286>
 8000cc8:	2700      	movs	r7, #0
 8000cca:	e9c6 0100 	strd	r0, r1, [r6]
 8000cce:	4638      	mov	r0, r7
 8000cd0:	4639      	mov	r1, r7
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f783 	clz	r7, r3
 8000cda:	2f00      	cmp	r7, #0
 8000cdc:	d147      	bne.n	8000d6e <__udivmoddi4+0x156>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xd0>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80fa 	bhi.w	8000edc <__udivmoddi4+0x2c4>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb61 0303 	sbc.w	r3, r1, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4698      	mov	r8, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d0e0      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000cf6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cfa:	e7dd      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000cfc:	b902      	cbnz	r2, 8000d00 <__udivmoddi4+0xe8>
 8000cfe:	deff      	udf	#255	; 0xff
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f040 808f 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d0a:	1b49      	subs	r1, r1, r5
 8000d0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d10:	fa1f f885 	uxth.w	r8, r5
 8000d14:	2701      	movs	r7, #1
 8000d16:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d24:	fb08 f10c 	mul.w	r1, r8, ip
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2c:	18eb      	adds	r3, r5, r3
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4299      	cmp	r1, r3
 8000d36:	f200 80cd 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1a59      	subs	r1, r3, r1
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d48:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x14c>
 8000d54:	192c      	adds	r4, r5, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x14a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80b6 	bhi.w	8000ece <__udivmoddi4+0x2b6>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e79f      	b.n	8000cae <__udivmoddi4+0x96>
 8000d6e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d72:	40bb      	lsls	r3, r7
 8000d74:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d78:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d7c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d80:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d84:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d88:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d8c:	4325      	orrs	r5, r4
 8000d8e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d92:	0c2c      	lsrs	r4, r5, #16
 8000d94:	fb08 3319 	mls	r3, r8, r9, r3
 8000d98:	fa1f fa8e 	uxth.w	sl, lr
 8000d9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000da0:	fb09 f40a 	mul.w	r4, r9, sl
 8000da4:	429c      	cmp	r4, r3
 8000da6:	fa02 f207 	lsl.w	r2, r2, r7
 8000daa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1e 0303 	adds.w	r3, lr, r3
 8000db4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000db8:	f080 8087 	bcs.w	8000eca <__udivmoddi4+0x2b2>
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	f240 8084 	bls.w	8000eca <__udivmoddi4+0x2b2>
 8000dc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc6:	4473      	add	r3, lr
 8000dc8:	1b1b      	subs	r3, r3, r4
 8000dca:	b2ad      	uxth	r5, r5
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ddc:	45a2      	cmp	sl, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1e 0404 	adds.w	r4, lr, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000de8:	d26b      	bcs.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dea:	45a2      	cmp	sl, r4
 8000dec:	d969      	bls.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4474      	add	r4, lr
 8000df2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000df6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfa:	eba4 040a 	sub.w	r4, r4, sl
 8000dfe:	454c      	cmp	r4, r9
 8000e00:	46c2      	mov	sl, r8
 8000e02:	464b      	mov	r3, r9
 8000e04:	d354      	bcc.n	8000eb0 <__udivmoddi4+0x298>
 8000e06:	d051      	beq.n	8000eac <__udivmoddi4+0x294>
 8000e08:	2e00      	cmp	r6, #0
 8000e0a:	d069      	beq.n	8000ee0 <__udivmoddi4+0x2c8>
 8000e0c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e10:	eb64 0403 	sbc.w	r4, r4, r3
 8000e14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	40fc      	lsrs	r4, r7
 8000e1c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e20:	e9c6 5400 	strd	r5, r4, [r6]
 8000e24:	2700      	movs	r7, #0
 8000e26:	e747      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e30:	4095      	lsls	r5, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	fa21 f303 	lsr.w	r3, r1, r3
 8000e3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e3e:	4338      	orrs	r0, r7
 8000e40:	0c01      	lsrs	r1, r0, #16
 8000e42:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e46:	fa1f f885 	uxth.w	r8, r5
 8000e4a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb07 f308 	mul.w	r3, r7, r8
 8000e56:	428b      	cmp	r3, r1
 8000e58:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5c:	d907      	bls.n	8000e6e <__udivmoddi4+0x256>
 8000e5e:	1869      	adds	r1, r5, r1
 8000e60:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e64:	d22f      	bcs.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d92d      	bls.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e6a:	3f02      	subs	r7, #2
 8000e6c:	4429      	add	r1, r5
 8000e6e:	1acb      	subs	r3, r1, r3
 8000e70:	b281      	uxth	r1, r0
 8000e72:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e76:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb00 f308 	mul.w	r3, r0, r8
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x27e>
 8000e86:	1869      	adds	r1, r5, r1
 8000e88:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e8c:	d217      	bcs.n	8000ebe <__udivmoddi4+0x2a6>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d915      	bls.n	8000ebe <__udivmoddi4+0x2a6>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4429      	add	r1, r5
 8000e96:	1ac9      	subs	r1, r1, r3
 8000e98:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e9c:	e73b      	b.n	8000d16 <__udivmoddi4+0xfe>
 8000e9e:	4637      	mov	r7, r6
 8000ea0:	4630      	mov	r0, r6
 8000ea2:	e709      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea4:	4607      	mov	r7, r0
 8000ea6:	e6e7      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6fb      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000eac:	4541      	cmp	r1, r8
 8000eae:	d2ab      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eb4:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb8:	3801      	subs	r0, #1
 8000eba:	4613      	mov	r3, r2
 8000ebc:	e7a4      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ebe:	4660      	mov	r0, ip
 8000ec0:	e7e9      	b.n	8000e96 <__udivmoddi4+0x27e>
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	e795      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec6:	4667      	mov	r7, ip
 8000ec8:	e7d1      	b.n	8000e6e <__udivmoddi4+0x256>
 8000eca:	4681      	mov	r9, r0
 8000ecc:	e77c      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	442c      	add	r4, r5
 8000ed2:	e747      	b.n	8000d64 <__udivmoddi4+0x14c>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	442b      	add	r3, r5
 8000eda:	e72f      	b.n	8000d3c <__udivmoddi4+0x124>
 8000edc:	4638      	mov	r0, r7
 8000ede:	e708      	b.n	8000cf2 <__udivmoddi4+0xda>
 8000ee0:	4637      	mov	r7, r6
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0xa0>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eec:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <HAL_Init+0x40>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <HAL_Init+0x40>)
 8000ef2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef8:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_Init+0x40>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HAL_Init+0x40>)
 8000efe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_Init+0x40>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a07      	ldr	r2, [pc, #28]	; (8000f28 <HAL_Init+0x40>)
 8000f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f10:	2003      	movs	r0, #3
 8000f12:	f000 fd49 	bl	80019a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f16:	2000      	movs	r0, #0
 8000f18:	f000 f808 	bl	8000f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f1c:	f003 fd54 	bl	80049c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40023c00 	.word	0x40023c00

08000f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f34:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <HAL_InitTick+0x54>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_InitTick+0x58>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fd61 	bl	8001a12 <HAL_SYSTICK_Config>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e00e      	b.n	8000f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b0f      	cmp	r3, #15
 8000f5e:	d80a      	bhi.n	8000f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f60:	2200      	movs	r2, #0
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f68:	f000 fd29 	bl	80019be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f6c:	4a06      	ldr	r2, [pc, #24]	; (8000f88 <HAL_InitTick+0x5c>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e000      	b.n	8000f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000008 	.word	0x20000008
 8000f84:	20000004 	.word	0x20000004
 8000f88:	20000000 	.word	0x20000000

08000f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <HAL_IncTick+0x20>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4a04      	ldr	r2, [pc, #16]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f9e:	6013      	str	r3, [r2, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	20000004 	.word	0x20000004
 8000fb0:	20000414 	.word	0x20000414

08000fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb8:	4b03      	ldr	r3, [pc, #12]	; (8000fc8 <HAL_GetTick+0x14>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000414 	.word	0x20000414

08000fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd4:	f7ff ffee 	bl	8000fb4 <HAL_GetTick>
 8000fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fe4:	d005      	beq.n	8000ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_Delay+0x40>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	461a      	mov	r2, r3
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4413      	add	r3, r2
 8000ff0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ff2:	bf00      	nop
 8000ff4:	f7ff ffde 	bl	8000fb4 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	68fa      	ldr	r2, [r7, #12]
 8001000:	429a      	cmp	r2, r3
 8001002:	d8f7      	bhi.n	8000ff4 <HAL_Delay+0x28>
  {
  }
}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000004 	.word	0x20000004

08001010 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001018:	2300      	movs	r3, #0
 800101a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e033      	b.n	800108e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102a:	2b00      	cmp	r3, #0
 800102c:	d109      	bne.n	8001042 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f002 fe3e 	bl	8003cb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	f003 0310 	and.w	r3, r3, #16
 800104a:	2b00      	cmp	r3, #0
 800104c:	d118      	bne.n	8001080 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001052:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001056:	f023 0302 	bic.w	r3, r3, #2
 800105a:	f043 0202 	orr.w	r2, r3, #2
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 fad4 	bl	8001610 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001072:	f023 0303 	bic.w	r3, r3, #3
 8001076:	f043 0201 	orr.w	r2, r3, #1
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	641a      	str	r2, [r3, #64]	; 0x40
 800107e:	e001      	b.n	8001084 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800108c:	7bfb      	ldrb	r3, [r7, #15]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d101      	bne.n	80010b2 <HAL_ADC_Start+0x1a>
 80010ae:	2302      	movs	r3, #2
 80010b0:	e0a5      	b.n	80011fe <HAL_ADC_Start+0x166>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2201      	movs	r2, #1
 80010b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f003 0301 	and.w	r3, r3, #1
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d018      	beq.n	80010fa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f042 0201 	orr.w	r2, r2, #1
 80010d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010d8:	4b4c      	ldr	r3, [pc, #304]	; (800120c <HAL_ADC_Start+0x174>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a4c      	ldr	r2, [pc, #304]	; (8001210 <HAL_ADC_Start+0x178>)
 80010de:	fba2 2303 	umull	r2, r3, r2, r3
 80010e2:	0c9a      	lsrs	r2, r3, #18
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80010ec:	e002      	b.n	80010f4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	3b01      	subs	r3, #1
 80010f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f9      	bne.n	80010ee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	2b01      	cmp	r3, #1
 8001106:	d179      	bne.n	80011fc <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001126:	2b00      	cmp	r3, #0
 8001128:	d007      	beq.n	800113a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001132:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001146:	d106      	bne.n	8001156 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114c:	f023 0206 	bic.w	r2, r3, #6
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	645a      	str	r2, [r3, #68]	; 0x44
 8001154:	e002      	b.n	800115c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001164:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <HAL_ADC_Start+0x17c>)
 8001166:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001170:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 031f 	and.w	r3, r3, #31
 800117a:	2b00      	cmp	r3, #0
 800117c:	d12a      	bne.n	80011d4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a25      	ldr	r2, [pc, #148]	; (8001218 <HAL_ADC_Start+0x180>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d015      	beq.n	80011b4 <HAL_ADC_Start+0x11c>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a23      	ldr	r2, [pc, #140]	; (800121c <HAL_ADC_Start+0x184>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d105      	bne.n	800119e <HAL_ADC_Start+0x106>
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <HAL_ADC_Start+0x17c>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 031f 	and.w	r3, r3, #31
 800119a:	2b00      	cmp	r3, #0
 800119c:	d00a      	beq.n	80011b4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <HAL_ADC_Start+0x188>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d129      	bne.n	80011fc <HAL_ADC_Start+0x164>
 80011a8:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <HAL_ADC_Start+0x17c>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f003 031f 	and.w	r3, r3, #31
 80011b0:	2b0f      	cmp	r3, #15
 80011b2:	d823      	bhi.n	80011fc <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d11c      	bne.n	80011fc <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	e013      	b.n	80011fc <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <HAL_ADC_Start+0x180>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d10e      	bne.n	80011fc <HAL_ADC_Start+0x164>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d107      	bne.n	80011fc <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011fa:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000008 	.word	0x20000008
 8001210:	431bde83 	.word	0x431bde83
 8001214:	40012300 	.word	0x40012300
 8001218:	40012000 	.word	0x40012000
 800121c:	40012100 	.word	0x40012100
 8001220:	40012200 	.word	0x40012200

08001224 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001232:	2b01      	cmp	r3, #1
 8001234:	d101      	bne.n	800123a <HAL_ADC_Stop+0x16>
 8001236:	2302      	movs	r3, #2
 8001238:	e021      	b.n	800127e <HAL_ADC_Stop+0x5a>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2201      	movs	r2, #1
 800123e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	689a      	ldr	r2, [r3, #8]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f022 0201 	bic.w	r2, r2, #1
 8001250:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	2b00      	cmp	r3, #0
 800125e:	d109      	bne.n	8001274 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001264:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001268:	f023 0301 	bic.w	r3, r3, #1
 800126c:	f043 0201 	orr.w	r2, r3, #1
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b084      	sub	sp, #16
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012a6:	d113      	bne.n	80012d0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012b6:	d10b      	bne.n	80012d0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012bc:	f043 0220 	orr.w	r2, r3, #32
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e05c      	b.n	800138a <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80012d0:	f7ff fe70 	bl	8000fb4 <HAL_GetTick>
 80012d4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012d6:	e01a      	b.n	800130e <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012de:	d016      	beq.n	800130e <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d007      	beq.n	80012f6 <HAL_ADC_PollForConversion+0x6c>
 80012e6:	f7ff fe65 	bl	8000fb4 <HAL_GetTick>
 80012ea:	4602      	mov	r2, r0
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d20b      	bcs.n	800130e <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fa:	f043 0204 	orr.w	r2, r3, #4
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e03d      	b.n	800138a <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b02      	cmp	r3, #2
 800131a:	d1dd      	bne.n	80012d8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f06f 0212 	mvn.w	r2, #18
 8001324:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d123      	bne.n	8001388 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001344:	2b00      	cmp	r3, #0
 8001346:	d11f      	bne.n	8001388 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001352:	2b00      	cmp	r3, #0
 8001354:	d006      	beq.n	8001364 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001360:	2b00      	cmp	r3, #0
 8001362:	d111      	bne.n	8001388 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001368:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001374:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d105      	bne.n	8001388 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001380:	f043 0201 	orr.w	r2, r3, #1
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001392:	b480      	push	{r7}
 8001394:	b083      	sub	sp, #12
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d101      	bne.n	80013c8 <HAL_ADC_ConfigChannel+0x1c>
 80013c4:	2302      	movs	r3, #2
 80013c6:	e113      	b.n	80015f0 <HAL_ADC_ConfigChannel+0x244>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2201      	movs	r2, #1
 80013cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b09      	cmp	r3, #9
 80013d6:	d925      	bls.n	8001424 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	68d9      	ldr	r1, [r3, #12]
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	461a      	mov	r2, r3
 80013e6:	4613      	mov	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	3b1e      	subs	r3, #30
 80013ee:	2207      	movs	r2, #7
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	43da      	mvns	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	400a      	ands	r2, r1
 80013fc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	68d9      	ldr	r1, [r3, #12]
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	689a      	ldr	r2, [r3, #8]
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	b29b      	uxth	r3, r3
 800140e:	4618      	mov	r0, r3
 8001410:	4603      	mov	r3, r0
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4403      	add	r3, r0
 8001416:	3b1e      	subs	r3, #30
 8001418:	409a      	lsls	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	430a      	orrs	r2, r1
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	e022      	b.n	800146a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6919      	ldr	r1, [r3, #16]
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	b29b      	uxth	r3, r3
 8001430:	461a      	mov	r2, r3
 8001432:	4613      	mov	r3, r2
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	4413      	add	r3, r2
 8001438:	2207      	movs	r2, #7
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43da      	mvns	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	400a      	ands	r2, r1
 8001446:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6919      	ldr	r1, [r3, #16]
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	689a      	ldr	r2, [r3, #8]
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	b29b      	uxth	r3, r3
 8001458:	4618      	mov	r0, r3
 800145a:	4603      	mov	r3, r0
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	4403      	add	r3, r0
 8001460:	409a      	lsls	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	430a      	orrs	r2, r1
 8001468:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	2b06      	cmp	r3, #6
 8001470:	d824      	bhi.n	80014bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	3b05      	subs	r3, #5
 8001484:	221f      	movs	r2, #31
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43da      	mvns	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	400a      	ands	r2, r1
 8001492:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	4618      	mov	r0, r3
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	4613      	mov	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	3b05      	subs	r3, #5
 80014ae:	fa00 f203 	lsl.w	r2, r0, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	430a      	orrs	r2, r1
 80014b8:	635a      	str	r2, [r3, #52]	; 0x34
 80014ba:	e04c      	b.n	8001556 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b0c      	cmp	r3, #12
 80014c2:	d824      	bhi.n	800150e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	3b23      	subs	r3, #35	; 0x23
 80014d6:	221f      	movs	r2, #31
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43da      	mvns	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	400a      	ands	r2, r1
 80014e4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685a      	ldr	r2, [r3, #4]
 80014f8:	4613      	mov	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	4413      	add	r3, r2
 80014fe:	3b23      	subs	r3, #35	; 0x23
 8001500:	fa00 f203 	lsl.w	r2, r0, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	430a      	orrs	r2, r1
 800150a:	631a      	str	r2, [r3, #48]	; 0x30
 800150c:	e023      	b.n	8001556 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685a      	ldr	r2, [r3, #4]
 8001518:	4613      	mov	r3, r2
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	3b41      	subs	r3, #65	; 0x41
 8001520:	221f      	movs	r2, #31
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43da      	mvns	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	400a      	ands	r2, r1
 800152e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	b29b      	uxth	r3, r3
 800153c:	4618      	mov	r0, r3
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685a      	ldr	r2, [r3, #4]
 8001542:	4613      	mov	r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4413      	add	r3, r2
 8001548:	3b41      	subs	r3, #65	; 0x41
 800154a:	fa00 f203 	lsl.w	r2, r0, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	430a      	orrs	r2, r1
 8001554:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001556:	4b29      	ldr	r3, [pc, #164]	; (80015fc <HAL_ADC_ConfigChannel+0x250>)
 8001558:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a28      	ldr	r2, [pc, #160]	; (8001600 <HAL_ADC_ConfigChannel+0x254>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d10f      	bne.n	8001584 <HAL_ADC_ConfigChannel+0x1d8>
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b12      	cmp	r3, #18
 800156a:	d10b      	bne.n	8001584 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a1d      	ldr	r2, [pc, #116]	; (8001600 <HAL_ADC_ConfigChannel+0x254>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d12b      	bne.n	80015e6 <HAL_ADC_ConfigChannel+0x23a>
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a1c      	ldr	r2, [pc, #112]	; (8001604 <HAL_ADC_ConfigChannel+0x258>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d003      	beq.n	80015a0 <HAL_ADC_ConfigChannel+0x1f4>
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b11      	cmp	r3, #17
 800159e:	d122      	bne.n	80015e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a11      	ldr	r2, [pc, #68]	; (8001604 <HAL_ADC_ConfigChannel+0x258>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d111      	bne.n	80015e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <HAL_ADC_ConfigChannel+0x25c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a11      	ldr	r2, [pc, #68]	; (800160c <HAL_ADC_ConfigChannel+0x260>)
 80015c8:	fba2 2303 	umull	r2, r3, r2, r3
 80015cc:	0c9a      	lsrs	r2, r3, #18
 80015ce:	4613      	mov	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4413      	add	r3, r2
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80015d8:	e002      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	3b01      	subs	r3, #1
 80015de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f9      	bne.n	80015da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80015ee:	2300      	movs	r3, #0
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	40012300 	.word	0x40012300
 8001600:	40012000 	.word	0x40012000
 8001604:	10000012 	.word	0x10000012
 8001608:	20000008 	.word	0x20000008
 800160c:	431bde83 	.word	0x431bde83

08001610 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001618:	4b79      	ldr	r3, [pc, #484]	; (8001800 <ADC_Init+0x1f0>)
 800161a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	431a      	orrs	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	685a      	ldr	r2, [r3, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001644:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	6859      	ldr	r1, [r3, #4]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	021a      	lsls	r2, r3, #8
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	430a      	orrs	r2, r1
 8001658:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001668:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	6859      	ldr	r1, [r3, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689a      	ldr	r2, [r3, #8]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	430a      	orrs	r2, r1
 800167a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800168a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	6899      	ldr	r1, [r3, #8]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68da      	ldr	r2, [r3, #12]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	430a      	orrs	r2, r1
 800169c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a2:	4a58      	ldr	r2, [pc, #352]	; (8001804 <ADC_Init+0x1f4>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d022      	beq.n	80016ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6899      	ldr	r1, [r3, #8]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	430a      	orrs	r2, r1
 80016c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6899      	ldr	r1, [r3, #8]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	430a      	orrs	r2, r1
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	e00f      	b.n	800170e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800170c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 0202 	bic.w	r2, r2, #2
 800171c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	6899      	ldr	r1, [r3, #8]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	7e1b      	ldrb	r3, [r3, #24]
 8001728:	005a      	lsls	r2, r3, #1
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	430a      	orrs	r2, r1
 8001730:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d01b      	beq.n	8001774 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800174a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800175a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	6859      	ldr	r1, [r3, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	3b01      	subs	r3, #1
 8001768:	035a      	lsls	r2, r3, #13
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	430a      	orrs	r2, r1
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	e007      	b.n	8001784 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001782:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001792:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	3b01      	subs	r3, #1
 80017a0:	051a      	lsls	r2, r3, #20
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	430a      	orrs	r2, r1
 80017a8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80017b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	6899      	ldr	r1, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80017c6:	025a      	lsls	r2, r3, #9
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	689a      	ldr	r2, [r3, #8]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	6899      	ldr	r1, [r3, #8]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	029a      	lsls	r2, r3, #10
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	430a      	orrs	r2, r1
 80017f2:	609a      	str	r2, [r3, #8]
}
 80017f4:	bf00      	nop
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	40012300 	.word	0x40012300
 8001804:	0f000001 	.word	0x0f000001

08001808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <__NVIC_SetPriorityGrouping+0x44>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001824:	4013      	ands	r3, r2
 8001826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001830:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800183a:	4a04      	ldr	r2, [pc, #16]	; (800184c <__NVIC_SetPriorityGrouping+0x44>)
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	60d3      	str	r3, [r2, #12]
}
 8001840:	bf00      	nop
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001854:	4b04      	ldr	r3, [pc, #16]	; (8001868 <__NVIC_GetPriorityGrouping+0x18>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	f003 0307 	and.w	r3, r3, #7
}
 800185e:	4618      	mov	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187a:	2b00      	cmp	r3, #0
 800187c:	db0b      	blt.n	8001896 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	f003 021f 	and.w	r2, r3, #31
 8001884:	4907      	ldr	r1, [pc, #28]	; (80018a4 <__NVIC_EnableIRQ+0x38>)
 8001886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188a:	095b      	lsrs	r3, r3, #5
 800188c:	2001      	movs	r0, #1
 800188e:	fa00 f202 	lsl.w	r2, r0, r2
 8001892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	e000e100 	.word	0xe000e100

080018a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	6039      	str	r1, [r7, #0]
 80018b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	db0a      	blt.n	80018d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	490c      	ldr	r1, [pc, #48]	; (80018f4 <__NVIC_SetPriority+0x4c>)
 80018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c6:	0112      	lsls	r2, r2, #4
 80018c8:	b2d2      	uxtb	r2, r2
 80018ca:	440b      	add	r3, r1
 80018cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d0:	e00a      	b.n	80018e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4908      	ldr	r1, [pc, #32]	; (80018f8 <__NVIC_SetPriority+0x50>)
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	f003 030f 	and.w	r3, r3, #15
 80018de:	3b04      	subs	r3, #4
 80018e0:	0112      	lsls	r2, r2, #4
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	440b      	add	r3, r1
 80018e6:	761a      	strb	r2, [r3, #24]
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	e000e100 	.word	0xe000e100
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b089      	sub	sp, #36	; 0x24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	f1c3 0307 	rsb	r3, r3, #7
 8001916:	2b04      	cmp	r3, #4
 8001918:	bf28      	it	cs
 800191a:	2304      	movcs	r3, #4
 800191c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	3304      	adds	r3, #4
 8001922:	2b06      	cmp	r3, #6
 8001924:	d902      	bls.n	800192c <NVIC_EncodePriority+0x30>
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	3b03      	subs	r3, #3
 800192a:	e000      	b.n	800192e <NVIC_EncodePriority+0x32>
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	43da      	mvns	r2, r3
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	401a      	ands	r2, r3
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001944:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	fa01 f303 	lsl.w	r3, r1, r3
 800194e:	43d9      	mvns	r1, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001954:	4313      	orrs	r3, r2
         );
}
 8001956:	4618      	mov	r0, r3
 8001958:	3724      	adds	r7, #36	; 0x24
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
	...

08001964 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3b01      	subs	r3, #1
 8001970:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001974:	d301      	bcc.n	800197a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001976:	2301      	movs	r3, #1
 8001978:	e00f      	b.n	800199a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800197a:	4a0a      	ldr	r2, [pc, #40]	; (80019a4 <SysTick_Config+0x40>)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3b01      	subs	r3, #1
 8001980:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001982:	210f      	movs	r1, #15
 8001984:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001988:	f7ff ff8e 	bl	80018a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800198c:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <SysTick_Config+0x40>)
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001992:	4b04      	ldr	r3, [pc, #16]	; (80019a4 <SysTick_Config+0x40>)
 8001994:	2207      	movs	r2, #7
 8001996:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	e000e010 	.word	0xe000e010

080019a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff ff29 	bl	8001808 <__NVIC_SetPriorityGrouping>
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019be:	b580      	push	{r7, lr}
 80019c0:	b086      	sub	sp, #24
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	4603      	mov	r3, r0
 80019c6:	60b9      	str	r1, [r7, #8]
 80019c8:	607a      	str	r2, [r7, #4]
 80019ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d0:	f7ff ff3e 	bl	8001850 <__NVIC_GetPriorityGrouping>
 80019d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	68b9      	ldr	r1, [r7, #8]
 80019da:	6978      	ldr	r0, [r7, #20]
 80019dc:	f7ff ff8e 	bl	80018fc <NVIC_EncodePriority>
 80019e0:	4602      	mov	r2, r0
 80019e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019e6:	4611      	mov	r1, r2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff ff5d 	bl	80018a8 <__NVIC_SetPriority>
}
 80019ee:	bf00      	nop
 80019f0:	3718      	adds	r7, #24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b082      	sub	sp, #8
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	4603      	mov	r3, r0
 80019fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff ff31 	bl	800186c <__NVIC_EnableIRQ>
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b082      	sub	sp, #8
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7ff ffa2 	bl	8001964 <SysTick_Config>
 8001a20:	4603      	mov	r3, r0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b089      	sub	sp, #36	; 0x24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
 8001a46:	e165      	b.n	8001d14 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a48:	2201      	movs	r2, #1
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	f040 8154 	bne.w	8001d0e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d003      	beq.n	8001a76 <HAL_GPIO_Init+0x4a>
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b12      	cmp	r3, #18
 8001a74:	d123      	bne.n	8001abe <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	08da      	lsrs	r2, r3, #3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	3208      	adds	r2, #8
 8001a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	220f      	movs	r2, #15
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43db      	mvns	r3, r3
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	4013      	ands	r3, r2
 8001a98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	691a      	ldr	r2, [r3, #16]
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	f003 0307 	and.w	r3, r3, #7
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	08da      	lsrs	r2, r3, #3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3208      	adds	r2, #8
 8001ab8:	69b9      	ldr	r1, [r7, #24]
 8001aba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	2203      	movs	r2, #3
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f003 0203 	and.w	r2, r3, #3
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d00b      	beq.n	8001b12 <HAL_GPIO_Init+0xe6>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d007      	beq.n	8001b12 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b06:	2b11      	cmp	r3, #17
 8001b08:	d003      	beq.n	8001b12 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b12      	cmp	r3, #18
 8001b10:	d130      	bne.n	8001b74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	43db      	mvns	r3, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4013      	ands	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	68da      	ldr	r2, [r3, #12]
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b48:	2201      	movs	r2, #1
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	091b      	lsrs	r3, r3, #4
 8001b5e:	f003 0201 	and.w	r2, r3, #1
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	2203      	movs	r2, #3
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	689a      	ldr	r2, [r3, #8]
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	f000 80ae 	beq.w	8001d0e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	4b5c      	ldr	r3, [pc, #368]	; (8001d28 <HAL_GPIO_Init+0x2fc>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bba:	4a5b      	ldr	r2, [pc, #364]	; (8001d28 <HAL_GPIO_Init+0x2fc>)
 8001bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bc2:	4b59      	ldr	r3, [pc, #356]	; (8001d28 <HAL_GPIO_Init+0x2fc>)
 8001bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bce:	4a57      	ldr	r2, [pc, #348]	; (8001d2c <HAL_GPIO_Init+0x300>)
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	089b      	lsrs	r3, r3, #2
 8001bd4:	3302      	adds	r3, #2
 8001bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	220f      	movs	r2, #15
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	43db      	mvns	r3, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a4e      	ldr	r2, [pc, #312]	; (8001d30 <HAL_GPIO_Init+0x304>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d025      	beq.n	8001c46 <HAL_GPIO_Init+0x21a>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a4d      	ldr	r2, [pc, #308]	; (8001d34 <HAL_GPIO_Init+0x308>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d01f      	beq.n	8001c42 <HAL_GPIO_Init+0x216>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a4c      	ldr	r2, [pc, #304]	; (8001d38 <HAL_GPIO_Init+0x30c>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d019      	beq.n	8001c3e <HAL_GPIO_Init+0x212>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a4b      	ldr	r2, [pc, #300]	; (8001d3c <HAL_GPIO_Init+0x310>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d013      	beq.n	8001c3a <HAL_GPIO_Init+0x20e>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a4a      	ldr	r2, [pc, #296]	; (8001d40 <HAL_GPIO_Init+0x314>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d00d      	beq.n	8001c36 <HAL_GPIO_Init+0x20a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a49      	ldr	r2, [pc, #292]	; (8001d44 <HAL_GPIO_Init+0x318>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d007      	beq.n	8001c32 <HAL_GPIO_Init+0x206>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a48      	ldr	r2, [pc, #288]	; (8001d48 <HAL_GPIO_Init+0x31c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d101      	bne.n	8001c2e <HAL_GPIO_Init+0x202>
 8001c2a:	2306      	movs	r3, #6
 8001c2c:	e00c      	b.n	8001c48 <HAL_GPIO_Init+0x21c>
 8001c2e:	2307      	movs	r3, #7
 8001c30:	e00a      	b.n	8001c48 <HAL_GPIO_Init+0x21c>
 8001c32:	2305      	movs	r3, #5
 8001c34:	e008      	b.n	8001c48 <HAL_GPIO_Init+0x21c>
 8001c36:	2304      	movs	r3, #4
 8001c38:	e006      	b.n	8001c48 <HAL_GPIO_Init+0x21c>
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e004      	b.n	8001c48 <HAL_GPIO_Init+0x21c>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e002      	b.n	8001c48 <HAL_GPIO_Init+0x21c>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <HAL_GPIO_Init+0x21c>
 8001c46:	2300      	movs	r3, #0
 8001c48:	69fa      	ldr	r2, [r7, #28]
 8001c4a:	f002 0203 	and.w	r2, r2, #3
 8001c4e:	0092      	lsls	r2, r2, #2
 8001c50:	4093      	lsls	r3, r2
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c58:	4934      	ldr	r1, [pc, #208]	; (8001d2c <HAL_GPIO_Init+0x300>)
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	089b      	lsrs	r3, r3, #2
 8001c5e:	3302      	adds	r3, #2
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c66:	4b39      	ldr	r3, [pc, #228]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4013      	ands	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c8a:	4a30      	ldr	r2, [pc, #192]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c90:	4b2e      	ldr	r3, [pc, #184]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cb4:	4a25      	ldr	r2, [pc, #148]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cba:	4b24      	ldr	r3, [pc, #144]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cde:	4a1b      	ldr	r2, [pc, #108]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce4:	4b19      	ldr	r3, [pc, #100]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	43db      	mvns	r3, r3
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d003      	beq.n	8001d08 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d08:	4a10      	ldr	r2, [pc, #64]	; (8001d4c <HAL_GPIO_Init+0x320>)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	3301      	adds	r3, #1
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	2b0f      	cmp	r3, #15
 8001d18:	f67f ae96 	bls.w	8001a48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d1c:	bf00      	nop
 8001d1e:	3724      	adds	r7, #36	; 0x24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40013800 	.word	0x40013800
 8001d30:	40020000 	.word	0x40020000
 8001d34:	40020400 	.word	0x40020400
 8001d38:	40020800 	.word	0x40020800
 8001d3c:	40020c00 	.word	0x40020c00
 8001d40:	40021000 	.word	0x40021000
 8001d44:	40021400 	.word	0x40021400
 8001d48:	40021800 	.word	0x40021800
 8001d4c:	40013c00 	.word	0x40013c00

08001d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	807b      	strh	r3, [r7, #2]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d60:	787b      	ldrb	r3, [r7, #1]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d66:	887a      	ldrh	r2, [r7, #2]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d6c:	e003      	b.n	8001d76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d6e:	887b      	ldrh	r3, [r7, #2]
 8001d70:	041a      	lsls	r2, r3, #16
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	619a      	str	r2, [r3, #24]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e10f      	b.n	8001fb6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d106      	bne.n	8001db0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f002 f8fe 	bl	8003fac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2224      	movs	r2, #36	; 0x24
 8001db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f022 0201 	bic.w	r2, r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001dc8:	f000 f9f2 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8001dcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	4a7b      	ldr	r2, [pc, #492]	; (8001fc0 <HAL_I2C_Init+0x23c>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d807      	bhi.n	8001de8 <HAL_I2C_Init+0x64>
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	4a7a      	ldr	r2, [pc, #488]	; (8001fc4 <HAL_I2C_Init+0x240>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	bf94      	ite	ls
 8001de0:	2301      	movls	r3, #1
 8001de2:	2300      	movhi	r3, #0
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	e006      	b.n	8001df6 <HAL_I2C_Init+0x72>
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	4a77      	ldr	r2, [pc, #476]	; (8001fc8 <HAL_I2C_Init+0x244>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	bf94      	ite	ls
 8001df0:	2301      	movls	r3, #1
 8001df2:	2300      	movhi	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e0db      	b.n	8001fb6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	4a72      	ldr	r2, [pc, #456]	; (8001fcc <HAL_I2C_Init+0x248>)
 8001e02:	fba2 2303 	umull	r2, r3, r2, r3
 8001e06:	0c9b      	lsrs	r3, r3, #18
 8001e08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68ba      	ldr	r2, [r7, #8]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	4a64      	ldr	r2, [pc, #400]	; (8001fc0 <HAL_I2C_Init+0x23c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d802      	bhi.n	8001e38 <HAL_I2C_Init+0xb4>
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	3301      	adds	r3, #1
 8001e36:	e009      	b.n	8001e4c <HAL_I2C_Init+0xc8>
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e3e:	fb02 f303 	mul.w	r3, r2, r3
 8001e42:	4a63      	ldr	r2, [pc, #396]	; (8001fd0 <HAL_I2C_Init+0x24c>)
 8001e44:	fba2 2303 	umull	r2, r3, r2, r3
 8001e48:	099b      	lsrs	r3, r3, #6
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	6812      	ldr	r2, [r2, #0]
 8001e50:	430b      	orrs	r3, r1
 8001e52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e5e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	4956      	ldr	r1, [pc, #344]	; (8001fc0 <HAL_I2C_Init+0x23c>)
 8001e68:	428b      	cmp	r3, r1
 8001e6a:	d80d      	bhi.n	8001e88 <HAL_I2C_Init+0x104>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1e59      	subs	r1, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	bf38      	it	cc
 8001e84:	2304      	movcc	r3, #4
 8001e86:	e04f      	b.n	8001f28 <HAL_I2C_Init+0x1a4>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d111      	bne.n	8001eb4 <HAL_I2C_Init+0x130>
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	1e58      	subs	r0, r3, #1
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6859      	ldr	r1, [r3, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	440b      	add	r3, r1
 8001e9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	bf0c      	ite	eq
 8001eac:	2301      	moveq	r3, #1
 8001eae:	2300      	movne	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	e012      	b.n	8001eda <HAL_I2C_Init+0x156>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	1e58      	subs	r0, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6859      	ldr	r1, [r3, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	0099      	lsls	r1, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eca:	3301      	adds	r3, #1
 8001ecc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	bf0c      	ite	eq
 8001ed4:	2301      	moveq	r3, #1
 8001ed6:	2300      	movne	r3, #0
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_I2C_Init+0x15e>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e022      	b.n	8001f28 <HAL_I2C_Init+0x1a4>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10e      	bne.n	8001f08 <HAL_I2C_Init+0x184>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	1e58      	subs	r0, r3, #1
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6859      	ldr	r1, [r3, #4]
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	440b      	add	r3, r1
 8001ef8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001efc:	3301      	adds	r3, #1
 8001efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f06:	e00f      	b.n	8001f28 <HAL_I2C_Init+0x1a4>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	1e58      	subs	r0, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6859      	ldr	r1, [r3, #4]
 8001f10:	460b      	mov	r3, r1
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	440b      	add	r3, r1
 8001f16:	0099      	lsls	r1, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f28:	6879      	ldr	r1, [r7, #4]
 8001f2a:	6809      	ldr	r1, [r1, #0]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	69da      	ldr	r2, [r3, #28]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a1b      	ldr	r3, [r3, #32]
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	6911      	ldr	r1, [r2, #16]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	68d2      	ldr	r2, [r2, #12]
 8001f62:	4311      	orrs	r1, r2
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	6812      	ldr	r2, [r2, #0]
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	695a      	ldr	r2, [r3, #20]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	431a      	orrs	r2, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	430a      	orrs	r2, r1
 8001f86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f042 0201 	orr.w	r2, r2, #1
 8001f96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2220      	movs	r2, #32
 8001fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	000186a0 	.word	0x000186a0
 8001fc4:	001e847f 	.word	0x001e847f
 8001fc8:	003d08ff 	.word	0x003d08ff
 8001fcc:	431bde83 	.word	0x431bde83
 8001fd0:	10624dd3 	.word	0x10624dd3

08001fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e0ca      	b.n	800217e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe8:	4b67      	ldr	r3, [pc, #412]	; (8002188 <HAL_RCC_ClockConfig+0x1b4>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 030f 	and.w	r3, r3, #15
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d90c      	bls.n	8002010 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff6:	4b64      	ldr	r3, [pc, #400]	; (8002188 <HAL_RCC_ClockConfig+0x1b4>)
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	b2d2      	uxtb	r2, r2
 8001ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b62      	ldr	r3, [pc, #392]	; (8002188 <HAL_RCC_ClockConfig+0x1b4>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0b6      	b.n	800217e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d020      	beq.n	800205e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0304 	and.w	r3, r3, #4
 8002024:	2b00      	cmp	r3, #0
 8002026:	d005      	beq.n	8002034 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002028:	4b58      	ldr	r3, [pc, #352]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	4a57      	ldr	r2, [pc, #348]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 800202e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002032:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002040:	4b52      	ldr	r3, [pc, #328]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	4a51      	ldr	r2, [pc, #324]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002046:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800204a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800204c:	4b4f      	ldr	r3, [pc, #316]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	494c      	ldr	r1, [pc, #304]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 800205a:	4313      	orrs	r3, r2
 800205c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d044      	beq.n	80020f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d107      	bne.n	8002082 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	4b46      	ldr	r3, [pc, #280]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d119      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e07d      	b.n	800217e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d003      	beq.n	8002092 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800208e:	2b03      	cmp	r3, #3
 8002090:	d107      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002092:	4b3e      	ldr	r3, [pc, #248]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d109      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e06d      	b.n	800217e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a2:	4b3a      	ldr	r3, [pc, #232]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e065      	b.n	800217e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020b2:	4b36      	ldr	r3, [pc, #216]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f023 0203 	bic.w	r2, r3, #3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	4933      	ldr	r1, [pc, #204]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020c4:	f7fe ff76 	bl	8000fb4 <HAL_GetTick>
 80020c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ca:	e00a      	b.n	80020e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020cc:	f7fe ff72 	bl	8000fb4 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020da:	4293      	cmp	r3, r2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e04d      	b.n	800217e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e2:	4b2a      	ldr	r3, [pc, #168]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 020c 	and.w	r2, r3, #12
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d1eb      	bne.n	80020cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020f4:	4b24      	ldr	r3, [pc, #144]	; (8002188 <HAL_RCC_ClockConfig+0x1b4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 030f 	and.w	r3, r3, #15
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d20c      	bcs.n	800211c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b21      	ldr	r3, [pc, #132]	; (8002188 <HAL_RCC_ClockConfig+0x1b4>)
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800210a:	4b1f      	ldr	r3, [pc, #124]	; (8002188 <HAL_RCC_ClockConfig+0x1b4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e030      	b.n	800217e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d008      	beq.n	800213a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002128:	4b18      	ldr	r3, [pc, #96]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	4915      	ldr	r1, [pc, #84]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002136:	4313      	orrs	r3, r2
 8002138:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	2b00      	cmp	r3, #0
 8002144:	d009      	beq.n	800215a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002146:	4b11      	ldr	r3, [pc, #68]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	490d      	ldr	r1, [pc, #52]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002156:	4313      	orrs	r3, r2
 8002158:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800215a:	f000 f83d 	bl	80021d8 <HAL_RCC_GetSysClockFreq>
 800215e:	4601      	mov	r1, r0
 8002160:	4b0a      	ldr	r3, [pc, #40]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	091b      	lsrs	r3, r3, #4
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	4a09      	ldr	r2, [pc, #36]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 800216c:	5cd3      	ldrb	r3, [r2, r3]
 800216e:	fa21 f303 	lsr.w	r3, r1, r3
 8002172:	4a08      	ldr	r2, [pc, #32]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002176:	2000      	movs	r0, #0
 8002178:	f7fe fed8 	bl	8000f2c <HAL_InitTick>

  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40023c00 	.word	0x40023c00
 800218c:	40023800 	.word	0x40023800
 8002190:	08007284 	.word	0x08007284
 8002194:	20000008 	.word	0x20000008

08002198 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800219c:	4b03      	ldr	r3, [pc, #12]	; (80021ac <HAL_RCC_GetHCLKFreq+0x14>)
 800219e:	681b      	ldr	r3, [r3, #0]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	20000008 	.word	0x20000008

080021b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021b4:	f7ff fff0 	bl	8002198 <HAL_RCC_GetHCLKFreq>
 80021b8:	4601      	mov	r1, r0
 80021ba:	4b05      	ldr	r3, [pc, #20]	; (80021d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	0a9b      	lsrs	r3, r3, #10
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	4a03      	ldr	r2, [pc, #12]	; (80021d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021c6:	5cd3      	ldrb	r3, [r2, r3]
 80021c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40023800 	.word	0x40023800
 80021d4:	08007294 	.word	0x08007294

080021d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021da:	b087      	sub	sp, #28
 80021dc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021f2:	4b9f      	ldr	r3, [pc, #636]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f003 030c 	and.w	r3, r3, #12
 80021fa:	2b0c      	cmp	r3, #12
 80021fc:	f200 8130 	bhi.w	8002460 <HAL_RCC_GetSysClockFreq+0x288>
 8002200:	a201      	add	r2, pc, #4	; (adr r2, 8002208 <HAL_RCC_GetSysClockFreq+0x30>)
 8002202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002206:	bf00      	nop
 8002208:	0800223d 	.word	0x0800223d
 800220c:	08002461 	.word	0x08002461
 8002210:	08002461 	.word	0x08002461
 8002214:	08002461 	.word	0x08002461
 8002218:	08002243 	.word	0x08002243
 800221c:	08002461 	.word	0x08002461
 8002220:	08002461 	.word	0x08002461
 8002224:	08002461 	.word	0x08002461
 8002228:	08002249 	.word	0x08002249
 800222c:	08002461 	.word	0x08002461
 8002230:	08002461 	.word	0x08002461
 8002234:	08002461 	.word	0x08002461
 8002238:	08002357 	.word	0x08002357
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800223c:	4b8d      	ldr	r3, [pc, #564]	; (8002474 <HAL_RCC_GetSysClockFreq+0x29c>)
 800223e:	613b      	str	r3, [r7, #16]
       break;
 8002240:	e111      	b.n	8002466 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002242:	4b8d      	ldr	r3, [pc, #564]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002244:	613b      	str	r3, [r7, #16]
      break;
 8002246:	e10e      	b.n	8002466 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002248:	4b89      	ldr	r3, [pc, #548]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002250:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002252:	4b87      	ldr	r3, [pc, #540]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d023      	beq.n	80022a6 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800225e:	4b84      	ldr	r3, [pc, #528]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	099b      	lsrs	r3, r3, #6
 8002264:	f04f 0400 	mov.w	r4, #0
 8002268:	f240 11ff 	movw	r1, #511	; 0x1ff
 800226c:	f04f 0200 	mov.w	r2, #0
 8002270:	ea03 0501 	and.w	r5, r3, r1
 8002274:	ea04 0602 	and.w	r6, r4, r2
 8002278:	4a7f      	ldr	r2, [pc, #508]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2a0>)
 800227a:	fb02 f106 	mul.w	r1, r2, r6
 800227e:	2200      	movs	r2, #0
 8002280:	fb02 f205 	mul.w	r2, r2, r5
 8002284:	440a      	add	r2, r1
 8002286:	497c      	ldr	r1, [pc, #496]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002288:	fba5 0101 	umull	r0, r1, r5, r1
 800228c:	1853      	adds	r3, r2, r1
 800228e:	4619      	mov	r1, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f04f 0400 	mov.w	r4, #0
 8002296:	461a      	mov	r2, r3
 8002298:	4623      	mov	r3, r4
 800229a:	f7fe fca5 	bl	8000be8 <__aeabi_uldivmod>
 800229e:	4603      	mov	r3, r0
 80022a0:	460c      	mov	r4, r1
 80022a2:	617b      	str	r3, [r7, #20]
 80022a4:	e049      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022a6:	4b72      	ldr	r3, [pc, #456]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	099b      	lsrs	r3, r3, #6
 80022ac:	f04f 0400 	mov.w	r4, #0
 80022b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80022b4:	f04f 0200 	mov.w	r2, #0
 80022b8:	ea03 0501 	and.w	r5, r3, r1
 80022bc:	ea04 0602 	and.w	r6, r4, r2
 80022c0:	4629      	mov	r1, r5
 80022c2:	4632      	mov	r2, r6
 80022c4:	f04f 0300 	mov.w	r3, #0
 80022c8:	f04f 0400 	mov.w	r4, #0
 80022cc:	0154      	lsls	r4, r2, #5
 80022ce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80022d2:	014b      	lsls	r3, r1, #5
 80022d4:	4619      	mov	r1, r3
 80022d6:	4622      	mov	r2, r4
 80022d8:	1b49      	subs	r1, r1, r5
 80022da:	eb62 0206 	sbc.w	r2, r2, r6
 80022de:	f04f 0300 	mov.w	r3, #0
 80022e2:	f04f 0400 	mov.w	r4, #0
 80022e6:	0194      	lsls	r4, r2, #6
 80022e8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80022ec:	018b      	lsls	r3, r1, #6
 80022ee:	1a5b      	subs	r3, r3, r1
 80022f0:	eb64 0402 	sbc.w	r4, r4, r2
 80022f4:	f04f 0100 	mov.w	r1, #0
 80022f8:	f04f 0200 	mov.w	r2, #0
 80022fc:	00e2      	lsls	r2, r4, #3
 80022fe:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002302:	00d9      	lsls	r1, r3, #3
 8002304:	460b      	mov	r3, r1
 8002306:	4614      	mov	r4, r2
 8002308:	195b      	adds	r3, r3, r5
 800230a:	eb44 0406 	adc.w	r4, r4, r6
 800230e:	f04f 0100 	mov.w	r1, #0
 8002312:	f04f 0200 	mov.w	r2, #0
 8002316:	02a2      	lsls	r2, r4, #10
 8002318:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800231c:	0299      	lsls	r1, r3, #10
 800231e:	460b      	mov	r3, r1
 8002320:	4614      	mov	r4, r2
 8002322:	4618      	mov	r0, r3
 8002324:	4621      	mov	r1, r4
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f04f 0400 	mov.w	r4, #0
 800232c:	461a      	mov	r2, r3
 800232e:	4623      	mov	r3, r4
 8002330:	f7fe fc5a 	bl	8000be8 <__aeabi_uldivmod>
 8002334:	4603      	mov	r3, r0
 8002336:	460c      	mov	r4, r1
 8002338:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800233a:	4b4d      	ldr	r3, [pc, #308]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	0c1b      	lsrs	r3, r3, #16
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	3301      	adds	r3, #1
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002352:	613b      	str	r3, [r7, #16]
      break;
 8002354:	e087      	b.n	8002466 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002356:	4b46      	ldr	r3, [pc, #280]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800235e:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002360:	4b43      	ldr	r3, [pc, #268]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d023      	beq.n	80023b4 <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800236c:	4b40      	ldr	r3, [pc, #256]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	099b      	lsrs	r3, r3, #6
 8002372:	f04f 0400 	mov.w	r4, #0
 8002376:	f240 11ff 	movw	r1, #511	; 0x1ff
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	ea03 0501 	and.w	r5, r3, r1
 8002382:	ea04 0602 	and.w	r6, r4, r2
 8002386:	4a3c      	ldr	r2, [pc, #240]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002388:	fb02 f106 	mul.w	r1, r2, r6
 800238c:	2200      	movs	r2, #0
 800238e:	fb02 f205 	mul.w	r2, r2, r5
 8002392:	440a      	add	r2, r1
 8002394:	4938      	ldr	r1, [pc, #224]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002396:	fba5 0101 	umull	r0, r1, r5, r1
 800239a:	1853      	adds	r3, r2, r1
 800239c:	4619      	mov	r1, r3
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f04f 0400 	mov.w	r4, #0
 80023a4:	461a      	mov	r2, r3
 80023a6:	4623      	mov	r3, r4
 80023a8:	f7fe fc1e 	bl	8000be8 <__aeabi_uldivmod>
 80023ac:	4603      	mov	r3, r0
 80023ae:	460c      	mov	r4, r1
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	e049      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023b4:	4b2e      	ldr	r3, [pc, #184]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	099b      	lsrs	r3, r3, #6
 80023ba:	f04f 0400 	mov.w	r4, #0
 80023be:	f240 11ff 	movw	r1, #511	; 0x1ff
 80023c2:	f04f 0200 	mov.w	r2, #0
 80023c6:	ea03 0501 	and.w	r5, r3, r1
 80023ca:	ea04 0602 	and.w	r6, r4, r2
 80023ce:	4629      	mov	r1, r5
 80023d0:	4632      	mov	r2, r6
 80023d2:	f04f 0300 	mov.w	r3, #0
 80023d6:	f04f 0400 	mov.w	r4, #0
 80023da:	0154      	lsls	r4, r2, #5
 80023dc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80023e0:	014b      	lsls	r3, r1, #5
 80023e2:	4619      	mov	r1, r3
 80023e4:	4622      	mov	r2, r4
 80023e6:	1b49      	subs	r1, r1, r5
 80023e8:	eb62 0206 	sbc.w	r2, r2, r6
 80023ec:	f04f 0300 	mov.w	r3, #0
 80023f0:	f04f 0400 	mov.w	r4, #0
 80023f4:	0194      	lsls	r4, r2, #6
 80023f6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80023fa:	018b      	lsls	r3, r1, #6
 80023fc:	1a5b      	subs	r3, r3, r1
 80023fe:	eb64 0402 	sbc.w	r4, r4, r2
 8002402:	f04f 0100 	mov.w	r1, #0
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	00e2      	lsls	r2, r4, #3
 800240c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002410:	00d9      	lsls	r1, r3, #3
 8002412:	460b      	mov	r3, r1
 8002414:	4614      	mov	r4, r2
 8002416:	195b      	adds	r3, r3, r5
 8002418:	eb44 0406 	adc.w	r4, r4, r6
 800241c:	f04f 0100 	mov.w	r1, #0
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	02a2      	lsls	r2, r4, #10
 8002426:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800242a:	0299      	lsls	r1, r3, #10
 800242c:	460b      	mov	r3, r1
 800242e:	4614      	mov	r4, r2
 8002430:	4618      	mov	r0, r3
 8002432:	4621      	mov	r1, r4
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f04f 0400 	mov.w	r4, #0
 800243a:	461a      	mov	r2, r3
 800243c:	4623      	mov	r3, r4
 800243e:	f7fe fbd3 	bl	8000be8 <__aeabi_uldivmod>
 8002442:	4603      	mov	r3, r0
 8002444:	460c      	mov	r4, r1
 8002446:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002448:	4b09      	ldr	r3, [pc, #36]	; (8002470 <HAL_RCC_GetSysClockFreq+0x298>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	0f1b      	lsrs	r3, r3, #28
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	fbb2 f3f3 	udiv	r3, r2, r3
 800245c:	613b      	str	r3, [r7, #16]
      break;
 800245e:	e002      	b.n	8002466 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <HAL_RCC_GetSysClockFreq+0x29c>)
 8002462:	613b      	str	r3, [r7, #16]
      break;
 8002464:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002466:	693b      	ldr	r3, [r7, #16]
}
 8002468:	4618      	mov	r0, r3
 800246a:	371c      	adds	r7, #28
 800246c:	46bd      	mov	sp, r7
 800246e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002470:	40023800 	.word	0x40023800
 8002474:	00f42400 	.word	0x00f42400
 8002478:	017d7840 	.word	0x017d7840

0800247c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 8083 	beq.w	800259c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002496:	4b95      	ldr	r3, [pc, #596]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 030c 	and.w	r3, r3, #12
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d019      	beq.n	80024d6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80024a2:	4b92      	ldr	r3, [pc, #584]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d106      	bne.n	80024bc <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80024ae:	4b8f      	ldr	r3, [pc, #572]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024ba:	d00c      	beq.n	80024d6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024bc:	4b8b      	ldr	r3, [pc, #556]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80024c4:	2b0c      	cmp	r3, #12
 80024c6:	d112      	bne.n	80024ee <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024c8:	4b88      	ldr	r3, [pc, #544]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024d4:	d10b      	bne.n	80024ee <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d6:	4b85      	ldr	r3, [pc, #532]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d05b      	beq.n	800259a <HAL_RCC_OscConfig+0x11e>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d157      	bne.n	800259a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e216      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f6:	d106      	bne.n	8002506 <HAL_RCC_OscConfig+0x8a>
 80024f8:	4b7c      	ldr	r3, [pc, #496]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a7b      	ldr	r2, [pc, #492]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80024fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	e01d      	b.n	8002542 <HAL_RCC_OscConfig+0xc6>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800250e:	d10c      	bne.n	800252a <HAL_RCC_OscConfig+0xae>
 8002510:	4b76      	ldr	r3, [pc, #472]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a75      	ldr	r2, [pc, #468]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002516:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800251a:	6013      	str	r3, [r2, #0]
 800251c:	4b73      	ldr	r3, [pc, #460]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a72      	ldr	r2, [pc, #456]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	e00b      	b.n	8002542 <HAL_RCC_OscConfig+0xc6>
 800252a:	4b70      	ldr	r3, [pc, #448]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a6f      	ldr	r2, [pc, #444]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	4b6d      	ldr	r3, [pc, #436]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a6c      	ldr	r2, [pc, #432]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 800253c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002540:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d013      	beq.n	8002572 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254a:	f7fe fd33 	bl	8000fb4 <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002550:	e008      	b.n	8002564 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002552:	f7fe fd2f 	bl	8000fb4 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b64      	cmp	r3, #100	; 0x64
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e1db      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002564:	4b61      	ldr	r3, [pc, #388]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d0f0      	beq.n	8002552 <HAL_RCC_OscConfig+0xd6>
 8002570:	e014      	b.n	800259c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002572:	f7fe fd1f 	bl	8000fb4 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800257a:	f7fe fd1b 	bl	8000fb4 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b64      	cmp	r3, #100	; 0x64
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e1c7      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800258c:	4b57      	ldr	r3, [pc, #348]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0xfe>
 8002598:	e000      	b.n	800259c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800259a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d06f      	beq.n	8002688 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80025a8:	4b50      	ldr	r3, [pc, #320]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 030c 	and.w	r3, r3, #12
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d017      	beq.n	80025e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80025b4:	4b4d      	ldr	r3, [pc, #308]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80025bc:	2b08      	cmp	r3, #8
 80025be:	d105      	bne.n	80025cc <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80025c0:	4b4a      	ldr	r3, [pc, #296]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00b      	beq.n	80025e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025cc:	4b47      	ldr	r3, [pc, #284]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80025d4:	2b0c      	cmp	r3, #12
 80025d6:	d11c      	bne.n	8002612 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025d8:	4b44      	ldr	r3, [pc, #272]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d116      	bne.n	8002612 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025e4:	4b41      	ldr	r3, [pc, #260]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_OscConfig+0x180>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d001      	beq.n	80025fc <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e18f      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fc:	4b3b      	ldr	r3, [pc, #236]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	4938      	ldr	r1, [pc, #224]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 800260c:	4313      	orrs	r3, r2
 800260e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002610:	e03a      	b.n	8002688 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d020      	beq.n	800265c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800261a:	4b35      	ldr	r3, [pc, #212]	; (80026f0 <HAL_RCC_OscConfig+0x274>)
 800261c:	2201      	movs	r2, #1
 800261e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002620:	f7fe fcc8 	bl	8000fb4 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002628:	f7fe fcc4 	bl	8000fb4 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e170      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263a:	4b2c      	ldr	r3, [pc, #176]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0f0      	beq.n	8002628 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002646:	4b29      	ldr	r3, [pc, #164]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4925      	ldr	r1, [pc, #148]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 8002656:	4313      	orrs	r3, r2
 8002658:	600b      	str	r3, [r1, #0]
 800265a:	e015      	b.n	8002688 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800265c:	4b24      	ldr	r3, [pc, #144]	; (80026f0 <HAL_RCC_OscConfig+0x274>)
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002662:	f7fe fca7 	bl	8000fb4 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002668:	e008      	b.n	800267c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800266a:	f7fe fca3 	bl	8000fb4 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d901      	bls.n	800267c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e14f      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267c:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d1f0      	bne.n	800266a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0308 	and.w	r3, r3, #8
 8002690:	2b00      	cmp	r3, #0
 8002692:	d037      	beq.n	8002704 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d016      	beq.n	80026ca <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800269c:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <HAL_RCC_OscConfig+0x278>)
 800269e:	2201      	movs	r2, #1
 80026a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a2:	f7fe fc87 	bl	8000fb4 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026aa:	f7fe fc83 	bl	8000fb4 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e12f      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026bc:	4b0b      	ldr	r3, [pc, #44]	; (80026ec <HAL_RCC_OscConfig+0x270>)
 80026be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0f0      	beq.n	80026aa <HAL_RCC_OscConfig+0x22e>
 80026c8:	e01c      	b.n	8002704 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026ca:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <HAL_RCC_OscConfig+0x278>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d0:	f7fe fc70 	bl	8000fb4 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d6:	e00f      	b.n	80026f8 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d8:	f7fe fc6c 	bl	8000fb4 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d908      	bls.n	80026f8 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e118      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	42470000 	.word	0x42470000
 80026f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f8:	4b8a      	ldr	r3, [pc, #552]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80026fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1e9      	bne.n	80026d8 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 8097 	beq.w	8002840 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002712:	2300      	movs	r3, #0
 8002714:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002716:	4b83      	ldr	r3, [pc, #524]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10f      	bne.n	8002742 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	4b7f      	ldr	r3, [pc, #508]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	4a7e      	ldr	r2, [pc, #504]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 800272c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002730:	6413      	str	r3, [r2, #64]	; 0x40
 8002732:	4b7c      	ldr	r3, [pc, #496]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800273e:	2301      	movs	r3, #1
 8002740:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002742:	4b79      	ldr	r3, [pc, #484]	; (8002928 <HAL_RCC_OscConfig+0x4ac>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800274a:	2b00      	cmp	r3, #0
 800274c:	d118      	bne.n	8002780 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800274e:	4b76      	ldr	r3, [pc, #472]	; (8002928 <HAL_RCC_OscConfig+0x4ac>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a75      	ldr	r2, [pc, #468]	; (8002928 <HAL_RCC_OscConfig+0x4ac>)
 8002754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002758:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800275a:	f7fe fc2b 	bl	8000fb4 <HAL_GetTick>
 800275e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002760:	e008      	b.n	8002774 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002762:	f7fe fc27 	bl	8000fb4 <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d901      	bls.n	8002774 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e0d3      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002774:	4b6c      	ldr	r3, [pc, #432]	; (8002928 <HAL_RCC_OscConfig+0x4ac>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277c:	2b00      	cmp	r3, #0
 800277e:	d0f0      	beq.n	8002762 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d106      	bne.n	8002796 <HAL_RCC_OscConfig+0x31a>
 8002788:	4b66      	ldr	r3, [pc, #408]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 800278a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278c:	4a65      	ldr	r2, [pc, #404]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 800278e:	f043 0301 	orr.w	r3, r3, #1
 8002792:	6713      	str	r3, [r2, #112]	; 0x70
 8002794:	e01c      	b.n	80027d0 <HAL_RCC_OscConfig+0x354>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2b05      	cmp	r3, #5
 800279c:	d10c      	bne.n	80027b8 <HAL_RCC_OscConfig+0x33c>
 800279e:	4b61      	ldr	r3, [pc, #388]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a2:	4a60      	ldr	r2, [pc, #384]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027a4:	f043 0304 	orr.w	r3, r3, #4
 80027a8:	6713      	str	r3, [r2, #112]	; 0x70
 80027aa:	4b5e      	ldr	r3, [pc, #376]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ae:	4a5d      	ldr	r2, [pc, #372]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	6713      	str	r3, [r2, #112]	; 0x70
 80027b6:	e00b      	b.n	80027d0 <HAL_RCC_OscConfig+0x354>
 80027b8:	4b5a      	ldr	r3, [pc, #360]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027bc:	4a59      	ldr	r2, [pc, #356]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027be:	f023 0301 	bic.w	r3, r3, #1
 80027c2:	6713      	str	r3, [r2, #112]	; 0x70
 80027c4:	4b57      	ldr	r3, [pc, #348]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c8:	4a56      	ldr	r2, [pc, #344]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027ca:	f023 0304 	bic.w	r3, r3, #4
 80027ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d015      	beq.n	8002804 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d8:	f7fe fbec 	bl	8000fb4 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027de:	e00a      	b.n	80027f6 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027e0:	f7fe fbe8 	bl	8000fb4 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e092      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f6:	4b4b      	ldr	r3, [pc, #300]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80027f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d0ee      	beq.n	80027e0 <HAL_RCC_OscConfig+0x364>
 8002802:	e014      	b.n	800282e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002804:	f7fe fbd6 	bl	8000fb4 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800280a:	e00a      	b.n	8002822 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800280c:	f7fe fbd2 	bl	8000fb4 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	f241 3288 	movw	r2, #5000	; 0x1388
 800281a:	4293      	cmp	r3, r2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e07c      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002822:	4b40      	ldr	r3, [pc, #256]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 8002824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1ee      	bne.n	800280c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800282e:	7dfb      	ldrb	r3, [r7, #23]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d105      	bne.n	8002840 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002834:	4b3b      	ldr	r3, [pc, #236]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	4a3a      	ldr	r2, [pc, #232]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 800283a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800283e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d068      	beq.n	800291a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002848:	4b36      	ldr	r3, [pc, #216]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 030c 	and.w	r3, r3, #12
 8002850:	2b08      	cmp	r3, #8
 8002852:	d060      	beq.n	8002916 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d145      	bne.n	80028e8 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285c:	4b33      	ldr	r3, [pc, #204]	; (800292c <HAL_RCC_OscConfig+0x4b0>)
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002862:	f7fe fba7 	bl	8000fb4 <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800286a:	f7fe fba3 	bl	8000fb4 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e04f      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287c:	4b29      	ldr	r3, [pc, #164]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1f0      	bne.n	800286a <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69da      	ldr	r2, [r3, #28]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	431a      	orrs	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002896:	019b      	lsls	r3, r3, #6
 8002898:	431a      	orrs	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289e:	085b      	lsrs	r3, r3, #1
 80028a0:	3b01      	subs	r3, #1
 80028a2:	041b      	lsls	r3, r3, #16
 80028a4:	431a      	orrs	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028aa:	061b      	lsls	r3, r3, #24
 80028ac:	431a      	orrs	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	071b      	lsls	r3, r3, #28
 80028b4:	491b      	ldr	r1, [pc, #108]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ba:	4b1c      	ldr	r3, [pc, #112]	; (800292c <HAL_RCC_OscConfig+0x4b0>)
 80028bc:	2201      	movs	r2, #1
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe fb78 	bl	8000fb4 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fe fb74 	bl	8000fb4 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e020      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028da:	4b12      	ldr	r3, [pc, #72]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0x44c>
 80028e6:	e018      	b.n	800291a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e8:	4b10      	ldr	r3, [pc, #64]	; (800292c <HAL_RCC_OscConfig+0x4b0>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ee:	f7fe fb61 	bl	8000fb4 <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f6:	f7fe fb5d 	bl	8000fb4 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e009      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002908:	4b06      	ldr	r3, [pc, #24]	; (8002924 <HAL_RCC_OscConfig+0x4a8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f0      	bne.n	80028f6 <HAL_RCC_OscConfig+0x47a>
 8002914:	e001      	b.n	800291a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40023800 	.word	0x40023800
 8002928:	40007000 	.word	0x40007000
 800292c:	42470060 	.word	0x42470060

08002930 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e056      	b.n	80029f0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	d106      	bne.n	8002962 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f001 ffeb 	bl	8004938 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2202      	movs	r2, #2
 8002966:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002978:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	431a      	orrs	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	695b      	ldr	r3, [r3, #20]
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
 80029a4:	431a      	orrs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	ea42 0103 	orr.w	r1, r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	0c1b      	lsrs	r3, r3, #16
 80029c0:	f003 0104 	and.w	r1, r3, #4
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	430a      	orrs	r2, r1
 80029ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69da      	ldr	r2, [r3, #28]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b088      	sub	sp, #32
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	603b      	str	r3, [r7, #0]
 8002a04:	4613      	mov	r3, r2
 8002a06:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d101      	bne.n	8002a1a <HAL_SPI_Transmit+0x22>
 8002a16:	2302      	movs	r3, #2
 8002a18:	e11e      	b.n	8002c58 <HAL_SPI_Transmit+0x260>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a22:	f7fe fac7 	bl	8000fb4 <HAL_GetTick>
 8002a26:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002a28:	88fb      	ldrh	r3, [r7, #6]
 8002a2a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d002      	beq.n	8002a3e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a3c:	e103      	b.n	8002c46 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <HAL_SPI_Transmit+0x52>
 8002a44:	88fb      	ldrh	r3, [r7, #6]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d102      	bne.n	8002a50 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a4e:	e0fa      	b.n	8002c46 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2203      	movs	r2, #3
 8002a54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	88fa      	ldrh	r2, [r7, #6]
 8002a68:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	88fa      	ldrh	r2, [r7, #6]
 8002a6e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a96:	d107      	bne.n	8002aa8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002aa6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab2:	2b40      	cmp	r3, #64	; 0x40
 8002ab4:	d007      	beq.n	8002ac6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ac4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ace:	d14b      	bne.n	8002b68 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d002      	beq.n	8002ade <HAL_SPI_Transmit+0xe6>
 8002ad8:	8afb      	ldrh	r3, [r7, #22]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d13e      	bne.n	8002b5c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	881a      	ldrh	r2, [r3, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	1c9a      	adds	r2, r3, #2
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002b02:	e02b      	b.n	8002b5c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d112      	bne.n	8002b38 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	881a      	ldrh	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	1c9a      	adds	r2, r3, #2
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	86da      	strh	r2, [r3, #54]	; 0x36
 8002b36:	e011      	b.n	8002b5c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b38:	f7fe fa3c 	bl	8000fb4 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d803      	bhi.n	8002b50 <HAL_SPI_Transmit+0x158>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b4e:	d102      	bne.n	8002b56 <HAL_SPI_Transmit+0x15e>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d102      	bne.n	8002b5c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002b5a:	e074      	b.n	8002c46 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1ce      	bne.n	8002b04 <HAL_SPI_Transmit+0x10c>
 8002b66:	e04c      	b.n	8002c02 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d002      	beq.n	8002b76 <HAL_SPI_Transmit+0x17e>
 8002b70:	8afb      	ldrh	r3, [r7, #22]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d140      	bne.n	8002bf8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	330c      	adds	r3, #12
 8002b80:	7812      	ldrb	r2, [r2, #0]
 8002b82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b88:	1c5a      	adds	r2, r3, #1
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002b9c:	e02c      	b.n	8002bf8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d113      	bne.n	8002bd4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	330c      	adds	r3, #12
 8002bb6:	7812      	ldrb	r2, [r2, #0]
 8002bb8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	b29a      	uxth	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	86da      	strh	r2, [r3, #54]	; 0x36
 8002bd2:	e011      	b.n	8002bf8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bd4:	f7fe f9ee 	bl	8000fb4 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d803      	bhi.n	8002bec <HAL_SPI_Transmit+0x1f4>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bea:	d102      	bne.n	8002bf2 <HAL_SPI_Transmit+0x1fa>
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d102      	bne.n	8002bf8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002bf6:	e026      	b.n	8002c46 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1cd      	bne.n	8002b9e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	6839      	ldr	r1, [r7, #0]
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	f000 f894 	bl	8002d34 <SPI_EndRxTxTransaction>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d002      	beq.n	8002c18 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2220      	movs	r2, #32
 8002c16:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10a      	bne.n	8002c36 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c20:	2300      	movs	r3, #0
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	613b      	str	r3, [r7, #16]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d002      	beq.n	8002c44 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	77fb      	strb	r3, [r7, #31]
 8002c42:	e000      	b.n	8002c46 <HAL_SPI_Transmit+0x24e>
  }

error:
 8002c44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002c56:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3720      	adds	r7, #32
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	603b      	str	r3, [r7, #0]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c70:	e04c      	b.n	8002d0c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c78:	d048      	beq.n	8002d0c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002c7a:	f7fe f99b 	bl	8000fb4 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	683a      	ldr	r2, [r7, #0]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d902      	bls.n	8002c90 <SPI_WaitFlagStateUntilTimeout+0x30>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d13d      	bne.n	8002d0c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685a      	ldr	r2, [r3, #4]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ca8:	d111      	bne.n	8002cce <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cb2:	d004      	beq.n	8002cbe <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cbc:	d107      	bne.n	8002cce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ccc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cd6:	d10f      	bne.n	8002cf8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cf6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e00f      	b.n	8002d2c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	4013      	ands	r3, r2
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	461a      	mov	r2, r3
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d1a3      	bne.n	8002c72 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002d40:	4b1b      	ldr	r3, [pc, #108]	; (8002db0 <SPI_EndRxTxTransaction+0x7c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a1b      	ldr	r2, [pc, #108]	; (8002db4 <SPI_EndRxTxTransaction+0x80>)
 8002d46:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4a:	0d5b      	lsrs	r3, r3, #21
 8002d4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d50:	fb02 f303 	mul.w	r3, r2, r3
 8002d54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d5e:	d112      	bne.n	8002d86 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2200      	movs	r2, #0
 8002d68:	2180      	movs	r1, #128	; 0x80
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f7ff ff78 	bl	8002c60 <SPI_WaitFlagStateUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d016      	beq.n	8002da4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7a:	f043 0220 	orr.w	r2, r3, #32
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e00f      	b.n	8002da6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00a      	beq.n	8002da2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d9c:	2b80      	cmp	r3, #128	; 0x80
 8002d9e:	d0f2      	beq.n	8002d86 <SPI_EndRxTxTransaction+0x52>
 8002da0:	e000      	b.n	8002da4 <SPI_EndRxTxTransaction+0x70>
        break;
 8002da2:	bf00      	nop
  }

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3718      	adds	r7, #24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	20000008 	.word	0x20000008
 8002db4:	165e9f81 	.word	0x165e9f81

08002db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e01d      	b.n	8002e06 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d106      	bne.n	8002de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f001 ff62 	bl	8004ca8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2202      	movs	r2, #2
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3304      	adds	r3, #4
 8002df4:	4619      	mov	r1, r3
 8002df6:	4610      	mov	r0, r2
 8002df8:	f000 fb4e 	bl	8003498 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b085      	sub	sp, #20
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0201 	orr.w	r2, r2, #1
 8002e24:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b06      	cmp	r3, #6
 8002e36:	d007      	beq.n	8002e48 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f042 0201 	orr.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr

08002e56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b082      	sub	sp, #8
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e01d      	b.n	8002ea4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d106      	bne.n	8002e82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 f815 	bl	8002eac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2202      	movs	r2, #2
 8002e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	3304      	adds	r3, #4
 8002e92:	4619      	mov	r1, r3
 8002e94:	4610      	mov	r0, r2
 8002e96:	f000 faff 	bl	8003498 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	6839      	ldr	r1, [r7, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 fdca 	bl	8003a6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a15      	ldr	r2, [pc, #84]	; (8002f34 <HAL_TIM_PWM_Start+0x74>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d004      	beq.n	8002eec <HAL_TIM_PWM_Start+0x2c>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a14      	ldr	r2, [pc, #80]	; (8002f38 <HAL_TIM_PWM_Start+0x78>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d101      	bne.n	8002ef0 <HAL_TIM_PWM_Start+0x30>
 8002eec:	2301      	movs	r3, #1
 8002eee:	e000      	b.n	8002ef2 <HAL_TIM_PWM_Start+0x32>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d007      	beq.n	8002f06 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b06      	cmp	r3, #6
 8002f16:	d007      	beq.n	8002f28 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40010000 	.word	0x40010000
 8002f38:	40010400 	.word	0x40010400

08002f3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d122      	bne.n	8002f98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d11b      	bne.n	8002f98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0202 	mvn.w	r2, #2
 8002f68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 fa6b 	bl	800345a <HAL_TIM_IC_CaptureCallback>
 8002f84:	e005      	b.n	8002f92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 fa5d 	bl	8003446 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fa6e 	bl	800346e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	d122      	bne.n	8002fec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b04      	cmp	r3, #4
 8002fb2:	d11b      	bne.n	8002fec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f06f 0204 	mvn.w	r2, #4
 8002fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 fa41 	bl	800345a <HAL_TIM_IC_CaptureCallback>
 8002fd8:	e005      	b.n	8002fe6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 fa33 	bl	8003446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 fa44 	bl	800346e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d122      	bne.n	8003040 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b08      	cmp	r3, #8
 8003006:	d11b      	bne.n	8003040 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f06f 0208 	mvn.w	r2, #8
 8003010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2204      	movs	r2, #4
 8003016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	69db      	ldr	r3, [r3, #28]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 fa17 	bl	800345a <HAL_TIM_IC_CaptureCallback>
 800302c:	e005      	b.n	800303a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fa09 	bl	8003446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 fa1a 	bl	800346e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	f003 0310 	and.w	r3, r3, #16
 800304a:	2b10      	cmp	r3, #16
 800304c:	d122      	bne.n	8003094 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	f003 0310 	and.w	r3, r3, #16
 8003058:	2b10      	cmp	r3, #16
 800305a:	d11b      	bne.n	8003094 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f06f 0210 	mvn.w	r2, #16
 8003064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2208      	movs	r2, #8
 800306a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f9ed 	bl	800345a <HAL_TIM_IC_CaptureCallback>
 8003080:	e005      	b.n	800308e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f9df 	bl	8003446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f9f0 	bl	800346e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d10e      	bne.n	80030c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d107      	bne.n	80030c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f06f 0201 	mvn.w	r2, #1
 80030b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f001 faaa 	bl	8004614 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ca:	2b80      	cmp	r3, #128	; 0x80
 80030cc:	d10e      	bne.n	80030ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d8:	2b80      	cmp	r3, #128	; 0x80
 80030da:	d107      	bne.n	80030ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80030e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fd34 	bl	8003b54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030f6:	2b40      	cmp	r3, #64	; 0x40
 80030f8:	d10e      	bne.n	8003118 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003104:	2b40      	cmp	r3, #64	; 0x40
 8003106:	d107      	bne.n	8003118 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f9b5 	bl	8003482 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	f003 0320 	and.w	r3, r3, #32
 8003122:	2b20      	cmp	r3, #32
 8003124:	d10e      	bne.n	8003144 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f003 0320 	and.w	r3, r3, #32
 8003130:	2b20      	cmp	r3, #32
 8003132:	d107      	bne.n	8003144 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f06f 0220 	mvn.w	r2, #32
 800313c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 fcfe 	bl	8003b40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003144:	bf00      	nop
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003162:	2302      	movs	r3, #2
 8003164:	e0b4      	b.n	80032d0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2202      	movs	r2, #2
 8003172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2b0c      	cmp	r3, #12
 800317a:	f200 809f 	bhi.w	80032bc <HAL_TIM_PWM_ConfigChannel+0x170>
 800317e:	a201      	add	r2, pc, #4	; (adr r2, 8003184 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003184:	080031b9 	.word	0x080031b9
 8003188:	080032bd 	.word	0x080032bd
 800318c:	080032bd 	.word	0x080032bd
 8003190:	080032bd 	.word	0x080032bd
 8003194:	080031f9 	.word	0x080031f9
 8003198:	080032bd 	.word	0x080032bd
 800319c:	080032bd 	.word	0x080032bd
 80031a0:	080032bd 	.word	0x080032bd
 80031a4:	0800323b 	.word	0x0800323b
 80031a8:	080032bd 	.word	0x080032bd
 80031ac:	080032bd 	.word	0x080032bd
 80031b0:	080032bd 	.word	0x080032bd
 80031b4:	0800327b 	.word	0x0800327b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68b9      	ldr	r1, [r7, #8]
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 fa0a 	bl	80035d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699a      	ldr	r2, [r3, #24]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f042 0208 	orr.w	r2, r2, #8
 80031d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	699a      	ldr	r2, [r3, #24]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0204 	bic.w	r2, r2, #4
 80031e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6999      	ldr	r1, [r3, #24]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	691a      	ldr	r2, [r3, #16]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	619a      	str	r2, [r3, #24]
      break;
 80031f6:	e062      	b.n	80032be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68b9      	ldr	r1, [r7, #8]
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 fa5a 	bl	80036b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	699a      	ldr	r2, [r3, #24]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003212:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	699a      	ldr	r2, [r3, #24]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003222:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6999      	ldr	r1, [r3, #24]
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	021a      	lsls	r2, r3, #8
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	619a      	str	r2, [r3, #24]
      break;
 8003238:	e041      	b.n	80032be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68b9      	ldr	r1, [r7, #8]
 8003240:	4618      	mov	r0, r3
 8003242:	f000 faaf 	bl	80037a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	69da      	ldr	r2, [r3, #28]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f042 0208 	orr.w	r2, r2, #8
 8003254:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	69da      	ldr	r2, [r3, #28]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0204 	bic.w	r2, r2, #4
 8003264:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	69d9      	ldr	r1, [r3, #28]
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	691a      	ldr	r2, [r3, #16]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	430a      	orrs	r2, r1
 8003276:	61da      	str	r2, [r3, #28]
      break;
 8003278:	e021      	b.n	80032be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68b9      	ldr	r1, [r7, #8]
 8003280:	4618      	mov	r0, r3
 8003282:	f000 fb03 	bl	800388c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	69da      	ldr	r2, [r3, #28]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003294:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	69da      	ldr	r2, [r3, #28]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	69d9      	ldr	r1, [r3, #28]
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	021a      	lsls	r2, r3, #8
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	430a      	orrs	r2, r1
 80032b8:	61da      	str	r2, [r3, #28]
      break;
 80032ba:	e000      	b.n	80032be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80032bc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d101      	bne.n	80032f0 <HAL_TIM_ConfigClockSource+0x18>
 80032ec:	2302      	movs	r3, #2
 80032ee:	e0a6      	b.n	800343e <HAL_TIM_ConfigClockSource+0x166>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800330e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003316:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b40      	cmp	r3, #64	; 0x40
 8003326:	d067      	beq.n	80033f8 <HAL_TIM_ConfigClockSource+0x120>
 8003328:	2b40      	cmp	r3, #64	; 0x40
 800332a:	d80b      	bhi.n	8003344 <HAL_TIM_ConfigClockSource+0x6c>
 800332c:	2b10      	cmp	r3, #16
 800332e:	d073      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x140>
 8003330:	2b10      	cmp	r3, #16
 8003332:	d802      	bhi.n	800333a <HAL_TIM_ConfigClockSource+0x62>
 8003334:	2b00      	cmp	r3, #0
 8003336:	d06f      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003338:	e078      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800333a:	2b20      	cmp	r3, #32
 800333c:	d06c      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x140>
 800333e:	2b30      	cmp	r3, #48	; 0x30
 8003340:	d06a      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003342:	e073      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003344:	2b70      	cmp	r3, #112	; 0x70
 8003346:	d00d      	beq.n	8003364 <HAL_TIM_ConfigClockSource+0x8c>
 8003348:	2b70      	cmp	r3, #112	; 0x70
 800334a:	d804      	bhi.n	8003356 <HAL_TIM_ConfigClockSource+0x7e>
 800334c:	2b50      	cmp	r3, #80	; 0x50
 800334e:	d033      	beq.n	80033b8 <HAL_TIM_ConfigClockSource+0xe0>
 8003350:	2b60      	cmp	r3, #96	; 0x60
 8003352:	d041      	beq.n	80033d8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003354:	e06a      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800335a:	d066      	beq.n	800342a <HAL_TIM_ConfigClockSource+0x152>
 800335c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003360:	d017      	beq.n	8003392 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003362:	e063      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	6899      	ldr	r1, [r3, #8]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	f000 fb5a 	bl	8003a2c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003386:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	609a      	str	r2, [r3, #8]
      break;
 8003390:	e04c      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	6899      	ldr	r1, [r3, #8]
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f000 fb43 	bl	8003a2c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033b4:	609a      	str	r2, [r3, #8]
      break;
 80033b6:	e039      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6818      	ldr	r0, [r3, #0]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	6859      	ldr	r1, [r3, #4]
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	461a      	mov	r2, r3
 80033c6:	f000 fab7 	bl	8003938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2150      	movs	r1, #80	; 0x50
 80033d0:	4618      	mov	r0, r3
 80033d2:	f000 fb10 	bl	80039f6 <TIM_ITRx_SetConfig>
      break;
 80033d6:	e029      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6818      	ldr	r0, [r3, #0]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	6859      	ldr	r1, [r3, #4]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	461a      	mov	r2, r3
 80033e6:	f000 fad6 	bl	8003996 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2160      	movs	r1, #96	; 0x60
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 fb00 	bl	80039f6 <TIM_ITRx_SetConfig>
      break;
 80033f6:	e019      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	6859      	ldr	r1, [r3, #4]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	461a      	mov	r2, r3
 8003406:	f000 fa97 	bl	8003938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2140      	movs	r1, #64	; 0x40
 8003410:	4618      	mov	r0, r3
 8003412:	f000 faf0 	bl	80039f6 <TIM_ITRx_SetConfig>
      break;
 8003416:	e009      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4619      	mov	r1, r3
 8003422:	4610      	mov	r0, r2
 8003424:	f000 fae7 	bl	80039f6 <TIM_ITRx_SetConfig>
      break;
 8003428:	e000      	b.n	800342c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800342a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
	...

08003498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a40      	ldr	r2, [pc, #256]	; (80035ac <TIM_Base_SetConfig+0x114>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d013      	beq.n	80034d8 <TIM_Base_SetConfig+0x40>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034b6:	d00f      	beq.n	80034d8 <TIM_Base_SetConfig+0x40>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a3d      	ldr	r2, [pc, #244]	; (80035b0 <TIM_Base_SetConfig+0x118>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d00b      	beq.n	80034d8 <TIM_Base_SetConfig+0x40>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a3c      	ldr	r2, [pc, #240]	; (80035b4 <TIM_Base_SetConfig+0x11c>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d007      	beq.n	80034d8 <TIM_Base_SetConfig+0x40>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a3b      	ldr	r2, [pc, #236]	; (80035b8 <TIM_Base_SetConfig+0x120>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d003      	beq.n	80034d8 <TIM_Base_SetConfig+0x40>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a3a      	ldr	r2, [pc, #232]	; (80035bc <TIM_Base_SetConfig+0x124>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d108      	bne.n	80034ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a2f      	ldr	r2, [pc, #188]	; (80035ac <TIM_Base_SetConfig+0x114>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d02b      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f8:	d027      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a2c      	ldr	r2, [pc, #176]	; (80035b0 <TIM_Base_SetConfig+0x118>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d023      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a2b      	ldr	r2, [pc, #172]	; (80035b4 <TIM_Base_SetConfig+0x11c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d01f      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a2a      	ldr	r2, [pc, #168]	; (80035b8 <TIM_Base_SetConfig+0x120>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d01b      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a29      	ldr	r2, [pc, #164]	; (80035bc <TIM_Base_SetConfig+0x124>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d017      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a28      	ldr	r2, [pc, #160]	; (80035c0 <TIM_Base_SetConfig+0x128>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d013      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a27      	ldr	r2, [pc, #156]	; (80035c4 <TIM_Base_SetConfig+0x12c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d00f      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a26      	ldr	r2, [pc, #152]	; (80035c8 <TIM_Base_SetConfig+0x130>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00b      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a25      	ldr	r2, [pc, #148]	; (80035cc <TIM_Base_SetConfig+0x134>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d007      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a24      	ldr	r2, [pc, #144]	; (80035d0 <TIM_Base_SetConfig+0x138>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d003      	beq.n	800354a <TIM_Base_SetConfig+0xb2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a23      	ldr	r2, [pc, #140]	; (80035d4 <TIM_Base_SetConfig+0x13c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d108      	bne.n	800355c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	4313      	orrs	r3, r2
 800355a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	4313      	orrs	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68fa      	ldr	r2, [r7, #12]
 800356e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a0a      	ldr	r2, [pc, #40]	; (80035ac <TIM_Base_SetConfig+0x114>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d003      	beq.n	8003590 <TIM_Base_SetConfig+0xf8>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a0c      	ldr	r2, [pc, #48]	; (80035bc <TIM_Base_SetConfig+0x124>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d103      	bne.n	8003598 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	691a      	ldr	r2, [r3, #16]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	615a      	str	r2, [r3, #20]
}
 800359e:	bf00      	nop
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40010000 	.word	0x40010000
 80035b0:	40000400 	.word	0x40000400
 80035b4:	40000800 	.word	0x40000800
 80035b8:	40000c00 	.word	0x40000c00
 80035bc:	40010400 	.word	0x40010400
 80035c0:	40014000 	.word	0x40014000
 80035c4:	40014400 	.word	0x40014400
 80035c8:	40014800 	.word	0x40014800
 80035cc:	40001800 	.word	0x40001800
 80035d0:	40001c00 	.word	0x40001c00
 80035d4:	40002000 	.word	0x40002000

080035d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035d8:	b480      	push	{r7}
 80035da:	b087      	sub	sp, #28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	f023 0201 	bic.w	r2, r3, #1
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f023 0303 	bic.w	r3, r3, #3
 800360e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	4313      	orrs	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f023 0302 	bic.w	r3, r3, #2
 8003620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4313      	orrs	r3, r2
 800362a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a20      	ldr	r2, [pc, #128]	; (80036b0 <TIM_OC1_SetConfig+0xd8>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d003      	beq.n	800363c <TIM_OC1_SetConfig+0x64>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a1f      	ldr	r2, [pc, #124]	; (80036b4 <TIM_OC1_SetConfig+0xdc>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d10c      	bne.n	8003656 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f023 0308 	bic.w	r3, r3, #8
 8003642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	4313      	orrs	r3, r2
 800364c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f023 0304 	bic.w	r3, r3, #4
 8003654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a15      	ldr	r2, [pc, #84]	; (80036b0 <TIM_OC1_SetConfig+0xd8>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d003      	beq.n	8003666 <TIM_OC1_SetConfig+0x8e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a14      	ldr	r2, [pc, #80]	; (80036b4 <TIM_OC1_SetConfig+0xdc>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d111      	bne.n	800368a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800366c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4313      	orrs	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	697a      	ldr	r2, [r7, #20]
 80036a2:	621a      	str	r2, [r3, #32]
}
 80036a4:	bf00      	nop
 80036a6:	371c      	adds	r7, #28
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	40010000 	.word	0x40010000
 80036b4:	40010400 	.word	0x40010400

080036b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b087      	sub	sp, #28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	f023 0210 	bic.w	r2, r3, #16
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	021b      	lsls	r3, r3, #8
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f023 0320 	bic.w	r3, r3, #32
 8003702:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a22      	ldr	r2, [pc, #136]	; (800379c <TIM_OC2_SetConfig+0xe4>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d003      	beq.n	8003720 <TIM_OC2_SetConfig+0x68>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a21      	ldr	r2, [pc, #132]	; (80037a0 <TIM_OC2_SetConfig+0xe8>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d10d      	bne.n	800373c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003726:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800373a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a17      	ldr	r2, [pc, #92]	; (800379c <TIM_OC2_SetConfig+0xe4>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d003      	beq.n	800374c <TIM_OC2_SetConfig+0x94>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a16      	ldr	r2, [pc, #88]	; (80037a0 <TIM_OC2_SetConfig+0xe8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d113      	bne.n	8003774 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800375a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	695b      	ldr	r3, [r3, #20]
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	621a      	str	r2, [r3, #32]
}
 800378e:	bf00      	nop
 8003790:	371c      	adds	r7, #28
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	40010000 	.word	0x40010000
 80037a0:	40010400 	.word	0x40010400

080037a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b087      	sub	sp, #28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f023 0303 	bic.w	r3, r3, #3
 80037da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	021b      	lsls	r3, r3, #8
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a21      	ldr	r2, [pc, #132]	; (8003884 <TIM_OC3_SetConfig+0xe0>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d003      	beq.n	800380a <TIM_OC3_SetConfig+0x66>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a20      	ldr	r2, [pc, #128]	; (8003888 <TIM_OC3_SetConfig+0xe4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d10d      	bne.n	8003826 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	021b      	lsls	r3, r3, #8
 8003818:	697a      	ldr	r2, [r7, #20]
 800381a:	4313      	orrs	r3, r2
 800381c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a16      	ldr	r2, [pc, #88]	; (8003884 <TIM_OC3_SetConfig+0xe0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d003      	beq.n	8003836 <TIM_OC3_SetConfig+0x92>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a15      	ldr	r2, [pc, #84]	; (8003888 <TIM_OC3_SetConfig+0xe4>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d113      	bne.n	800385e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800383c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	011b      	lsls	r3, r3, #4
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	4313      	orrs	r3, r2
 8003850:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	011b      	lsls	r3, r3, #4
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	4313      	orrs	r3, r2
 800385c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	697a      	ldr	r2, [r7, #20]
 8003876:	621a      	str	r2, [r3, #32]
}
 8003878:	bf00      	nop
 800387a:	371c      	adds	r7, #28
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr
 8003884:	40010000 	.word	0x40010000
 8003888:	40010400 	.word	0x40010400

0800388c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800388c:	b480      	push	{r7}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	021b      	lsls	r3, r3, #8
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	031b      	lsls	r3, r3, #12
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a12      	ldr	r2, [pc, #72]	; (8003930 <TIM_OC4_SetConfig+0xa4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d003      	beq.n	80038f4 <TIM_OC4_SetConfig+0x68>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a11      	ldr	r2, [pc, #68]	; (8003934 <TIM_OC4_SetConfig+0xa8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d109      	bne.n	8003908 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	019b      	lsls	r3, r3, #6
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	4313      	orrs	r3, r2
 8003906:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	621a      	str	r2, [r3, #32]
}
 8003922:	bf00      	nop
 8003924:	371c      	adds	r7, #28
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40010000 	.word	0x40010000
 8003934:	40010400 	.word	0x40010400

08003938 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003938:	b480      	push	{r7}
 800393a:	b087      	sub	sp, #28
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	f023 0201 	bic.w	r2, r3, #1
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003962:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	011b      	lsls	r3, r3, #4
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4313      	orrs	r3, r2
 800396c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	f023 030a 	bic.w	r3, r3, #10
 8003974:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	621a      	str	r2, [r3, #32]
}
 800398a:	bf00      	nop
 800398c:	371c      	adds	r7, #28
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003996:	b480      	push	{r7}
 8003998:	b087      	sub	sp, #28
 800399a:	af00      	add	r7, sp, #0
 800399c:	60f8      	str	r0, [r7, #12]
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	f023 0210 	bic.w	r2, r3, #16
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	031b      	lsls	r3, r3, #12
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	4313      	orrs	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	621a      	str	r2, [r3, #32]
}
 80039ea:	bf00      	nop
 80039ec:	371c      	adds	r7, #28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr

080039f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b085      	sub	sp, #20
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
 80039fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	f043 0307 	orr.w	r3, r3, #7
 8003a18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	609a      	str	r2, [r3, #8]
}
 8003a20:	bf00      	nop
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	021a      	lsls	r2, r3, #8
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	697a      	ldr	r2, [r7, #20]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	609a      	str	r2, [r3, #8]
}
 8003a60:	bf00      	nop
 8003a62:	371c      	adds	r7, #28
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b087      	sub	sp, #28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	f003 031f 	and.w	r3, r3, #31
 8003a7e:	2201      	movs	r2, #1
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a1a      	ldr	r2, [r3, #32]
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	401a      	ands	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6a1a      	ldr	r2, [r3, #32]
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	f003 031f 	and.w	r3, r3, #31
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	621a      	str	r2, [r3, #32]
}
 8003aaa:	bf00      	nop
 8003aac:	371c      	adds	r7, #28
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b085      	sub	sp, #20
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
 8003abe:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d101      	bne.n	8003ace <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003aca:	2302      	movs	r3, #2
 8003acc:	e032      	b.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2202      	movs	r2, #2
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003af4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b06:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8003b6e:	463b      	mov	r3, r7
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	605a      	str	r2, [r3, #4]
 8003b76:	609a      	str	r2, [r3, #8]
 8003b78:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8003b7a:	4b21      	ldr	r3, [pc, #132]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003b7c:	4a21      	ldr	r2, [pc, #132]	; (8003c04 <MX_ADC1_Init+0x9c>)
 8003b7e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003b80:	4b1f      	ldr	r3, [pc, #124]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003b86:	4b1e      	ldr	r3, [pc, #120]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003b8c:	4b1c      	ldr	r3, [pc, #112]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003b92:	4b1b      	ldr	r3, [pc, #108]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003b94:	2201      	movs	r2, #1
 8003b96:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b98:	4b19      	ldr	r3, [pc, #100]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003ba0:	4b17      	ldr	r3, [pc, #92]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ba6:	4b16      	ldr	r3, [pc, #88]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003ba8:	4a17      	ldr	r2, [pc, #92]	; (8003c08 <MX_ADC1_Init+0xa0>)
 8003baa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003bac:	4b14      	ldr	r3, [pc, #80]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003bb2:	4b13      	ldr	r3, [pc, #76]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003bb8:	4b11      	ldr	r3, [pc, #68]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003bc0:	4b0f      	ldr	r3, [pc, #60]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003bc6:	480e      	ldr	r0, [pc, #56]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003bc8:	f7fd fa22 	bl	8001010 <HAL_ADC_Init>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8003bd2:	f000 fe69 	bl	80048a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003bde:	2300      	movs	r3, #0
 8003be0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003be2:	463b      	mov	r3, r7
 8003be4:	4619      	mov	r1, r3
 8003be6:	4806      	ldr	r0, [pc, #24]	; (8003c00 <MX_ADC1_Init+0x98>)
 8003be8:	f7fd fbe0 	bl	80013ac <HAL_ADC_ConfigChannel>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8003bf2:	f000 fe59 	bl	80048a8 <Error_Handler>
  }

}
 8003bf6:	bf00      	nop
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	20000460 	.word	0x20000460
 8003c04:	40012000 	.word	0x40012000
 8003c08:	0f000001 	.word	0x0f000001

08003c0c <MX_ADC2_Init>:

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8003c12:	463b      	mov	r3, r7
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	605a      	str	r2, [r3, #4]
 8003c1a:	609a      	str	r2, [r3, #8]
 8003c1c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003c1e:	4b21      	ldr	r3, [pc, #132]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c20:	4a21      	ldr	r2, [pc, #132]	; (8003ca8 <MX_ADC2_Init+0x9c>)
 8003c22:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003c24:	4b1f      	ldr	r3, [pc, #124]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003c2a:	4b1e      	ldr	r3, [pc, #120]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8003c30:	4b1c      	ldr	r3, [pc, #112]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003c36:	4b1b      	ldr	r3, [pc, #108]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c38:	2201      	movs	r2, #1
 8003c3a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003c3c:	4b19      	ldr	r3, [pc, #100]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c44:	4b17      	ldr	r3, [pc, #92]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c4a:	4b16      	ldr	r3, [pc, #88]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c4c:	4a17      	ldr	r2, [pc, #92]	; (8003cac <MX_ADC2_Init+0xa0>)
 8003c4e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c50:	4b14      	ldr	r3, [pc, #80]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8003c56:	4b13      	ldr	r3, [pc, #76]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c58:	2201      	movs	r2, #1
 8003c5a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003c5c:	4b11      	ldr	r3, [pc, #68]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c64:	4b0f      	ldr	r3, [pc, #60]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003c6a:	480e      	ldr	r0, [pc, #56]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c6c:	f7fd f9d0 	bl	8001010 <HAL_ADC_Init>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8003c76:	f000 fe17 	bl	80048a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003c82:	2300      	movs	r3, #0
 8003c84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003c86:	463b      	mov	r3, r7
 8003c88:	4619      	mov	r1, r3
 8003c8a:	4806      	ldr	r0, [pc, #24]	; (8003ca4 <MX_ADC2_Init+0x98>)
 8003c8c:	f7fd fb8e 	bl	80013ac <HAL_ADC_ConfigChannel>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8003c96:	f000 fe07 	bl	80048a8 <Error_Handler>
  }

}
 8003c9a:	bf00      	nop
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000418 	.word	0x20000418
 8003ca8:	40012100 	.word	0x40012100
 8003cac:	0f000001 	.word	0x0f000001

08003cb0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08c      	sub	sp, #48	; 0x30
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb8:	f107 031c 	add.w	r3, r7, #28
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	605a      	str	r2, [r3, #4]
 8003cc2:	609a      	str	r2, [r3, #8]
 8003cc4:	60da      	str	r2, [r3, #12]
 8003cc6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a2e      	ldr	r2, [pc, #184]	; (8003d88 <HAL_ADC_MspInit+0xd8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d128      	bne.n	8003d24 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61bb      	str	r3, [r7, #24]
 8003cd6:	4b2d      	ldr	r3, [pc, #180]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cda:	4a2c      	ldr	r2, [pc, #176]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ce2:	4b2a      	ldr	r3, [pc, #168]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cea:	61bb      	str	r3, [r7, #24]
 8003cec:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	4b26      	ldr	r3, [pc, #152]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	4a25      	ldr	r2, [pc, #148]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cfe:	4b23      	ldr	r3, [pc, #140]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d16:	f107 031c 	add.w	r3, r7, #28
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	481c      	ldr	r0, [pc, #112]	; (8003d90 <HAL_ADC_MspInit+0xe0>)
 8003d1e:	f7fd fe85 	bl	8001a2c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8003d22:	e02c      	b.n	8003d7e <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a1a      	ldr	r2, [pc, #104]	; (8003d94 <HAL_ADC_MspInit+0xe4>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d127      	bne.n	8003d7e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003d2e:	2300      	movs	r3, #0
 8003d30:	613b      	str	r3, [r7, #16]
 8003d32:	4b16      	ldr	r3, [pc, #88]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d36:	4a15      	ldr	r2, [pc, #84]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003d38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d3e:	4b13      	ldr	r3, [pc, #76]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d46:	613b      	str	r3, [r7, #16]
 8003d48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	60fb      	str	r3, [r7, #12]
 8003d4e:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	4a0e      	ldr	r2, [pc, #56]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003d54:	f043 0301 	orr.w	r3, r3, #1
 8003d58:	6313      	str	r3, [r2, #48]	; 0x30
 8003d5a:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <HAL_ADC_MspInit+0xdc>)
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	60fb      	str	r3, [r7, #12]
 8003d64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d66:	2303      	movs	r3, #3
 8003d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d72:	f107 031c 	add.w	r3, r7, #28
 8003d76:	4619      	mov	r1, r3
 8003d78:	4805      	ldr	r0, [pc, #20]	; (8003d90 <HAL_ADC_MspInit+0xe0>)
 8003d7a:	f7fd fe57 	bl	8001a2c <HAL_GPIO_Init>
}
 8003d7e:	bf00      	nop
 8003d80:	3730      	adds	r7, #48	; 0x30
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40012000 	.word	0x40012000
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	40020000 	.word	0x40020000
 8003d94:	40012100 	.word	0x40012100

08003d98 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d9e:	f107 030c 	add.w	r3, r7, #12
 8003da2:	2200      	movs	r2, #0
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	605a      	str	r2, [r3, #4]
 8003da8:	609a      	str	r2, [r3, #8]
 8003daa:	60da      	str	r2, [r3, #12]
 8003dac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	60bb      	str	r3, [r7, #8]
 8003db2:	4b62      	ldr	r3, [pc, #392]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db6:	4a61      	ldr	r2, [pc, #388]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003db8:	f043 0304 	orr.w	r3, r3, #4
 8003dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dbe:	4b5f      	ldr	r3, [pc, #380]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	f003 0304 	and.w	r3, r3, #4
 8003dc6:	60bb      	str	r3, [r7, #8]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dca:	2300      	movs	r3, #0
 8003dcc:	607b      	str	r3, [r7, #4]
 8003dce:	4b5b      	ldr	r3, [pc, #364]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd2:	4a5a      	ldr	r2, [pc, #360]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003dd4:	f043 0301 	orr.w	r3, r3, #1
 8003dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dda:	4b58      	ldr	r3, [pc, #352]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	607b      	str	r3, [r7, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003de6:	2300      	movs	r3, #0
 8003de8:	603b      	str	r3, [r7, #0]
 8003dea:	4b54      	ldr	r3, [pc, #336]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	4a53      	ldr	r2, [pc, #332]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003df0:	f043 0302 	orr.w	r3, r3, #2
 8003df4:	6313      	str	r3, [r2, #48]	; 0x30
 8003df6:	4b51      	ldr	r3, [pc, #324]	; (8003f3c <MX_GPIO_Init+0x1a4>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	603b      	str	r3, [r7, #0]
 8003e00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_BL_Pin|LCD_RESET_Pin|LCD_A0_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8003e02:	2200      	movs	r2, #0
 8003e04:	f240 3141 	movw	r1, #833	; 0x341
 8003e08:	484d      	ldr	r0, [pc, #308]	; (8003f40 <MX_GPIO_Init+0x1a8>)
 8003e0a:	f7fd ffa1 	bl	8001d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin, GPIO_PIN_RESET);
 8003e0e:	2200      	movs	r2, #0
 8003e10:	2140      	movs	r1, #64	; 0x40
 8003e12:	484c      	ldr	r0, [pc, #304]	; (8003f44 <MX_GPIO_Init+0x1ac>)
 8003e14:	f7fd ff9c 	bl	8001d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8003e18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8003e26:	f107 030c 	add.w	r3, r7, #12
 8003e2a:	4619      	mov	r1, r3
 8003e2c:	4846      	ldr	r0, [pc, #280]	; (8003f48 <MX_GPIO_Init+0x1b0>)
 8003e2e:	f7fd fdfd 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LCD_RESET_Pin|LCD_A0_Pin;
 8003e32:	f240 1341 	movw	r3, #321	; 0x141
 8003e36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e40:	2300      	movs	r3, #0
 8003e42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e44:	f107 030c 	add.w	r3, r7, #12
 8003e48:	4619      	mov	r1, r3
 8003e4a:	483d      	ldr	r0, [pc, #244]	; (8003f40 <MX_GPIO_Init+0x1a8>)
 8003e4c:	f7fd fdee 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8003e50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e56:	2301      	movs	r3, #1
 8003e58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e5e:	2302      	movs	r3, #2
 8003e60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8003e62:	f107 030c 	add.w	r3, r7, #12
 8003e66:	4619      	mov	r1, r3
 8003e68:	4835      	ldr	r0, [pc, #212]	; (8003f40 <MX_GPIO_Init+0x1a8>)
 8003e6a:	f7fd fddf 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_N_Pin;
 8003e6e:	2340      	movs	r3, #64	; 0x40
 8003e70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e72:	2301      	movs	r3, #1
 8003e74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_CS_N_GPIO_Port, &GPIO_InitStruct);
 8003e7e:	f107 030c 	add.w	r3, r7, #12
 8003e82:	4619      	mov	r1, r3
 8003e84:	482f      	ldr	r0, [pc, #188]	; (8003f44 <MX_GPIO_Init+0x1ac>)
 8003e86:	f7fd fdd1 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 red */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003e8a:	2310      	movs	r3, #16
 8003e8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e96:	f107 030c 	add.w	r3, r7, #12
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4829      	ldr	r0, [pc, #164]	; (8003f44 <MX_GPIO_Init+0x1ac>)
 8003e9e:	f7fd fdc5 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 green*/
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003ea2:	2380      	movs	r3, #128	; 0x80
 8003ea4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003eae:	f107 030c 	add.w	r3, r7, #12
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	4824      	ldr	r0, [pc, #144]	; (8003f48 <MX_GPIO_Init+0x1b0>)
 8003eb6:	f7fd fdb9 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 blue */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003eba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ebe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ec8:	f107 030c 	add.w	r3, r7, #12
 8003ecc:	4619      	mov	r1, r3
 8003ece:	481c      	ldr	r0, [pc, #112]	; (8003f40 <MX_GPIO_Init+0x1a8>)
 8003ed0:	f7fd fdac 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003ed4:	2310      	movs	r3, #16
 8003ed6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ed8:	4b1c      	ldr	r3, [pc, #112]	; (8003f4c <MX_GPIO_Init+0x1b4>)
 8003eda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003edc:	2300      	movs	r3, #0
 8003ede:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ee0:	f107 030c 	add.w	r3, r7, #12
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4816      	ldr	r0, [pc, #88]	; (8003f40 <MX_GPIO_Init+0x1a8>)
 8003ee8:	f7fd fda0 	bl	8001a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8003eec:	2321      	movs	r3, #33	; 0x21
 8003eee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ef0:	4b16      	ldr	r3, [pc, #88]	; (8003f4c <MX_GPIO_Init+0x1b4>)
 8003ef2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ef8:	f107 030c 	add.w	r3, r7, #12
 8003efc:	4619      	mov	r1, r3
 8003efe:	4811      	ldr	r0, [pc, #68]	; (8003f44 <MX_GPIO_Init+0x1ac>)
 8003f00:	f7fd fd94 	bl	8001a2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 8003f04:	2200      	movs	r2, #0
 8003f06:	2106      	movs	r1, #6
 8003f08:	2006      	movs	r0, #6
 8003f0a:	f7fd fd58 	bl	80019be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003f0e:	2006      	movs	r0, #6
 8003f10:	f7fd fd71 	bl	80019f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 6, 0);
 8003f14:	2200      	movs	r2, #0
 8003f16:	2106      	movs	r1, #6
 8003f18:	200a      	movs	r0, #10
 8003f1a:	f7fd fd50 	bl	80019be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003f1e:	200a      	movs	r0, #10
 8003f20:	f7fd fd69 	bl	80019f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);
 8003f24:	2200      	movs	r2, #0
 8003f26:	2106      	movs	r1, #6
 8003f28:	2017      	movs	r0, #23
 8003f2a:	f7fd fd48 	bl	80019be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003f2e:	2017      	movs	r0, #23
 8003f30:	f7fd fd61 	bl	80019f6 <HAL_NVIC_EnableIRQ>

}
 8003f34:	bf00      	nop
 8003f36:	3720      	adds	r7, #32
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	40020000 	.word	0x40020000
 8003f44:	40020400 	.word	0x40020400
 8003f48:	40020800 	.word	0x40020800
 8003f4c:	10110000 	.word	0x10110000

08003f50 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8003f54:	4b12      	ldr	r3, [pc, #72]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f56:	4a13      	ldr	r2, [pc, #76]	; (8003fa4 <MX_I2C1_Init+0x54>)
 8003f58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003f5a:	4b11      	ldr	r3, [pc, #68]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f5c:	4a12      	ldr	r2, [pc, #72]	; (8003fa8 <MX_I2C1_Init+0x58>)
 8003f5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003f60:	4b0f      	ldr	r3, [pc, #60]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003f66:	4b0e      	ldr	r3, [pc, #56]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f6c:	4b0c      	ldr	r3, [pc, #48]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f74:	4b0a      	ldr	r3, [pc, #40]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003f7a:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f80:	4b07      	ldr	r3, [pc, #28]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f86:	4b06      	ldr	r3, [pc, #24]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f8c:	4804      	ldr	r0, [pc, #16]	; (8003fa0 <MX_I2C1_Init+0x50>)
 8003f8e:	f7fd fef9 	bl	8001d84 <HAL_I2C_Init>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003f98:	f000 fc86 	bl	80048a8 <Error_Handler>
  }

}
 8003f9c:	bf00      	nop
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	200004a8 	.word	0x200004a8
 8003fa4:	40005400 	.word	0x40005400
 8003fa8:	00061a80 	.word	0x00061a80

08003fac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b08a      	sub	sp, #40	; 0x28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fb4:	f107 0314 	add.w	r3, r7, #20
 8003fb8:	2200      	movs	r2, #0
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	605a      	str	r2, [r3, #4]
 8003fbe:	609a      	str	r2, [r3, #8]
 8003fc0:	60da      	str	r2, [r3, #12]
 8003fc2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a19      	ldr	r2, [pc, #100]	; (8004030 <HAL_I2C_MspInit+0x84>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d12c      	bne.n	8004028 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fce:	2300      	movs	r3, #0
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	4b18      	ldr	r3, [pc, #96]	; (8004034 <HAL_I2C_MspInit+0x88>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd6:	4a17      	ldr	r2, [pc, #92]	; (8004034 <HAL_I2C_MspInit+0x88>)
 8003fd8:	f043 0302 	orr.w	r3, r3, #2
 8003fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003fde:	4b15      	ldr	r3, [pc, #84]	; (8004034 <HAL_I2C_MspInit+0x88>)
 8003fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	613b      	str	r3, [r7, #16]
 8003fe8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003fea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ff0:	2312      	movs	r3, #18
 8003ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ffc:	2304      	movs	r3, #4
 8003ffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004000:	f107 0314 	add.w	r3, r7, #20
 8004004:	4619      	mov	r1, r3
 8004006:	480c      	ldr	r0, [pc, #48]	; (8004038 <HAL_I2C_MspInit+0x8c>)
 8004008:	f7fd fd10 	bl	8001a2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800400c:	2300      	movs	r3, #0
 800400e:	60fb      	str	r3, [r7, #12]
 8004010:	4b08      	ldr	r3, [pc, #32]	; (8004034 <HAL_I2C_MspInit+0x88>)
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	4a07      	ldr	r2, [pc, #28]	; (8004034 <HAL_I2C_MspInit+0x88>)
 8004016:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800401a:	6413      	str	r3, [r2, #64]	; 0x40
 800401c:	4b05      	ldr	r3, [pc, #20]	; (8004034 <HAL_I2C_MspInit+0x88>)
 800401e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004024:	60fb      	str	r3, [r7, #12]
 8004026:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004028:	bf00      	nop
 800402a:	3728      	adds	r7, #40	; 0x28
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40005400 	.word	0x40005400
 8004034:	40023800 	.word	0x40023800
 8004038:	40020400 	.word	0x40020400

0800403c <chipSelect>:
static ColumnBuffer displayBuffer[NUMBER_OF_ROWS];



static void chipSelect(bool isSelected)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	4603      	mov	r3, r0
 8004044:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin, (GPIO_PinState) !isSelected); /* low active */
 8004046:	79fb      	ldrb	r3, [r7, #7]
 8004048:	f083 0301 	eor.w	r3, r3, #1
 800404c:	b2db      	uxtb	r3, r3
 800404e:	461a      	mov	r2, r3
 8004050:	2140      	movs	r1, #64	; 0x40
 8004052:	4803      	ldr	r0, [pc, #12]	; (8004060 <chipSelect+0x24>)
 8004054:	f7fd fe7c 	bl	8001d50 <HAL_GPIO_WritePin>
}
 8004058:	bf00      	nop
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40020400 	.word	0x40020400

08004064 <registerSelect>:

static void registerSelect(lcdRegister selectedRegister)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	4603      	mov	r3, r0
 800406c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, (GPIO_PinState) selectedRegister);
 800406e:	79fb      	ldrb	r3, [r7, #7]
 8004070:	461a      	mov	r2, r3
 8004072:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004076:	4803      	ldr	r0, [pc, #12]	; (8004084 <registerSelect+0x20>)
 8004078:	f7fd fe6a 	bl	8001d50 <HAL_GPIO_WritePin>
}
 800407c:	bf00      	nop
 800407e:	3708      	adds	r7, #8
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40020000 	.word	0x40020000

08004088 <displayReset>:

static void displayReset(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
    chipSelect(INSTRUCTION_REGISTER);
 800408c:	2000      	movs	r0, #0
 800408e:	f7ff ffd5 	bl	800403c <chipSelect>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8004092:	2200      	movs	r2, #0
 8004094:	2140      	movs	r1, #64	; 0x40
 8004096:	4808      	ldr	r0, [pc, #32]	; (80040b8 <displayReset+0x30>)
 8004098:	f7fd fe5a 	bl	8001d50 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800409c:	2001      	movs	r0, #1
 800409e:	f7fc ff95 	bl	8000fcc <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 80040a2:	2201      	movs	r2, #1
 80040a4:	2140      	movs	r1, #64	; 0x40
 80040a6:	4804      	ldr	r0, [pc, #16]	; (80040b8 <displayReset+0x30>)
 80040a8:	f7fd fe52 	bl	8001d50 <HAL_GPIO_WritePin>
    chipSelect(DATA_REGISTER);
 80040ac:	2001      	movs	r0, #1
 80040ae:	f7ff ffc5 	bl	800403c <chipSelect>
}
 80040b2:	bf00      	nop
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40020000 	.word	0x40020000

080040bc <sendInstruction>:

static void sendInstruction(instruction command)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	4603      	mov	r3, r0
 80040c4:	71fb      	strb	r3, [r7, #7]
    registerSelect(INSTRUCTION_REGISTER);
 80040c6:	2000      	movs	r0, #0
 80040c8:	f7ff ffcc 	bl	8004064 <registerSelect>
    chipSelect(true);
 80040cc:	2001      	movs	r0, #1
 80040ce:	f7ff ffb5 	bl	800403c <chipSelect>
	  //$dnd (uint8_t) added
    HAL_SPI_Transmit(&hspi1, (uint8_t *) &command, 1, 1);
 80040d2:	1df9      	adds	r1, r7, #7
 80040d4:	2301      	movs	r3, #1
 80040d6:	2201      	movs	r2, #1
 80040d8:	4804      	ldr	r0, [pc, #16]	; (80040ec <sendInstruction+0x30>)
 80040da:	f7fe fc8d 	bl	80029f8 <HAL_SPI_Transmit>
    chipSelect(false);
 80040de:	2000      	movs	r0, #0
 80040e0:	f7ff ffac 	bl	800403c <chipSelect>
}
 80040e4:	bf00      	nop
 80040e6:	3708      	adds	r7, #8
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	200004fc 	.word	0x200004fc

080040f0 <sendData>:


/*static*/ void sendData(uint8_t data)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	4603      	mov	r3, r0
 80040f8:	71fb      	strb	r3, [r7, #7]
    registerSelect(DATA_REGISTER);
 80040fa:	2001      	movs	r0, #1
 80040fc:	f7ff ffb2 	bl	8004064 <registerSelect>
    chipSelect(true);
 8004100:	2001      	movs	r0, #1
 8004102:	f7ff ff9b 	bl	800403c <chipSelect>
    HAL_SPI_Transmit(&hspi1, &data, 1, 1);
 8004106:	1df9      	adds	r1, r7, #7
 8004108:	2301      	movs	r3, #1
 800410a:	2201      	movs	r2, #1
 800410c:	4804      	ldr	r0, [pc, #16]	; (8004120 <sendData+0x30>)
 800410e:	f7fe fc73 	bl	80029f8 <HAL_SPI_Transmit>
    chipSelect(false);
 8004112:	2000      	movs	r0, #0
 8004114:	f7ff ff92 	bl	800403c <chipSelect>
}
 8004118:	bf00      	nop
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	200004fc 	.word	0x200004fc

08004124 <lcd_setContrast>:

void lcd_setContrast(uint8_t electronicVolume)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	71fb      	strb	r3, [r7, #7]
#define ELECTRONIC_VOLUME_MAXIMUM_RAITING ((uint8_t) 63)

    if (electronicVolume <= ELECTRONIC_VOLUME_MAXIMUM_RAITING) {
 800412e:	79fb      	ldrb	r3, [r7, #7]
 8004130:	2b3f      	cmp	r3, #63	; 0x3f
 8004132:	d806      	bhi.n	8004142 <lcd_setContrast+0x1e>
        sendInstruction(ELECTRONIC_VOLUME_MODE_SET);
 8004134:	2081      	movs	r0, #129	; 0x81
 8004136:	f7ff ffc1 	bl	80040bc <sendInstruction>
			//$dnd1 added (instruction)
        sendInstruction((instruction) electronicVolume);
 800413a:	79fb      	ldrb	r3, [r7, #7]
 800413c:	4618      	mov	r0, r3
 800413e:	f7ff ffbd 	bl	80040bc <sendInstruction>
    }
}
 8004142:	bf00      	nop
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <lcd_init>:

void lcd_init(void)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	af00      	add	r7, sp, #0
    lcd_clear();
 800414e:	f000 f857 	bl	8004200 <lcd_clear>
    displayReset();
 8004152:	f7ff ff99 	bl	8004088 <displayReset>

    sendInstruction(ADC_NORMAL);
 8004156:	20a0      	movs	r0, #160	; 0xa0
 8004158:	f7ff ffb0 	bl	80040bc <sendInstruction>
    sendInstruction(DISPLAY_OFF);
 800415c:	20ae      	movs	r0, #174	; 0xae
 800415e:	f7ff ffad 	bl	80040bc <sendInstruction>
    sendInstruction(COMMON_OUTPUT_MODE_REVERSE);
 8004162:	20c8      	movs	r0, #200	; 0xc8
 8004164:	f7ff ffaa 	bl	80040bc <sendInstruction>
    sendInstruction(BIAS_ONE_NINTH);
 8004168:	20a2      	movs	r0, #162	; 0xa2
 800416a:	f7ff ffa7 	bl	80040bc <sendInstruction>
    sendInstruction(POWER_CONTROL_SET_7);
 800416e:	202f      	movs	r0, #47	; 0x2f
 8004170:	f7ff ffa4 	bl	80040bc <sendInstruction>
    sendInstruction(INTERNAL_RESISTOR_RATIO_1);
 8004174:	2021      	movs	r0, #33	; 0x21
 8004176:	f7ff ffa1 	bl	80040bc <sendInstruction>
    lcd_setContrast(40);
 800417a:	2028      	movs	r0, #40	; 0x28
 800417c:	f7ff ffd2 	bl	8004124 <lcd_setContrast>
    sendInstruction(DISPLAY_ON);
 8004180:	20af      	movs	r0, #175	; 0xaf
 8004182:	f7ff ff9b 	bl	80040bc <sendInstruction>
}
 8004186:	bf00      	nop
 8004188:	bd80      	pop	{r7, pc}
	...

0800418c <lcd_setPixel>:

void lcd_setPixel(uint8_t xPosition, uint8_t yPosition, bool pixelIsSet)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	71fb      	strb	r3, [r7, #7]
 8004196:	460b      	mov	r3, r1
 8004198:	71bb      	strb	r3, [r7, #6]
 800419a:	4613      	mov	r3, r2
 800419c:	717b      	strb	r3, [r7, #5]
    if ((xPosition < NUMBER_OF_ROWS) && (yPosition < NUMBER_OF_COLUMNS)) {
 800419e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	db23      	blt.n	80041ee <lcd_setPixel+0x62>
 80041a6:	79bb      	ldrb	r3, [r7, #6]
 80041a8:	2b1f      	cmp	r3, #31
 80041aa:	d820      	bhi.n	80041ee <lcd_setPixel+0x62>
        if (pixelIsSet)
 80041ac:	797b      	ldrb	r3, [r7, #5]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00e      	beq.n	80041d0 <lcd_setPixel+0x44>
            displayBuffer[xPosition].rawData |= (1 << yPosition);
 80041b2:	79fb      	ldrb	r3, [r7, #7]
 80041b4:	4a11      	ldr	r2, [pc, #68]	; (80041fc <lcd_setPixel+0x70>)
 80041b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80041ba:	79bb      	ldrb	r3, [r7, #6]
 80041bc:	2101      	movs	r1, #1
 80041be:	fa01 f303 	lsl.w	r3, r1, r3
 80041c2:	4619      	mov	r1, r3
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	490c      	ldr	r1, [pc, #48]	; (80041fc <lcd_setPixel+0x70>)
 80041ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        else
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
    }
}
 80041ce:	e00e      	b.n	80041ee <lcd_setPixel+0x62>
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
 80041d0:	79fb      	ldrb	r3, [r7, #7]
 80041d2:	4a0a      	ldr	r2, [pc, #40]	; (80041fc <lcd_setPixel+0x70>)
 80041d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80041d8:	79bb      	ldrb	r3, [r7, #6]
 80041da:	2101      	movs	r1, #1
 80041dc:	fa01 f303 	lsl.w	r3, r1, r3
 80041e0:	43db      	mvns	r3, r3
 80041e2:	4619      	mov	r1, r3
 80041e4:	79fb      	ldrb	r3, [r7, #7]
 80041e6:	400a      	ands	r2, r1
 80041e8:	4904      	ldr	r1, [pc, #16]	; (80041fc <lcd_setPixel+0x70>)
 80041ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	200001f8 	.word	0x200001f8

08004200 <lcd_clear>:

void lcd_clear(void)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8004206:	2300      	movs	r3, #0
 8004208:	71fb      	strb	r3, [r7, #7]
 800420a:	e007      	b.n	800421c <lcd_clear+0x1c>
        displayBuffer[rowIndex].rawData = false;
 800420c:	79fb      	ldrb	r3, [r7, #7]
 800420e:	4a08      	ldr	r2, [pc, #32]	; (8004230 <lcd_clear+0x30>)
 8004210:	2100      	movs	r1, #0
 8004212:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	3301      	adds	r3, #1
 800421a:	71fb      	strb	r3, [r7, #7]
 800421c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004220:	2b00      	cmp	r3, #0
 8004222:	daf3      	bge.n	800420c <lcd_clear+0xc>
    }
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	200001f8 	.word	0x200001f8

08004234 <lcd_setChar>:


void lcd_setChar(uint8_t xPosition, uint8_t yPosition, unsigned char charToSet, lcd_fontSize size, bool contrastIsInverted)
{
 8004234:	b590      	push	{r4, r7, lr}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	4604      	mov	r4, r0
 800423c:	4608      	mov	r0, r1
 800423e:	4611      	mov	r1, r2
 8004240:	461a      	mov	r2, r3
 8004242:	4623      	mov	r3, r4
 8004244:	71fb      	strb	r3, [r7, #7]
 8004246:	4603      	mov	r3, r0
 8004248:	71bb      	strb	r3, [r7, #6]
 800424a:	460b      	mov	r3, r1
 800424c:	717b      	strb	r3, [r7, #5]
 800424e:	4613      	mov	r3, r2
 8004250:	713b      	strb	r3, [r7, #4]
#define ASCII_TABLE_OFFSET ((uint8_t) 32)

    charToSet -= ASCII_TABLE_OFFSET;
 8004252:	797b      	ldrb	r3, [r7, #5]
 8004254:	3b20      	subs	r3, #32
 8004256:	717b      	strb	r3, [r7, #5]

    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 8004258:	2300      	movs	r3, #0
 800425a:	73fb      	strb	r3, [r7, #15]
 800425c:	e049      	b.n	80042f2 <lcd_setChar+0xbe>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 800425e:	2300      	movs	r3, #0
 8004260:	73bb      	strb	r3, [r7, #14]
 8004262:	e03b      	b.n	80042dc <lcd_setChar+0xa8>
            if (Font_6x8_h[charToSet * fontSizes[size].height + columnCounter] & (1 << rowCounter))
 8004264:	797b      	ldrb	r3, [r7, #5]
 8004266:	793a      	ldrb	r2, [r7, #4]
 8004268:	4927      	ldr	r1, [pc, #156]	; (8004308 <lcd_setChar+0xd4>)
 800426a:	f811 2012 	ldrb.w	r2, [r1, r2, lsl #1]
 800426e:	fb02 f203 	mul.w	r2, r2, r3
 8004272:	7bfb      	ldrb	r3, [r7, #15]
 8004274:	4413      	add	r3, r2
 8004276:	4a25      	ldr	r2, [pc, #148]	; (800430c <lcd_setChar+0xd8>)
 8004278:	5cd3      	ldrb	r3, [r2, r3]
 800427a:	461a      	mov	r2, r3
 800427c:	7bbb      	ldrb	r3, [r7, #14]
 800427e:	fa42 f303 	asr.w	r3, r2, r3
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d018      	beq.n	80042bc <lcd_setChar+0x88>
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, !contrastIsInverted);
 800428a:	79fa      	ldrb	r2, [r7, #7]
 800428c:	7bbb      	ldrb	r3, [r7, #14]
 800428e:	4413      	add	r3, r2
 8004290:	b2d8      	uxtb	r0, r3
 8004292:	79ba      	ldrb	r2, [r7, #6]
 8004294:	7bfb      	ldrb	r3, [r7, #15]
 8004296:	4413      	add	r3, r2
 8004298:	b2d9      	uxtb	r1, r3
 800429a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	bf14      	ite	ne
 80042a2:	2301      	movne	r3, #1
 80042a4:	2300      	moveq	r3, #0
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	f083 0301 	eor.w	r3, r3, #1
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	461a      	mov	r2, r3
 80042b6:	f7ff ff69 	bl	800418c <lcd_setPixel>
 80042ba:	e00c      	b.n	80042d6 <lcd_setChar+0xa2>
            else
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, contrastIsInverted);
 80042bc:	79fa      	ldrb	r2, [r7, #7]
 80042be:	7bbb      	ldrb	r3, [r7, #14]
 80042c0:	4413      	add	r3, r2
 80042c2:	b2d8      	uxtb	r0, r3
 80042c4:	79ba      	ldrb	r2, [r7, #6]
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
 80042c8:	4413      	add	r3, r2
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80042d0:	4619      	mov	r1, r3
 80042d2:	f7ff ff5b 	bl	800418c <lcd_setPixel>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 80042d6:	7bbb      	ldrb	r3, [r7, #14]
 80042d8:	3301      	adds	r3, #1
 80042da:	73bb      	strb	r3, [r7, #14]
 80042dc:	793b      	ldrb	r3, [r7, #4]
 80042de:	4a0a      	ldr	r2, [pc, #40]	; (8004308 <lcd_setChar+0xd4>)
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	4413      	add	r3, r2
 80042e4:	785b      	ldrb	r3, [r3, #1]
 80042e6:	7bba      	ldrb	r2, [r7, #14]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d3bb      	bcc.n	8004264 <lcd_setChar+0x30>
    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 80042ec:	7bfb      	ldrb	r3, [r7, #15]
 80042ee:	3301      	adds	r3, #1
 80042f0:	73fb      	strb	r3, [r7, #15]
 80042f2:	793b      	ldrb	r3, [r7, #4]
 80042f4:	4a04      	ldr	r2, [pc, #16]	; (8004308 <lcd_setChar+0xd4>)
 80042f6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80042fa:	7bfa      	ldrb	r2, [r7, #15]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d3ae      	bcc.n	800425e <lcd_setChar+0x2a>
        }
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	bd90      	pop	{r4, r7, pc}
 8004308:	08007280 	.word	0x08007280
 800430c:	08006f00 	.word	0x08006f00

08004310 <lcd_setString>:




void lcd_setString(uint8_t xPosition, uint8_t yPosition, char const * string, lcd_fontSize size, bool contrastIsInverted )
{
 8004310:	b590      	push	{r4, r7, lr}
 8004312:	b085      	sub	sp, #20
 8004314:	af02      	add	r7, sp, #8
 8004316:	603a      	str	r2, [r7, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	4603      	mov	r3, r0
 800431c:	71fb      	strb	r3, [r7, #7]
 800431e:	460b      	mov	r3, r1
 8004320:	71bb      	strb	r3, [r7, #6]
 8004322:	4613      	mov	r3, r2
 8004324:	717b      	strb	r3, [r7, #5]
 if ((size <= LCD_FONT_8) && (size < LCD_NUMBER_OF_FONTS))
 8004326:	797b      	ldrb	r3, [r7, #5]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d11c      	bne.n	8004366 <lcd_setString+0x56>
 800432c:	797b      	ldrb	r3, [r7, #5]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d819      	bhi.n	8004366 <lcd_setString+0x56>
 //$dnd1 bug this works only for font enum = 0. No large fonts!
        for(; *string != '\0'; string++){
 8004332:	e014      	b.n	800435e <lcd_setString+0x4e>
            lcd_setChar(xPosition, yPosition, *string, size, contrastIsInverted);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	781a      	ldrb	r2, [r3, #0]
 8004338:	797c      	ldrb	r4, [r7, #5]
 800433a:	79b9      	ldrb	r1, [r7, #6]
 800433c:	79f8      	ldrb	r0, [r7, #7]
 800433e:	7e3b      	ldrb	r3, [r7, #24]
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	4623      	mov	r3, r4
 8004344:	f7ff ff76 	bl	8004234 <lcd_setChar>
            xPosition += fontSizes[size].width;
 8004348:	797b      	ldrb	r3, [r7, #5]
 800434a:	4a09      	ldr	r2, [pc, #36]	; (8004370 <lcd_setString+0x60>)
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	4413      	add	r3, r2
 8004350:	785a      	ldrb	r2, [r3, #1]
 8004352:	79fb      	ldrb	r3, [r7, #7]
 8004354:	4413      	add	r3, r2
 8004356:	71fb      	strb	r3, [r7, #7]
        for(; *string != '\0'; string++){
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	3301      	adds	r3, #1
 800435c:	603b      	str	r3, [r7, #0]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1e6      	bne.n	8004334 <lcd_setString+0x24>
        }
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	bd90      	pop	{r4, r7, pc}
 800436e:	bf00      	nop
 8004370:	08007280 	.word	0x08007280

08004374 <lcd_setLine>:

// V0.4;dnd1;add;drawLine() function

void lcd_setLine(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint8_t state)
{
 8004374:	b590      	push	{r4, r7, lr}
 8004376:	b08b      	sub	sp, #44	; 0x2c
 8004378:	af00      	add	r7, sp, #0
 800437a:	4604      	mov	r4, r0
 800437c:	4608      	mov	r0, r1
 800437e:	4611      	mov	r1, r2
 8004380:	461a      	mov	r2, r3
 8004382:	4623      	mov	r3, r4
 8004384:	81fb      	strh	r3, [r7, #14]
 8004386:	4603      	mov	r3, r0
 8004388:	81bb      	strh	r3, [r7, #12]
 800438a:	460b      	mov	r3, r1
 800438c:	817b      	strh	r3, [r7, #10]
 800438e:	4613      	mov	r3, r2
 8004390:	813b      	strh	r3, [r7, #8]
	int16_t i, x[2], y[2];
	float xF, yF;

	xF = x1, x[1] = 0;
 8004392:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004396:	ee07 3a90 	vmov	s15, r3
 800439a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800439e:	edc7 7a08 	vstr	s15, [r7, #32]
 80043a2:	2300      	movs	r3, #0
 80043a4:	837b      	strh	r3, [r7, #26]
	yF = y1, y[1] = 0;
 80043a6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80043aa:	ee07 3a90 	vmov	s15, r3
 80043ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043b2:	edc7 7a07 	vstr	s15, [r7, #28]
 80043b6:	2300      	movs	r3, #0
 80043b8:	82fb      	strh	r3, [r7, #22]

	x[0] = abs(x2-x1);
 80043ba:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80043be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	bfb8      	it	lt
 80043c8:	425b      	neglt	r3, r3
 80043ca:	b21b      	sxth	r3, r3
 80043cc:	833b      	strh	r3, [r7, #24]
	y[0] = abs(y2-y1);
 80043ce:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80043d2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bfb8      	it	lt
 80043dc:	425b      	neglt	r3, r3
 80043de:	b21b      	sxth	r3, r3
 80043e0:	82bb      	strh	r3, [r7, #20]

	if(x[0]) x[1] = (x2-x1)/x[0];
 80043e2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00a      	beq.n	8004400 <lcd_setLine+0x8c>
 80043ea:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80043ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80043f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80043fc:	b21b      	sxth	r3, r3
 80043fe:	837b      	strh	r3, [r7, #26]
	if(y[0]) y[1] = (y2-y1)/y[0];
 8004400:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00a      	beq.n	800441e <lcd_setLine+0xaa>
 8004408:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800440c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004416:	fb93 f3f2 	sdiv	r3, r3, r2
 800441a:	b21b      	sxth	r3, r3
 800441c:	82fb      	strh	r3, [r7, #22]

	if(x[0] >= y[0]) {
 800441e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004422:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004426:	429a      	cmp	r2, r3
 8004428:	db5f      	blt.n	80044ea <lcd_setLine+0x176>
		for(i = 0; i<x[0]; i++) {
 800442a:	2300      	movs	r3, #0
 800442c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800442e:	e055      	b.n	80044dc <lcd_setLine+0x168>
			if( xF >= 0 && yF >= 0) lcd_setPixel(xF, yF, state);
 8004430:	edd7 7a08 	vldr	s15, [r7, #32]
 8004434:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800443c:	db20      	blt.n	8004480 <lcd_setLine+0x10c>
 800443e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004442:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800444a:	db19      	blt.n	8004480 <lcd_setLine+0x10c>
 800444c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004450:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004454:	edc7 7a01 	vstr	s15, [r7, #4]
 8004458:	793b      	ldrb	r3, [r7, #4]
 800445a:	b2d8      	uxtb	r0, r3
 800445c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004460:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004464:	edc7 7a01 	vstr	s15, [r7, #4]
 8004468:	793b      	ldrb	r3, [r7, #4]
 800446a:	b2d9      	uxtb	r1, r3
 800446c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004470:	2b00      	cmp	r3, #0
 8004472:	bf14      	ite	ne
 8004474:	2301      	movne	r3, #1
 8004476:	2300      	moveq	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	461a      	mov	r2, r3
 800447c:	f7ff fe86 	bl	800418c <lcd_setPixel>
			xF += x[1];
 8004480:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004484:	ee07 3a90 	vmov	s15, r3
 8004488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800448c:	ed97 7a08 	vldr	s14, [r7, #32]
 8004490:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004494:	edc7 7a08 	vstr	s15, [r7, #32]
			yF += ((float)y[0]/x[0])*y[1];
 8004498:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800449c:	ee07 3a90 	vmov	s15, r3
 80044a0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80044a4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80044a8:	ee07 3a90 	vmov	s15, r3
 80044ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044b4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80044b8:	ee07 3a90 	vmov	s15, r3
 80044bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044c4:	ed97 7a07 	vldr	s14, [r7, #28]
 80044c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044cc:	edc7 7a07 	vstr	s15, [r7, #28]
		for(i = 0; i<x[0]; i++) {
 80044d0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	3301      	adds	r3, #1
 80044d8:	b29b      	uxth	r3, r3
 80044da:	84fb      	strh	r3, [r7, #38]	; 0x26
 80044dc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80044e0:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80044e4:	429a      	cmp	r2, r3
 80044e6:	dba3      	blt.n	8004430 <lcd_setLine+0xbc>
			if( xF >= 0 && yF >= 0) lcd_setPixel(xF, yF, state);
			xF += ((float)x[0]/y[0])*x[1];
			yF += y[1];
		}
	}
}
 80044e8:	e05e      	b.n	80045a8 <lcd_setLine+0x234>
		for(i = 0; i<y[0]; i++) {
 80044ea:	2300      	movs	r3, #0
 80044ec:	84fb      	strh	r3, [r7, #38]	; 0x26
 80044ee:	e055      	b.n	800459c <lcd_setLine+0x228>
			if( xF >= 0 && yF >= 0) lcd_setPixel(xF, yF, state);
 80044f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80044f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80044f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044fc:	db20      	blt.n	8004540 <lcd_setLine+0x1cc>
 80044fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8004502:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800450a:	db19      	blt.n	8004540 <lcd_setLine+0x1cc>
 800450c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004514:	edc7 7a01 	vstr	s15, [r7, #4]
 8004518:	793b      	ldrb	r3, [r7, #4]
 800451a:	b2d8      	uxtb	r0, r3
 800451c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004520:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004524:	edc7 7a01 	vstr	s15, [r7, #4]
 8004528:	793b      	ldrb	r3, [r7, #4]
 800452a:	b2d9      	uxtb	r1, r3
 800452c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004530:	2b00      	cmp	r3, #0
 8004532:	bf14      	ite	ne
 8004534:	2301      	movne	r3, #1
 8004536:	2300      	moveq	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	f7ff fe26 	bl	800418c <lcd_setPixel>
			xF += ((float)x[0]/y[0])*x[1];
 8004540:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004544:	ee07 3a90 	vmov	s15, r3
 8004548:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800454c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004550:	ee07 3a90 	vmov	s15, r3
 8004554:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004558:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800455c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004560:	ee07 3a90 	vmov	s15, r3
 8004564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800456c:	ed97 7a08 	vldr	s14, [r7, #32]
 8004570:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004574:	edc7 7a08 	vstr	s15, [r7, #32]
			yF += y[1];
 8004578:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800457c:	ee07 3a90 	vmov	s15, r3
 8004580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004584:	ed97 7a07 	vldr	s14, [r7, #28]
 8004588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800458c:	edc7 7a07 	vstr	s15, [r7, #28]
		for(i = 0; i<y[0]; i++) {
 8004590:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004594:	b29b      	uxth	r3, r3
 8004596:	3301      	adds	r3, #1
 8004598:	b29b      	uxth	r3, r3
 800459a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800459c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80045a0:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80045a4:	429a      	cmp	r2, r3
 80045a6:	dba3      	blt.n	80044f0 <lcd_setLine+0x17c>
}
 80045a8:	bf00      	nop
 80045aa:	372c      	adds	r7, #44	; 0x2c
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd90      	pop	{r4, r7, pc}

080045b0 <lcd_show>:

void lcd_show(void){
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 80045b6:	2300      	movs	r3, #0
 80045b8:	71fb      	strb	r3, [r7, #7]
 80045ba:	e022      	b.n	8004602 <lcd_show+0x52>
			  //$dnd added (instruction)
        sendInstruction((instruction) (PAGE_ADDRESS_SET_0 + pageIndex));
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	3b50      	subs	r3, #80	; 0x50
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7ff fd7a 	bl	80040bc <sendInstruction>
        sendInstruction(COLUMN_ADDRESS_SET_BIT);
 80045c8:	2010      	movs	r0, #16
 80045ca:	f7ff fd77 	bl	80040bc <sendInstruction>
        sendInstruction(BOOSTER_RATIO_SET);
 80045ce:	2000      	movs	r0, #0
 80045d0:	f7ff fd74 	bl	80040bc <sendInstruction>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 80045d4:	2300      	movs	r3, #0
 80045d6:	71bb      	strb	r3, [r7, #6]
 80045d8:	e00c      	b.n	80045f4 <lcd_show+0x44>
            sendData(displayBuffer[rowIndex].pageSet[pageIndex]);
 80045da:	79ba      	ldrb	r2, [r7, #6]
 80045dc:	79fb      	ldrb	r3, [r7, #7]
 80045de:	490c      	ldr	r1, [pc, #48]	; (8004610 <lcd_show+0x60>)
 80045e0:	0092      	lsls	r2, r2, #2
 80045e2:	440a      	add	r2, r1
 80045e4:	4413      	add	r3, r2
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7ff fd81 	bl	80040f0 <sendData>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 80045ee:	79bb      	ldrb	r3, [r7, #6]
 80045f0:	3301      	adds	r3, #1
 80045f2:	71bb      	strb	r3, [r7, #6]
 80045f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	daee      	bge.n	80045da <lcd_show+0x2a>
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	3301      	adds	r3, #1
 8004600:	71fb      	strb	r3, [r7, #7]
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	2b03      	cmp	r3, #3
 8004606:	d9d9      	bls.n	80045bc <lcd_show+0xc>
    }
}
 8004608:	bf00      	nop
 800460a:	3708      	adds	r7, #8
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	200001f8 	.word	0x200001f8

08004614 <HAL_TIM_PeriodElapsedCallback>:
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
	}
}

// timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim6){
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
	update_volume();
 800461c:	f000 f806 	bl	800462c <update_volume>
	update_bpm();
 8004620:	f000 f842 	bl	80046a8 <update_bpm>

}
 8004624:	bf00      	nop
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <update_volume>:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
}



void update_volume(){
 800462c:	b580      	push	{r7, lr}
 800462e:	b0e6      	sub	sp, #408	; 0x198
 8004630:	af02      	add	r7, sp, #8
	// read analog signal
	HAL_ADC_Start(&hadc1);
 8004632:	4819      	ldr	r0, [pc, #100]	; (8004698 <update_volume+0x6c>)
 8004634:	f7fc fd30 	bl	8001098 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 50);
 8004638:	2132      	movs	r1, #50	; 0x32
 800463a:	4817      	ldr	r0, [pc, #92]	; (8004698 <update_volume+0x6c>)
 800463c:	f7fc fe25 	bl	800128a <HAL_ADC_PollForConversion>
	pot1_raw = HAL_ADC_GetValue(&hadc1);
 8004640:	4815      	ldr	r0, [pc, #84]	; (8004698 <update_volume+0x6c>)
 8004642:	f7fc fea6 	bl	8001392 <HAL_ADC_GetValue>
 8004646:	4602      	mov	r2, r0
 8004648:	4b14      	ldr	r3, [pc, #80]	; (800469c <update_volume+0x70>)
 800464a:	601a      	str	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 800464c:	4812      	ldr	r0, [pc, #72]	; (8004698 <update_volume+0x6c>)
 800464e:	f7fc fde9 	bl	8001224 <HAL_ADC_Stop>

	// update value
	vol = pot1_raw/ADC_MAX * MAX_VOL;
 8004652:	4b12      	ldr	r3, [pc, #72]	; (800469c <update_volume+0x70>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f640 72ff 	movw	r2, #4095	; 0xfff
 800465a:	fbb3 f3f2 	udiv	r3, r3, r2
 800465e:	2264      	movs	r2, #100	; 0x64
 8004660:	fb02 f303 	mul.w	r3, r2, r3
 8004664:	461a      	mov	r2, r3
 8004666:	4b0e      	ldr	r3, [pc, #56]	; (80046a0 <update_volume+0x74>)
 8004668:	601a      	str	r2, [r3, #0]

	// display value
	char* text1_buff[100];
	sprintf((char*)text1_buff,"vol %d", vol);
 800466a:	4b0d      	ldr	r3, [pc, #52]	; (80046a0 <update_volume+0x74>)
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	463b      	mov	r3, r7
 8004670:	490c      	ldr	r1, [pc, #48]	; (80046a4 <update_volume+0x78>)
 8004672:	4618      	mov	r0, r3
 8004674:	f001 f844 	bl	8005700 <siprintf>
	lcd_setString(4,4,(const char*)text1_buff,LCD_FONT_8,false);
 8004678:	463a      	mov	r2, r7
 800467a:	2300      	movs	r3, #0
 800467c:	9300      	str	r3, [sp, #0]
 800467e:	2300      	movs	r3, #0
 8004680:	2104      	movs	r1, #4
 8004682:	2004      	movs	r0, #4
 8004684:	f7ff fe44 	bl	8004310 <lcd_setString>
	lcd_show();
 8004688:	f7ff ff92 	bl	80045b0 <lcd_show>
}
 800468c:	bf00      	nop
 800468e:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000460 	.word	0x20000460
 800469c:	20000400 	.word	0x20000400
 80046a0:	200003fc 	.word	0x200003fc
 80046a4:	08006ed8 	.word	0x08006ed8

080046a8 <update_bpm>:

void update_bpm(){
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b0e6      	sub	sp, #408	; 0x198
 80046ac:	af02      	add	r7, sp, #8
	// read analog signal
	HAL_ADC_Start(&hadc2);
 80046ae:	481b      	ldr	r0, [pc, #108]	; (800471c <update_bpm+0x74>)
 80046b0:	f7fc fcf2 	bl	8001098 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 50);
 80046b4:	2132      	movs	r1, #50	; 0x32
 80046b6:	4819      	ldr	r0, [pc, #100]	; (800471c <update_bpm+0x74>)
 80046b8:	f7fc fde7 	bl	800128a <HAL_ADC_PollForConversion>
	pot2_raw = HAL_ADC_GetValue(&hadc2);
 80046bc:	4817      	ldr	r0, [pc, #92]	; (800471c <update_bpm+0x74>)
 80046be:	f7fc fe68 	bl	8001392 <HAL_ADC_GetValue>
 80046c2:	4602      	mov	r2, r0
 80046c4:	4b16      	ldr	r3, [pc, #88]	; (8004720 <update_bpm+0x78>)
 80046c6:	601a      	str	r2, [r3, #0]
	HAL_ADC_Stop(&hadc2);
 80046c8:	4814      	ldr	r0, [pc, #80]	; (800471c <update_bpm+0x74>)
 80046ca:	f7fc fdab 	bl	8001224 <HAL_ADC_Stop>

	// update value
	bpm = MIN_BPM + pot2_raw/ADC_MAX * (MAX_BPM - MIN_BPM);
 80046ce:	4b14      	ldr	r3, [pc, #80]	; (8004720 <update_bpm+0x78>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80046d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80046da:	21c8      	movs	r1, #200	; 0xc8
 80046dc:	2228      	movs	r2, #40	; 0x28
 80046de:	1a8a      	subs	r2, r1, r2
 80046e0:	fb02 f303 	mul.w	r3, r2, r3
 80046e4:	2228      	movs	r2, #40	; 0x28
 80046e6:	4413      	add	r3, r2
 80046e8:	461a      	mov	r2, r3
 80046ea:	4b0e      	ldr	r3, [pc, #56]	; (8004724 <update_bpm+0x7c>)
 80046ec:	601a      	str	r2, [r3, #0]

	// display value
	char* text2_buff[100];
	sprintf((char*)text2_buff,"bpm = %d", bpm);
 80046ee:	4b0d      	ldr	r3, [pc, #52]	; (8004724 <update_bpm+0x7c>)
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	463b      	mov	r3, r7
 80046f4:	490c      	ldr	r1, [pc, #48]	; (8004728 <update_bpm+0x80>)
 80046f6:	4618      	mov	r0, r3
 80046f8:	f001 f802 	bl	8005700 <siprintf>
	lcd_setString(4,15,(const char*)text2_buff,LCD_FONT_8,false);
 80046fc:	463a      	mov	r2, r7
 80046fe:	2300      	movs	r3, #0
 8004700:	9300      	str	r3, [sp, #0]
 8004702:	2300      	movs	r3, #0
 8004704:	210f      	movs	r1, #15
 8004706:	2004      	movs	r0, #4
 8004708:	f7ff fe02 	bl	8004310 <lcd_setString>
	lcd_show();
 800470c:	f7ff ff50 	bl	80045b0 <lcd_show>
}
 8004710:	bf00      	nop
 8004712:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	20000418 	.word	0x20000418
 8004720:	20000404 	.word	0x20000404
 8004724:	200003f8 	.word	0x200003f8
 8004728:	08006ee0 	.word	0x08006ee0

0800472c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af02      	add	r7, sp, #8


	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004732:	f7fc fbd9 	bl	8000ee8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004736:	f000 f857 	bl	80047e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800473a:	f7ff fb2d 	bl	8003d98 <MX_GPIO_Init>
	MX_SPI1_Init();
 800473e:	f000 f8c5 	bl	80048cc <MX_SPI1_Init>
	MX_I2C1_Init();
 8004742:	f7ff fc05 	bl	8003f50 <MX_I2C1_Init>
	MX_TIM2_Init(100);
 8004746:	2064      	movs	r0, #100	; 0x64
 8004748:	f000 fa00 	bl	8004b4c <MX_TIM2_Init>
	MX_TIM6_Init();
 800474c:	f000 fa76 	bl	8004c3c <MX_TIM6_Init>
	MX_ADC1_Init();
 8004750:	f7ff fa0a 	bl	8003b68 <MX_ADC1_Init>
	MX_ADC2_Init();
 8004754:	f7ff fa5a 	bl	8003c0c <MX_ADC2_Init>

	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8004758:	2201      	movs	r2, #1
 800475a:	2110      	movs	r1, #16
 800475c:	481c      	ldr	r0, [pc, #112]	; (80047d0 <main+0xa4>)
 800475e:	f7fd faf7 	bl	8001d50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8004762:	2201      	movs	r2, #1
 8004764:	2180      	movs	r1, #128	; 0x80
 8004766:	481b      	ldr	r0, [pc, #108]	; (80047d4 <main+0xa8>)
 8004768:	f7fd faf2 	bl	8001d50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800476c:	2201      	movs	r2, #1
 800476e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004772:	4819      	ldr	r0, [pc, #100]	; (80047d8 <main+0xac>)
 8004774:	f7fd faec 	bl	8001d50 <HAL_GPIO_WritePin>

	// Initialise LCD and show "Welcome" top/left justified
	sendData(0xA5);
 8004778:	20a5      	movs	r0, #165	; 0xa5
 800477a:	f7ff fcb9 	bl	80040f0 <sendData>
	lcd_init();
 800477e:	f7ff fce4 	bl	800414a <lcd_init>
	lcd_clear();
 8004782:	f7ff fd3d 	bl	8004200 <lcd_clear>
	lcd_setLine(127,0,127,31,1);
 8004786:	2301      	movs	r3, #1
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	231f      	movs	r3, #31
 800478c:	227f      	movs	r2, #127	; 0x7f
 800478e:	2100      	movs	r1, #0
 8004790:	207f      	movs	r0, #127	; 0x7f
 8004792:	f7ff fdef 	bl	8004374 <lcd_setLine>
	lcd_setLine(0,0,0,31,1);
 8004796:	2301      	movs	r3, #1
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	231f      	movs	r3, #31
 800479c:	2200      	movs	r2, #0
 800479e:	2100      	movs	r1, #0
 80047a0:	2000      	movs	r0, #0
 80047a2:	f7ff fde7 	bl	8004374 <lcd_setLine>
	lcd_setString(4,16,"",LCD_FONT_8,false);
 80047a6:	2300      	movs	r3, #0
 80047a8:	9300      	str	r3, [sp, #0]
 80047aa:	2300      	movs	r3, #0
 80047ac:	4a0b      	ldr	r2, [pc, #44]	; (80047dc <main+0xb0>)
 80047ae:	2110      	movs	r1, #16
 80047b0:	2004      	movs	r0, #4
 80047b2:	f7ff fdad 	bl	8004310 <lcd_setString>
	lcd_show();
 80047b6:	f7ff fefb 	bl	80045b0 <lcd_show>

	// start PWM and timer interrupt
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80047ba:	2108      	movs	r1, #8
 80047bc:	4808      	ldr	r0, [pc, #32]	; (80047e0 <main+0xb4>)
 80047be:	f7fe fb7f 	bl	8002ec0 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim6);
 80047c2:	4808      	ldr	r0, [pc, #32]	; (80047e4 <main+0xb8>)
 80047c4:	f7fe fb23 	bl	8002e0e <HAL_TIM_Base_Start_IT>
	/* USER CODE BEGIN WHILE */
	while (1)
	{
//		beep_and_blink(100, 1000, 0.01);

		HAL_Delay(100);
 80047c8:	2064      	movs	r0, #100	; 0x64
 80047ca:	f7fc fbff 	bl	8000fcc <HAL_Delay>
 80047ce:	e7fb      	b.n	80047c8 <main+0x9c>
 80047d0:	40020400 	.word	0x40020400
 80047d4:	40020800 	.word	0x40020800
 80047d8:	40020000 	.word	0x40020000
 80047dc:	08006eec 	.word	0x08006eec
 80047e0:	20000594 	.word	0x20000594
 80047e4:	20000554 	.word	0x20000554

080047e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b094      	sub	sp, #80	; 0x50
 80047ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80047ee:	f107 031c 	add.w	r3, r7, #28
 80047f2:	2234      	movs	r2, #52	; 0x34
 80047f4:	2100      	movs	r1, #0
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 fb1e 	bl	8004e38 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80047fc:	f107 0308 	add.w	r3, r7, #8
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	605a      	str	r2, [r3, #4]
 8004806:	609a      	str	r2, [r3, #8]
 8004808:	60da      	str	r2, [r3, #12]
 800480a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_RCC_PWR_CLK_ENABLE();
 800480c:	2300      	movs	r3, #0
 800480e:	607b      	str	r3, [r7, #4]
 8004810:	4b23      	ldr	r3, [pc, #140]	; (80048a0 <SystemClock_Config+0xb8>)
 8004812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004814:	4a22      	ldr	r2, [pc, #136]	; (80048a0 <SystemClock_Config+0xb8>)
 8004816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800481a:	6413      	str	r3, [r2, #64]	; 0x40
 800481c:	4b20      	ldr	r3, [pc, #128]	; (80048a0 <SystemClock_Config+0xb8>)
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004824:	607b      	str	r3, [r7, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004828:	2300      	movs	r3, #0
 800482a:	603b      	str	r3, [r7, #0]
 800482c:	4b1d      	ldr	r3, [pc, #116]	; (80048a4 <SystemClock_Config+0xbc>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004834:	4a1b      	ldr	r2, [pc, #108]	; (80048a4 <SystemClock_Config+0xbc>)
 8004836:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800483a:	6013      	str	r3, [r2, #0]
 800483c:	4b19      	ldr	r3, [pc, #100]	; (80048a4 <SystemClock_Config+0xbc>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004844:	603b      	str	r3, [r7, #0]
 8004846:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004848:	2302      	movs	r3, #2
 800484a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800484c:	2301      	movs	r3, #1
 800484e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004850:	2310      	movs	r3, #16
 8004852:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004854:	2300      	movs	r3, #0
 8004856:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004858:	f107 031c 	add.w	r3, r7, #28
 800485c:	4618      	mov	r0, r3
 800485e:	f7fd fe0d 	bl	800247c <HAL_RCC_OscConfig>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <SystemClock_Config+0x84>
	{
	Error_Handler();
 8004868:	f000 f81e 	bl	80048a8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800486c:	230f      	movs	r3, #15
 800486e:	60bb      	str	r3, [r7, #8]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004874:	2300      	movs	r3, #0
 8004876:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004878:	2300      	movs	r3, #0
 800487a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800487c:	2300      	movs	r3, #0
 800487e:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004880:	f107 0308 	add.w	r3, r7, #8
 8004884:	2100      	movs	r1, #0
 8004886:	4618      	mov	r0, r3
 8004888:	f7fd fba4 	bl	8001fd4 <HAL_RCC_ClockConfig>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <SystemClock_Config+0xae>
	{
	Error_Handler();
 8004892:	f000 f809 	bl	80048a8 <Error_Handler>
	}
}
 8004896:	bf00      	nop
 8004898:	3750      	adds	r7, #80	; 0x50
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40023800 	.word	0x40023800
 80048a4:	40007000 	.word	0x40007000

080048a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	lcd_setString(4,16,"	ERROR OCCURED	",LCD_FONT_8,false);
 80048ae:	2300      	movs	r3, #0
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	2300      	movs	r3, #0
 80048b4:	4a04      	ldr	r2, [pc, #16]	; (80048c8 <Error_Handler+0x20>)
 80048b6:	2110      	movs	r1, #16
 80048b8:	2004      	movs	r0, #4
 80048ba:	f7ff fd29 	bl	8004310 <lcd_setString>
	lcd_show();
 80048be:	f7ff fe77 	bl	80045b0 <lcd_show>
	/* USER CODE END Error_Handler_Debug */
}
 80048c2:	bf00      	nop
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	08006ef0 	.word	0x08006ef0

080048cc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80048d0:	4b17      	ldr	r3, [pc, #92]	; (8004930 <MX_SPI1_Init+0x64>)
 80048d2:	4a18      	ldr	r2, [pc, #96]	; (8004934 <MX_SPI1_Init+0x68>)
 80048d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80048d6:	4b16      	ldr	r3, [pc, #88]	; (8004930 <MX_SPI1_Init+0x64>)
 80048d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80048dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80048de:	4b14      	ldr	r3, [pc, #80]	; (8004930 <MX_SPI1_Init+0x64>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80048e4:	4b12      	ldr	r3, [pc, #72]	; (8004930 <MX_SPI1_Init+0x64>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80048ea:	4b11      	ldr	r3, [pc, #68]	; (8004930 <MX_SPI1_Init+0x64>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80048f0:	4b0f      	ldr	r3, [pc, #60]	; (8004930 <MX_SPI1_Init+0x64>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80048f6:	4b0e      	ldr	r3, [pc, #56]	; (8004930 <MX_SPI1_Init+0x64>)
 80048f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80048fe:	4b0c      	ldr	r3, [pc, #48]	; (8004930 <MX_SPI1_Init+0x64>)
 8004900:	2210      	movs	r2, #16
 8004902:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004904:	4b0a      	ldr	r3, [pc, #40]	; (8004930 <MX_SPI1_Init+0x64>)
 8004906:	2200      	movs	r2, #0
 8004908:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800490a:	4b09      	ldr	r3, [pc, #36]	; (8004930 <MX_SPI1_Init+0x64>)
 800490c:	2200      	movs	r2, #0
 800490e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004910:	4b07      	ldr	r3, [pc, #28]	; (8004930 <MX_SPI1_Init+0x64>)
 8004912:	2200      	movs	r2, #0
 8004914:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004916:	4b06      	ldr	r3, [pc, #24]	; (8004930 <MX_SPI1_Init+0x64>)
 8004918:	220a      	movs	r2, #10
 800491a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800491c:	4804      	ldr	r0, [pc, #16]	; (8004930 <MX_SPI1_Init+0x64>)
 800491e:	f7fe f807 	bl	8002930 <HAL_SPI_Init>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004928:	f7ff ffbe 	bl	80048a8 <Error_Handler>
  }

}
 800492c:	bf00      	nop
 800492e:	bd80      	pop	{r7, pc}
 8004930:	200004fc 	.word	0x200004fc
 8004934:	40013000 	.word	0x40013000

08004938 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b08a      	sub	sp, #40	; 0x28
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004940:	f107 0314 	add.w	r3, r7, #20
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	609a      	str	r2, [r3, #8]
 800494c:	60da      	str	r2, [r3, #12]
 800494e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a19      	ldr	r2, [pc, #100]	; (80049bc <HAL_SPI_MspInit+0x84>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d12b      	bne.n	80049b2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800495a:	2300      	movs	r3, #0
 800495c:	613b      	str	r3, [r7, #16]
 800495e:	4b18      	ldr	r3, [pc, #96]	; (80049c0 <HAL_SPI_MspInit+0x88>)
 8004960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004962:	4a17      	ldr	r2, [pc, #92]	; (80049c0 <HAL_SPI_MspInit+0x88>)
 8004964:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004968:	6453      	str	r3, [r2, #68]	; 0x44
 800496a:	4b15      	ldr	r3, [pc, #84]	; (80049c0 <HAL_SPI_MspInit+0x88>)
 800496c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800496e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004972:	613b      	str	r3, [r7, #16]
 8004974:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004976:	2300      	movs	r3, #0
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	4b11      	ldr	r3, [pc, #68]	; (80049c0 <HAL_SPI_MspInit+0x88>)
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	4a10      	ldr	r2, [pc, #64]	; (80049c0 <HAL_SPI_MspInit+0x88>)
 8004980:	f043 0301 	orr.w	r3, r3, #1
 8004984:	6313      	str	r3, [r2, #48]	; 0x30
 8004986:	4b0e      	ldr	r3, [pc, #56]	; (80049c0 <HAL_SPI_MspInit+0x88>)
 8004988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	60fb      	str	r3, [r7, #12]
 8004990:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 8004992:	23a0      	movs	r3, #160	; 0xa0
 8004994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004996:	2302      	movs	r3, #2
 8004998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800499a:	2300      	movs	r3, #0
 800499c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800499e:	2303      	movs	r3, #3
 80049a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80049a2:	2305      	movs	r3, #5
 80049a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049a6:	f107 0314 	add.w	r3, r7, #20
 80049aa:	4619      	mov	r1, r3
 80049ac:	4805      	ldr	r0, [pc, #20]	; (80049c4 <HAL_SPI_MspInit+0x8c>)
 80049ae:	f7fd f83d 	bl	8001a2c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80049b2:	bf00      	nop
 80049b4:	3728      	adds	r7, #40	; 0x28
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	40013000 	.word	0x40013000
 80049c0:	40023800 	.word	0x40023800
 80049c4:	40020000 	.word	0x40020000

080049c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ce:	2300      	movs	r3, #0
 80049d0:	607b      	str	r3, [r7, #4]
 80049d2:	4b10      	ldr	r3, [pc, #64]	; (8004a14 <HAL_MspInit+0x4c>)
 80049d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d6:	4a0f      	ldr	r2, [pc, #60]	; (8004a14 <HAL_MspInit+0x4c>)
 80049d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049dc:	6453      	str	r3, [r2, #68]	; 0x44
 80049de:	4b0d      	ldr	r3, [pc, #52]	; (8004a14 <HAL_MspInit+0x4c>)
 80049e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049e6:	607b      	str	r3, [r7, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049ea:	2300      	movs	r3, #0
 80049ec:	603b      	str	r3, [r7, #0]
 80049ee:	4b09      	ldr	r3, [pc, #36]	; (8004a14 <HAL_MspInit+0x4c>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	4a08      	ldr	r2, [pc, #32]	; (8004a14 <HAL_MspInit+0x4c>)
 80049f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049f8:	6413      	str	r3, [r2, #64]	; 0x40
 80049fa:	4b06      	ldr	r3, [pc, #24]	; (8004a14 <HAL_MspInit+0x4c>)
 80049fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a02:	603b      	str	r3, [r7, #0]
 8004a04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	40023800 	.word	0x40023800

08004a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004a1c:	bf00      	nop
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a26:	b480      	push	{r7}
 8004a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a2a:	e7fe      	b.n	8004a2a <HardFault_Handler+0x4>

08004a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a30:	e7fe      	b.n	8004a30 <MemManage_Handler+0x4>

08004a32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a32:	b480      	push	{r7}
 8004a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a36:	e7fe      	b.n	8004a36 <BusFault_Handler+0x4>

08004a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a3c:	e7fe      	b.n	8004a3c <UsageFault_Handler+0x4>

08004a3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a42:	bf00      	nop
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a50:	bf00      	nop
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a5e:	bf00      	nop
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a6c:	f7fc fa8e 	bl	8000f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a70:	bf00      	nop
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void){
 8004a74:	b580      	push	{r7, lr}
 8004a76:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim6);
 8004a78:	4802      	ldr	r0, [pc, #8]	; (8004a84 <TIM6_DAC_IRQHandler+0x10>)
 8004a7a:	f7fe fa5f 	bl	8002f3c <HAL_TIM_IRQHandler>
}
 8004a7e:	bf00      	nop
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	20000554 	.word	0x20000554

08004a88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004a90:	4b11      	ldr	r3, [pc, #68]	; (8004ad8 <_sbrk+0x50>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d102      	bne.n	8004a9e <_sbrk+0x16>
		heap_end = &end;
 8004a98:	4b0f      	ldr	r3, [pc, #60]	; (8004ad8 <_sbrk+0x50>)
 8004a9a:	4a10      	ldr	r2, [pc, #64]	; (8004adc <_sbrk+0x54>)
 8004a9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004a9e:	4b0e      	ldr	r3, [pc, #56]	; (8004ad8 <_sbrk+0x50>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004aa4:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <_sbrk+0x50>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4413      	add	r3, r2
 8004aac:	466a      	mov	r2, sp
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d907      	bls.n	8004ac2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004ab2:	f000 f997 	bl	8004de4 <__errno>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	230c      	movs	r3, #12
 8004aba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004abc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ac0:	e006      	b.n	8004ad0 <_sbrk+0x48>
	}

	heap_end += incr;
 8004ac2:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <_sbrk+0x50>)
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4413      	add	r3, r2
 8004aca:	4a03      	ldr	r2, [pc, #12]	; (8004ad8 <_sbrk+0x50>)
 8004acc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004ace:	68fb      	ldr	r3, [r7, #12]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	20000408 	.word	0x20000408
 8004adc:	200005d8 	.word	0x200005d8

08004ae0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ae4:	4b16      	ldr	r3, [pc, #88]	; (8004b40 <SystemInit+0x60>)
 8004ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aea:	4a15      	ldr	r2, [pc, #84]	; (8004b40 <SystemInit+0x60>)
 8004aec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004af0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004af4:	4b13      	ldr	r3, [pc, #76]	; (8004b44 <SystemInit+0x64>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a12      	ldr	r2, [pc, #72]	; (8004b44 <SystemInit+0x64>)
 8004afa:	f043 0301 	orr.w	r3, r3, #1
 8004afe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004b00:	4b10      	ldr	r3, [pc, #64]	; (8004b44 <SystemInit+0x64>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004b06:	4b0f      	ldr	r3, [pc, #60]	; (8004b44 <SystemInit+0x64>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a0e      	ldr	r2, [pc, #56]	; (8004b44 <SystemInit+0x64>)
 8004b0c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004b10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b14:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004b16:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <SystemInit+0x64>)
 8004b18:	4a0b      	ldr	r2, [pc, #44]	; (8004b48 <SystemInit+0x68>)
 8004b1a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004b1c:	4b09      	ldr	r3, [pc, #36]	; (8004b44 <SystemInit+0x64>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a08      	ldr	r2, [pc, #32]	; (8004b44 <SystemInit+0x64>)
 8004b22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b26:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004b28:	4b06      	ldr	r3, [pc, #24]	; (8004b44 <SystemInit+0x64>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b2e:	4b04      	ldr	r3, [pc, #16]	; (8004b40 <SystemInit+0x60>)
 8004b30:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b34:	609a      	str	r2, [r3, #8]
#endif
}
 8004b36:	bf00      	nop
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	e000ed00 	.word	0xe000ed00
 8004b44:	40023800 	.word	0x40023800
 8004b48:	24003010 	.word	0x24003010

08004b4c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM2_Init(uint32_t prescaler)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b090      	sub	sp, #64	; 0x40
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b54:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004b58:	2200      	movs	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	605a      	str	r2, [r3, #4]
 8004b5e:	609a      	str	r2, [r3, #8]
 8004b60:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004b6c:	f107 030c 	add.w	r3, r7, #12
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	605a      	str	r2, [r3, #4]
 8004b76:	609a      	str	r2, [r3, #8]
 8004b78:	60da      	str	r2, [r3, #12]
 8004b7a:	611a      	str	r2, [r3, #16]
 8004b7c:	615a      	str	r2, [r3, #20]
 8004b7e:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8004b80:	4b2d      	ldr	r3, [pc, #180]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004b82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004b86:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = prescaler;
 8004b88:	4a2b      	ldr	r2, [pc, #172]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b8e:	4b2a      	ldr	r3, [pc, #168]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 320;
 8004b94:	4b28      	ldr	r3, [pc, #160]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004b96:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004b9a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b9c:	4b26      	ldr	r3, [pc, #152]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ba2:	4b25      	ldr	r3, [pc, #148]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004ba8:	4823      	ldr	r0, [pc, #140]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004baa:	f7fe f905 	bl	8002db8 <HAL_TIM_Base_Init>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8004bb4:	f7ff fe78 	bl	80048a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bbc:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004bbe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	481c      	ldr	r0, [pc, #112]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004bc6:	f7fe fb87 	bl	80032d8 <HAL_TIM_ConfigClockSource>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8004bd0:	f7ff fe6a 	bl	80048a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004bd4:	4818      	ldr	r0, [pc, #96]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004bd6:	f7fe f93e 	bl	8002e56 <HAL_TIM_PWM_Init>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8004be0:	f7ff fe62 	bl	80048a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004be4:	2300      	movs	r3, #0
 8004be6:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004be8:	2300      	movs	r3, #0
 8004bea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004bec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	4811      	ldr	r0, [pc, #68]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004bf4:	f7fe ff5f 	bl	8003ab6 <HAL_TIMEx_MasterConfigSynchronization>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8004bfe:	f7ff fe53 	bl	80048a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c02:	2360      	movs	r3, #96	; 0x60
 8004c04:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = 0;
 8004c06:	2300      	movs	r3, #0
 8004c08:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004c12:	f107 030c 	add.w	r3, r7, #12
 8004c16:	2208      	movs	r2, #8
 8004c18:	4619      	mov	r1, r3
 8004c1a:	4807      	ldr	r0, [pc, #28]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004c1c:	f7fe fa96 	bl	800314c <HAL_TIM_PWM_ConfigChannel>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8004c26:	f7ff fe3f 	bl	80048a8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8004c2a:	4803      	ldr	r0, [pc, #12]	; (8004c38 <MX_TIM2_Init+0xec>)
 8004c2c:	f000 f878 	bl	8004d20 <HAL_TIM_MspPostInit>

}
 8004c30:	bf00      	nop
 8004c32:	3740      	adds	r7, #64	; 0x40
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	20000594 	.word	0x20000594

08004c3c <MX_TIM6_Init>:

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c42:	463b      	mov	r3, r7
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	605a      	str	r2, [r3, #4]

	htim6.Instance = TIM6;
 8004c4a:	4b15      	ldr	r3, [pc, #84]	; (8004ca0 <MX_TIM6_Init+0x64>)
 8004c4c:	4a15      	ldr	r2, [pc, #84]	; (8004ca4 <MX_TIM6_Init+0x68>)
 8004c4e:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 159;
 8004c50:	4b13      	ldr	r3, [pc, #76]	; (8004ca0 <MX_TIM6_Init+0x64>)
 8004c52:	229f      	movs	r2, #159	; 0x9f
 8004c54:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c56:	4b12      	ldr	r3, [pc, #72]	; (8004ca0 <MX_TIM6_Init+0x64>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 4999;
 8004c5c:	4b10      	ldr	r3, [pc, #64]	; (8004ca0 <MX_TIM6_Init+0x64>)
 8004c5e:	f241 3287 	movw	r2, #4999	; 0x1387
 8004c62:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c64:	4b0e      	ldr	r3, [pc, #56]	; (8004ca0 <MX_TIM6_Init+0x64>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004c6a:	480d      	ldr	r0, [pc, #52]	; (8004ca0 <MX_TIM6_Init+0x64>)
 8004c6c:	f7fe f8a4 	bl	8002db8 <HAL_TIM_Base_Init>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <MX_TIM6_Init+0x3e>
	{
		Error_Handler();
 8004c76:	f7ff fe17 	bl	80048a8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004c82:	463b      	mov	r3, r7
 8004c84:	4619      	mov	r1, r3
 8004c86:	4806      	ldr	r0, [pc, #24]	; (8004ca0 <MX_TIM6_Init+0x64>)
 8004c88:	f7fe ff15 	bl	8003ab6 <HAL_TIMEx_MasterConfigSynchronization>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <MX_TIM6_Init+0x5a>
	{
		Error_Handler();
 8004c92:	f7ff fe09 	bl	80048a8 <Error_Handler>
	}
}
 8004c96:	bf00      	nop
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20000554 	.word	0x20000554
 8004ca4:	40001000 	.word	0x40001000

08004ca8 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  if(tim_baseHandle->Instance==TIM2)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb8:	d10e      	bne.n	8004cd8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004cba:	2300      	movs	r3, #0
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	4b16      	ldr	r3, [pc, #88]	; (8004d18 <HAL_TIM_Base_MspInit+0x70>)
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	4a15      	ldr	r2, [pc, #84]	; (8004d18 <HAL_TIM_Base_MspInit+0x70>)
 8004cc4:	f043 0301 	orr.w	r3, r3, #1
 8004cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cca:	4b13      	ldr	r3, [pc, #76]	; (8004d18 <HAL_TIM_Base_MspInit+0x70>)
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	60fb      	str	r3, [r7, #12]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004cd6:	e01a      	b.n	8004d0e <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a0f      	ldr	r2, [pc, #60]	; (8004d1c <HAL_TIM_Base_MspInit+0x74>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d115      	bne.n	8004d0e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	4b0c      	ldr	r3, [pc, #48]	; (8004d18 <HAL_TIM_Base_MspInit+0x70>)
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	4a0b      	ldr	r2, [pc, #44]	; (8004d18 <HAL_TIM_Base_MspInit+0x70>)
 8004cec:	f043 0310 	orr.w	r3, r3, #16
 8004cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8004cf2:	4b09      	ldr	r3, [pc, #36]	; (8004d18 <HAL_TIM_Base_MspInit+0x70>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	f003 0310 	and.w	r3, r3, #16
 8004cfa:	60bb      	str	r3, [r7, #8]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2100      	movs	r1, #0
 8004d02:	2036      	movs	r0, #54	; 0x36
 8004d04:	f7fc fe5b 	bl	80019be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d08:	2036      	movs	r0, #54	; 0x36
 8004d0a:	f7fc fe74 	bl	80019f6 <HAL_NVIC_EnableIRQ>
}
 8004d0e:	bf00      	nop
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	40001000 	.word	0x40001000

08004d20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b088      	sub	sp, #32
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d28:	f107 030c 	add.w	r3, r7, #12
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	605a      	str	r2, [r3, #4]
 8004d32:	609a      	str	r2, [r3, #8]
 8004d34:	60da      	str	r2, [r3, #12]
 8004d36:	611a      	str	r2, [r3, #16]

  if(timHandle->Instance==TIM2)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d40:	d11e      	bne.n	8004d80 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d42:	2300      	movs	r3, #0
 8004d44:	60bb      	str	r3, [r7, #8]
 8004d46:	4b10      	ldr	r3, [pc, #64]	; (8004d88 <HAL_TIM_MspPostInit+0x68>)
 8004d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4a:	4a0f      	ldr	r2, [pc, #60]	; (8004d88 <HAL_TIM_MspPostInit+0x68>)
 8004d4c:	f043 0302 	orr.w	r3, r3, #2
 8004d50:	6313      	str	r3, [r2, #48]	; 0x30
 8004d52:	4b0d      	ldr	r3, [pc, #52]	; (8004d88 <HAL_TIM_MspPostInit+0x68>)
 8004d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d56:	f003 0302 	and.w	r3, r3, #2
 8004d5a:	60bb      	str	r3, [r7, #8]
 8004d5c:	68bb      	ldr	r3, [r7, #8]

    /**TIM2 GPIO Configuration
    PB10    ------> TIM2_CH3
    */

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004d5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d62:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d64:	2302      	movs	r3, #2
 8004d66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004d70:	2301      	movs	r3, #1
 8004d72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d74:	f107 030c 	add.w	r3, r7, #12
 8004d78:	4619      	mov	r1, r3
 8004d7a:	4804      	ldr	r0, [pc, #16]	; (8004d8c <HAL_TIM_MspPostInit+0x6c>)
 8004d7c:	f7fc fe56 	bl	8001a2c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
}
 8004d80:	bf00      	nop
 8004d82:	3720      	adds	r7, #32
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	40023800 	.word	0x40023800
 8004d8c:	40020400 	.word	0x40020400

08004d90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004d90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004dc8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004d94:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004d96:	e003      	b.n	8004da0 <LoopCopyDataInit>

08004d98 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004d98:	4b0c      	ldr	r3, [pc, #48]	; (8004dcc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004d9a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004d9c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004d9e:	3104      	adds	r1, #4

08004da0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004da0:	480b      	ldr	r0, [pc, #44]	; (8004dd0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004da2:	4b0c      	ldr	r3, [pc, #48]	; (8004dd4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004da4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004da6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004da8:	d3f6      	bcc.n	8004d98 <CopyDataInit>
  ldr  r2, =_sbss
 8004daa:	4a0b      	ldr	r2, [pc, #44]	; (8004dd8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004dac:	e002      	b.n	8004db4 <LoopFillZerobss>

08004dae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004dae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004db0:	f842 3b04 	str.w	r3, [r2], #4

08004db4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004db4:	4b09      	ldr	r3, [pc, #36]	; (8004ddc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004db6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004db8:	d3f9      	bcc.n	8004dae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004dba:	f7ff fe91 	bl	8004ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004dbe:	f000 f817 	bl	8004df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004dc2:	f7ff fcb3 	bl	800472c <main>
  bx  lr    
 8004dc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004dc8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004dcc:	08007508 	.word	0x08007508
  ldr  r0, =_sdata
 8004dd0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004dd4:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8004dd8:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8004ddc:	200005d8 	.word	0x200005d8

08004de0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004de0:	e7fe      	b.n	8004de0 <ADC_IRQHandler>
	...

08004de4 <__errno>:
 8004de4:	4b01      	ldr	r3, [pc, #4]	; (8004dec <__errno+0x8>)
 8004de6:	6818      	ldr	r0, [r3, #0]
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	2000000c 	.word	0x2000000c

08004df0 <__libc_init_array>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	4e0d      	ldr	r6, [pc, #52]	; (8004e28 <__libc_init_array+0x38>)
 8004df4:	4c0d      	ldr	r4, [pc, #52]	; (8004e2c <__libc_init_array+0x3c>)
 8004df6:	1ba4      	subs	r4, r4, r6
 8004df8:	10a4      	asrs	r4, r4, #2
 8004dfa:	2500      	movs	r5, #0
 8004dfc:	42a5      	cmp	r5, r4
 8004dfe:	d109      	bne.n	8004e14 <__libc_init_array+0x24>
 8004e00:	4e0b      	ldr	r6, [pc, #44]	; (8004e30 <__libc_init_array+0x40>)
 8004e02:	4c0c      	ldr	r4, [pc, #48]	; (8004e34 <__libc_init_array+0x44>)
 8004e04:	f002 f85c 	bl	8006ec0 <_init>
 8004e08:	1ba4      	subs	r4, r4, r6
 8004e0a:	10a4      	asrs	r4, r4, #2
 8004e0c:	2500      	movs	r5, #0
 8004e0e:	42a5      	cmp	r5, r4
 8004e10:	d105      	bne.n	8004e1e <__libc_init_array+0x2e>
 8004e12:	bd70      	pop	{r4, r5, r6, pc}
 8004e14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e18:	4798      	blx	r3
 8004e1a:	3501      	adds	r5, #1
 8004e1c:	e7ee      	b.n	8004dfc <__libc_init_array+0xc>
 8004e1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e22:	4798      	blx	r3
 8004e24:	3501      	adds	r5, #1
 8004e26:	e7f2      	b.n	8004e0e <__libc_init_array+0x1e>
 8004e28:	08007500 	.word	0x08007500
 8004e2c:	08007500 	.word	0x08007500
 8004e30:	08007500 	.word	0x08007500
 8004e34:	08007504 	.word	0x08007504

08004e38 <memset>:
 8004e38:	4402      	add	r2, r0
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d100      	bne.n	8004e42 <memset+0xa>
 8004e40:	4770      	bx	lr
 8004e42:	f803 1b01 	strb.w	r1, [r3], #1
 8004e46:	e7f9      	b.n	8004e3c <memset+0x4>

08004e48 <__cvt>:
 8004e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e4c:	ec55 4b10 	vmov	r4, r5, d0
 8004e50:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004e52:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e56:	2d00      	cmp	r5, #0
 8004e58:	460e      	mov	r6, r1
 8004e5a:	4691      	mov	r9, r2
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	bfb8      	it	lt
 8004e60:	4622      	movlt	r2, r4
 8004e62:	462b      	mov	r3, r5
 8004e64:	f027 0720 	bic.w	r7, r7, #32
 8004e68:	bfbb      	ittet	lt
 8004e6a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004e6e:	461d      	movlt	r5, r3
 8004e70:	2300      	movge	r3, #0
 8004e72:	232d      	movlt	r3, #45	; 0x2d
 8004e74:	bfb8      	it	lt
 8004e76:	4614      	movlt	r4, r2
 8004e78:	2f46      	cmp	r7, #70	; 0x46
 8004e7a:	700b      	strb	r3, [r1, #0]
 8004e7c:	d004      	beq.n	8004e88 <__cvt+0x40>
 8004e7e:	2f45      	cmp	r7, #69	; 0x45
 8004e80:	d100      	bne.n	8004e84 <__cvt+0x3c>
 8004e82:	3601      	adds	r6, #1
 8004e84:	2102      	movs	r1, #2
 8004e86:	e000      	b.n	8004e8a <__cvt+0x42>
 8004e88:	2103      	movs	r1, #3
 8004e8a:	ab03      	add	r3, sp, #12
 8004e8c:	9301      	str	r3, [sp, #4]
 8004e8e:	ab02      	add	r3, sp, #8
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	4632      	mov	r2, r6
 8004e94:	4653      	mov	r3, sl
 8004e96:	ec45 4b10 	vmov	d0, r4, r5
 8004e9a:	f000 fcdd 	bl	8005858 <_dtoa_r>
 8004e9e:	2f47      	cmp	r7, #71	; 0x47
 8004ea0:	4680      	mov	r8, r0
 8004ea2:	d102      	bne.n	8004eaa <__cvt+0x62>
 8004ea4:	f019 0f01 	tst.w	r9, #1
 8004ea8:	d026      	beq.n	8004ef8 <__cvt+0xb0>
 8004eaa:	2f46      	cmp	r7, #70	; 0x46
 8004eac:	eb08 0906 	add.w	r9, r8, r6
 8004eb0:	d111      	bne.n	8004ed6 <__cvt+0x8e>
 8004eb2:	f898 3000 	ldrb.w	r3, [r8]
 8004eb6:	2b30      	cmp	r3, #48	; 0x30
 8004eb8:	d10a      	bne.n	8004ed0 <__cvt+0x88>
 8004eba:	2200      	movs	r2, #0
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	f7fb fe21 	bl	8000b08 <__aeabi_dcmpeq>
 8004ec6:	b918      	cbnz	r0, 8004ed0 <__cvt+0x88>
 8004ec8:	f1c6 0601 	rsb	r6, r6, #1
 8004ecc:	f8ca 6000 	str.w	r6, [sl]
 8004ed0:	f8da 3000 	ldr.w	r3, [sl]
 8004ed4:	4499      	add	r9, r3
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	2300      	movs	r3, #0
 8004eda:	4620      	mov	r0, r4
 8004edc:	4629      	mov	r1, r5
 8004ede:	f7fb fe13 	bl	8000b08 <__aeabi_dcmpeq>
 8004ee2:	b938      	cbnz	r0, 8004ef4 <__cvt+0xac>
 8004ee4:	2230      	movs	r2, #48	; 0x30
 8004ee6:	9b03      	ldr	r3, [sp, #12]
 8004ee8:	454b      	cmp	r3, r9
 8004eea:	d205      	bcs.n	8004ef8 <__cvt+0xb0>
 8004eec:	1c59      	adds	r1, r3, #1
 8004eee:	9103      	str	r1, [sp, #12]
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	e7f8      	b.n	8004ee6 <__cvt+0x9e>
 8004ef4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004ef8:	9b03      	ldr	r3, [sp, #12]
 8004efa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004efc:	eba3 0308 	sub.w	r3, r3, r8
 8004f00:	4640      	mov	r0, r8
 8004f02:	6013      	str	r3, [r2, #0]
 8004f04:	b004      	add	sp, #16
 8004f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004f0a <__exponent>:
 8004f0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f0c:	2900      	cmp	r1, #0
 8004f0e:	4604      	mov	r4, r0
 8004f10:	bfba      	itte	lt
 8004f12:	4249      	neglt	r1, r1
 8004f14:	232d      	movlt	r3, #45	; 0x2d
 8004f16:	232b      	movge	r3, #43	; 0x2b
 8004f18:	2909      	cmp	r1, #9
 8004f1a:	f804 2b02 	strb.w	r2, [r4], #2
 8004f1e:	7043      	strb	r3, [r0, #1]
 8004f20:	dd20      	ble.n	8004f64 <__exponent+0x5a>
 8004f22:	f10d 0307 	add.w	r3, sp, #7
 8004f26:	461f      	mov	r7, r3
 8004f28:	260a      	movs	r6, #10
 8004f2a:	fb91 f5f6 	sdiv	r5, r1, r6
 8004f2e:	fb06 1115 	mls	r1, r6, r5, r1
 8004f32:	3130      	adds	r1, #48	; 0x30
 8004f34:	2d09      	cmp	r5, #9
 8004f36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f3a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8004f3e:	4629      	mov	r1, r5
 8004f40:	dc09      	bgt.n	8004f56 <__exponent+0x4c>
 8004f42:	3130      	adds	r1, #48	; 0x30
 8004f44:	3b02      	subs	r3, #2
 8004f46:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004f4a:	42bb      	cmp	r3, r7
 8004f4c:	4622      	mov	r2, r4
 8004f4e:	d304      	bcc.n	8004f5a <__exponent+0x50>
 8004f50:	1a10      	subs	r0, r2, r0
 8004f52:	b003      	add	sp, #12
 8004f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f56:	4613      	mov	r3, r2
 8004f58:	e7e7      	b.n	8004f2a <__exponent+0x20>
 8004f5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f5e:	f804 2b01 	strb.w	r2, [r4], #1
 8004f62:	e7f2      	b.n	8004f4a <__exponent+0x40>
 8004f64:	2330      	movs	r3, #48	; 0x30
 8004f66:	4419      	add	r1, r3
 8004f68:	7083      	strb	r3, [r0, #2]
 8004f6a:	1d02      	adds	r2, r0, #4
 8004f6c:	70c1      	strb	r1, [r0, #3]
 8004f6e:	e7ef      	b.n	8004f50 <__exponent+0x46>

08004f70 <_printf_float>:
 8004f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f74:	b08d      	sub	sp, #52	; 0x34
 8004f76:	460c      	mov	r4, r1
 8004f78:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004f7c:	4616      	mov	r6, r2
 8004f7e:	461f      	mov	r7, r3
 8004f80:	4605      	mov	r5, r0
 8004f82:	f001 fa21 	bl	80063c8 <_localeconv_r>
 8004f86:	6803      	ldr	r3, [r0, #0]
 8004f88:	9304      	str	r3, [sp, #16]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fb f940 	bl	8000210 <strlen>
 8004f90:	2300      	movs	r3, #0
 8004f92:	930a      	str	r3, [sp, #40]	; 0x28
 8004f94:	f8d8 3000 	ldr.w	r3, [r8]
 8004f98:	9005      	str	r0, [sp, #20]
 8004f9a:	3307      	adds	r3, #7
 8004f9c:	f023 0307 	bic.w	r3, r3, #7
 8004fa0:	f103 0208 	add.w	r2, r3, #8
 8004fa4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004fa8:	f8d4 b000 	ldr.w	fp, [r4]
 8004fac:	f8c8 2000 	str.w	r2, [r8]
 8004fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004fb8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004fbc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004fc0:	9307      	str	r3, [sp, #28]
 8004fc2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004fc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fca:	4ba7      	ldr	r3, [pc, #668]	; (8005268 <_printf_float+0x2f8>)
 8004fcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fd0:	f7fb fdcc 	bl	8000b6c <__aeabi_dcmpun>
 8004fd4:	bb70      	cbnz	r0, 8005034 <_printf_float+0xc4>
 8004fd6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fda:	4ba3      	ldr	r3, [pc, #652]	; (8005268 <_printf_float+0x2f8>)
 8004fdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fe0:	f7fb fda6 	bl	8000b30 <__aeabi_dcmple>
 8004fe4:	bb30      	cbnz	r0, 8005034 <_printf_float+0xc4>
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	2300      	movs	r3, #0
 8004fea:	4640      	mov	r0, r8
 8004fec:	4649      	mov	r1, r9
 8004fee:	f7fb fd95 	bl	8000b1c <__aeabi_dcmplt>
 8004ff2:	b110      	cbz	r0, 8004ffa <_printf_float+0x8a>
 8004ff4:	232d      	movs	r3, #45	; 0x2d
 8004ff6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ffa:	4a9c      	ldr	r2, [pc, #624]	; (800526c <_printf_float+0x2fc>)
 8004ffc:	4b9c      	ldr	r3, [pc, #624]	; (8005270 <_printf_float+0x300>)
 8004ffe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005002:	bf8c      	ite	hi
 8005004:	4690      	movhi	r8, r2
 8005006:	4698      	movls	r8, r3
 8005008:	2303      	movs	r3, #3
 800500a:	f02b 0204 	bic.w	r2, fp, #4
 800500e:	6123      	str	r3, [r4, #16]
 8005010:	6022      	str	r2, [r4, #0]
 8005012:	f04f 0900 	mov.w	r9, #0
 8005016:	9700      	str	r7, [sp, #0]
 8005018:	4633      	mov	r3, r6
 800501a:	aa0b      	add	r2, sp, #44	; 0x2c
 800501c:	4621      	mov	r1, r4
 800501e:	4628      	mov	r0, r5
 8005020:	f000 f9e6 	bl	80053f0 <_printf_common>
 8005024:	3001      	adds	r0, #1
 8005026:	f040 808d 	bne.w	8005144 <_printf_float+0x1d4>
 800502a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800502e:	b00d      	add	sp, #52	; 0x34
 8005030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005034:	4642      	mov	r2, r8
 8005036:	464b      	mov	r3, r9
 8005038:	4640      	mov	r0, r8
 800503a:	4649      	mov	r1, r9
 800503c:	f7fb fd96 	bl	8000b6c <__aeabi_dcmpun>
 8005040:	b110      	cbz	r0, 8005048 <_printf_float+0xd8>
 8005042:	4a8c      	ldr	r2, [pc, #560]	; (8005274 <_printf_float+0x304>)
 8005044:	4b8c      	ldr	r3, [pc, #560]	; (8005278 <_printf_float+0x308>)
 8005046:	e7da      	b.n	8004ffe <_printf_float+0x8e>
 8005048:	6861      	ldr	r1, [r4, #4]
 800504a:	1c4b      	adds	r3, r1, #1
 800504c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005050:	a80a      	add	r0, sp, #40	; 0x28
 8005052:	d13e      	bne.n	80050d2 <_printf_float+0x162>
 8005054:	2306      	movs	r3, #6
 8005056:	6063      	str	r3, [r4, #4]
 8005058:	2300      	movs	r3, #0
 800505a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800505e:	ab09      	add	r3, sp, #36	; 0x24
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	ec49 8b10 	vmov	d0, r8, r9
 8005066:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800506a:	6022      	str	r2, [r4, #0]
 800506c:	f8cd a004 	str.w	sl, [sp, #4]
 8005070:	6861      	ldr	r1, [r4, #4]
 8005072:	4628      	mov	r0, r5
 8005074:	f7ff fee8 	bl	8004e48 <__cvt>
 8005078:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800507c:	2b47      	cmp	r3, #71	; 0x47
 800507e:	4680      	mov	r8, r0
 8005080:	d109      	bne.n	8005096 <_printf_float+0x126>
 8005082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005084:	1cd8      	adds	r0, r3, #3
 8005086:	db02      	blt.n	800508e <_printf_float+0x11e>
 8005088:	6862      	ldr	r2, [r4, #4]
 800508a:	4293      	cmp	r3, r2
 800508c:	dd47      	ble.n	800511e <_printf_float+0x1ae>
 800508e:	f1aa 0a02 	sub.w	sl, sl, #2
 8005092:	fa5f fa8a 	uxtb.w	sl, sl
 8005096:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800509a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800509c:	d824      	bhi.n	80050e8 <_printf_float+0x178>
 800509e:	3901      	subs	r1, #1
 80050a0:	4652      	mov	r2, sl
 80050a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80050a6:	9109      	str	r1, [sp, #36]	; 0x24
 80050a8:	f7ff ff2f 	bl	8004f0a <__exponent>
 80050ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050ae:	1813      	adds	r3, r2, r0
 80050b0:	2a01      	cmp	r2, #1
 80050b2:	4681      	mov	r9, r0
 80050b4:	6123      	str	r3, [r4, #16]
 80050b6:	dc02      	bgt.n	80050be <_printf_float+0x14e>
 80050b8:	6822      	ldr	r2, [r4, #0]
 80050ba:	07d1      	lsls	r1, r2, #31
 80050bc:	d501      	bpl.n	80050c2 <_printf_float+0x152>
 80050be:	3301      	adds	r3, #1
 80050c0:	6123      	str	r3, [r4, #16]
 80050c2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d0a5      	beq.n	8005016 <_printf_float+0xa6>
 80050ca:	232d      	movs	r3, #45	; 0x2d
 80050cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d0:	e7a1      	b.n	8005016 <_printf_float+0xa6>
 80050d2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80050d6:	f000 8177 	beq.w	80053c8 <_printf_float+0x458>
 80050da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80050de:	d1bb      	bne.n	8005058 <_printf_float+0xe8>
 80050e0:	2900      	cmp	r1, #0
 80050e2:	d1b9      	bne.n	8005058 <_printf_float+0xe8>
 80050e4:	2301      	movs	r3, #1
 80050e6:	e7b6      	b.n	8005056 <_printf_float+0xe6>
 80050e8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80050ec:	d119      	bne.n	8005122 <_printf_float+0x1b2>
 80050ee:	2900      	cmp	r1, #0
 80050f0:	6863      	ldr	r3, [r4, #4]
 80050f2:	dd0c      	ble.n	800510e <_printf_float+0x19e>
 80050f4:	6121      	str	r1, [r4, #16]
 80050f6:	b913      	cbnz	r3, 80050fe <_printf_float+0x18e>
 80050f8:	6822      	ldr	r2, [r4, #0]
 80050fa:	07d2      	lsls	r2, r2, #31
 80050fc:	d502      	bpl.n	8005104 <_printf_float+0x194>
 80050fe:	3301      	adds	r3, #1
 8005100:	440b      	add	r3, r1
 8005102:	6123      	str	r3, [r4, #16]
 8005104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005106:	65a3      	str	r3, [r4, #88]	; 0x58
 8005108:	f04f 0900 	mov.w	r9, #0
 800510c:	e7d9      	b.n	80050c2 <_printf_float+0x152>
 800510e:	b913      	cbnz	r3, 8005116 <_printf_float+0x1a6>
 8005110:	6822      	ldr	r2, [r4, #0]
 8005112:	07d0      	lsls	r0, r2, #31
 8005114:	d501      	bpl.n	800511a <_printf_float+0x1aa>
 8005116:	3302      	adds	r3, #2
 8005118:	e7f3      	b.n	8005102 <_printf_float+0x192>
 800511a:	2301      	movs	r3, #1
 800511c:	e7f1      	b.n	8005102 <_printf_float+0x192>
 800511e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005122:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005126:	4293      	cmp	r3, r2
 8005128:	db05      	blt.n	8005136 <_printf_float+0x1c6>
 800512a:	6822      	ldr	r2, [r4, #0]
 800512c:	6123      	str	r3, [r4, #16]
 800512e:	07d1      	lsls	r1, r2, #31
 8005130:	d5e8      	bpl.n	8005104 <_printf_float+0x194>
 8005132:	3301      	adds	r3, #1
 8005134:	e7e5      	b.n	8005102 <_printf_float+0x192>
 8005136:	2b00      	cmp	r3, #0
 8005138:	bfd4      	ite	le
 800513a:	f1c3 0302 	rsble	r3, r3, #2
 800513e:	2301      	movgt	r3, #1
 8005140:	4413      	add	r3, r2
 8005142:	e7de      	b.n	8005102 <_printf_float+0x192>
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	055a      	lsls	r2, r3, #21
 8005148:	d407      	bmi.n	800515a <_printf_float+0x1ea>
 800514a:	6923      	ldr	r3, [r4, #16]
 800514c:	4642      	mov	r2, r8
 800514e:	4631      	mov	r1, r6
 8005150:	4628      	mov	r0, r5
 8005152:	47b8      	blx	r7
 8005154:	3001      	adds	r0, #1
 8005156:	d12b      	bne.n	80051b0 <_printf_float+0x240>
 8005158:	e767      	b.n	800502a <_printf_float+0xba>
 800515a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800515e:	f240 80dc 	bls.w	800531a <_printf_float+0x3aa>
 8005162:	2200      	movs	r2, #0
 8005164:	2300      	movs	r3, #0
 8005166:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800516a:	f7fb fccd 	bl	8000b08 <__aeabi_dcmpeq>
 800516e:	2800      	cmp	r0, #0
 8005170:	d033      	beq.n	80051da <_printf_float+0x26a>
 8005172:	2301      	movs	r3, #1
 8005174:	4a41      	ldr	r2, [pc, #260]	; (800527c <_printf_float+0x30c>)
 8005176:	4631      	mov	r1, r6
 8005178:	4628      	mov	r0, r5
 800517a:	47b8      	blx	r7
 800517c:	3001      	adds	r0, #1
 800517e:	f43f af54 	beq.w	800502a <_printf_float+0xba>
 8005182:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005186:	429a      	cmp	r2, r3
 8005188:	db02      	blt.n	8005190 <_printf_float+0x220>
 800518a:	6823      	ldr	r3, [r4, #0]
 800518c:	07d8      	lsls	r0, r3, #31
 800518e:	d50f      	bpl.n	80051b0 <_printf_float+0x240>
 8005190:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005194:	4631      	mov	r1, r6
 8005196:	4628      	mov	r0, r5
 8005198:	47b8      	blx	r7
 800519a:	3001      	adds	r0, #1
 800519c:	f43f af45 	beq.w	800502a <_printf_float+0xba>
 80051a0:	f04f 0800 	mov.w	r8, #0
 80051a4:	f104 091a 	add.w	r9, r4, #26
 80051a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051aa:	3b01      	subs	r3, #1
 80051ac:	4543      	cmp	r3, r8
 80051ae:	dc09      	bgt.n	80051c4 <_printf_float+0x254>
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	079b      	lsls	r3, r3, #30
 80051b4:	f100 8103 	bmi.w	80053be <_printf_float+0x44e>
 80051b8:	68e0      	ldr	r0, [r4, #12]
 80051ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051bc:	4298      	cmp	r0, r3
 80051be:	bfb8      	it	lt
 80051c0:	4618      	movlt	r0, r3
 80051c2:	e734      	b.n	800502e <_printf_float+0xbe>
 80051c4:	2301      	movs	r3, #1
 80051c6:	464a      	mov	r2, r9
 80051c8:	4631      	mov	r1, r6
 80051ca:	4628      	mov	r0, r5
 80051cc:	47b8      	blx	r7
 80051ce:	3001      	adds	r0, #1
 80051d0:	f43f af2b 	beq.w	800502a <_printf_float+0xba>
 80051d4:	f108 0801 	add.w	r8, r8, #1
 80051d8:	e7e6      	b.n	80051a8 <_printf_float+0x238>
 80051da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051dc:	2b00      	cmp	r3, #0
 80051de:	dc2b      	bgt.n	8005238 <_printf_float+0x2c8>
 80051e0:	2301      	movs	r3, #1
 80051e2:	4a26      	ldr	r2, [pc, #152]	; (800527c <_printf_float+0x30c>)
 80051e4:	4631      	mov	r1, r6
 80051e6:	4628      	mov	r0, r5
 80051e8:	47b8      	blx	r7
 80051ea:	3001      	adds	r0, #1
 80051ec:	f43f af1d 	beq.w	800502a <_printf_float+0xba>
 80051f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051f2:	b923      	cbnz	r3, 80051fe <_printf_float+0x28e>
 80051f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051f6:	b913      	cbnz	r3, 80051fe <_printf_float+0x28e>
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	07d9      	lsls	r1, r3, #31
 80051fc:	d5d8      	bpl.n	80051b0 <_printf_float+0x240>
 80051fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005202:	4631      	mov	r1, r6
 8005204:	4628      	mov	r0, r5
 8005206:	47b8      	blx	r7
 8005208:	3001      	adds	r0, #1
 800520a:	f43f af0e 	beq.w	800502a <_printf_float+0xba>
 800520e:	f04f 0900 	mov.w	r9, #0
 8005212:	f104 0a1a 	add.w	sl, r4, #26
 8005216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005218:	425b      	negs	r3, r3
 800521a:	454b      	cmp	r3, r9
 800521c:	dc01      	bgt.n	8005222 <_printf_float+0x2b2>
 800521e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005220:	e794      	b.n	800514c <_printf_float+0x1dc>
 8005222:	2301      	movs	r3, #1
 8005224:	4652      	mov	r2, sl
 8005226:	4631      	mov	r1, r6
 8005228:	4628      	mov	r0, r5
 800522a:	47b8      	blx	r7
 800522c:	3001      	adds	r0, #1
 800522e:	f43f aefc 	beq.w	800502a <_printf_float+0xba>
 8005232:	f109 0901 	add.w	r9, r9, #1
 8005236:	e7ee      	b.n	8005216 <_printf_float+0x2a6>
 8005238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800523a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800523c:	429a      	cmp	r2, r3
 800523e:	bfa8      	it	ge
 8005240:	461a      	movge	r2, r3
 8005242:	2a00      	cmp	r2, #0
 8005244:	4691      	mov	r9, r2
 8005246:	dd07      	ble.n	8005258 <_printf_float+0x2e8>
 8005248:	4613      	mov	r3, r2
 800524a:	4631      	mov	r1, r6
 800524c:	4642      	mov	r2, r8
 800524e:	4628      	mov	r0, r5
 8005250:	47b8      	blx	r7
 8005252:	3001      	adds	r0, #1
 8005254:	f43f aee9 	beq.w	800502a <_printf_float+0xba>
 8005258:	f104 031a 	add.w	r3, r4, #26
 800525c:	f04f 0b00 	mov.w	fp, #0
 8005260:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005264:	9306      	str	r3, [sp, #24]
 8005266:	e015      	b.n	8005294 <_printf_float+0x324>
 8005268:	7fefffff 	.word	0x7fefffff
 800526c:	080072a0 	.word	0x080072a0
 8005270:	0800729c 	.word	0x0800729c
 8005274:	080072a8 	.word	0x080072a8
 8005278:	080072a4 	.word	0x080072a4
 800527c:	080072ac 	.word	0x080072ac
 8005280:	2301      	movs	r3, #1
 8005282:	9a06      	ldr	r2, [sp, #24]
 8005284:	4631      	mov	r1, r6
 8005286:	4628      	mov	r0, r5
 8005288:	47b8      	blx	r7
 800528a:	3001      	adds	r0, #1
 800528c:	f43f aecd 	beq.w	800502a <_printf_float+0xba>
 8005290:	f10b 0b01 	add.w	fp, fp, #1
 8005294:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005298:	ebaa 0309 	sub.w	r3, sl, r9
 800529c:	455b      	cmp	r3, fp
 800529e:	dcef      	bgt.n	8005280 <_printf_float+0x310>
 80052a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052a4:	429a      	cmp	r2, r3
 80052a6:	44d0      	add	r8, sl
 80052a8:	db15      	blt.n	80052d6 <_printf_float+0x366>
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	07da      	lsls	r2, r3, #31
 80052ae:	d412      	bmi.n	80052d6 <_printf_float+0x366>
 80052b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052b4:	eba3 020a 	sub.w	r2, r3, sl
 80052b8:	eba3 0a01 	sub.w	sl, r3, r1
 80052bc:	4592      	cmp	sl, r2
 80052be:	bfa8      	it	ge
 80052c0:	4692      	movge	sl, r2
 80052c2:	f1ba 0f00 	cmp.w	sl, #0
 80052c6:	dc0e      	bgt.n	80052e6 <_printf_float+0x376>
 80052c8:	f04f 0800 	mov.w	r8, #0
 80052cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80052d0:	f104 091a 	add.w	r9, r4, #26
 80052d4:	e019      	b.n	800530a <_printf_float+0x39a>
 80052d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052da:	4631      	mov	r1, r6
 80052dc:	4628      	mov	r0, r5
 80052de:	47b8      	blx	r7
 80052e0:	3001      	adds	r0, #1
 80052e2:	d1e5      	bne.n	80052b0 <_printf_float+0x340>
 80052e4:	e6a1      	b.n	800502a <_printf_float+0xba>
 80052e6:	4653      	mov	r3, sl
 80052e8:	4642      	mov	r2, r8
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	d1e9      	bne.n	80052c8 <_printf_float+0x358>
 80052f4:	e699      	b.n	800502a <_printf_float+0xba>
 80052f6:	2301      	movs	r3, #1
 80052f8:	464a      	mov	r2, r9
 80052fa:	4631      	mov	r1, r6
 80052fc:	4628      	mov	r0, r5
 80052fe:	47b8      	blx	r7
 8005300:	3001      	adds	r0, #1
 8005302:	f43f ae92 	beq.w	800502a <_printf_float+0xba>
 8005306:	f108 0801 	add.w	r8, r8, #1
 800530a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800530e:	1a9b      	subs	r3, r3, r2
 8005310:	eba3 030a 	sub.w	r3, r3, sl
 8005314:	4543      	cmp	r3, r8
 8005316:	dcee      	bgt.n	80052f6 <_printf_float+0x386>
 8005318:	e74a      	b.n	80051b0 <_printf_float+0x240>
 800531a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800531c:	2a01      	cmp	r2, #1
 800531e:	dc01      	bgt.n	8005324 <_printf_float+0x3b4>
 8005320:	07db      	lsls	r3, r3, #31
 8005322:	d53a      	bpl.n	800539a <_printf_float+0x42a>
 8005324:	2301      	movs	r3, #1
 8005326:	4642      	mov	r2, r8
 8005328:	4631      	mov	r1, r6
 800532a:	4628      	mov	r0, r5
 800532c:	47b8      	blx	r7
 800532e:	3001      	adds	r0, #1
 8005330:	f43f ae7b 	beq.w	800502a <_printf_float+0xba>
 8005334:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005338:	4631      	mov	r1, r6
 800533a:	4628      	mov	r0, r5
 800533c:	47b8      	blx	r7
 800533e:	3001      	adds	r0, #1
 8005340:	f108 0801 	add.w	r8, r8, #1
 8005344:	f43f ae71 	beq.w	800502a <_printf_float+0xba>
 8005348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800534a:	2200      	movs	r2, #0
 800534c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8005350:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005354:	2300      	movs	r3, #0
 8005356:	f7fb fbd7 	bl	8000b08 <__aeabi_dcmpeq>
 800535a:	b9c8      	cbnz	r0, 8005390 <_printf_float+0x420>
 800535c:	4653      	mov	r3, sl
 800535e:	4642      	mov	r2, r8
 8005360:	4631      	mov	r1, r6
 8005362:	4628      	mov	r0, r5
 8005364:	47b8      	blx	r7
 8005366:	3001      	adds	r0, #1
 8005368:	d10e      	bne.n	8005388 <_printf_float+0x418>
 800536a:	e65e      	b.n	800502a <_printf_float+0xba>
 800536c:	2301      	movs	r3, #1
 800536e:	4652      	mov	r2, sl
 8005370:	4631      	mov	r1, r6
 8005372:	4628      	mov	r0, r5
 8005374:	47b8      	blx	r7
 8005376:	3001      	adds	r0, #1
 8005378:	f43f ae57 	beq.w	800502a <_printf_float+0xba>
 800537c:	f108 0801 	add.w	r8, r8, #1
 8005380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005382:	3b01      	subs	r3, #1
 8005384:	4543      	cmp	r3, r8
 8005386:	dcf1      	bgt.n	800536c <_printf_float+0x3fc>
 8005388:	464b      	mov	r3, r9
 800538a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800538e:	e6de      	b.n	800514e <_printf_float+0x1de>
 8005390:	f04f 0800 	mov.w	r8, #0
 8005394:	f104 0a1a 	add.w	sl, r4, #26
 8005398:	e7f2      	b.n	8005380 <_printf_float+0x410>
 800539a:	2301      	movs	r3, #1
 800539c:	e7df      	b.n	800535e <_printf_float+0x3ee>
 800539e:	2301      	movs	r3, #1
 80053a0:	464a      	mov	r2, r9
 80053a2:	4631      	mov	r1, r6
 80053a4:	4628      	mov	r0, r5
 80053a6:	47b8      	blx	r7
 80053a8:	3001      	adds	r0, #1
 80053aa:	f43f ae3e 	beq.w	800502a <_printf_float+0xba>
 80053ae:	f108 0801 	add.w	r8, r8, #1
 80053b2:	68e3      	ldr	r3, [r4, #12]
 80053b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80053b6:	1a9b      	subs	r3, r3, r2
 80053b8:	4543      	cmp	r3, r8
 80053ba:	dcf0      	bgt.n	800539e <_printf_float+0x42e>
 80053bc:	e6fc      	b.n	80051b8 <_printf_float+0x248>
 80053be:	f04f 0800 	mov.w	r8, #0
 80053c2:	f104 0919 	add.w	r9, r4, #25
 80053c6:	e7f4      	b.n	80053b2 <_printf_float+0x442>
 80053c8:	2900      	cmp	r1, #0
 80053ca:	f43f ae8b 	beq.w	80050e4 <_printf_float+0x174>
 80053ce:	2300      	movs	r3, #0
 80053d0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80053d4:	ab09      	add	r3, sp, #36	; 0x24
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	ec49 8b10 	vmov	d0, r8, r9
 80053dc:	6022      	str	r2, [r4, #0]
 80053de:	f8cd a004 	str.w	sl, [sp, #4]
 80053e2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80053e6:	4628      	mov	r0, r5
 80053e8:	f7ff fd2e 	bl	8004e48 <__cvt>
 80053ec:	4680      	mov	r8, r0
 80053ee:	e648      	b.n	8005082 <_printf_float+0x112>

080053f0 <_printf_common>:
 80053f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053f4:	4691      	mov	r9, r2
 80053f6:	461f      	mov	r7, r3
 80053f8:	688a      	ldr	r2, [r1, #8]
 80053fa:	690b      	ldr	r3, [r1, #16]
 80053fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005400:	4293      	cmp	r3, r2
 8005402:	bfb8      	it	lt
 8005404:	4613      	movlt	r3, r2
 8005406:	f8c9 3000 	str.w	r3, [r9]
 800540a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800540e:	4606      	mov	r6, r0
 8005410:	460c      	mov	r4, r1
 8005412:	b112      	cbz	r2, 800541a <_printf_common+0x2a>
 8005414:	3301      	adds	r3, #1
 8005416:	f8c9 3000 	str.w	r3, [r9]
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	0699      	lsls	r1, r3, #26
 800541e:	bf42      	ittt	mi
 8005420:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005424:	3302      	addmi	r3, #2
 8005426:	f8c9 3000 	strmi.w	r3, [r9]
 800542a:	6825      	ldr	r5, [r4, #0]
 800542c:	f015 0506 	ands.w	r5, r5, #6
 8005430:	d107      	bne.n	8005442 <_printf_common+0x52>
 8005432:	f104 0a19 	add.w	sl, r4, #25
 8005436:	68e3      	ldr	r3, [r4, #12]
 8005438:	f8d9 2000 	ldr.w	r2, [r9]
 800543c:	1a9b      	subs	r3, r3, r2
 800543e:	42ab      	cmp	r3, r5
 8005440:	dc28      	bgt.n	8005494 <_printf_common+0xa4>
 8005442:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	3300      	adds	r3, #0
 800544a:	bf18      	it	ne
 800544c:	2301      	movne	r3, #1
 800544e:	0692      	lsls	r2, r2, #26
 8005450:	d42d      	bmi.n	80054ae <_printf_common+0xbe>
 8005452:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005456:	4639      	mov	r1, r7
 8005458:	4630      	mov	r0, r6
 800545a:	47c0      	blx	r8
 800545c:	3001      	adds	r0, #1
 800545e:	d020      	beq.n	80054a2 <_printf_common+0xb2>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	68e5      	ldr	r5, [r4, #12]
 8005464:	f8d9 2000 	ldr.w	r2, [r9]
 8005468:	f003 0306 	and.w	r3, r3, #6
 800546c:	2b04      	cmp	r3, #4
 800546e:	bf08      	it	eq
 8005470:	1aad      	subeq	r5, r5, r2
 8005472:	68a3      	ldr	r3, [r4, #8]
 8005474:	6922      	ldr	r2, [r4, #16]
 8005476:	bf0c      	ite	eq
 8005478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800547c:	2500      	movne	r5, #0
 800547e:	4293      	cmp	r3, r2
 8005480:	bfc4      	itt	gt
 8005482:	1a9b      	subgt	r3, r3, r2
 8005484:	18ed      	addgt	r5, r5, r3
 8005486:	f04f 0900 	mov.w	r9, #0
 800548a:	341a      	adds	r4, #26
 800548c:	454d      	cmp	r5, r9
 800548e:	d11a      	bne.n	80054c6 <_printf_common+0xd6>
 8005490:	2000      	movs	r0, #0
 8005492:	e008      	b.n	80054a6 <_printf_common+0xb6>
 8005494:	2301      	movs	r3, #1
 8005496:	4652      	mov	r2, sl
 8005498:	4639      	mov	r1, r7
 800549a:	4630      	mov	r0, r6
 800549c:	47c0      	blx	r8
 800549e:	3001      	adds	r0, #1
 80054a0:	d103      	bne.n	80054aa <_printf_common+0xba>
 80054a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054aa:	3501      	adds	r5, #1
 80054ac:	e7c3      	b.n	8005436 <_printf_common+0x46>
 80054ae:	18e1      	adds	r1, r4, r3
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	2030      	movs	r0, #48	; 0x30
 80054b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054b8:	4422      	add	r2, r4
 80054ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054be:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054c2:	3302      	adds	r3, #2
 80054c4:	e7c5      	b.n	8005452 <_printf_common+0x62>
 80054c6:	2301      	movs	r3, #1
 80054c8:	4622      	mov	r2, r4
 80054ca:	4639      	mov	r1, r7
 80054cc:	4630      	mov	r0, r6
 80054ce:	47c0      	blx	r8
 80054d0:	3001      	adds	r0, #1
 80054d2:	d0e6      	beq.n	80054a2 <_printf_common+0xb2>
 80054d4:	f109 0901 	add.w	r9, r9, #1
 80054d8:	e7d8      	b.n	800548c <_printf_common+0x9c>
	...

080054dc <_printf_i>:
 80054dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054e0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80054e4:	460c      	mov	r4, r1
 80054e6:	7e09      	ldrb	r1, [r1, #24]
 80054e8:	b085      	sub	sp, #20
 80054ea:	296e      	cmp	r1, #110	; 0x6e
 80054ec:	4617      	mov	r7, r2
 80054ee:	4606      	mov	r6, r0
 80054f0:	4698      	mov	r8, r3
 80054f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054f4:	f000 80b3 	beq.w	800565e <_printf_i+0x182>
 80054f8:	d822      	bhi.n	8005540 <_printf_i+0x64>
 80054fa:	2963      	cmp	r1, #99	; 0x63
 80054fc:	d036      	beq.n	800556c <_printf_i+0x90>
 80054fe:	d80a      	bhi.n	8005516 <_printf_i+0x3a>
 8005500:	2900      	cmp	r1, #0
 8005502:	f000 80b9 	beq.w	8005678 <_printf_i+0x19c>
 8005506:	2958      	cmp	r1, #88	; 0x58
 8005508:	f000 8083 	beq.w	8005612 <_printf_i+0x136>
 800550c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005510:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005514:	e032      	b.n	800557c <_printf_i+0xa0>
 8005516:	2964      	cmp	r1, #100	; 0x64
 8005518:	d001      	beq.n	800551e <_printf_i+0x42>
 800551a:	2969      	cmp	r1, #105	; 0x69
 800551c:	d1f6      	bne.n	800550c <_printf_i+0x30>
 800551e:	6820      	ldr	r0, [r4, #0]
 8005520:	6813      	ldr	r3, [r2, #0]
 8005522:	0605      	lsls	r5, r0, #24
 8005524:	f103 0104 	add.w	r1, r3, #4
 8005528:	d52a      	bpl.n	8005580 <_printf_i+0xa4>
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	6011      	str	r1, [r2, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	da03      	bge.n	800553a <_printf_i+0x5e>
 8005532:	222d      	movs	r2, #45	; 0x2d
 8005534:	425b      	negs	r3, r3
 8005536:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800553a:	486f      	ldr	r0, [pc, #444]	; (80056f8 <_printf_i+0x21c>)
 800553c:	220a      	movs	r2, #10
 800553e:	e039      	b.n	80055b4 <_printf_i+0xd8>
 8005540:	2973      	cmp	r1, #115	; 0x73
 8005542:	f000 809d 	beq.w	8005680 <_printf_i+0x1a4>
 8005546:	d808      	bhi.n	800555a <_printf_i+0x7e>
 8005548:	296f      	cmp	r1, #111	; 0x6f
 800554a:	d020      	beq.n	800558e <_printf_i+0xb2>
 800554c:	2970      	cmp	r1, #112	; 0x70
 800554e:	d1dd      	bne.n	800550c <_printf_i+0x30>
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	f043 0320 	orr.w	r3, r3, #32
 8005556:	6023      	str	r3, [r4, #0]
 8005558:	e003      	b.n	8005562 <_printf_i+0x86>
 800555a:	2975      	cmp	r1, #117	; 0x75
 800555c:	d017      	beq.n	800558e <_printf_i+0xb2>
 800555e:	2978      	cmp	r1, #120	; 0x78
 8005560:	d1d4      	bne.n	800550c <_printf_i+0x30>
 8005562:	2378      	movs	r3, #120	; 0x78
 8005564:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005568:	4864      	ldr	r0, [pc, #400]	; (80056fc <_printf_i+0x220>)
 800556a:	e055      	b.n	8005618 <_printf_i+0x13c>
 800556c:	6813      	ldr	r3, [r2, #0]
 800556e:	1d19      	adds	r1, r3, #4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6011      	str	r1, [r2, #0]
 8005574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800557c:	2301      	movs	r3, #1
 800557e:	e08c      	b.n	800569a <_printf_i+0x1be>
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6011      	str	r1, [r2, #0]
 8005584:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005588:	bf18      	it	ne
 800558a:	b21b      	sxthne	r3, r3
 800558c:	e7cf      	b.n	800552e <_printf_i+0x52>
 800558e:	6813      	ldr	r3, [r2, #0]
 8005590:	6825      	ldr	r5, [r4, #0]
 8005592:	1d18      	adds	r0, r3, #4
 8005594:	6010      	str	r0, [r2, #0]
 8005596:	0628      	lsls	r0, r5, #24
 8005598:	d501      	bpl.n	800559e <_printf_i+0xc2>
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	e002      	b.n	80055a4 <_printf_i+0xc8>
 800559e:	0668      	lsls	r0, r5, #25
 80055a0:	d5fb      	bpl.n	800559a <_printf_i+0xbe>
 80055a2:	881b      	ldrh	r3, [r3, #0]
 80055a4:	4854      	ldr	r0, [pc, #336]	; (80056f8 <_printf_i+0x21c>)
 80055a6:	296f      	cmp	r1, #111	; 0x6f
 80055a8:	bf14      	ite	ne
 80055aa:	220a      	movne	r2, #10
 80055ac:	2208      	moveq	r2, #8
 80055ae:	2100      	movs	r1, #0
 80055b0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055b4:	6865      	ldr	r5, [r4, #4]
 80055b6:	60a5      	str	r5, [r4, #8]
 80055b8:	2d00      	cmp	r5, #0
 80055ba:	f2c0 8095 	blt.w	80056e8 <_printf_i+0x20c>
 80055be:	6821      	ldr	r1, [r4, #0]
 80055c0:	f021 0104 	bic.w	r1, r1, #4
 80055c4:	6021      	str	r1, [r4, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d13d      	bne.n	8005646 <_printf_i+0x16a>
 80055ca:	2d00      	cmp	r5, #0
 80055cc:	f040 808e 	bne.w	80056ec <_printf_i+0x210>
 80055d0:	4665      	mov	r5, ip
 80055d2:	2a08      	cmp	r2, #8
 80055d4:	d10b      	bne.n	80055ee <_printf_i+0x112>
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	07db      	lsls	r3, r3, #31
 80055da:	d508      	bpl.n	80055ee <_printf_i+0x112>
 80055dc:	6923      	ldr	r3, [r4, #16]
 80055de:	6862      	ldr	r2, [r4, #4]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	bfde      	ittt	le
 80055e4:	2330      	movle	r3, #48	; 0x30
 80055e6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055ea:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80055ee:	ebac 0305 	sub.w	r3, ip, r5
 80055f2:	6123      	str	r3, [r4, #16]
 80055f4:	f8cd 8000 	str.w	r8, [sp]
 80055f8:	463b      	mov	r3, r7
 80055fa:	aa03      	add	r2, sp, #12
 80055fc:	4621      	mov	r1, r4
 80055fe:	4630      	mov	r0, r6
 8005600:	f7ff fef6 	bl	80053f0 <_printf_common>
 8005604:	3001      	adds	r0, #1
 8005606:	d14d      	bne.n	80056a4 <_printf_i+0x1c8>
 8005608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800560c:	b005      	add	sp, #20
 800560e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005612:	4839      	ldr	r0, [pc, #228]	; (80056f8 <_printf_i+0x21c>)
 8005614:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005618:	6813      	ldr	r3, [r2, #0]
 800561a:	6821      	ldr	r1, [r4, #0]
 800561c:	1d1d      	adds	r5, r3, #4
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6015      	str	r5, [r2, #0]
 8005622:	060a      	lsls	r2, r1, #24
 8005624:	d50b      	bpl.n	800563e <_printf_i+0x162>
 8005626:	07ca      	lsls	r2, r1, #31
 8005628:	bf44      	itt	mi
 800562a:	f041 0120 	orrmi.w	r1, r1, #32
 800562e:	6021      	strmi	r1, [r4, #0]
 8005630:	b91b      	cbnz	r3, 800563a <_printf_i+0x15e>
 8005632:	6822      	ldr	r2, [r4, #0]
 8005634:	f022 0220 	bic.w	r2, r2, #32
 8005638:	6022      	str	r2, [r4, #0]
 800563a:	2210      	movs	r2, #16
 800563c:	e7b7      	b.n	80055ae <_printf_i+0xd2>
 800563e:	064d      	lsls	r5, r1, #25
 8005640:	bf48      	it	mi
 8005642:	b29b      	uxthmi	r3, r3
 8005644:	e7ef      	b.n	8005626 <_printf_i+0x14a>
 8005646:	4665      	mov	r5, ip
 8005648:	fbb3 f1f2 	udiv	r1, r3, r2
 800564c:	fb02 3311 	mls	r3, r2, r1, r3
 8005650:	5cc3      	ldrb	r3, [r0, r3]
 8005652:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005656:	460b      	mov	r3, r1
 8005658:	2900      	cmp	r1, #0
 800565a:	d1f5      	bne.n	8005648 <_printf_i+0x16c>
 800565c:	e7b9      	b.n	80055d2 <_printf_i+0xf6>
 800565e:	6813      	ldr	r3, [r2, #0]
 8005660:	6825      	ldr	r5, [r4, #0]
 8005662:	6961      	ldr	r1, [r4, #20]
 8005664:	1d18      	adds	r0, r3, #4
 8005666:	6010      	str	r0, [r2, #0]
 8005668:	0628      	lsls	r0, r5, #24
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	d501      	bpl.n	8005672 <_printf_i+0x196>
 800566e:	6019      	str	r1, [r3, #0]
 8005670:	e002      	b.n	8005678 <_printf_i+0x19c>
 8005672:	066a      	lsls	r2, r5, #25
 8005674:	d5fb      	bpl.n	800566e <_printf_i+0x192>
 8005676:	8019      	strh	r1, [r3, #0]
 8005678:	2300      	movs	r3, #0
 800567a:	6123      	str	r3, [r4, #16]
 800567c:	4665      	mov	r5, ip
 800567e:	e7b9      	b.n	80055f4 <_printf_i+0x118>
 8005680:	6813      	ldr	r3, [r2, #0]
 8005682:	1d19      	adds	r1, r3, #4
 8005684:	6011      	str	r1, [r2, #0]
 8005686:	681d      	ldr	r5, [r3, #0]
 8005688:	6862      	ldr	r2, [r4, #4]
 800568a:	2100      	movs	r1, #0
 800568c:	4628      	mov	r0, r5
 800568e:	f7fa fdc7 	bl	8000220 <memchr>
 8005692:	b108      	cbz	r0, 8005698 <_printf_i+0x1bc>
 8005694:	1b40      	subs	r0, r0, r5
 8005696:	6060      	str	r0, [r4, #4]
 8005698:	6863      	ldr	r3, [r4, #4]
 800569a:	6123      	str	r3, [r4, #16]
 800569c:	2300      	movs	r3, #0
 800569e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056a2:	e7a7      	b.n	80055f4 <_printf_i+0x118>
 80056a4:	6923      	ldr	r3, [r4, #16]
 80056a6:	462a      	mov	r2, r5
 80056a8:	4639      	mov	r1, r7
 80056aa:	4630      	mov	r0, r6
 80056ac:	47c0      	blx	r8
 80056ae:	3001      	adds	r0, #1
 80056b0:	d0aa      	beq.n	8005608 <_printf_i+0x12c>
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	079b      	lsls	r3, r3, #30
 80056b6:	d413      	bmi.n	80056e0 <_printf_i+0x204>
 80056b8:	68e0      	ldr	r0, [r4, #12]
 80056ba:	9b03      	ldr	r3, [sp, #12]
 80056bc:	4298      	cmp	r0, r3
 80056be:	bfb8      	it	lt
 80056c0:	4618      	movlt	r0, r3
 80056c2:	e7a3      	b.n	800560c <_printf_i+0x130>
 80056c4:	2301      	movs	r3, #1
 80056c6:	464a      	mov	r2, r9
 80056c8:	4639      	mov	r1, r7
 80056ca:	4630      	mov	r0, r6
 80056cc:	47c0      	blx	r8
 80056ce:	3001      	adds	r0, #1
 80056d0:	d09a      	beq.n	8005608 <_printf_i+0x12c>
 80056d2:	3501      	adds	r5, #1
 80056d4:	68e3      	ldr	r3, [r4, #12]
 80056d6:	9a03      	ldr	r2, [sp, #12]
 80056d8:	1a9b      	subs	r3, r3, r2
 80056da:	42ab      	cmp	r3, r5
 80056dc:	dcf2      	bgt.n	80056c4 <_printf_i+0x1e8>
 80056de:	e7eb      	b.n	80056b8 <_printf_i+0x1dc>
 80056e0:	2500      	movs	r5, #0
 80056e2:	f104 0919 	add.w	r9, r4, #25
 80056e6:	e7f5      	b.n	80056d4 <_printf_i+0x1f8>
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1ac      	bne.n	8005646 <_printf_i+0x16a>
 80056ec:	7803      	ldrb	r3, [r0, #0]
 80056ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056f6:	e76c      	b.n	80055d2 <_printf_i+0xf6>
 80056f8:	080072ae 	.word	0x080072ae
 80056fc:	080072bf 	.word	0x080072bf

08005700 <siprintf>:
 8005700:	b40e      	push	{r1, r2, r3}
 8005702:	b500      	push	{lr}
 8005704:	b09c      	sub	sp, #112	; 0x70
 8005706:	ab1d      	add	r3, sp, #116	; 0x74
 8005708:	9002      	str	r0, [sp, #8]
 800570a:	9006      	str	r0, [sp, #24]
 800570c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005710:	4809      	ldr	r0, [pc, #36]	; (8005738 <siprintf+0x38>)
 8005712:	9107      	str	r1, [sp, #28]
 8005714:	9104      	str	r1, [sp, #16]
 8005716:	4909      	ldr	r1, [pc, #36]	; (800573c <siprintf+0x3c>)
 8005718:	f853 2b04 	ldr.w	r2, [r3], #4
 800571c:	9105      	str	r1, [sp, #20]
 800571e:	6800      	ldr	r0, [r0, #0]
 8005720:	9301      	str	r3, [sp, #4]
 8005722:	a902      	add	r1, sp, #8
 8005724:	f001 fa5c 	bl	8006be0 <_svfiprintf_r>
 8005728:	9b02      	ldr	r3, [sp, #8]
 800572a:	2200      	movs	r2, #0
 800572c:	701a      	strb	r2, [r3, #0]
 800572e:	b01c      	add	sp, #112	; 0x70
 8005730:	f85d eb04 	ldr.w	lr, [sp], #4
 8005734:	b003      	add	sp, #12
 8005736:	4770      	bx	lr
 8005738:	2000000c 	.word	0x2000000c
 800573c:	ffff0208 	.word	0xffff0208

08005740 <quorem>:
 8005740:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005744:	6903      	ldr	r3, [r0, #16]
 8005746:	690c      	ldr	r4, [r1, #16]
 8005748:	42a3      	cmp	r3, r4
 800574a:	4680      	mov	r8, r0
 800574c:	f2c0 8082 	blt.w	8005854 <quorem+0x114>
 8005750:	3c01      	subs	r4, #1
 8005752:	f101 0714 	add.w	r7, r1, #20
 8005756:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800575a:	f100 0614 	add.w	r6, r0, #20
 800575e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005762:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005766:	eb06 030c 	add.w	r3, r6, ip
 800576a:	3501      	adds	r5, #1
 800576c:	eb07 090c 	add.w	r9, r7, ip
 8005770:	9301      	str	r3, [sp, #4]
 8005772:	fbb0 f5f5 	udiv	r5, r0, r5
 8005776:	b395      	cbz	r5, 80057de <quorem+0x9e>
 8005778:	f04f 0a00 	mov.w	sl, #0
 800577c:	4638      	mov	r0, r7
 800577e:	46b6      	mov	lr, r6
 8005780:	46d3      	mov	fp, sl
 8005782:	f850 2b04 	ldr.w	r2, [r0], #4
 8005786:	b293      	uxth	r3, r2
 8005788:	fb05 a303 	mla	r3, r5, r3, sl
 800578c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005790:	b29b      	uxth	r3, r3
 8005792:	ebab 0303 	sub.w	r3, fp, r3
 8005796:	0c12      	lsrs	r2, r2, #16
 8005798:	f8de b000 	ldr.w	fp, [lr]
 800579c:	fb05 a202 	mla	r2, r5, r2, sl
 80057a0:	fa13 f38b 	uxtah	r3, r3, fp
 80057a4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80057a8:	fa1f fb82 	uxth.w	fp, r2
 80057ac:	f8de 2000 	ldr.w	r2, [lr]
 80057b0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80057b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057be:	4581      	cmp	r9, r0
 80057c0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80057c4:	f84e 3b04 	str.w	r3, [lr], #4
 80057c8:	d2db      	bcs.n	8005782 <quorem+0x42>
 80057ca:	f856 300c 	ldr.w	r3, [r6, ip]
 80057ce:	b933      	cbnz	r3, 80057de <quorem+0x9e>
 80057d0:	9b01      	ldr	r3, [sp, #4]
 80057d2:	3b04      	subs	r3, #4
 80057d4:	429e      	cmp	r6, r3
 80057d6:	461a      	mov	r2, r3
 80057d8:	d330      	bcc.n	800583c <quorem+0xfc>
 80057da:	f8c8 4010 	str.w	r4, [r8, #16]
 80057de:	4640      	mov	r0, r8
 80057e0:	f001 f828 	bl	8006834 <__mcmp>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	db25      	blt.n	8005834 <quorem+0xf4>
 80057e8:	3501      	adds	r5, #1
 80057ea:	4630      	mov	r0, r6
 80057ec:	f04f 0c00 	mov.w	ip, #0
 80057f0:	f857 2b04 	ldr.w	r2, [r7], #4
 80057f4:	f8d0 e000 	ldr.w	lr, [r0]
 80057f8:	b293      	uxth	r3, r2
 80057fa:	ebac 0303 	sub.w	r3, ip, r3
 80057fe:	0c12      	lsrs	r2, r2, #16
 8005800:	fa13 f38e 	uxtah	r3, r3, lr
 8005804:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005808:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800580c:	b29b      	uxth	r3, r3
 800580e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005812:	45b9      	cmp	r9, r7
 8005814:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005818:	f840 3b04 	str.w	r3, [r0], #4
 800581c:	d2e8      	bcs.n	80057f0 <quorem+0xb0>
 800581e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005822:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005826:	b92a      	cbnz	r2, 8005834 <quorem+0xf4>
 8005828:	3b04      	subs	r3, #4
 800582a:	429e      	cmp	r6, r3
 800582c:	461a      	mov	r2, r3
 800582e:	d30b      	bcc.n	8005848 <quorem+0x108>
 8005830:	f8c8 4010 	str.w	r4, [r8, #16]
 8005834:	4628      	mov	r0, r5
 8005836:	b003      	add	sp, #12
 8005838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800583c:	6812      	ldr	r2, [r2, #0]
 800583e:	3b04      	subs	r3, #4
 8005840:	2a00      	cmp	r2, #0
 8005842:	d1ca      	bne.n	80057da <quorem+0x9a>
 8005844:	3c01      	subs	r4, #1
 8005846:	e7c5      	b.n	80057d4 <quorem+0x94>
 8005848:	6812      	ldr	r2, [r2, #0]
 800584a:	3b04      	subs	r3, #4
 800584c:	2a00      	cmp	r2, #0
 800584e:	d1ef      	bne.n	8005830 <quorem+0xf0>
 8005850:	3c01      	subs	r4, #1
 8005852:	e7ea      	b.n	800582a <quorem+0xea>
 8005854:	2000      	movs	r0, #0
 8005856:	e7ee      	b.n	8005836 <quorem+0xf6>

08005858 <_dtoa_r>:
 8005858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800585c:	ec57 6b10 	vmov	r6, r7, d0
 8005860:	b097      	sub	sp, #92	; 0x5c
 8005862:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005864:	9106      	str	r1, [sp, #24]
 8005866:	4604      	mov	r4, r0
 8005868:	920b      	str	r2, [sp, #44]	; 0x2c
 800586a:	9312      	str	r3, [sp, #72]	; 0x48
 800586c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005870:	e9cd 6700 	strd	r6, r7, [sp]
 8005874:	b93d      	cbnz	r5, 8005886 <_dtoa_r+0x2e>
 8005876:	2010      	movs	r0, #16
 8005878:	f000 fdb4 	bl	80063e4 <malloc>
 800587c:	6260      	str	r0, [r4, #36]	; 0x24
 800587e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005882:	6005      	str	r5, [r0, #0]
 8005884:	60c5      	str	r5, [r0, #12]
 8005886:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005888:	6819      	ldr	r1, [r3, #0]
 800588a:	b151      	cbz	r1, 80058a2 <_dtoa_r+0x4a>
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	604a      	str	r2, [r1, #4]
 8005890:	2301      	movs	r3, #1
 8005892:	4093      	lsls	r3, r2
 8005894:	608b      	str	r3, [r1, #8]
 8005896:	4620      	mov	r0, r4
 8005898:	f000 fdeb 	bl	8006472 <_Bfree>
 800589c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800589e:	2200      	movs	r2, #0
 80058a0:	601a      	str	r2, [r3, #0]
 80058a2:	1e3b      	subs	r3, r7, #0
 80058a4:	bfbb      	ittet	lt
 80058a6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80058aa:	9301      	strlt	r3, [sp, #4]
 80058ac:	2300      	movge	r3, #0
 80058ae:	2201      	movlt	r2, #1
 80058b0:	bfac      	ite	ge
 80058b2:	f8c8 3000 	strge.w	r3, [r8]
 80058b6:	f8c8 2000 	strlt.w	r2, [r8]
 80058ba:	4baf      	ldr	r3, [pc, #700]	; (8005b78 <_dtoa_r+0x320>)
 80058bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80058c0:	ea33 0308 	bics.w	r3, r3, r8
 80058c4:	d114      	bne.n	80058f0 <_dtoa_r+0x98>
 80058c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80058c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80058cc:	6013      	str	r3, [r2, #0]
 80058ce:	9b00      	ldr	r3, [sp, #0]
 80058d0:	b923      	cbnz	r3, 80058dc <_dtoa_r+0x84>
 80058d2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80058d6:	2800      	cmp	r0, #0
 80058d8:	f000 8542 	beq.w	8006360 <_dtoa_r+0xb08>
 80058dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058de:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005b8c <_dtoa_r+0x334>
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	f000 8544 	beq.w	8006370 <_dtoa_r+0xb18>
 80058e8:	f10b 0303 	add.w	r3, fp, #3
 80058ec:	f000 bd3e 	b.w	800636c <_dtoa_r+0xb14>
 80058f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80058f4:	2200      	movs	r2, #0
 80058f6:	2300      	movs	r3, #0
 80058f8:	4630      	mov	r0, r6
 80058fa:	4639      	mov	r1, r7
 80058fc:	f7fb f904 	bl	8000b08 <__aeabi_dcmpeq>
 8005900:	4681      	mov	r9, r0
 8005902:	b168      	cbz	r0, 8005920 <_dtoa_r+0xc8>
 8005904:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005906:	2301      	movs	r3, #1
 8005908:	6013      	str	r3, [r2, #0]
 800590a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800590c:	2b00      	cmp	r3, #0
 800590e:	f000 8524 	beq.w	800635a <_dtoa_r+0xb02>
 8005912:	4b9a      	ldr	r3, [pc, #616]	; (8005b7c <_dtoa_r+0x324>)
 8005914:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005916:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800591a:	6013      	str	r3, [r2, #0]
 800591c:	f000 bd28 	b.w	8006370 <_dtoa_r+0xb18>
 8005920:	aa14      	add	r2, sp, #80	; 0x50
 8005922:	a915      	add	r1, sp, #84	; 0x54
 8005924:	ec47 6b10 	vmov	d0, r6, r7
 8005928:	4620      	mov	r0, r4
 800592a:	f000 fffa 	bl	8006922 <__d2b>
 800592e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005932:	9004      	str	r0, [sp, #16]
 8005934:	2d00      	cmp	r5, #0
 8005936:	d07c      	beq.n	8005a32 <_dtoa_r+0x1da>
 8005938:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800593c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005940:	46b2      	mov	sl, r6
 8005942:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8005946:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800594a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800594e:	2200      	movs	r2, #0
 8005950:	4b8b      	ldr	r3, [pc, #556]	; (8005b80 <_dtoa_r+0x328>)
 8005952:	4650      	mov	r0, sl
 8005954:	4659      	mov	r1, fp
 8005956:	f7fa fcb7 	bl	80002c8 <__aeabi_dsub>
 800595a:	a381      	add	r3, pc, #516	; (adr r3, 8005b60 <_dtoa_r+0x308>)
 800595c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005960:	f7fa fe6a 	bl	8000638 <__aeabi_dmul>
 8005964:	a380      	add	r3, pc, #512	; (adr r3, 8005b68 <_dtoa_r+0x310>)
 8005966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596a:	f7fa fcaf 	bl	80002cc <__adddf3>
 800596e:	4606      	mov	r6, r0
 8005970:	4628      	mov	r0, r5
 8005972:	460f      	mov	r7, r1
 8005974:	f7fa fdf6 	bl	8000564 <__aeabi_i2d>
 8005978:	a37d      	add	r3, pc, #500	; (adr r3, 8005b70 <_dtoa_r+0x318>)
 800597a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597e:	f7fa fe5b 	bl	8000638 <__aeabi_dmul>
 8005982:	4602      	mov	r2, r0
 8005984:	460b      	mov	r3, r1
 8005986:	4630      	mov	r0, r6
 8005988:	4639      	mov	r1, r7
 800598a:	f7fa fc9f 	bl	80002cc <__adddf3>
 800598e:	4606      	mov	r6, r0
 8005990:	460f      	mov	r7, r1
 8005992:	f7fb f901 	bl	8000b98 <__aeabi_d2iz>
 8005996:	2200      	movs	r2, #0
 8005998:	4682      	mov	sl, r0
 800599a:	2300      	movs	r3, #0
 800599c:	4630      	mov	r0, r6
 800599e:	4639      	mov	r1, r7
 80059a0:	f7fb f8bc 	bl	8000b1c <__aeabi_dcmplt>
 80059a4:	b148      	cbz	r0, 80059ba <_dtoa_r+0x162>
 80059a6:	4650      	mov	r0, sl
 80059a8:	f7fa fddc 	bl	8000564 <__aeabi_i2d>
 80059ac:	4632      	mov	r2, r6
 80059ae:	463b      	mov	r3, r7
 80059b0:	f7fb f8aa 	bl	8000b08 <__aeabi_dcmpeq>
 80059b4:	b908      	cbnz	r0, 80059ba <_dtoa_r+0x162>
 80059b6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80059ba:	f1ba 0f16 	cmp.w	sl, #22
 80059be:	d859      	bhi.n	8005a74 <_dtoa_r+0x21c>
 80059c0:	4970      	ldr	r1, [pc, #448]	; (8005b84 <_dtoa_r+0x32c>)
 80059c2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80059c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059ce:	f7fb f8c3 	bl	8000b58 <__aeabi_dcmpgt>
 80059d2:	2800      	cmp	r0, #0
 80059d4:	d050      	beq.n	8005a78 <_dtoa_r+0x220>
 80059d6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80059da:	2300      	movs	r3, #0
 80059dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80059de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80059e0:	1b5d      	subs	r5, r3, r5
 80059e2:	f1b5 0801 	subs.w	r8, r5, #1
 80059e6:	bf49      	itett	mi
 80059e8:	f1c5 0301 	rsbmi	r3, r5, #1
 80059ec:	2300      	movpl	r3, #0
 80059ee:	9305      	strmi	r3, [sp, #20]
 80059f0:	f04f 0800 	movmi.w	r8, #0
 80059f4:	bf58      	it	pl
 80059f6:	9305      	strpl	r3, [sp, #20]
 80059f8:	f1ba 0f00 	cmp.w	sl, #0
 80059fc:	db3e      	blt.n	8005a7c <_dtoa_r+0x224>
 80059fe:	2300      	movs	r3, #0
 8005a00:	44d0      	add	r8, sl
 8005a02:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005a06:	9307      	str	r3, [sp, #28]
 8005a08:	9b06      	ldr	r3, [sp, #24]
 8005a0a:	2b09      	cmp	r3, #9
 8005a0c:	f200 8090 	bhi.w	8005b30 <_dtoa_r+0x2d8>
 8005a10:	2b05      	cmp	r3, #5
 8005a12:	bfc4      	itt	gt
 8005a14:	3b04      	subgt	r3, #4
 8005a16:	9306      	strgt	r3, [sp, #24]
 8005a18:	9b06      	ldr	r3, [sp, #24]
 8005a1a:	f1a3 0302 	sub.w	r3, r3, #2
 8005a1e:	bfcc      	ite	gt
 8005a20:	2500      	movgt	r5, #0
 8005a22:	2501      	movle	r5, #1
 8005a24:	2b03      	cmp	r3, #3
 8005a26:	f200 808f 	bhi.w	8005b48 <_dtoa_r+0x2f0>
 8005a2a:	e8df f003 	tbb	[pc, r3]
 8005a2e:	7f7d      	.short	0x7f7d
 8005a30:	7131      	.short	0x7131
 8005a32:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8005a36:	441d      	add	r5, r3
 8005a38:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005a3c:	2820      	cmp	r0, #32
 8005a3e:	dd13      	ble.n	8005a68 <_dtoa_r+0x210>
 8005a40:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005a44:	9b00      	ldr	r3, [sp, #0]
 8005a46:	fa08 f800 	lsl.w	r8, r8, r0
 8005a4a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005a4e:	fa23 f000 	lsr.w	r0, r3, r0
 8005a52:	ea48 0000 	orr.w	r0, r8, r0
 8005a56:	f7fa fd75 	bl	8000544 <__aeabi_ui2d>
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	4682      	mov	sl, r0
 8005a5e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005a62:	3d01      	subs	r5, #1
 8005a64:	9313      	str	r3, [sp, #76]	; 0x4c
 8005a66:	e772      	b.n	800594e <_dtoa_r+0xf6>
 8005a68:	9b00      	ldr	r3, [sp, #0]
 8005a6a:	f1c0 0020 	rsb	r0, r0, #32
 8005a6e:	fa03 f000 	lsl.w	r0, r3, r0
 8005a72:	e7f0      	b.n	8005a56 <_dtoa_r+0x1fe>
 8005a74:	2301      	movs	r3, #1
 8005a76:	e7b1      	b.n	80059dc <_dtoa_r+0x184>
 8005a78:	900f      	str	r0, [sp, #60]	; 0x3c
 8005a7a:	e7b0      	b.n	80059de <_dtoa_r+0x186>
 8005a7c:	9b05      	ldr	r3, [sp, #20]
 8005a7e:	eba3 030a 	sub.w	r3, r3, sl
 8005a82:	9305      	str	r3, [sp, #20]
 8005a84:	f1ca 0300 	rsb	r3, sl, #0
 8005a88:	9307      	str	r3, [sp, #28]
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	930e      	str	r3, [sp, #56]	; 0x38
 8005a8e:	e7bb      	b.n	8005a08 <_dtoa_r+0x1b0>
 8005a90:	2301      	movs	r3, #1
 8005a92:	930a      	str	r3, [sp, #40]	; 0x28
 8005a94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	dd59      	ble.n	8005b4e <_dtoa_r+0x2f6>
 8005a9a:	9302      	str	r3, [sp, #8]
 8005a9c:	4699      	mov	r9, r3
 8005a9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	6072      	str	r2, [r6, #4]
 8005aa4:	2204      	movs	r2, #4
 8005aa6:	f102 0014 	add.w	r0, r2, #20
 8005aaa:	4298      	cmp	r0, r3
 8005aac:	6871      	ldr	r1, [r6, #4]
 8005aae:	d953      	bls.n	8005b58 <_dtoa_r+0x300>
 8005ab0:	4620      	mov	r0, r4
 8005ab2:	f000 fcaa 	bl	800640a <_Balloc>
 8005ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ab8:	6030      	str	r0, [r6, #0]
 8005aba:	f1b9 0f0e 	cmp.w	r9, #14
 8005abe:	f8d3 b000 	ldr.w	fp, [r3]
 8005ac2:	f200 80e6 	bhi.w	8005c92 <_dtoa_r+0x43a>
 8005ac6:	2d00      	cmp	r5, #0
 8005ac8:	f000 80e3 	beq.w	8005c92 <_dtoa_r+0x43a>
 8005acc:	ed9d 7b00 	vldr	d7, [sp]
 8005ad0:	f1ba 0f00 	cmp.w	sl, #0
 8005ad4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005ad8:	dd74      	ble.n	8005bc4 <_dtoa_r+0x36c>
 8005ada:	4a2a      	ldr	r2, [pc, #168]	; (8005b84 <_dtoa_r+0x32c>)
 8005adc:	f00a 030f 	and.w	r3, sl, #15
 8005ae0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005ae4:	ed93 7b00 	vldr	d7, [r3]
 8005ae8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005aec:	06f0      	lsls	r0, r6, #27
 8005aee:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005af2:	d565      	bpl.n	8005bc0 <_dtoa_r+0x368>
 8005af4:	4b24      	ldr	r3, [pc, #144]	; (8005b88 <_dtoa_r+0x330>)
 8005af6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005afa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005afe:	f7fa fec5 	bl	800088c <__aeabi_ddiv>
 8005b02:	e9cd 0100 	strd	r0, r1, [sp]
 8005b06:	f006 060f 	and.w	r6, r6, #15
 8005b0a:	2503      	movs	r5, #3
 8005b0c:	4f1e      	ldr	r7, [pc, #120]	; (8005b88 <_dtoa_r+0x330>)
 8005b0e:	e04c      	b.n	8005baa <_dtoa_r+0x352>
 8005b10:	2301      	movs	r3, #1
 8005b12:	930a      	str	r3, [sp, #40]	; 0x28
 8005b14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b16:	4453      	add	r3, sl
 8005b18:	f103 0901 	add.w	r9, r3, #1
 8005b1c:	9302      	str	r3, [sp, #8]
 8005b1e:	464b      	mov	r3, r9
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	bfb8      	it	lt
 8005b24:	2301      	movlt	r3, #1
 8005b26:	e7ba      	b.n	8005a9e <_dtoa_r+0x246>
 8005b28:	2300      	movs	r3, #0
 8005b2a:	e7b2      	b.n	8005a92 <_dtoa_r+0x23a>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	e7f0      	b.n	8005b12 <_dtoa_r+0x2ba>
 8005b30:	2501      	movs	r5, #1
 8005b32:	2300      	movs	r3, #0
 8005b34:	9306      	str	r3, [sp, #24]
 8005b36:	950a      	str	r5, [sp, #40]	; 0x28
 8005b38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b3c:	9302      	str	r3, [sp, #8]
 8005b3e:	4699      	mov	r9, r3
 8005b40:	2200      	movs	r2, #0
 8005b42:	2312      	movs	r3, #18
 8005b44:	920b      	str	r2, [sp, #44]	; 0x2c
 8005b46:	e7aa      	b.n	8005a9e <_dtoa_r+0x246>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	930a      	str	r3, [sp, #40]	; 0x28
 8005b4c:	e7f4      	b.n	8005b38 <_dtoa_r+0x2e0>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	9302      	str	r3, [sp, #8]
 8005b52:	4699      	mov	r9, r3
 8005b54:	461a      	mov	r2, r3
 8005b56:	e7f5      	b.n	8005b44 <_dtoa_r+0x2ec>
 8005b58:	3101      	adds	r1, #1
 8005b5a:	6071      	str	r1, [r6, #4]
 8005b5c:	0052      	lsls	r2, r2, #1
 8005b5e:	e7a2      	b.n	8005aa6 <_dtoa_r+0x24e>
 8005b60:	636f4361 	.word	0x636f4361
 8005b64:	3fd287a7 	.word	0x3fd287a7
 8005b68:	8b60c8b3 	.word	0x8b60c8b3
 8005b6c:	3fc68a28 	.word	0x3fc68a28
 8005b70:	509f79fb 	.word	0x509f79fb
 8005b74:	3fd34413 	.word	0x3fd34413
 8005b78:	7ff00000 	.word	0x7ff00000
 8005b7c:	080072ad 	.word	0x080072ad
 8005b80:	3ff80000 	.word	0x3ff80000
 8005b84:	08007308 	.word	0x08007308
 8005b88:	080072e0 	.word	0x080072e0
 8005b8c:	080072d9 	.word	0x080072d9
 8005b90:	07f1      	lsls	r1, r6, #31
 8005b92:	d508      	bpl.n	8005ba6 <_dtoa_r+0x34e>
 8005b94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b9c:	f7fa fd4c 	bl	8000638 <__aeabi_dmul>
 8005ba0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005ba4:	3501      	adds	r5, #1
 8005ba6:	1076      	asrs	r6, r6, #1
 8005ba8:	3708      	adds	r7, #8
 8005baa:	2e00      	cmp	r6, #0
 8005bac:	d1f0      	bne.n	8005b90 <_dtoa_r+0x338>
 8005bae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bb6:	f7fa fe69 	bl	800088c <__aeabi_ddiv>
 8005bba:	e9cd 0100 	strd	r0, r1, [sp]
 8005bbe:	e01a      	b.n	8005bf6 <_dtoa_r+0x39e>
 8005bc0:	2502      	movs	r5, #2
 8005bc2:	e7a3      	b.n	8005b0c <_dtoa_r+0x2b4>
 8005bc4:	f000 80a0 	beq.w	8005d08 <_dtoa_r+0x4b0>
 8005bc8:	f1ca 0600 	rsb	r6, sl, #0
 8005bcc:	4b9f      	ldr	r3, [pc, #636]	; (8005e4c <_dtoa_r+0x5f4>)
 8005bce:	4fa0      	ldr	r7, [pc, #640]	; (8005e50 <_dtoa_r+0x5f8>)
 8005bd0:	f006 020f 	and.w	r2, r6, #15
 8005bd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bdc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005be0:	f7fa fd2a 	bl	8000638 <__aeabi_dmul>
 8005be4:	e9cd 0100 	strd	r0, r1, [sp]
 8005be8:	1136      	asrs	r6, r6, #4
 8005bea:	2300      	movs	r3, #0
 8005bec:	2502      	movs	r5, #2
 8005bee:	2e00      	cmp	r6, #0
 8005bf0:	d17f      	bne.n	8005cf2 <_dtoa_r+0x49a>
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1e1      	bne.n	8005bba <_dtoa_r+0x362>
 8005bf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 8087 	beq.w	8005d0c <_dtoa_r+0x4b4>
 8005bfe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005c02:	2200      	movs	r2, #0
 8005c04:	4b93      	ldr	r3, [pc, #588]	; (8005e54 <_dtoa_r+0x5fc>)
 8005c06:	4630      	mov	r0, r6
 8005c08:	4639      	mov	r1, r7
 8005c0a:	f7fa ff87 	bl	8000b1c <__aeabi_dcmplt>
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	d07c      	beq.n	8005d0c <_dtoa_r+0x4b4>
 8005c12:	f1b9 0f00 	cmp.w	r9, #0
 8005c16:	d079      	beq.n	8005d0c <_dtoa_r+0x4b4>
 8005c18:	9b02      	ldr	r3, [sp, #8]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	dd35      	ble.n	8005c8a <_dtoa_r+0x432>
 8005c1e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005c22:	9308      	str	r3, [sp, #32]
 8005c24:	4639      	mov	r1, r7
 8005c26:	2200      	movs	r2, #0
 8005c28:	4b8b      	ldr	r3, [pc, #556]	; (8005e58 <_dtoa_r+0x600>)
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	f7fa fd04 	bl	8000638 <__aeabi_dmul>
 8005c30:	e9cd 0100 	strd	r0, r1, [sp]
 8005c34:	9f02      	ldr	r7, [sp, #8]
 8005c36:	3501      	adds	r5, #1
 8005c38:	4628      	mov	r0, r5
 8005c3a:	f7fa fc93 	bl	8000564 <__aeabi_i2d>
 8005c3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c42:	f7fa fcf9 	bl	8000638 <__aeabi_dmul>
 8005c46:	2200      	movs	r2, #0
 8005c48:	4b84      	ldr	r3, [pc, #528]	; (8005e5c <_dtoa_r+0x604>)
 8005c4a:	f7fa fb3f 	bl	80002cc <__adddf3>
 8005c4e:	4605      	mov	r5, r0
 8005c50:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005c54:	2f00      	cmp	r7, #0
 8005c56:	d15d      	bne.n	8005d14 <_dtoa_r+0x4bc>
 8005c58:	2200      	movs	r2, #0
 8005c5a:	4b81      	ldr	r3, [pc, #516]	; (8005e60 <_dtoa_r+0x608>)
 8005c5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c60:	f7fa fb32 	bl	80002c8 <__aeabi_dsub>
 8005c64:	462a      	mov	r2, r5
 8005c66:	4633      	mov	r3, r6
 8005c68:	e9cd 0100 	strd	r0, r1, [sp]
 8005c6c:	f7fa ff74 	bl	8000b58 <__aeabi_dcmpgt>
 8005c70:	2800      	cmp	r0, #0
 8005c72:	f040 8288 	bne.w	8006186 <_dtoa_r+0x92e>
 8005c76:	462a      	mov	r2, r5
 8005c78:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005c7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c80:	f7fa ff4c 	bl	8000b1c <__aeabi_dcmplt>
 8005c84:	2800      	cmp	r0, #0
 8005c86:	f040 827c 	bne.w	8006182 <_dtoa_r+0x92a>
 8005c8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c8e:	e9cd 2300 	strd	r2, r3, [sp]
 8005c92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	f2c0 8150 	blt.w	8005f3a <_dtoa_r+0x6e2>
 8005c9a:	f1ba 0f0e 	cmp.w	sl, #14
 8005c9e:	f300 814c 	bgt.w	8005f3a <_dtoa_r+0x6e2>
 8005ca2:	4b6a      	ldr	r3, [pc, #424]	; (8005e4c <_dtoa_r+0x5f4>)
 8005ca4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005ca8:	ed93 7b00 	vldr	d7, [r3]
 8005cac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005cb4:	f280 80d8 	bge.w	8005e68 <_dtoa_r+0x610>
 8005cb8:	f1b9 0f00 	cmp.w	r9, #0
 8005cbc:	f300 80d4 	bgt.w	8005e68 <_dtoa_r+0x610>
 8005cc0:	f040 825e 	bne.w	8006180 <_dtoa_r+0x928>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	4b66      	ldr	r3, [pc, #408]	; (8005e60 <_dtoa_r+0x608>)
 8005cc8:	ec51 0b17 	vmov	r0, r1, d7
 8005ccc:	f7fa fcb4 	bl	8000638 <__aeabi_dmul>
 8005cd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cd4:	f7fa ff36 	bl	8000b44 <__aeabi_dcmpge>
 8005cd8:	464f      	mov	r7, r9
 8005cda:	464e      	mov	r6, r9
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	f040 8234 	bne.w	800614a <_dtoa_r+0x8f2>
 8005ce2:	2331      	movs	r3, #49	; 0x31
 8005ce4:	f10b 0501 	add.w	r5, fp, #1
 8005ce8:	f88b 3000 	strb.w	r3, [fp]
 8005cec:	f10a 0a01 	add.w	sl, sl, #1
 8005cf0:	e22f      	b.n	8006152 <_dtoa_r+0x8fa>
 8005cf2:	07f2      	lsls	r2, r6, #31
 8005cf4:	d505      	bpl.n	8005d02 <_dtoa_r+0x4aa>
 8005cf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cfa:	f7fa fc9d 	bl	8000638 <__aeabi_dmul>
 8005cfe:	3501      	adds	r5, #1
 8005d00:	2301      	movs	r3, #1
 8005d02:	1076      	asrs	r6, r6, #1
 8005d04:	3708      	adds	r7, #8
 8005d06:	e772      	b.n	8005bee <_dtoa_r+0x396>
 8005d08:	2502      	movs	r5, #2
 8005d0a:	e774      	b.n	8005bf6 <_dtoa_r+0x39e>
 8005d0c:	f8cd a020 	str.w	sl, [sp, #32]
 8005d10:	464f      	mov	r7, r9
 8005d12:	e791      	b.n	8005c38 <_dtoa_r+0x3e0>
 8005d14:	4b4d      	ldr	r3, [pc, #308]	; (8005e4c <_dtoa_r+0x5f4>)
 8005d16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005d1a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d047      	beq.n	8005db4 <_dtoa_r+0x55c>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	2000      	movs	r0, #0
 8005d2a:	494e      	ldr	r1, [pc, #312]	; (8005e64 <_dtoa_r+0x60c>)
 8005d2c:	f7fa fdae 	bl	800088c <__aeabi_ddiv>
 8005d30:	462a      	mov	r2, r5
 8005d32:	4633      	mov	r3, r6
 8005d34:	f7fa fac8 	bl	80002c8 <__aeabi_dsub>
 8005d38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005d3c:	465d      	mov	r5, fp
 8005d3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d42:	f7fa ff29 	bl	8000b98 <__aeabi_d2iz>
 8005d46:	4606      	mov	r6, r0
 8005d48:	f7fa fc0c 	bl	8000564 <__aeabi_i2d>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d54:	f7fa fab8 	bl	80002c8 <__aeabi_dsub>
 8005d58:	3630      	adds	r6, #48	; 0x30
 8005d5a:	f805 6b01 	strb.w	r6, [r5], #1
 8005d5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d62:	e9cd 0100 	strd	r0, r1, [sp]
 8005d66:	f7fa fed9 	bl	8000b1c <__aeabi_dcmplt>
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	d163      	bne.n	8005e36 <_dtoa_r+0x5de>
 8005d6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d72:	2000      	movs	r0, #0
 8005d74:	4937      	ldr	r1, [pc, #220]	; (8005e54 <_dtoa_r+0x5fc>)
 8005d76:	f7fa faa7 	bl	80002c8 <__aeabi_dsub>
 8005d7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d7e:	f7fa fecd 	bl	8000b1c <__aeabi_dcmplt>
 8005d82:	2800      	cmp	r0, #0
 8005d84:	f040 80b7 	bne.w	8005ef6 <_dtoa_r+0x69e>
 8005d88:	eba5 030b 	sub.w	r3, r5, fp
 8005d8c:	429f      	cmp	r7, r3
 8005d8e:	f77f af7c 	ble.w	8005c8a <_dtoa_r+0x432>
 8005d92:	2200      	movs	r2, #0
 8005d94:	4b30      	ldr	r3, [pc, #192]	; (8005e58 <_dtoa_r+0x600>)
 8005d96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d9a:	f7fa fc4d 	bl	8000638 <__aeabi_dmul>
 8005d9e:	2200      	movs	r2, #0
 8005da0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005da4:	4b2c      	ldr	r3, [pc, #176]	; (8005e58 <_dtoa_r+0x600>)
 8005da6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005daa:	f7fa fc45 	bl	8000638 <__aeabi_dmul>
 8005dae:	e9cd 0100 	strd	r0, r1, [sp]
 8005db2:	e7c4      	b.n	8005d3e <_dtoa_r+0x4e6>
 8005db4:	462a      	mov	r2, r5
 8005db6:	4633      	mov	r3, r6
 8005db8:	f7fa fc3e 	bl	8000638 <__aeabi_dmul>
 8005dbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005dc0:	eb0b 0507 	add.w	r5, fp, r7
 8005dc4:	465e      	mov	r6, fp
 8005dc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005dca:	f7fa fee5 	bl	8000b98 <__aeabi_d2iz>
 8005dce:	4607      	mov	r7, r0
 8005dd0:	f7fa fbc8 	bl	8000564 <__aeabi_i2d>
 8005dd4:	3730      	adds	r7, #48	; 0x30
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005dde:	f7fa fa73 	bl	80002c8 <__aeabi_dsub>
 8005de2:	f806 7b01 	strb.w	r7, [r6], #1
 8005de6:	42ae      	cmp	r6, r5
 8005de8:	e9cd 0100 	strd	r0, r1, [sp]
 8005dec:	f04f 0200 	mov.w	r2, #0
 8005df0:	d126      	bne.n	8005e40 <_dtoa_r+0x5e8>
 8005df2:	4b1c      	ldr	r3, [pc, #112]	; (8005e64 <_dtoa_r+0x60c>)
 8005df4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005df8:	f7fa fa68 	bl	80002cc <__adddf3>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	460b      	mov	r3, r1
 8005e00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e04:	f7fa fea8 	bl	8000b58 <__aeabi_dcmpgt>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d174      	bne.n	8005ef6 <_dtoa_r+0x69e>
 8005e0c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005e10:	2000      	movs	r0, #0
 8005e12:	4914      	ldr	r1, [pc, #80]	; (8005e64 <_dtoa_r+0x60c>)
 8005e14:	f7fa fa58 	bl	80002c8 <__aeabi_dsub>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e20:	f7fa fe7c 	bl	8000b1c <__aeabi_dcmplt>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	f43f af30 	beq.w	8005c8a <_dtoa_r+0x432>
 8005e2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e2e:	2b30      	cmp	r3, #48	; 0x30
 8005e30:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005e34:	d002      	beq.n	8005e3c <_dtoa_r+0x5e4>
 8005e36:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005e3a:	e04a      	b.n	8005ed2 <_dtoa_r+0x67a>
 8005e3c:	4615      	mov	r5, r2
 8005e3e:	e7f4      	b.n	8005e2a <_dtoa_r+0x5d2>
 8005e40:	4b05      	ldr	r3, [pc, #20]	; (8005e58 <_dtoa_r+0x600>)
 8005e42:	f7fa fbf9 	bl	8000638 <__aeabi_dmul>
 8005e46:	e9cd 0100 	strd	r0, r1, [sp]
 8005e4a:	e7bc      	b.n	8005dc6 <_dtoa_r+0x56e>
 8005e4c:	08007308 	.word	0x08007308
 8005e50:	080072e0 	.word	0x080072e0
 8005e54:	3ff00000 	.word	0x3ff00000
 8005e58:	40240000 	.word	0x40240000
 8005e5c:	401c0000 	.word	0x401c0000
 8005e60:	40140000 	.word	0x40140000
 8005e64:	3fe00000 	.word	0x3fe00000
 8005e68:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005e6c:	465d      	mov	r5, fp
 8005e6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e72:	4630      	mov	r0, r6
 8005e74:	4639      	mov	r1, r7
 8005e76:	f7fa fd09 	bl	800088c <__aeabi_ddiv>
 8005e7a:	f7fa fe8d 	bl	8000b98 <__aeabi_d2iz>
 8005e7e:	4680      	mov	r8, r0
 8005e80:	f7fa fb70 	bl	8000564 <__aeabi_i2d>
 8005e84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e88:	f7fa fbd6 	bl	8000638 <__aeabi_dmul>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4630      	mov	r0, r6
 8005e92:	4639      	mov	r1, r7
 8005e94:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005e98:	f7fa fa16 	bl	80002c8 <__aeabi_dsub>
 8005e9c:	f805 6b01 	strb.w	r6, [r5], #1
 8005ea0:	eba5 060b 	sub.w	r6, r5, fp
 8005ea4:	45b1      	cmp	r9, r6
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	d139      	bne.n	8005f20 <_dtoa_r+0x6c8>
 8005eac:	f7fa fa0e 	bl	80002cc <__adddf3>
 8005eb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005eb4:	4606      	mov	r6, r0
 8005eb6:	460f      	mov	r7, r1
 8005eb8:	f7fa fe4e 	bl	8000b58 <__aeabi_dcmpgt>
 8005ebc:	b9c8      	cbnz	r0, 8005ef2 <_dtoa_r+0x69a>
 8005ebe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	4639      	mov	r1, r7
 8005ec6:	f7fa fe1f 	bl	8000b08 <__aeabi_dcmpeq>
 8005eca:	b110      	cbz	r0, 8005ed2 <_dtoa_r+0x67a>
 8005ecc:	f018 0f01 	tst.w	r8, #1
 8005ed0:	d10f      	bne.n	8005ef2 <_dtoa_r+0x69a>
 8005ed2:	9904      	ldr	r1, [sp, #16]
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	f000 facc 	bl	8006472 <_Bfree>
 8005eda:	2300      	movs	r3, #0
 8005edc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ede:	702b      	strb	r3, [r5, #0]
 8005ee0:	f10a 0301 	add.w	r3, sl, #1
 8005ee4:	6013      	str	r3, [r2, #0]
 8005ee6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 8241 	beq.w	8006370 <_dtoa_r+0xb18>
 8005eee:	601d      	str	r5, [r3, #0]
 8005ef0:	e23e      	b.n	8006370 <_dtoa_r+0xb18>
 8005ef2:	f8cd a020 	str.w	sl, [sp, #32]
 8005ef6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005efa:	2a39      	cmp	r2, #57	; 0x39
 8005efc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8005f00:	d108      	bne.n	8005f14 <_dtoa_r+0x6bc>
 8005f02:	459b      	cmp	fp, r3
 8005f04:	d10a      	bne.n	8005f1c <_dtoa_r+0x6c4>
 8005f06:	9b08      	ldr	r3, [sp, #32]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	9308      	str	r3, [sp, #32]
 8005f0c:	2330      	movs	r3, #48	; 0x30
 8005f0e:	f88b 3000 	strb.w	r3, [fp]
 8005f12:	465b      	mov	r3, fp
 8005f14:	781a      	ldrb	r2, [r3, #0]
 8005f16:	3201      	adds	r2, #1
 8005f18:	701a      	strb	r2, [r3, #0]
 8005f1a:	e78c      	b.n	8005e36 <_dtoa_r+0x5de>
 8005f1c:	461d      	mov	r5, r3
 8005f1e:	e7ea      	b.n	8005ef6 <_dtoa_r+0x69e>
 8005f20:	2200      	movs	r2, #0
 8005f22:	4b9b      	ldr	r3, [pc, #620]	; (8006190 <_dtoa_r+0x938>)
 8005f24:	f7fa fb88 	bl	8000638 <__aeabi_dmul>
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	4606      	mov	r6, r0
 8005f2e:	460f      	mov	r7, r1
 8005f30:	f7fa fdea 	bl	8000b08 <__aeabi_dcmpeq>
 8005f34:	2800      	cmp	r0, #0
 8005f36:	d09a      	beq.n	8005e6e <_dtoa_r+0x616>
 8005f38:	e7cb      	b.n	8005ed2 <_dtoa_r+0x67a>
 8005f3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f3c:	2a00      	cmp	r2, #0
 8005f3e:	f000 808b 	beq.w	8006058 <_dtoa_r+0x800>
 8005f42:	9a06      	ldr	r2, [sp, #24]
 8005f44:	2a01      	cmp	r2, #1
 8005f46:	dc6e      	bgt.n	8006026 <_dtoa_r+0x7ce>
 8005f48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f4a:	2a00      	cmp	r2, #0
 8005f4c:	d067      	beq.n	800601e <_dtoa_r+0x7c6>
 8005f4e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005f52:	9f07      	ldr	r7, [sp, #28]
 8005f54:	9d05      	ldr	r5, [sp, #20]
 8005f56:	9a05      	ldr	r2, [sp, #20]
 8005f58:	2101      	movs	r1, #1
 8005f5a:	441a      	add	r2, r3
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	9205      	str	r2, [sp, #20]
 8005f60:	4498      	add	r8, r3
 8005f62:	f000 fb26 	bl	80065b2 <__i2b>
 8005f66:	4606      	mov	r6, r0
 8005f68:	2d00      	cmp	r5, #0
 8005f6a:	dd0c      	ble.n	8005f86 <_dtoa_r+0x72e>
 8005f6c:	f1b8 0f00 	cmp.w	r8, #0
 8005f70:	dd09      	ble.n	8005f86 <_dtoa_r+0x72e>
 8005f72:	4545      	cmp	r5, r8
 8005f74:	9a05      	ldr	r2, [sp, #20]
 8005f76:	462b      	mov	r3, r5
 8005f78:	bfa8      	it	ge
 8005f7a:	4643      	movge	r3, r8
 8005f7c:	1ad2      	subs	r2, r2, r3
 8005f7e:	9205      	str	r2, [sp, #20]
 8005f80:	1aed      	subs	r5, r5, r3
 8005f82:	eba8 0803 	sub.w	r8, r8, r3
 8005f86:	9b07      	ldr	r3, [sp, #28]
 8005f88:	b1eb      	cbz	r3, 8005fc6 <_dtoa_r+0x76e>
 8005f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d067      	beq.n	8006060 <_dtoa_r+0x808>
 8005f90:	b18f      	cbz	r7, 8005fb6 <_dtoa_r+0x75e>
 8005f92:	4631      	mov	r1, r6
 8005f94:	463a      	mov	r2, r7
 8005f96:	4620      	mov	r0, r4
 8005f98:	f000 fbaa 	bl	80066f0 <__pow5mult>
 8005f9c:	9a04      	ldr	r2, [sp, #16]
 8005f9e:	4601      	mov	r1, r0
 8005fa0:	4606      	mov	r6, r0
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f000 fb0e 	bl	80065c4 <__multiply>
 8005fa8:	9904      	ldr	r1, [sp, #16]
 8005faa:	9008      	str	r0, [sp, #32]
 8005fac:	4620      	mov	r0, r4
 8005fae:	f000 fa60 	bl	8006472 <_Bfree>
 8005fb2:	9b08      	ldr	r3, [sp, #32]
 8005fb4:	9304      	str	r3, [sp, #16]
 8005fb6:	9b07      	ldr	r3, [sp, #28]
 8005fb8:	1bda      	subs	r2, r3, r7
 8005fba:	d004      	beq.n	8005fc6 <_dtoa_r+0x76e>
 8005fbc:	9904      	ldr	r1, [sp, #16]
 8005fbe:	4620      	mov	r0, r4
 8005fc0:	f000 fb96 	bl	80066f0 <__pow5mult>
 8005fc4:	9004      	str	r0, [sp, #16]
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f000 faf2 	bl	80065b2 <__i2b>
 8005fce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fd0:	4607      	mov	r7, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 81d0 	beq.w	8006378 <_dtoa_r+0xb20>
 8005fd8:	461a      	mov	r2, r3
 8005fda:	4601      	mov	r1, r0
 8005fdc:	4620      	mov	r0, r4
 8005fde:	f000 fb87 	bl	80066f0 <__pow5mult>
 8005fe2:	9b06      	ldr	r3, [sp, #24]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	4607      	mov	r7, r0
 8005fe8:	dc40      	bgt.n	800606c <_dtoa_r+0x814>
 8005fea:	9b00      	ldr	r3, [sp, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d139      	bne.n	8006064 <_dtoa_r+0x80c>
 8005ff0:	9b01      	ldr	r3, [sp, #4]
 8005ff2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d136      	bne.n	8006068 <_dtoa_r+0x810>
 8005ffa:	9b01      	ldr	r3, [sp, #4]
 8005ffc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006000:	0d1b      	lsrs	r3, r3, #20
 8006002:	051b      	lsls	r3, r3, #20
 8006004:	b12b      	cbz	r3, 8006012 <_dtoa_r+0x7ba>
 8006006:	9b05      	ldr	r3, [sp, #20]
 8006008:	3301      	adds	r3, #1
 800600a:	9305      	str	r3, [sp, #20]
 800600c:	f108 0801 	add.w	r8, r8, #1
 8006010:	2301      	movs	r3, #1
 8006012:	9307      	str	r3, [sp, #28]
 8006014:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006016:	2b00      	cmp	r3, #0
 8006018:	d12a      	bne.n	8006070 <_dtoa_r+0x818>
 800601a:	2001      	movs	r0, #1
 800601c:	e030      	b.n	8006080 <_dtoa_r+0x828>
 800601e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006020:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006024:	e795      	b.n	8005f52 <_dtoa_r+0x6fa>
 8006026:	9b07      	ldr	r3, [sp, #28]
 8006028:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800602c:	42bb      	cmp	r3, r7
 800602e:	bfbf      	itttt	lt
 8006030:	9b07      	ldrlt	r3, [sp, #28]
 8006032:	9707      	strlt	r7, [sp, #28]
 8006034:	1afa      	sublt	r2, r7, r3
 8006036:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006038:	bfbb      	ittet	lt
 800603a:	189b      	addlt	r3, r3, r2
 800603c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800603e:	1bdf      	subge	r7, r3, r7
 8006040:	2700      	movlt	r7, #0
 8006042:	f1b9 0f00 	cmp.w	r9, #0
 8006046:	bfb5      	itete	lt
 8006048:	9b05      	ldrlt	r3, [sp, #20]
 800604a:	9d05      	ldrge	r5, [sp, #20]
 800604c:	eba3 0509 	sublt.w	r5, r3, r9
 8006050:	464b      	movge	r3, r9
 8006052:	bfb8      	it	lt
 8006054:	2300      	movlt	r3, #0
 8006056:	e77e      	b.n	8005f56 <_dtoa_r+0x6fe>
 8006058:	9f07      	ldr	r7, [sp, #28]
 800605a:	9d05      	ldr	r5, [sp, #20]
 800605c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800605e:	e783      	b.n	8005f68 <_dtoa_r+0x710>
 8006060:	9a07      	ldr	r2, [sp, #28]
 8006062:	e7ab      	b.n	8005fbc <_dtoa_r+0x764>
 8006064:	2300      	movs	r3, #0
 8006066:	e7d4      	b.n	8006012 <_dtoa_r+0x7ba>
 8006068:	9b00      	ldr	r3, [sp, #0]
 800606a:	e7d2      	b.n	8006012 <_dtoa_r+0x7ba>
 800606c:	2300      	movs	r3, #0
 800606e:	9307      	str	r3, [sp, #28]
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006076:	6918      	ldr	r0, [r3, #16]
 8006078:	f000 fa4d 	bl	8006516 <__hi0bits>
 800607c:	f1c0 0020 	rsb	r0, r0, #32
 8006080:	4440      	add	r0, r8
 8006082:	f010 001f 	ands.w	r0, r0, #31
 8006086:	d047      	beq.n	8006118 <_dtoa_r+0x8c0>
 8006088:	f1c0 0320 	rsb	r3, r0, #32
 800608c:	2b04      	cmp	r3, #4
 800608e:	dd3b      	ble.n	8006108 <_dtoa_r+0x8b0>
 8006090:	9b05      	ldr	r3, [sp, #20]
 8006092:	f1c0 001c 	rsb	r0, r0, #28
 8006096:	4403      	add	r3, r0
 8006098:	9305      	str	r3, [sp, #20]
 800609a:	4405      	add	r5, r0
 800609c:	4480      	add	r8, r0
 800609e:	9b05      	ldr	r3, [sp, #20]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	dd05      	ble.n	80060b0 <_dtoa_r+0x858>
 80060a4:	461a      	mov	r2, r3
 80060a6:	9904      	ldr	r1, [sp, #16]
 80060a8:	4620      	mov	r0, r4
 80060aa:	f000 fb6f 	bl	800678c <__lshift>
 80060ae:	9004      	str	r0, [sp, #16]
 80060b0:	f1b8 0f00 	cmp.w	r8, #0
 80060b4:	dd05      	ble.n	80060c2 <_dtoa_r+0x86a>
 80060b6:	4639      	mov	r1, r7
 80060b8:	4642      	mov	r2, r8
 80060ba:	4620      	mov	r0, r4
 80060bc:	f000 fb66 	bl	800678c <__lshift>
 80060c0:	4607      	mov	r7, r0
 80060c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060c4:	b353      	cbz	r3, 800611c <_dtoa_r+0x8c4>
 80060c6:	4639      	mov	r1, r7
 80060c8:	9804      	ldr	r0, [sp, #16]
 80060ca:	f000 fbb3 	bl	8006834 <__mcmp>
 80060ce:	2800      	cmp	r0, #0
 80060d0:	da24      	bge.n	800611c <_dtoa_r+0x8c4>
 80060d2:	2300      	movs	r3, #0
 80060d4:	220a      	movs	r2, #10
 80060d6:	9904      	ldr	r1, [sp, #16]
 80060d8:	4620      	mov	r0, r4
 80060da:	f000 f9e1 	bl	80064a0 <__multadd>
 80060de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060e0:	9004      	str	r0, [sp, #16]
 80060e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 814d 	beq.w	8006386 <_dtoa_r+0xb2e>
 80060ec:	2300      	movs	r3, #0
 80060ee:	4631      	mov	r1, r6
 80060f0:	220a      	movs	r2, #10
 80060f2:	4620      	mov	r0, r4
 80060f4:	f000 f9d4 	bl	80064a0 <__multadd>
 80060f8:	9b02      	ldr	r3, [sp, #8]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	4606      	mov	r6, r0
 80060fe:	dc4f      	bgt.n	80061a0 <_dtoa_r+0x948>
 8006100:	9b06      	ldr	r3, [sp, #24]
 8006102:	2b02      	cmp	r3, #2
 8006104:	dd4c      	ble.n	80061a0 <_dtoa_r+0x948>
 8006106:	e011      	b.n	800612c <_dtoa_r+0x8d4>
 8006108:	d0c9      	beq.n	800609e <_dtoa_r+0x846>
 800610a:	9a05      	ldr	r2, [sp, #20]
 800610c:	331c      	adds	r3, #28
 800610e:	441a      	add	r2, r3
 8006110:	9205      	str	r2, [sp, #20]
 8006112:	441d      	add	r5, r3
 8006114:	4498      	add	r8, r3
 8006116:	e7c2      	b.n	800609e <_dtoa_r+0x846>
 8006118:	4603      	mov	r3, r0
 800611a:	e7f6      	b.n	800610a <_dtoa_r+0x8b2>
 800611c:	f1b9 0f00 	cmp.w	r9, #0
 8006120:	dc38      	bgt.n	8006194 <_dtoa_r+0x93c>
 8006122:	9b06      	ldr	r3, [sp, #24]
 8006124:	2b02      	cmp	r3, #2
 8006126:	dd35      	ble.n	8006194 <_dtoa_r+0x93c>
 8006128:	f8cd 9008 	str.w	r9, [sp, #8]
 800612c:	9b02      	ldr	r3, [sp, #8]
 800612e:	b963      	cbnz	r3, 800614a <_dtoa_r+0x8f2>
 8006130:	4639      	mov	r1, r7
 8006132:	2205      	movs	r2, #5
 8006134:	4620      	mov	r0, r4
 8006136:	f000 f9b3 	bl	80064a0 <__multadd>
 800613a:	4601      	mov	r1, r0
 800613c:	4607      	mov	r7, r0
 800613e:	9804      	ldr	r0, [sp, #16]
 8006140:	f000 fb78 	bl	8006834 <__mcmp>
 8006144:	2800      	cmp	r0, #0
 8006146:	f73f adcc 	bgt.w	8005ce2 <_dtoa_r+0x48a>
 800614a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800614c:	465d      	mov	r5, fp
 800614e:	ea6f 0a03 	mvn.w	sl, r3
 8006152:	f04f 0900 	mov.w	r9, #0
 8006156:	4639      	mov	r1, r7
 8006158:	4620      	mov	r0, r4
 800615a:	f000 f98a 	bl	8006472 <_Bfree>
 800615e:	2e00      	cmp	r6, #0
 8006160:	f43f aeb7 	beq.w	8005ed2 <_dtoa_r+0x67a>
 8006164:	f1b9 0f00 	cmp.w	r9, #0
 8006168:	d005      	beq.n	8006176 <_dtoa_r+0x91e>
 800616a:	45b1      	cmp	r9, r6
 800616c:	d003      	beq.n	8006176 <_dtoa_r+0x91e>
 800616e:	4649      	mov	r1, r9
 8006170:	4620      	mov	r0, r4
 8006172:	f000 f97e 	bl	8006472 <_Bfree>
 8006176:	4631      	mov	r1, r6
 8006178:	4620      	mov	r0, r4
 800617a:	f000 f97a 	bl	8006472 <_Bfree>
 800617e:	e6a8      	b.n	8005ed2 <_dtoa_r+0x67a>
 8006180:	2700      	movs	r7, #0
 8006182:	463e      	mov	r6, r7
 8006184:	e7e1      	b.n	800614a <_dtoa_r+0x8f2>
 8006186:	f8dd a020 	ldr.w	sl, [sp, #32]
 800618a:	463e      	mov	r6, r7
 800618c:	e5a9      	b.n	8005ce2 <_dtoa_r+0x48a>
 800618e:	bf00      	nop
 8006190:	40240000 	.word	0x40240000
 8006194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006196:	f8cd 9008 	str.w	r9, [sp, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	f000 80fa 	beq.w	8006394 <_dtoa_r+0xb3c>
 80061a0:	2d00      	cmp	r5, #0
 80061a2:	dd05      	ble.n	80061b0 <_dtoa_r+0x958>
 80061a4:	4631      	mov	r1, r6
 80061a6:	462a      	mov	r2, r5
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 faef 	bl	800678c <__lshift>
 80061ae:	4606      	mov	r6, r0
 80061b0:	9b07      	ldr	r3, [sp, #28]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d04c      	beq.n	8006250 <_dtoa_r+0x9f8>
 80061b6:	6871      	ldr	r1, [r6, #4]
 80061b8:	4620      	mov	r0, r4
 80061ba:	f000 f926 	bl	800640a <_Balloc>
 80061be:	6932      	ldr	r2, [r6, #16]
 80061c0:	3202      	adds	r2, #2
 80061c2:	4605      	mov	r5, r0
 80061c4:	0092      	lsls	r2, r2, #2
 80061c6:	f106 010c 	add.w	r1, r6, #12
 80061ca:	300c      	adds	r0, #12
 80061cc:	f000 f912 	bl	80063f4 <memcpy>
 80061d0:	2201      	movs	r2, #1
 80061d2:	4629      	mov	r1, r5
 80061d4:	4620      	mov	r0, r4
 80061d6:	f000 fad9 	bl	800678c <__lshift>
 80061da:	9b00      	ldr	r3, [sp, #0]
 80061dc:	f8cd b014 	str.w	fp, [sp, #20]
 80061e0:	f003 0301 	and.w	r3, r3, #1
 80061e4:	46b1      	mov	r9, r6
 80061e6:	9307      	str	r3, [sp, #28]
 80061e8:	4606      	mov	r6, r0
 80061ea:	4639      	mov	r1, r7
 80061ec:	9804      	ldr	r0, [sp, #16]
 80061ee:	f7ff faa7 	bl	8005740 <quorem>
 80061f2:	4649      	mov	r1, r9
 80061f4:	4605      	mov	r5, r0
 80061f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80061fa:	9804      	ldr	r0, [sp, #16]
 80061fc:	f000 fb1a 	bl	8006834 <__mcmp>
 8006200:	4632      	mov	r2, r6
 8006202:	9000      	str	r0, [sp, #0]
 8006204:	4639      	mov	r1, r7
 8006206:	4620      	mov	r0, r4
 8006208:	f000 fb2e 	bl	8006868 <__mdiff>
 800620c:	68c3      	ldr	r3, [r0, #12]
 800620e:	4602      	mov	r2, r0
 8006210:	bb03      	cbnz	r3, 8006254 <_dtoa_r+0x9fc>
 8006212:	4601      	mov	r1, r0
 8006214:	9008      	str	r0, [sp, #32]
 8006216:	9804      	ldr	r0, [sp, #16]
 8006218:	f000 fb0c 	bl	8006834 <__mcmp>
 800621c:	9a08      	ldr	r2, [sp, #32]
 800621e:	4603      	mov	r3, r0
 8006220:	4611      	mov	r1, r2
 8006222:	4620      	mov	r0, r4
 8006224:	9308      	str	r3, [sp, #32]
 8006226:	f000 f924 	bl	8006472 <_Bfree>
 800622a:	9b08      	ldr	r3, [sp, #32]
 800622c:	b9a3      	cbnz	r3, 8006258 <_dtoa_r+0xa00>
 800622e:	9a06      	ldr	r2, [sp, #24]
 8006230:	b992      	cbnz	r2, 8006258 <_dtoa_r+0xa00>
 8006232:	9a07      	ldr	r2, [sp, #28]
 8006234:	b982      	cbnz	r2, 8006258 <_dtoa_r+0xa00>
 8006236:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800623a:	d029      	beq.n	8006290 <_dtoa_r+0xa38>
 800623c:	9b00      	ldr	r3, [sp, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	dd01      	ble.n	8006246 <_dtoa_r+0x9ee>
 8006242:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006246:	9b05      	ldr	r3, [sp, #20]
 8006248:	1c5d      	adds	r5, r3, #1
 800624a:	f883 8000 	strb.w	r8, [r3]
 800624e:	e782      	b.n	8006156 <_dtoa_r+0x8fe>
 8006250:	4630      	mov	r0, r6
 8006252:	e7c2      	b.n	80061da <_dtoa_r+0x982>
 8006254:	2301      	movs	r3, #1
 8006256:	e7e3      	b.n	8006220 <_dtoa_r+0x9c8>
 8006258:	9a00      	ldr	r2, [sp, #0]
 800625a:	2a00      	cmp	r2, #0
 800625c:	db04      	blt.n	8006268 <_dtoa_r+0xa10>
 800625e:	d125      	bne.n	80062ac <_dtoa_r+0xa54>
 8006260:	9a06      	ldr	r2, [sp, #24]
 8006262:	bb1a      	cbnz	r2, 80062ac <_dtoa_r+0xa54>
 8006264:	9a07      	ldr	r2, [sp, #28]
 8006266:	bb0a      	cbnz	r2, 80062ac <_dtoa_r+0xa54>
 8006268:	2b00      	cmp	r3, #0
 800626a:	ddec      	ble.n	8006246 <_dtoa_r+0x9ee>
 800626c:	2201      	movs	r2, #1
 800626e:	9904      	ldr	r1, [sp, #16]
 8006270:	4620      	mov	r0, r4
 8006272:	f000 fa8b 	bl	800678c <__lshift>
 8006276:	4639      	mov	r1, r7
 8006278:	9004      	str	r0, [sp, #16]
 800627a:	f000 fadb 	bl	8006834 <__mcmp>
 800627e:	2800      	cmp	r0, #0
 8006280:	dc03      	bgt.n	800628a <_dtoa_r+0xa32>
 8006282:	d1e0      	bne.n	8006246 <_dtoa_r+0x9ee>
 8006284:	f018 0f01 	tst.w	r8, #1
 8006288:	d0dd      	beq.n	8006246 <_dtoa_r+0x9ee>
 800628a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800628e:	d1d8      	bne.n	8006242 <_dtoa_r+0x9ea>
 8006290:	9b05      	ldr	r3, [sp, #20]
 8006292:	9a05      	ldr	r2, [sp, #20]
 8006294:	1c5d      	adds	r5, r3, #1
 8006296:	2339      	movs	r3, #57	; 0x39
 8006298:	7013      	strb	r3, [r2, #0]
 800629a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800629e:	2b39      	cmp	r3, #57	; 0x39
 80062a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80062a4:	d04f      	beq.n	8006346 <_dtoa_r+0xaee>
 80062a6:	3301      	adds	r3, #1
 80062a8:	7013      	strb	r3, [r2, #0]
 80062aa:	e754      	b.n	8006156 <_dtoa_r+0x8fe>
 80062ac:	9a05      	ldr	r2, [sp, #20]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f102 0501 	add.w	r5, r2, #1
 80062b4:	dd06      	ble.n	80062c4 <_dtoa_r+0xa6c>
 80062b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80062ba:	d0e9      	beq.n	8006290 <_dtoa_r+0xa38>
 80062bc:	f108 0801 	add.w	r8, r8, #1
 80062c0:	9b05      	ldr	r3, [sp, #20]
 80062c2:	e7c2      	b.n	800624a <_dtoa_r+0x9f2>
 80062c4:	9a02      	ldr	r2, [sp, #8]
 80062c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80062ca:	eba5 030b 	sub.w	r3, r5, fp
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d021      	beq.n	8006316 <_dtoa_r+0xabe>
 80062d2:	2300      	movs	r3, #0
 80062d4:	220a      	movs	r2, #10
 80062d6:	9904      	ldr	r1, [sp, #16]
 80062d8:	4620      	mov	r0, r4
 80062da:	f000 f8e1 	bl	80064a0 <__multadd>
 80062de:	45b1      	cmp	r9, r6
 80062e0:	9004      	str	r0, [sp, #16]
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	f04f 020a 	mov.w	r2, #10
 80062ea:	4649      	mov	r1, r9
 80062ec:	4620      	mov	r0, r4
 80062ee:	d105      	bne.n	80062fc <_dtoa_r+0xaa4>
 80062f0:	f000 f8d6 	bl	80064a0 <__multadd>
 80062f4:	4681      	mov	r9, r0
 80062f6:	4606      	mov	r6, r0
 80062f8:	9505      	str	r5, [sp, #20]
 80062fa:	e776      	b.n	80061ea <_dtoa_r+0x992>
 80062fc:	f000 f8d0 	bl	80064a0 <__multadd>
 8006300:	4631      	mov	r1, r6
 8006302:	4681      	mov	r9, r0
 8006304:	2300      	movs	r3, #0
 8006306:	220a      	movs	r2, #10
 8006308:	4620      	mov	r0, r4
 800630a:	f000 f8c9 	bl	80064a0 <__multadd>
 800630e:	4606      	mov	r6, r0
 8006310:	e7f2      	b.n	80062f8 <_dtoa_r+0xaa0>
 8006312:	f04f 0900 	mov.w	r9, #0
 8006316:	2201      	movs	r2, #1
 8006318:	9904      	ldr	r1, [sp, #16]
 800631a:	4620      	mov	r0, r4
 800631c:	f000 fa36 	bl	800678c <__lshift>
 8006320:	4639      	mov	r1, r7
 8006322:	9004      	str	r0, [sp, #16]
 8006324:	f000 fa86 	bl	8006834 <__mcmp>
 8006328:	2800      	cmp	r0, #0
 800632a:	dcb6      	bgt.n	800629a <_dtoa_r+0xa42>
 800632c:	d102      	bne.n	8006334 <_dtoa_r+0xadc>
 800632e:	f018 0f01 	tst.w	r8, #1
 8006332:	d1b2      	bne.n	800629a <_dtoa_r+0xa42>
 8006334:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006338:	2b30      	cmp	r3, #48	; 0x30
 800633a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800633e:	f47f af0a 	bne.w	8006156 <_dtoa_r+0x8fe>
 8006342:	4615      	mov	r5, r2
 8006344:	e7f6      	b.n	8006334 <_dtoa_r+0xadc>
 8006346:	4593      	cmp	fp, r2
 8006348:	d105      	bne.n	8006356 <_dtoa_r+0xafe>
 800634a:	2331      	movs	r3, #49	; 0x31
 800634c:	f10a 0a01 	add.w	sl, sl, #1
 8006350:	f88b 3000 	strb.w	r3, [fp]
 8006354:	e6ff      	b.n	8006156 <_dtoa_r+0x8fe>
 8006356:	4615      	mov	r5, r2
 8006358:	e79f      	b.n	800629a <_dtoa_r+0xa42>
 800635a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80063c0 <_dtoa_r+0xb68>
 800635e:	e007      	b.n	8006370 <_dtoa_r+0xb18>
 8006360:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006362:	f8df b060 	ldr.w	fp, [pc, #96]	; 80063c4 <_dtoa_r+0xb6c>
 8006366:	b11b      	cbz	r3, 8006370 <_dtoa_r+0xb18>
 8006368:	f10b 0308 	add.w	r3, fp, #8
 800636c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800636e:	6013      	str	r3, [r2, #0]
 8006370:	4658      	mov	r0, fp
 8006372:	b017      	add	sp, #92	; 0x5c
 8006374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006378:	9b06      	ldr	r3, [sp, #24]
 800637a:	2b01      	cmp	r3, #1
 800637c:	f77f ae35 	ble.w	8005fea <_dtoa_r+0x792>
 8006380:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006382:	9307      	str	r3, [sp, #28]
 8006384:	e649      	b.n	800601a <_dtoa_r+0x7c2>
 8006386:	9b02      	ldr	r3, [sp, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	dc03      	bgt.n	8006394 <_dtoa_r+0xb3c>
 800638c:	9b06      	ldr	r3, [sp, #24]
 800638e:	2b02      	cmp	r3, #2
 8006390:	f73f aecc 	bgt.w	800612c <_dtoa_r+0x8d4>
 8006394:	465d      	mov	r5, fp
 8006396:	4639      	mov	r1, r7
 8006398:	9804      	ldr	r0, [sp, #16]
 800639a:	f7ff f9d1 	bl	8005740 <quorem>
 800639e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80063a2:	f805 8b01 	strb.w	r8, [r5], #1
 80063a6:	9a02      	ldr	r2, [sp, #8]
 80063a8:	eba5 030b 	sub.w	r3, r5, fp
 80063ac:	429a      	cmp	r2, r3
 80063ae:	ddb0      	ble.n	8006312 <_dtoa_r+0xaba>
 80063b0:	2300      	movs	r3, #0
 80063b2:	220a      	movs	r2, #10
 80063b4:	9904      	ldr	r1, [sp, #16]
 80063b6:	4620      	mov	r0, r4
 80063b8:	f000 f872 	bl	80064a0 <__multadd>
 80063bc:	9004      	str	r0, [sp, #16]
 80063be:	e7ea      	b.n	8006396 <_dtoa_r+0xb3e>
 80063c0:	080072ac 	.word	0x080072ac
 80063c4:	080072d0 	.word	0x080072d0

080063c8 <_localeconv_r>:
 80063c8:	4b04      	ldr	r3, [pc, #16]	; (80063dc <_localeconv_r+0x14>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6a18      	ldr	r0, [r3, #32]
 80063ce:	4b04      	ldr	r3, [pc, #16]	; (80063e0 <_localeconv_r+0x18>)
 80063d0:	2800      	cmp	r0, #0
 80063d2:	bf08      	it	eq
 80063d4:	4618      	moveq	r0, r3
 80063d6:	30f0      	adds	r0, #240	; 0xf0
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	2000000c 	.word	0x2000000c
 80063e0:	20000070 	.word	0x20000070

080063e4 <malloc>:
 80063e4:	4b02      	ldr	r3, [pc, #8]	; (80063f0 <malloc+0xc>)
 80063e6:	4601      	mov	r1, r0
 80063e8:	6818      	ldr	r0, [r3, #0]
 80063ea:	f000 bb45 	b.w	8006a78 <_malloc_r>
 80063ee:	bf00      	nop
 80063f0:	2000000c 	.word	0x2000000c

080063f4 <memcpy>:
 80063f4:	b510      	push	{r4, lr}
 80063f6:	1e43      	subs	r3, r0, #1
 80063f8:	440a      	add	r2, r1
 80063fa:	4291      	cmp	r1, r2
 80063fc:	d100      	bne.n	8006400 <memcpy+0xc>
 80063fe:	bd10      	pop	{r4, pc}
 8006400:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006404:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006408:	e7f7      	b.n	80063fa <memcpy+0x6>

0800640a <_Balloc>:
 800640a:	b570      	push	{r4, r5, r6, lr}
 800640c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800640e:	4604      	mov	r4, r0
 8006410:	460e      	mov	r6, r1
 8006412:	b93d      	cbnz	r5, 8006424 <_Balloc+0x1a>
 8006414:	2010      	movs	r0, #16
 8006416:	f7ff ffe5 	bl	80063e4 <malloc>
 800641a:	6260      	str	r0, [r4, #36]	; 0x24
 800641c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006420:	6005      	str	r5, [r0, #0]
 8006422:	60c5      	str	r5, [r0, #12]
 8006424:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006426:	68eb      	ldr	r3, [r5, #12]
 8006428:	b183      	cbz	r3, 800644c <_Balloc+0x42>
 800642a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006432:	b9b8      	cbnz	r0, 8006464 <_Balloc+0x5a>
 8006434:	2101      	movs	r1, #1
 8006436:	fa01 f506 	lsl.w	r5, r1, r6
 800643a:	1d6a      	adds	r2, r5, #5
 800643c:	0092      	lsls	r2, r2, #2
 800643e:	4620      	mov	r0, r4
 8006440:	f000 fabe 	bl	80069c0 <_calloc_r>
 8006444:	b160      	cbz	r0, 8006460 <_Balloc+0x56>
 8006446:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800644a:	e00e      	b.n	800646a <_Balloc+0x60>
 800644c:	2221      	movs	r2, #33	; 0x21
 800644e:	2104      	movs	r1, #4
 8006450:	4620      	mov	r0, r4
 8006452:	f000 fab5 	bl	80069c0 <_calloc_r>
 8006456:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006458:	60e8      	str	r0, [r5, #12]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1e4      	bne.n	800642a <_Balloc+0x20>
 8006460:	2000      	movs	r0, #0
 8006462:	bd70      	pop	{r4, r5, r6, pc}
 8006464:	6802      	ldr	r2, [r0, #0]
 8006466:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800646a:	2300      	movs	r3, #0
 800646c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006470:	e7f7      	b.n	8006462 <_Balloc+0x58>

08006472 <_Bfree>:
 8006472:	b570      	push	{r4, r5, r6, lr}
 8006474:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006476:	4606      	mov	r6, r0
 8006478:	460d      	mov	r5, r1
 800647a:	b93c      	cbnz	r4, 800648c <_Bfree+0x1a>
 800647c:	2010      	movs	r0, #16
 800647e:	f7ff ffb1 	bl	80063e4 <malloc>
 8006482:	6270      	str	r0, [r6, #36]	; 0x24
 8006484:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006488:	6004      	str	r4, [r0, #0]
 800648a:	60c4      	str	r4, [r0, #12]
 800648c:	b13d      	cbz	r5, 800649e <_Bfree+0x2c>
 800648e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006490:	686a      	ldr	r2, [r5, #4]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006498:	6029      	str	r1, [r5, #0]
 800649a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800649e:	bd70      	pop	{r4, r5, r6, pc}

080064a0 <__multadd>:
 80064a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a4:	690d      	ldr	r5, [r1, #16]
 80064a6:	461f      	mov	r7, r3
 80064a8:	4606      	mov	r6, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	f101 0c14 	add.w	ip, r1, #20
 80064b0:	2300      	movs	r3, #0
 80064b2:	f8dc 0000 	ldr.w	r0, [ip]
 80064b6:	b281      	uxth	r1, r0
 80064b8:	fb02 7101 	mla	r1, r2, r1, r7
 80064bc:	0c0f      	lsrs	r7, r1, #16
 80064be:	0c00      	lsrs	r0, r0, #16
 80064c0:	fb02 7000 	mla	r0, r2, r0, r7
 80064c4:	b289      	uxth	r1, r1
 80064c6:	3301      	adds	r3, #1
 80064c8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80064cc:	429d      	cmp	r5, r3
 80064ce:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80064d2:	f84c 1b04 	str.w	r1, [ip], #4
 80064d6:	dcec      	bgt.n	80064b2 <__multadd+0x12>
 80064d8:	b1d7      	cbz	r7, 8006510 <__multadd+0x70>
 80064da:	68a3      	ldr	r3, [r4, #8]
 80064dc:	42ab      	cmp	r3, r5
 80064de:	dc12      	bgt.n	8006506 <__multadd+0x66>
 80064e0:	6861      	ldr	r1, [r4, #4]
 80064e2:	4630      	mov	r0, r6
 80064e4:	3101      	adds	r1, #1
 80064e6:	f7ff ff90 	bl	800640a <_Balloc>
 80064ea:	6922      	ldr	r2, [r4, #16]
 80064ec:	3202      	adds	r2, #2
 80064ee:	f104 010c 	add.w	r1, r4, #12
 80064f2:	4680      	mov	r8, r0
 80064f4:	0092      	lsls	r2, r2, #2
 80064f6:	300c      	adds	r0, #12
 80064f8:	f7ff ff7c 	bl	80063f4 <memcpy>
 80064fc:	4621      	mov	r1, r4
 80064fe:	4630      	mov	r0, r6
 8006500:	f7ff ffb7 	bl	8006472 <_Bfree>
 8006504:	4644      	mov	r4, r8
 8006506:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800650a:	3501      	adds	r5, #1
 800650c:	615f      	str	r7, [r3, #20]
 800650e:	6125      	str	r5, [r4, #16]
 8006510:	4620      	mov	r0, r4
 8006512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006516 <__hi0bits>:
 8006516:	0c02      	lsrs	r2, r0, #16
 8006518:	0412      	lsls	r2, r2, #16
 800651a:	4603      	mov	r3, r0
 800651c:	b9b2      	cbnz	r2, 800654c <__hi0bits+0x36>
 800651e:	0403      	lsls	r3, r0, #16
 8006520:	2010      	movs	r0, #16
 8006522:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006526:	bf04      	itt	eq
 8006528:	021b      	lsleq	r3, r3, #8
 800652a:	3008      	addeq	r0, #8
 800652c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006530:	bf04      	itt	eq
 8006532:	011b      	lsleq	r3, r3, #4
 8006534:	3004      	addeq	r0, #4
 8006536:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800653a:	bf04      	itt	eq
 800653c:	009b      	lsleq	r3, r3, #2
 800653e:	3002      	addeq	r0, #2
 8006540:	2b00      	cmp	r3, #0
 8006542:	db06      	blt.n	8006552 <__hi0bits+0x3c>
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	d503      	bpl.n	8006550 <__hi0bits+0x3a>
 8006548:	3001      	adds	r0, #1
 800654a:	4770      	bx	lr
 800654c:	2000      	movs	r0, #0
 800654e:	e7e8      	b.n	8006522 <__hi0bits+0xc>
 8006550:	2020      	movs	r0, #32
 8006552:	4770      	bx	lr

08006554 <__lo0bits>:
 8006554:	6803      	ldr	r3, [r0, #0]
 8006556:	f013 0207 	ands.w	r2, r3, #7
 800655a:	4601      	mov	r1, r0
 800655c:	d00b      	beq.n	8006576 <__lo0bits+0x22>
 800655e:	07da      	lsls	r2, r3, #31
 8006560:	d423      	bmi.n	80065aa <__lo0bits+0x56>
 8006562:	0798      	lsls	r0, r3, #30
 8006564:	bf49      	itett	mi
 8006566:	085b      	lsrmi	r3, r3, #1
 8006568:	089b      	lsrpl	r3, r3, #2
 800656a:	2001      	movmi	r0, #1
 800656c:	600b      	strmi	r3, [r1, #0]
 800656e:	bf5c      	itt	pl
 8006570:	600b      	strpl	r3, [r1, #0]
 8006572:	2002      	movpl	r0, #2
 8006574:	4770      	bx	lr
 8006576:	b298      	uxth	r0, r3
 8006578:	b9a8      	cbnz	r0, 80065a6 <__lo0bits+0x52>
 800657a:	0c1b      	lsrs	r3, r3, #16
 800657c:	2010      	movs	r0, #16
 800657e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006582:	bf04      	itt	eq
 8006584:	0a1b      	lsreq	r3, r3, #8
 8006586:	3008      	addeq	r0, #8
 8006588:	071a      	lsls	r2, r3, #28
 800658a:	bf04      	itt	eq
 800658c:	091b      	lsreq	r3, r3, #4
 800658e:	3004      	addeq	r0, #4
 8006590:	079a      	lsls	r2, r3, #30
 8006592:	bf04      	itt	eq
 8006594:	089b      	lsreq	r3, r3, #2
 8006596:	3002      	addeq	r0, #2
 8006598:	07da      	lsls	r2, r3, #31
 800659a:	d402      	bmi.n	80065a2 <__lo0bits+0x4e>
 800659c:	085b      	lsrs	r3, r3, #1
 800659e:	d006      	beq.n	80065ae <__lo0bits+0x5a>
 80065a0:	3001      	adds	r0, #1
 80065a2:	600b      	str	r3, [r1, #0]
 80065a4:	4770      	bx	lr
 80065a6:	4610      	mov	r0, r2
 80065a8:	e7e9      	b.n	800657e <__lo0bits+0x2a>
 80065aa:	2000      	movs	r0, #0
 80065ac:	4770      	bx	lr
 80065ae:	2020      	movs	r0, #32
 80065b0:	4770      	bx	lr

080065b2 <__i2b>:
 80065b2:	b510      	push	{r4, lr}
 80065b4:	460c      	mov	r4, r1
 80065b6:	2101      	movs	r1, #1
 80065b8:	f7ff ff27 	bl	800640a <_Balloc>
 80065bc:	2201      	movs	r2, #1
 80065be:	6144      	str	r4, [r0, #20]
 80065c0:	6102      	str	r2, [r0, #16]
 80065c2:	bd10      	pop	{r4, pc}

080065c4 <__multiply>:
 80065c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c8:	4614      	mov	r4, r2
 80065ca:	690a      	ldr	r2, [r1, #16]
 80065cc:	6923      	ldr	r3, [r4, #16]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	bfb8      	it	lt
 80065d2:	460b      	movlt	r3, r1
 80065d4:	4688      	mov	r8, r1
 80065d6:	bfbc      	itt	lt
 80065d8:	46a0      	movlt	r8, r4
 80065da:	461c      	movlt	r4, r3
 80065dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80065e0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80065e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80065ec:	eb07 0609 	add.w	r6, r7, r9
 80065f0:	42b3      	cmp	r3, r6
 80065f2:	bfb8      	it	lt
 80065f4:	3101      	addlt	r1, #1
 80065f6:	f7ff ff08 	bl	800640a <_Balloc>
 80065fa:	f100 0514 	add.w	r5, r0, #20
 80065fe:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006602:	462b      	mov	r3, r5
 8006604:	2200      	movs	r2, #0
 8006606:	4573      	cmp	r3, lr
 8006608:	d316      	bcc.n	8006638 <__multiply+0x74>
 800660a:	f104 0214 	add.w	r2, r4, #20
 800660e:	f108 0114 	add.w	r1, r8, #20
 8006612:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006616:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	9b00      	ldr	r3, [sp, #0]
 800661e:	9201      	str	r2, [sp, #4]
 8006620:	4293      	cmp	r3, r2
 8006622:	d80c      	bhi.n	800663e <__multiply+0x7a>
 8006624:	2e00      	cmp	r6, #0
 8006626:	dd03      	ble.n	8006630 <__multiply+0x6c>
 8006628:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800662c:	2b00      	cmp	r3, #0
 800662e:	d05d      	beq.n	80066ec <__multiply+0x128>
 8006630:	6106      	str	r6, [r0, #16]
 8006632:	b003      	add	sp, #12
 8006634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006638:	f843 2b04 	str.w	r2, [r3], #4
 800663c:	e7e3      	b.n	8006606 <__multiply+0x42>
 800663e:	f8b2 b000 	ldrh.w	fp, [r2]
 8006642:	f1bb 0f00 	cmp.w	fp, #0
 8006646:	d023      	beq.n	8006690 <__multiply+0xcc>
 8006648:	4689      	mov	r9, r1
 800664a:	46ac      	mov	ip, r5
 800664c:	f04f 0800 	mov.w	r8, #0
 8006650:	f859 4b04 	ldr.w	r4, [r9], #4
 8006654:	f8dc a000 	ldr.w	sl, [ip]
 8006658:	b2a3      	uxth	r3, r4
 800665a:	fa1f fa8a 	uxth.w	sl, sl
 800665e:	fb0b a303 	mla	r3, fp, r3, sl
 8006662:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006666:	f8dc 4000 	ldr.w	r4, [ip]
 800666a:	4443      	add	r3, r8
 800666c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006670:	fb0b 840a 	mla	r4, fp, sl, r8
 8006674:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006678:	46e2      	mov	sl, ip
 800667a:	b29b      	uxth	r3, r3
 800667c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006680:	454f      	cmp	r7, r9
 8006682:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006686:	f84a 3b04 	str.w	r3, [sl], #4
 800668a:	d82b      	bhi.n	80066e4 <__multiply+0x120>
 800668c:	f8cc 8004 	str.w	r8, [ip, #4]
 8006690:	9b01      	ldr	r3, [sp, #4]
 8006692:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006696:	3204      	adds	r2, #4
 8006698:	f1ba 0f00 	cmp.w	sl, #0
 800669c:	d020      	beq.n	80066e0 <__multiply+0x11c>
 800669e:	682b      	ldr	r3, [r5, #0]
 80066a0:	4689      	mov	r9, r1
 80066a2:	46a8      	mov	r8, r5
 80066a4:	f04f 0b00 	mov.w	fp, #0
 80066a8:	f8b9 c000 	ldrh.w	ip, [r9]
 80066ac:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80066b0:	fb0a 440c 	mla	r4, sl, ip, r4
 80066b4:	445c      	add	r4, fp
 80066b6:	46c4      	mov	ip, r8
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80066be:	f84c 3b04 	str.w	r3, [ip], #4
 80066c2:	f859 3b04 	ldr.w	r3, [r9], #4
 80066c6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80066ca:	0c1b      	lsrs	r3, r3, #16
 80066cc:	fb0a b303 	mla	r3, sl, r3, fp
 80066d0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80066d4:	454f      	cmp	r7, r9
 80066d6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80066da:	d805      	bhi.n	80066e8 <__multiply+0x124>
 80066dc:	f8c8 3004 	str.w	r3, [r8, #4]
 80066e0:	3504      	adds	r5, #4
 80066e2:	e79b      	b.n	800661c <__multiply+0x58>
 80066e4:	46d4      	mov	ip, sl
 80066e6:	e7b3      	b.n	8006650 <__multiply+0x8c>
 80066e8:	46e0      	mov	r8, ip
 80066ea:	e7dd      	b.n	80066a8 <__multiply+0xe4>
 80066ec:	3e01      	subs	r6, #1
 80066ee:	e799      	b.n	8006624 <__multiply+0x60>

080066f0 <__pow5mult>:
 80066f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f4:	4615      	mov	r5, r2
 80066f6:	f012 0203 	ands.w	r2, r2, #3
 80066fa:	4606      	mov	r6, r0
 80066fc:	460f      	mov	r7, r1
 80066fe:	d007      	beq.n	8006710 <__pow5mult+0x20>
 8006700:	3a01      	subs	r2, #1
 8006702:	4c21      	ldr	r4, [pc, #132]	; (8006788 <__pow5mult+0x98>)
 8006704:	2300      	movs	r3, #0
 8006706:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800670a:	f7ff fec9 	bl	80064a0 <__multadd>
 800670e:	4607      	mov	r7, r0
 8006710:	10ad      	asrs	r5, r5, #2
 8006712:	d035      	beq.n	8006780 <__pow5mult+0x90>
 8006714:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006716:	b93c      	cbnz	r4, 8006728 <__pow5mult+0x38>
 8006718:	2010      	movs	r0, #16
 800671a:	f7ff fe63 	bl	80063e4 <malloc>
 800671e:	6270      	str	r0, [r6, #36]	; 0x24
 8006720:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006724:	6004      	str	r4, [r0, #0]
 8006726:	60c4      	str	r4, [r0, #12]
 8006728:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800672c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006730:	b94c      	cbnz	r4, 8006746 <__pow5mult+0x56>
 8006732:	f240 2171 	movw	r1, #625	; 0x271
 8006736:	4630      	mov	r0, r6
 8006738:	f7ff ff3b 	bl	80065b2 <__i2b>
 800673c:	2300      	movs	r3, #0
 800673e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006742:	4604      	mov	r4, r0
 8006744:	6003      	str	r3, [r0, #0]
 8006746:	f04f 0800 	mov.w	r8, #0
 800674a:	07eb      	lsls	r3, r5, #31
 800674c:	d50a      	bpl.n	8006764 <__pow5mult+0x74>
 800674e:	4639      	mov	r1, r7
 8006750:	4622      	mov	r2, r4
 8006752:	4630      	mov	r0, r6
 8006754:	f7ff ff36 	bl	80065c4 <__multiply>
 8006758:	4639      	mov	r1, r7
 800675a:	4681      	mov	r9, r0
 800675c:	4630      	mov	r0, r6
 800675e:	f7ff fe88 	bl	8006472 <_Bfree>
 8006762:	464f      	mov	r7, r9
 8006764:	106d      	asrs	r5, r5, #1
 8006766:	d00b      	beq.n	8006780 <__pow5mult+0x90>
 8006768:	6820      	ldr	r0, [r4, #0]
 800676a:	b938      	cbnz	r0, 800677c <__pow5mult+0x8c>
 800676c:	4622      	mov	r2, r4
 800676e:	4621      	mov	r1, r4
 8006770:	4630      	mov	r0, r6
 8006772:	f7ff ff27 	bl	80065c4 <__multiply>
 8006776:	6020      	str	r0, [r4, #0]
 8006778:	f8c0 8000 	str.w	r8, [r0]
 800677c:	4604      	mov	r4, r0
 800677e:	e7e4      	b.n	800674a <__pow5mult+0x5a>
 8006780:	4638      	mov	r0, r7
 8006782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006786:	bf00      	nop
 8006788:	080073d0 	.word	0x080073d0

0800678c <__lshift>:
 800678c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006790:	460c      	mov	r4, r1
 8006792:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006796:	6923      	ldr	r3, [r4, #16]
 8006798:	6849      	ldr	r1, [r1, #4]
 800679a:	eb0a 0903 	add.w	r9, sl, r3
 800679e:	68a3      	ldr	r3, [r4, #8]
 80067a0:	4607      	mov	r7, r0
 80067a2:	4616      	mov	r6, r2
 80067a4:	f109 0501 	add.w	r5, r9, #1
 80067a8:	42ab      	cmp	r3, r5
 80067aa:	db32      	blt.n	8006812 <__lshift+0x86>
 80067ac:	4638      	mov	r0, r7
 80067ae:	f7ff fe2c 	bl	800640a <_Balloc>
 80067b2:	2300      	movs	r3, #0
 80067b4:	4680      	mov	r8, r0
 80067b6:	f100 0114 	add.w	r1, r0, #20
 80067ba:	461a      	mov	r2, r3
 80067bc:	4553      	cmp	r3, sl
 80067be:	db2b      	blt.n	8006818 <__lshift+0x8c>
 80067c0:	6920      	ldr	r0, [r4, #16]
 80067c2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067c6:	f104 0314 	add.w	r3, r4, #20
 80067ca:	f016 021f 	ands.w	r2, r6, #31
 80067ce:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067d2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067d6:	d025      	beq.n	8006824 <__lshift+0x98>
 80067d8:	f1c2 0e20 	rsb	lr, r2, #32
 80067dc:	2000      	movs	r0, #0
 80067de:	681e      	ldr	r6, [r3, #0]
 80067e0:	468a      	mov	sl, r1
 80067e2:	4096      	lsls	r6, r2
 80067e4:	4330      	orrs	r0, r6
 80067e6:	f84a 0b04 	str.w	r0, [sl], #4
 80067ea:	f853 0b04 	ldr.w	r0, [r3], #4
 80067ee:	459c      	cmp	ip, r3
 80067f0:	fa20 f00e 	lsr.w	r0, r0, lr
 80067f4:	d814      	bhi.n	8006820 <__lshift+0x94>
 80067f6:	6048      	str	r0, [r1, #4]
 80067f8:	b108      	cbz	r0, 80067fe <__lshift+0x72>
 80067fa:	f109 0502 	add.w	r5, r9, #2
 80067fe:	3d01      	subs	r5, #1
 8006800:	4638      	mov	r0, r7
 8006802:	f8c8 5010 	str.w	r5, [r8, #16]
 8006806:	4621      	mov	r1, r4
 8006808:	f7ff fe33 	bl	8006472 <_Bfree>
 800680c:	4640      	mov	r0, r8
 800680e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006812:	3101      	adds	r1, #1
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	e7c7      	b.n	80067a8 <__lshift+0x1c>
 8006818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800681c:	3301      	adds	r3, #1
 800681e:	e7cd      	b.n	80067bc <__lshift+0x30>
 8006820:	4651      	mov	r1, sl
 8006822:	e7dc      	b.n	80067de <__lshift+0x52>
 8006824:	3904      	subs	r1, #4
 8006826:	f853 2b04 	ldr.w	r2, [r3], #4
 800682a:	f841 2f04 	str.w	r2, [r1, #4]!
 800682e:	459c      	cmp	ip, r3
 8006830:	d8f9      	bhi.n	8006826 <__lshift+0x9a>
 8006832:	e7e4      	b.n	80067fe <__lshift+0x72>

08006834 <__mcmp>:
 8006834:	6903      	ldr	r3, [r0, #16]
 8006836:	690a      	ldr	r2, [r1, #16]
 8006838:	1a9b      	subs	r3, r3, r2
 800683a:	b530      	push	{r4, r5, lr}
 800683c:	d10c      	bne.n	8006858 <__mcmp+0x24>
 800683e:	0092      	lsls	r2, r2, #2
 8006840:	3014      	adds	r0, #20
 8006842:	3114      	adds	r1, #20
 8006844:	1884      	adds	r4, r0, r2
 8006846:	4411      	add	r1, r2
 8006848:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800684c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006850:	4295      	cmp	r5, r2
 8006852:	d003      	beq.n	800685c <__mcmp+0x28>
 8006854:	d305      	bcc.n	8006862 <__mcmp+0x2e>
 8006856:	2301      	movs	r3, #1
 8006858:	4618      	mov	r0, r3
 800685a:	bd30      	pop	{r4, r5, pc}
 800685c:	42a0      	cmp	r0, r4
 800685e:	d3f3      	bcc.n	8006848 <__mcmp+0x14>
 8006860:	e7fa      	b.n	8006858 <__mcmp+0x24>
 8006862:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006866:	e7f7      	b.n	8006858 <__mcmp+0x24>

08006868 <__mdiff>:
 8006868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800686c:	460d      	mov	r5, r1
 800686e:	4607      	mov	r7, r0
 8006870:	4611      	mov	r1, r2
 8006872:	4628      	mov	r0, r5
 8006874:	4614      	mov	r4, r2
 8006876:	f7ff ffdd 	bl	8006834 <__mcmp>
 800687a:	1e06      	subs	r6, r0, #0
 800687c:	d108      	bne.n	8006890 <__mdiff+0x28>
 800687e:	4631      	mov	r1, r6
 8006880:	4638      	mov	r0, r7
 8006882:	f7ff fdc2 	bl	800640a <_Balloc>
 8006886:	2301      	movs	r3, #1
 8006888:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800688c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006890:	bfa4      	itt	ge
 8006892:	4623      	movge	r3, r4
 8006894:	462c      	movge	r4, r5
 8006896:	4638      	mov	r0, r7
 8006898:	6861      	ldr	r1, [r4, #4]
 800689a:	bfa6      	itte	ge
 800689c:	461d      	movge	r5, r3
 800689e:	2600      	movge	r6, #0
 80068a0:	2601      	movlt	r6, #1
 80068a2:	f7ff fdb2 	bl	800640a <_Balloc>
 80068a6:	692b      	ldr	r3, [r5, #16]
 80068a8:	60c6      	str	r6, [r0, #12]
 80068aa:	6926      	ldr	r6, [r4, #16]
 80068ac:	f105 0914 	add.w	r9, r5, #20
 80068b0:	f104 0214 	add.w	r2, r4, #20
 80068b4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80068b8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80068bc:	f100 0514 	add.w	r5, r0, #20
 80068c0:	f04f 0e00 	mov.w	lr, #0
 80068c4:	f852 ab04 	ldr.w	sl, [r2], #4
 80068c8:	f859 4b04 	ldr.w	r4, [r9], #4
 80068cc:	fa1e f18a 	uxtah	r1, lr, sl
 80068d0:	b2a3      	uxth	r3, r4
 80068d2:	1ac9      	subs	r1, r1, r3
 80068d4:	0c23      	lsrs	r3, r4, #16
 80068d6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80068da:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80068de:	b289      	uxth	r1, r1
 80068e0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80068e4:	45c8      	cmp	r8, r9
 80068e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80068ea:	4694      	mov	ip, r2
 80068ec:	f845 3b04 	str.w	r3, [r5], #4
 80068f0:	d8e8      	bhi.n	80068c4 <__mdiff+0x5c>
 80068f2:	45bc      	cmp	ip, r7
 80068f4:	d304      	bcc.n	8006900 <__mdiff+0x98>
 80068f6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80068fa:	b183      	cbz	r3, 800691e <__mdiff+0xb6>
 80068fc:	6106      	str	r6, [r0, #16]
 80068fe:	e7c5      	b.n	800688c <__mdiff+0x24>
 8006900:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006904:	fa1e f381 	uxtah	r3, lr, r1
 8006908:	141a      	asrs	r2, r3, #16
 800690a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800690e:	b29b      	uxth	r3, r3
 8006910:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006914:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006918:	f845 3b04 	str.w	r3, [r5], #4
 800691c:	e7e9      	b.n	80068f2 <__mdiff+0x8a>
 800691e:	3e01      	subs	r6, #1
 8006920:	e7e9      	b.n	80068f6 <__mdiff+0x8e>

08006922 <__d2b>:
 8006922:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006926:	460e      	mov	r6, r1
 8006928:	2101      	movs	r1, #1
 800692a:	ec59 8b10 	vmov	r8, r9, d0
 800692e:	4615      	mov	r5, r2
 8006930:	f7ff fd6b 	bl	800640a <_Balloc>
 8006934:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006938:	4607      	mov	r7, r0
 800693a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800693e:	bb34      	cbnz	r4, 800698e <__d2b+0x6c>
 8006940:	9301      	str	r3, [sp, #4]
 8006942:	f1b8 0300 	subs.w	r3, r8, #0
 8006946:	d027      	beq.n	8006998 <__d2b+0x76>
 8006948:	a802      	add	r0, sp, #8
 800694a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800694e:	f7ff fe01 	bl	8006554 <__lo0bits>
 8006952:	9900      	ldr	r1, [sp, #0]
 8006954:	b1f0      	cbz	r0, 8006994 <__d2b+0x72>
 8006956:	9a01      	ldr	r2, [sp, #4]
 8006958:	f1c0 0320 	rsb	r3, r0, #32
 800695c:	fa02 f303 	lsl.w	r3, r2, r3
 8006960:	430b      	orrs	r3, r1
 8006962:	40c2      	lsrs	r2, r0
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	9201      	str	r2, [sp, #4]
 8006968:	9b01      	ldr	r3, [sp, #4]
 800696a:	61bb      	str	r3, [r7, #24]
 800696c:	2b00      	cmp	r3, #0
 800696e:	bf14      	ite	ne
 8006970:	2102      	movne	r1, #2
 8006972:	2101      	moveq	r1, #1
 8006974:	6139      	str	r1, [r7, #16]
 8006976:	b1c4      	cbz	r4, 80069aa <__d2b+0x88>
 8006978:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800697c:	4404      	add	r4, r0
 800697e:	6034      	str	r4, [r6, #0]
 8006980:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006984:	6028      	str	r0, [r5, #0]
 8006986:	4638      	mov	r0, r7
 8006988:	b003      	add	sp, #12
 800698a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800698e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006992:	e7d5      	b.n	8006940 <__d2b+0x1e>
 8006994:	6179      	str	r1, [r7, #20]
 8006996:	e7e7      	b.n	8006968 <__d2b+0x46>
 8006998:	a801      	add	r0, sp, #4
 800699a:	f7ff fddb 	bl	8006554 <__lo0bits>
 800699e:	9b01      	ldr	r3, [sp, #4]
 80069a0:	617b      	str	r3, [r7, #20]
 80069a2:	2101      	movs	r1, #1
 80069a4:	6139      	str	r1, [r7, #16]
 80069a6:	3020      	adds	r0, #32
 80069a8:	e7e5      	b.n	8006976 <__d2b+0x54>
 80069aa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80069ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80069b2:	6030      	str	r0, [r6, #0]
 80069b4:	6918      	ldr	r0, [r3, #16]
 80069b6:	f7ff fdae 	bl	8006516 <__hi0bits>
 80069ba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80069be:	e7e1      	b.n	8006984 <__d2b+0x62>

080069c0 <_calloc_r>:
 80069c0:	b538      	push	{r3, r4, r5, lr}
 80069c2:	fb02 f401 	mul.w	r4, r2, r1
 80069c6:	4621      	mov	r1, r4
 80069c8:	f000 f856 	bl	8006a78 <_malloc_r>
 80069cc:	4605      	mov	r5, r0
 80069ce:	b118      	cbz	r0, 80069d8 <_calloc_r+0x18>
 80069d0:	4622      	mov	r2, r4
 80069d2:	2100      	movs	r1, #0
 80069d4:	f7fe fa30 	bl	8004e38 <memset>
 80069d8:	4628      	mov	r0, r5
 80069da:	bd38      	pop	{r3, r4, r5, pc}

080069dc <_free_r>:
 80069dc:	b538      	push	{r3, r4, r5, lr}
 80069de:	4605      	mov	r5, r0
 80069e0:	2900      	cmp	r1, #0
 80069e2:	d045      	beq.n	8006a70 <_free_r+0x94>
 80069e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069e8:	1f0c      	subs	r4, r1, #4
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	bfb8      	it	lt
 80069ee:	18e4      	addlt	r4, r4, r3
 80069f0:	f000 fa29 	bl	8006e46 <__malloc_lock>
 80069f4:	4a1f      	ldr	r2, [pc, #124]	; (8006a74 <_free_r+0x98>)
 80069f6:	6813      	ldr	r3, [r2, #0]
 80069f8:	4610      	mov	r0, r2
 80069fa:	b933      	cbnz	r3, 8006a0a <_free_r+0x2e>
 80069fc:	6063      	str	r3, [r4, #4]
 80069fe:	6014      	str	r4, [r2, #0]
 8006a00:	4628      	mov	r0, r5
 8006a02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a06:	f000 ba1f 	b.w	8006e48 <__malloc_unlock>
 8006a0a:	42a3      	cmp	r3, r4
 8006a0c:	d90c      	bls.n	8006a28 <_free_r+0x4c>
 8006a0e:	6821      	ldr	r1, [r4, #0]
 8006a10:	1862      	adds	r2, r4, r1
 8006a12:	4293      	cmp	r3, r2
 8006a14:	bf04      	itt	eq
 8006a16:	681a      	ldreq	r2, [r3, #0]
 8006a18:	685b      	ldreq	r3, [r3, #4]
 8006a1a:	6063      	str	r3, [r4, #4]
 8006a1c:	bf04      	itt	eq
 8006a1e:	1852      	addeq	r2, r2, r1
 8006a20:	6022      	streq	r2, [r4, #0]
 8006a22:	6004      	str	r4, [r0, #0]
 8006a24:	e7ec      	b.n	8006a00 <_free_r+0x24>
 8006a26:	4613      	mov	r3, r2
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	b10a      	cbz	r2, 8006a30 <_free_r+0x54>
 8006a2c:	42a2      	cmp	r2, r4
 8006a2e:	d9fa      	bls.n	8006a26 <_free_r+0x4a>
 8006a30:	6819      	ldr	r1, [r3, #0]
 8006a32:	1858      	adds	r0, r3, r1
 8006a34:	42a0      	cmp	r0, r4
 8006a36:	d10b      	bne.n	8006a50 <_free_r+0x74>
 8006a38:	6820      	ldr	r0, [r4, #0]
 8006a3a:	4401      	add	r1, r0
 8006a3c:	1858      	adds	r0, r3, r1
 8006a3e:	4282      	cmp	r2, r0
 8006a40:	6019      	str	r1, [r3, #0]
 8006a42:	d1dd      	bne.n	8006a00 <_free_r+0x24>
 8006a44:	6810      	ldr	r0, [r2, #0]
 8006a46:	6852      	ldr	r2, [r2, #4]
 8006a48:	605a      	str	r2, [r3, #4]
 8006a4a:	4401      	add	r1, r0
 8006a4c:	6019      	str	r1, [r3, #0]
 8006a4e:	e7d7      	b.n	8006a00 <_free_r+0x24>
 8006a50:	d902      	bls.n	8006a58 <_free_r+0x7c>
 8006a52:	230c      	movs	r3, #12
 8006a54:	602b      	str	r3, [r5, #0]
 8006a56:	e7d3      	b.n	8006a00 <_free_r+0x24>
 8006a58:	6820      	ldr	r0, [r4, #0]
 8006a5a:	1821      	adds	r1, r4, r0
 8006a5c:	428a      	cmp	r2, r1
 8006a5e:	bf04      	itt	eq
 8006a60:	6811      	ldreq	r1, [r2, #0]
 8006a62:	6852      	ldreq	r2, [r2, #4]
 8006a64:	6062      	str	r2, [r4, #4]
 8006a66:	bf04      	itt	eq
 8006a68:	1809      	addeq	r1, r1, r0
 8006a6a:	6021      	streq	r1, [r4, #0]
 8006a6c:	605c      	str	r4, [r3, #4]
 8006a6e:	e7c7      	b.n	8006a00 <_free_r+0x24>
 8006a70:	bd38      	pop	{r3, r4, r5, pc}
 8006a72:	bf00      	nop
 8006a74:	2000040c 	.word	0x2000040c

08006a78 <_malloc_r>:
 8006a78:	b570      	push	{r4, r5, r6, lr}
 8006a7a:	1ccd      	adds	r5, r1, #3
 8006a7c:	f025 0503 	bic.w	r5, r5, #3
 8006a80:	3508      	adds	r5, #8
 8006a82:	2d0c      	cmp	r5, #12
 8006a84:	bf38      	it	cc
 8006a86:	250c      	movcc	r5, #12
 8006a88:	2d00      	cmp	r5, #0
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	db01      	blt.n	8006a92 <_malloc_r+0x1a>
 8006a8e:	42a9      	cmp	r1, r5
 8006a90:	d903      	bls.n	8006a9a <_malloc_r+0x22>
 8006a92:	230c      	movs	r3, #12
 8006a94:	6033      	str	r3, [r6, #0]
 8006a96:	2000      	movs	r0, #0
 8006a98:	bd70      	pop	{r4, r5, r6, pc}
 8006a9a:	f000 f9d4 	bl	8006e46 <__malloc_lock>
 8006a9e:	4a21      	ldr	r2, [pc, #132]	; (8006b24 <_malloc_r+0xac>)
 8006aa0:	6814      	ldr	r4, [r2, #0]
 8006aa2:	4621      	mov	r1, r4
 8006aa4:	b991      	cbnz	r1, 8006acc <_malloc_r+0x54>
 8006aa6:	4c20      	ldr	r4, [pc, #128]	; (8006b28 <_malloc_r+0xb0>)
 8006aa8:	6823      	ldr	r3, [r4, #0]
 8006aaa:	b91b      	cbnz	r3, 8006ab4 <_malloc_r+0x3c>
 8006aac:	4630      	mov	r0, r6
 8006aae:	f000 f98f 	bl	8006dd0 <_sbrk_r>
 8006ab2:	6020      	str	r0, [r4, #0]
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	f000 f98a 	bl	8006dd0 <_sbrk_r>
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	d124      	bne.n	8006b0a <_malloc_r+0x92>
 8006ac0:	230c      	movs	r3, #12
 8006ac2:	6033      	str	r3, [r6, #0]
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	f000 f9bf 	bl	8006e48 <__malloc_unlock>
 8006aca:	e7e4      	b.n	8006a96 <_malloc_r+0x1e>
 8006acc:	680b      	ldr	r3, [r1, #0]
 8006ace:	1b5b      	subs	r3, r3, r5
 8006ad0:	d418      	bmi.n	8006b04 <_malloc_r+0x8c>
 8006ad2:	2b0b      	cmp	r3, #11
 8006ad4:	d90f      	bls.n	8006af6 <_malloc_r+0x7e>
 8006ad6:	600b      	str	r3, [r1, #0]
 8006ad8:	50cd      	str	r5, [r1, r3]
 8006ada:	18cc      	adds	r4, r1, r3
 8006adc:	4630      	mov	r0, r6
 8006ade:	f000 f9b3 	bl	8006e48 <__malloc_unlock>
 8006ae2:	f104 000b 	add.w	r0, r4, #11
 8006ae6:	1d23      	adds	r3, r4, #4
 8006ae8:	f020 0007 	bic.w	r0, r0, #7
 8006aec:	1ac3      	subs	r3, r0, r3
 8006aee:	d0d3      	beq.n	8006a98 <_malloc_r+0x20>
 8006af0:	425a      	negs	r2, r3
 8006af2:	50e2      	str	r2, [r4, r3]
 8006af4:	e7d0      	b.n	8006a98 <_malloc_r+0x20>
 8006af6:	428c      	cmp	r4, r1
 8006af8:	684b      	ldr	r3, [r1, #4]
 8006afa:	bf16      	itet	ne
 8006afc:	6063      	strne	r3, [r4, #4]
 8006afe:	6013      	streq	r3, [r2, #0]
 8006b00:	460c      	movne	r4, r1
 8006b02:	e7eb      	b.n	8006adc <_malloc_r+0x64>
 8006b04:	460c      	mov	r4, r1
 8006b06:	6849      	ldr	r1, [r1, #4]
 8006b08:	e7cc      	b.n	8006aa4 <_malloc_r+0x2c>
 8006b0a:	1cc4      	adds	r4, r0, #3
 8006b0c:	f024 0403 	bic.w	r4, r4, #3
 8006b10:	42a0      	cmp	r0, r4
 8006b12:	d005      	beq.n	8006b20 <_malloc_r+0xa8>
 8006b14:	1a21      	subs	r1, r4, r0
 8006b16:	4630      	mov	r0, r6
 8006b18:	f000 f95a 	bl	8006dd0 <_sbrk_r>
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d0cf      	beq.n	8006ac0 <_malloc_r+0x48>
 8006b20:	6025      	str	r5, [r4, #0]
 8006b22:	e7db      	b.n	8006adc <_malloc_r+0x64>
 8006b24:	2000040c 	.word	0x2000040c
 8006b28:	20000410 	.word	0x20000410

08006b2c <__ssputs_r>:
 8006b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b30:	688e      	ldr	r6, [r1, #8]
 8006b32:	429e      	cmp	r6, r3
 8006b34:	4682      	mov	sl, r0
 8006b36:	460c      	mov	r4, r1
 8006b38:	4690      	mov	r8, r2
 8006b3a:	4699      	mov	r9, r3
 8006b3c:	d837      	bhi.n	8006bae <__ssputs_r+0x82>
 8006b3e:	898a      	ldrh	r2, [r1, #12]
 8006b40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006b44:	d031      	beq.n	8006baa <__ssputs_r+0x7e>
 8006b46:	6825      	ldr	r5, [r4, #0]
 8006b48:	6909      	ldr	r1, [r1, #16]
 8006b4a:	1a6f      	subs	r7, r5, r1
 8006b4c:	6965      	ldr	r5, [r4, #20]
 8006b4e:	2302      	movs	r3, #2
 8006b50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b54:	fb95 f5f3 	sdiv	r5, r5, r3
 8006b58:	f109 0301 	add.w	r3, r9, #1
 8006b5c:	443b      	add	r3, r7
 8006b5e:	429d      	cmp	r5, r3
 8006b60:	bf38      	it	cc
 8006b62:	461d      	movcc	r5, r3
 8006b64:	0553      	lsls	r3, r2, #21
 8006b66:	d530      	bpl.n	8006bca <__ssputs_r+0x9e>
 8006b68:	4629      	mov	r1, r5
 8006b6a:	f7ff ff85 	bl	8006a78 <_malloc_r>
 8006b6e:	4606      	mov	r6, r0
 8006b70:	b950      	cbnz	r0, 8006b88 <__ssputs_r+0x5c>
 8006b72:	230c      	movs	r3, #12
 8006b74:	f8ca 3000 	str.w	r3, [sl]
 8006b78:	89a3      	ldrh	r3, [r4, #12]
 8006b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b7e:	81a3      	strh	r3, [r4, #12]
 8006b80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b88:	463a      	mov	r2, r7
 8006b8a:	6921      	ldr	r1, [r4, #16]
 8006b8c:	f7ff fc32 	bl	80063f4 <memcpy>
 8006b90:	89a3      	ldrh	r3, [r4, #12]
 8006b92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b9a:	81a3      	strh	r3, [r4, #12]
 8006b9c:	6126      	str	r6, [r4, #16]
 8006b9e:	6165      	str	r5, [r4, #20]
 8006ba0:	443e      	add	r6, r7
 8006ba2:	1bed      	subs	r5, r5, r7
 8006ba4:	6026      	str	r6, [r4, #0]
 8006ba6:	60a5      	str	r5, [r4, #8]
 8006ba8:	464e      	mov	r6, r9
 8006baa:	454e      	cmp	r6, r9
 8006bac:	d900      	bls.n	8006bb0 <__ssputs_r+0x84>
 8006bae:	464e      	mov	r6, r9
 8006bb0:	4632      	mov	r2, r6
 8006bb2:	4641      	mov	r1, r8
 8006bb4:	6820      	ldr	r0, [r4, #0]
 8006bb6:	f000 f92d 	bl	8006e14 <memmove>
 8006bba:	68a3      	ldr	r3, [r4, #8]
 8006bbc:	1b9b      	subs	r3, r3, r6
 8006bbe:	60a3      	str	r3, [r4, #8]
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	441e      	add	r6, r3
 8006bc4:	6026      	str	r6, [r4, #0]
 8006bc6:	2000      	movs	r0, #0
 8006bc8:	e7dc      	b.n	8006b84 <__ssputs_r+0x58>
 8006bca:	462a      	mov	r2, r5
 8006bcc:	f000 f93d 	bl	8006e4a <_realloc_r>
 8006bd0:	4606      	mov	r6, r0
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d1e2      	bne.n	8006b9c <__ssputs_r+0x70>
 8006bd6:	6921      	ldr	r1, [r4, #16]
 8006bd8:	4650      	mov	r0, sl
 8006bda:	f7ff feff 	bl	80069dc <_free_r>
 8006bde:	e7c8      	b.n	8006b72 <__ssputs_r+0x46>

08006be0 <_svfiprintf_r>:
 8006be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be4:	461d      	mov	r5, r3
 8006be6:	898b      	ldrh	r3, [r1, #12]
 8006be8:	061f      	lsls	r7, r3, #24
 8006bea:	b09d      	sub	sp, #116	; 0x74
 8006bec:	4680      	mov	r8, r0
 8006bee:	460c      	mov	r4, r1
 8006bf0:	4616      	mov	r6, r2
 8006bf2:	d50f      	bpl.n	8006c14 <_svfiprintf_r+0x34>
 8006bf4:	690b      	ldr	r3, [r1, #16]
 8006bf6:	b96b      	cbnz	r3, 8006c14 <_svfiprintf_r+0x34>
 8006bf8:	2140      	movs	r1, #64	; 0x40
 8006bfa:	f7ff ff3d 	bl	8006a78 <_malloc_r>
 8006bfe:	6020      	str	r0, [r4, #0]
 8006c00:	6120      	str	r0, [r4, #16]
 8006c02:	b928      	cbnz	r0, 8006c10 <_svfiprintf_r+0x30>
 8006c04:	230c      	movs	r3, #12
 8006c06:	f8c8 3000 	str.w	r3, [r8]
 8006c0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c0e:	e0c8      	b.n	8006da2 <_svfiprintf_r+0x1c2>
 8006c10:	2340      	movs	r3, #64	; 0x40
 8006c12:	6163      	str	r3, [r4, #20]
 8006c14:	2300      	movs	r3, #0
 8006c16:	9309      	str	r3, [sp, #36]	; 0x24
 8006c18:	2320      	movs	r3, #32
 8006c1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c1e:	2330      	movs	r3, #48	; 0x30
 8006c20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c24:	9503      	str	r5, [sp, #12]
 8006c26:	f04f 0b01 	mov.w	fp, #1
 8006c2a:	4637      	mov	r7, r6
 8006c2c:	463d      	mov	r5, r7
 8006c2e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006c32:	b10b      	cbz	r3, 8006c38 <_svfiprintf_r+0x58>
 8006c34:	2b25      	cmp	r3, #37	; 0x25
 8006c36:	d13e      	bne.n	8006cb6 <_svfiprintf_r+0xd6>
 8006c38:	ebb7 0a06 	subs.w	sl, r7, r6
 8006c3c:	d00b      	beq.n	8006c56 <_svfiprintf_r+0x76>
 8006c3e:	4653      	mov	r3, sl
 8006c40:	4632      	mov	r2, r6
 8006c42:	4621      	mov	r1, r4
 8006c44:	4640      	mov	r0, r8
 8006c46:	f7ff ff71 	bl	8006b2c <__ssputs_r>
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	f000 80a4 	beq.w	8006d98 <_svfiprintf_r+0x1b8>
 8006c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c52:	4453      	add	r3, sl
 8006c54:	9309      	str	r3, [sp, #36]	; 0x24
 8006c56:	783b      	ldrb	r3, [r7, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 809d 	beq.w	8006d98 <_svfiprintf_r+0x1b8>
 8006c5e:	2300      	movs	r3, #0
 8006c60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c68:	9304      	str	r3, [sp, #16]
 8006c6a:	9307      	str	r3, [sp, #28]
 8006c6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c70:	931a      	str	r3, [sp, #104]	; 0x68
 8006c72:	462f      	mov	r7, r5
 8006c74:	2205      	movs	r2, #5
 8006c76:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006c7a:	4850      	ldr	r0, [pc, #320]	; (8006dbc <_svfiprintf_r+0x1dc>)
 8006c7c:	f7f9 fad0 	bl	8000220 <memchr>
 8006c80:	9b04      	ldr	r3, [sp, #16]
 8006c82:	b9d0      	cbnz	r0, 8006cba <_svfiprintf_r+0xda>
 8006c84:	06d9      	lsls	r1, r3, #27
 8006c86:	bf44      	itt	mi
 8006c88:	2220      	movmi	r2, #32
 8006c8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c8e:	071a      	lsls	r2, r3, #28
 8006c90:	bf44      	itt	mi
 8006c92:	222b      	movmi	r2, #43	; 0x2b
 8006c94:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c98:	782a      	ldrb	r2, [r5, #0]
 8006c9a:	2a2a      	cmp	r2, #42	; 0x2a
 8006c9c:	d015      	beq.n	8006cca <_svfiprintf_r+0xea>
 8006c9e:	9a07      	ldr	r2, [sp, #28]
 8006ca0:	462f      	mov	r7, r5
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	250a      	movs	r5, #10
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cac:	3b30      	subs	r3, #48	; 0x30
 8006cae:	2b09      	cmp	r3, #9
 8006cb0:	d94d      	bls.n	8006d4e <_svfiprintf_r+0x16e>
 8006cb2:	b1b8      	cbz	r0, 8006ce4 <_svfiprintf_r+0x104>
 8006cb4:	e00f      	b.n	8006cd6 <_svfiprintf_r+0xf6>
 8006cb6:	462f      	mov	r7, r5
 8006cb8:	e7b8      	b.n	8006c2c <_svfiprintf_r+0x4c>
 8006cba:	4a40      	ldr	r2, [pc, #256]	; (8006dbc <_svfiprintf_r+0x1dc>)
 8006cbc:	1a80      	subs	r0, r0, r2
 8006cbe:	fa0b f000 	lsl.w	r0, fp, r0
 8006cc2:	4318      	orrs	r0, r3
 8006cc4:	9004      	str	r0, [sp, #16]
 8006cc6:	463d      	mov	r5, r7
 8006cc8:	e7d3      	b.n	8006c72 <_svfiprintf_r+0x92>
 8006cca:	9a03      	ldr	r2, [sp, #12]
 8006ccc:	1d11      	adds	r1, r2, #4
 8006cce:	6812      	ldr	r2, [r2, #0]
 8006cd0:	9103      	str	r1, [sp, #12]
 8006cd2:	2a00      	cmp	r2, #0
 8006cd4:	db01      	blt.n	8006cda <_svfiprintf_r+0xfa>
 8006cd6:	9207      	str	r2, [sp, #28]
 8006cd8:	e004      	b.n	8006ce4 <_svfiprintf_r+0x104>
 8006cda:	4252      	negs	r2, r2
 8006cdc:	f043 0302 	orr.w	r3, r3, #2
 8006ce0:	9207      	str	r2, [sp, #28]
 8006ce2:	9304      	str	r3, [sp, #16]
 8006ce4:	783b      	ldrb	r3, [r7, #0]
 8006ce6:	2b2e      	cmp	r3, #46	; 0x2e
 8006ce8:	d10c      	bne.n	8006d04 <_svfiprintf_r+0x124>
 8006cea:	787b      	ldrb	r3, [r7, #1]
 8006cec:	2b2a      	cmp	r3, #42	; 0x2a
 8006cee:	d133      	bne.n	8006d58 <_svfiprintf_r+0x178>
 8006cf0:	9b03      	ldr	r3, [sp, #12]
 8006cf2:	1d1a      	adds	r2, r3, #4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	9203      	str	r2, [sp, #12]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	bfb8      	it	lt
 8006cfc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006d00:	3702      	adds	r7, #2
 8006d02:	9305      	str	r3, [sp, #20]
 8006d04:	4d2e      	ldr	r5, [pc, #184]	; (8006dc0 <_svfiprintf_r+0x1e0>)
 8006d06:	7839      	ldrb	r1, [r7, #0]
 8006d08:	2203      	movs	r2, #3
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	f7f9 fa88 	bl	8000220 <memchr>
 8006d10:	b138      	cbz	r0, 8006d22 <_svfiprintf_r+0x142>
 8006d12:	2340      	movs	r3, #64	; 0x40
 8006d14:	1b40      	subs	r0, r0, r5
 8006d16:	fa03 f000 	lsl.w	r0, r3, r0
 8006d1a:	9b04      	ldr	r3, [sp, #16]
 8006d1c:	4303      	orrs	r3, r0
 8006d1e:	3701      	adds	r7, #1
 8006d20:	9304      	str	r3, [sp, #16]
 8006d22:	7839      	ldrb	r1, [r7, #0]
 8006d24:	4827      	ldr	r0, [pc, #156]	; (8006dc4 <_svfiprintf_r+0x1e4>)
 8006d26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d2a:	2206      	movs	r2, #6
 8006d2c:	1c7e      	adds	r6, r7, #1
 8006d2e:	f7f9 fa77 	bl	8000220 <memchr>
 8006d32:	2800      	cmp	r0, #0
 8006d34:	d038      	beq.n	8006da8 <_svfiprintf_r+0x1c8>
 8006d36:	4b24      	ldr	r3, [pc, #144]	; (8006dc8 <_svfiprintf_r+0x1e8>)
 8006d38:	bb13      	cbnz	r3, 8006d80 <_svfiprintf_r+0x1a0>
 8006d3a:	9b03      	ldr	r3, [sp, #12]
 8006d3c:	3307      	adds	r3, #7
 8006d3e:	f023 0307 	bic.w	r3, r3, #7
 8006d42:	3308      	adds	r3, #8
 8006d44:	9303      	str	r3, [sp, #12]
 8006d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d48:	444b      	add	r3, r9
 8006d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8006d4c:	e76d      	b.n	8006c2a <_svfiprintf_r+0x4a>
 8006d4e:	fb05 3202 	mla	r2, r5, r2, r3
 8006d52:	2001      	movs	r0, #1
 8006d54:	460f      	mov	r7, r1
 8006d56:	e7a6      	b.n	8006ca6 <_svfiprintf_r+0xc6>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	3701      	adds	r7, #1
 8006d5c:	9305      	str	r3, [sp, #20]
 8006d5e:	4619      	mov	r1, r3
 8006d60:	250a      	movs	r5, #10
 8006d62:	4638      	mov	r0, r7
 8006d64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d68:	3a30      	subs	r2, #48	; 0x30
 8006d6a:	2a09      	cmp	r2, #9
 8006d6c:	d903      	bls.n	8006d76 <_svfiprintf_r+0x196>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0c8      	beq.n	8006d04 <_svfiprintf_r+0x124>
 8006d72:	9105      	str	r1, [sp, #20]
 8006d74:	e7c6      	b.n	8006d04 <_svfiprintf_r+0x124>
 8006d76:	fb05 2101 	mla	r1, r5, r1, r2
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	4607      	mov	r7, r0
 8006d7e:	e7f0      	b.n	8006d62 <_svfiprintf_r+0x182>
 8006d80:	ab03      	add	r3, sp, #12
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	4622      	mov	r2, r4
 8006d86:	4b11      	ldr	r3, [pc, #68]	; (8006dcc <_svfiprintf_r+0x1ec>)
 8006d88:	a904      	add	r1, sp, #16
 8006d8a:	4640      	mov	r0, r8
 8006d8c:	f7fe f8f0 	bl	8004f70 <_printf_float>
 8006d90:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006d94:	4681      	mov	r9, r0
 8006d96:	d1d6      	bne.n	8006d46 <_svfiprintf_r+0x166>
 8006d98:	89a3      	ldrh	r3, [r4, #12]
 8006d9a:	065b      	lsls	r3, r3, #25
 8006d9c:	f53f af35 	bmi.w	8006c0a <_svfiprintf_r+0x2a>
 8006da0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006da2:	b01d      	add	sp, #116	; 0x74
 8006da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da8:	ab03      	add	r3, sp, #12
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	4622      	mov	r2, r4
 8006dae:	4b07      	ldr	r3, [pc, #28]	; (8006dcc <_svfiprintf_r+0x1ec>)
 8006db0:	a904      	add	r1, sp, #16
 8006db2:	4640      	mov	r0, r8
 8006db4:	f7fe fb92 	bl	80054dc <_printf_i>
 8006db8:	e7ea      	b.n	8006d90 <_svfiprintf_r+0x1b0>
 8006dba:	bf00      	nop
 8006dbc:	080073dc 	.word	0x080073dc
 8006dc0:	080073e2 	.word	0x080073e2
 8006dc4:	080073e6 	.word	0x080073e6
 8006dc8:	08004f71 	.word	0x08004f71
 8006dcc:	08006b2d 	.word	0x08006b2d

08006dd0 <_sbrk_r>:
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	4c06      	ldr	r4, [pc, #24]	; (8006dec <_sbrk_r+0x1c>)
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	4605      	mov	r5, r0
 8006dd8:	4608      	mov	r0, r1
 8006dda:	6023      	str	r3, [r4, #0]
 8006ddc:	f7fd fe54 	bl	8004a88 <_sbrk>
 8006de0:	1c43      	adds	r3, r0, #1
 8006de2:	d102      	bne.n	8006dea <_sbrk_r+0x1a>
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	b103      	cbz	r3, 8006dea <_sbrk_r+0x1a>
 8006de8:	602b      	str	r3, [r5, #0]
 8006dea:	bd38      	pop	{r3, r4, r5, pc}
 8006dec:	200005d4 	.word	0x200005d4

08006df0 <__ascii_mbtowc>:
 8006df0:	b082      	sub	sp, #8
 8006df2:	b901      	cbnz	r1, 8006df6 <__ascii_mbtowc+0x6>
 8006df4:	a901      	add	r1, sp, #4
 8006df6:	b142      	cbz	r2, 8006e0a <__ascii_mbtowc+0x1a>
 8006df8:	b14b      	cbz	r3, 8006e0e <__ascii_mbtowc+0x1e>
 8006dfa:	7813      	ldrb	r3, [r2, #0]
 8006dfc:	600b      	str	r3, [r1, #0]
 8006dfe:	7812      	ldrb	r2, [r2, #0]
 8006e00:	1c10      	adds	r0, r2, #0
 8006e02:	bf18      	it	ne
 8006e04:	2001      	movne	r0, #1
 8006e06:	b002      	add	sp, #8
 8006e08:	4770      	bx	lr
 8006e0a:	4610      	mov	r0, r2
 8006e0c:	e7fb      	b.n	8006e06 <__ascii_mbtowc+0x16>
 8006e0e:	f06f 0001 	mvn.w	r0, #1
 8006e12:	e7f8      	b.n	8006e06 <__ascii_mbtowc+0x16>

08006e14 <memmove>:
 8006e14:	4288      	cmp	r0, r1
 8006e16:	b510      	push	{r4, lr}
 8006e18:	eb01 0302 	add.w	r3, r1, r2
 8006e1c:	d807      	bhi.n	8006e2e <memmove+0x1a>
 8006e1e:	1e42      	subs	r2, r0, #1
 8006e20:	4299      	cmp	r1, r3
 8006e22:	d00a      	beq.n	8006e3a <memmove+0x26>
 8006e24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e28:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006e2c:	e7f8      	b.n	8006e20 <memmove+0xc>
 8006e2e:	4283      	cmp	r3, r0
 8006e30:	d9f5      	bls.n	8006e1e <memmove+0xa>
 8006e32:	1881      	adds	r1, r0, r2
 8006e34:	1ad2      	subs	r2, r2, r3
 8006e36:	42d3      	cmn	r3, r2
 8006e38:	d100      	bne.n	8006e3c <memmove+0x28>
 8006e3a:	bd10      	pop	{r4, pc}
 8006e3c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e40:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006e44:	e7f7      	b.n	8006e36 <memmove+0x22>

08006e46 <__malloc_lock>:
 8006e46:	4770      	bx	lr

08006e48 <__malloc_unlock>:
 8006e48:	4770      	bx	lr

08006e4a <_realloc_r>:
 8006e4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4c:	4607      	mov	r7, r0
 8006e4e:	4614      	mov	r4, r2
 8006e50:	460e      	mov	r6, r1
 8006e52:	b921      	cbnz	r1, 8006e5e <_realloc_r+0x14>
 8006e54:	4611      	mov	r1, r2
 8006e56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006e5a:	f7ff be0d 	b.w	8006a78 <_malloc_r>
 8006e5e:	b922      	cbnz	r2, 8006e6a <_realloc_r+0x20>
 8006e60:	f7ff fdbc 	bl	80069dc <_free_r>
 8006e64:	4625      	mov	r5, r4
 8006e66:	4628      	mov	r0, r5
 8006e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e6a:	f000 f821 	bl	8006eb0 <_malloc_usable_size_r>
 8006e6e:	42a0      	cmp	r0, r4
 8006e70:	d20f      	bcs.n	8006e92 <_realloc_r+0x48>
 8006e72:	4621      	mov	r1, r4
 8006e74:	4638      	mov	r0, r7
 8006e76:	f7ff fdff 	bl	8006a78 <_malloc_r>
 8006e7a:	4605      	mov	r5, r0
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	d0f2      	beq.n	8006e66 <_realloc_r+0x1c>
 8006e80:	4631      	mov	r1, r6
 8006e82:	4622      	mov	r2, r4
 8006e84:	f7ff fab6 	bl	80063f4 <memcpy>
 8006e88:	4631      	mov	r1, r6
 8006e8a:	4638      	mov	r0, r7
 8006e8c:	f7ff fda6 	bl	80069dc <_free_r>
 8006e90:	e7e9      	b.n	8006e66 <_realloc_r+0x1c>
 8006e92:	4635      	mov	r5, r6
 8006e94:	e7e7      	b.n	8006e66 <_realloc_r+0x1c>

08006e96 <__ascii_wctomb>:
 8006e96:	b149      	cbz	r1, 8006eac <__ascii_wctomb+0x16>
 8006e98:	2aff      	cmp	r2, #255	; 0xff
 8006e9a:	bf85      	ittet	hi
 8006e9c:	238a      	movhi	r3, #138	; 0x8a
 8006e9e:	6003      	strhi	r3, [r0, #0]
 8006ea0:	700a      	strbls	r2, [r1, #0]
 8006ea2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006ea6:	bf98      	it	ls
 8006ea8:	2001      	movls	r0, #1
 8006eaa:	4770      	bx	lr
 8006eac:	4608      	mov	r0, r1
 8006eae:	4770      	bx	lr

08006eb0 <_malloc_usable_size_r>:
 8006eb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006eb4:	1f18      	subs	r0, r3, #4
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	bfbc      	itt	lt
 8006eba:	580b      	ldrlt	r3, [r1, r0]
 8006ebc:	18c0      	addlt	r0, r0, r3
 8006ebe:	4770      	bx	lr

08006ec0 <_init>:
 8006ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ec2:	bf00      	nop
 8006ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ec6:	bc08      	pop	{r3}
 8006ec8:	469e      	mov	lr, r3
 8006eca:	4770      	bx	lr

08006ecc <_fini>:
 8006ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ece:	bf00      	nop
 8006ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ed2:	bc08      	pop	{r3}
 8006ed4:	469e      	mov	lr, r3
 8006ed6:	4770      	bx	lr
