#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec  5 22:14:53 2018
# Process ID: 6742
# Current directory: /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1
# Command line: vivado -log nexys4_fft_demo.vdi -applog -messageDb vivado.pb -mode batch -source nexys4_fft_demo.tcl -notrace
# Log file: /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/nexys4_fft_demo.vdi
# Journal file: /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source nexys4_fft_demo.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_frame/bram_frame.dcp' for cell 'bram1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_fft/bram_fft.dcp' for cell 'bram2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clockgen'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/hanning/hanning.dcp' for cell 'hanning_values'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'probey'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.dcp' for cell 'xadc_demo'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_bins/chroma_bins.dcp' for cell 'chroma_calc1/chroma_binz'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0.dcp' for cell 'fft_mag_i/axis_register_slice_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/fft_mag_c_addsub_0_0.dcp' for cell 'fft_mag_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0.dcp' for cell 'fft_mag_i/cordic_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0.dcp' for cell 'fft_mag_i/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0.dcp' for cell 'fft_mag_i/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0.dcp' for cell 'fft_mag_i/xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconcat_0_0/fft_mag_xlconcat_0_0.dcp' for cell 'fft_mag_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconstant_0_0/fft_mag_xlconstant_0_0.dcp' for cell 'fft_mag_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconstant_1_0/fft_mag_xlconstant_1_0.dcp' for cell 'fft_mag_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconstant_2_0/fft_mag_xlconstant_2_0.dcp' for cell 'fft_mag_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlslice_0_0/fft_mag_xlslice_0_0.dcp' for cell 'fft_mag_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlslice_1_0/fft_mag_xlslice_1_0.dcp' for cell 'fft_mag_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo.dcp' for cell 'n/c'
INFO: [Netlist 29-17] Analyzing 2175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.xdc] for cell 'xadc_demo/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.xdc] for cell 'xadc_demo/inst'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockgen/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockgen/inst'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1909.684 ; gain = 497.457 ; free physical = 3009 ; free virtual = 13429
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockgen/inst'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'probey/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'probey/inst'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo/chroma_fifo.xdc] for cell 'n/c/U0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo/chroma_fifo.xdc] for cell 'n/c/U0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_fft/bram_fft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_frame/bram_frame.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/hanning/hanning.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_bins/chroma_bins.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 988 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 924 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1932.355 ; gain = 953.590 ; free physical = 3053 ; free virtual = 13405
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1996.387 ; gain = 64.023 ; free physical = 3053 ; free virtual = 13405
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "60b91ac4ab0f8be1".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1996.387 ; gain = 0.000 ; free physical = 3021 ; free virtual = 13377
Phase 1 Generate And Synthesize Debug Cores | Checksum: 261072016

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.387 ; gain = 0.000 ; free physical = 3021 ; free virtual = 13377
Implement Debug Cores | Checksum: 261b8aa42

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 23 inverter(s) to 23 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b39fbba0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1996.387 ; gain = 0.000 ; free physical = 3020 ; free virtual = 13376

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 637 cells.
Phase 3 Constant Propagation | Checksum: e336a267

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1996.387 ; gain = 0.000 ; free physical = 3019 ; free virtual = 13375

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 4415 unconnected nets.
INFO: [Opt 31-120] Instance vsync_ltp (level_to_pulse) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance vsync_synchronize (synchronize) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 1280 unconnected cells.
Phase 4 Sweep | Checksum: 204440895

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1996.387 ; gain = 0.000 ; free physical = 3019 ; free virtual = 13375

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1996.387 ; gain = 0.000 ; free physical = 3019 ; free virtual = 13375
Ending Logic Optimization Task | Checksum: 204440895

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1996.387 ; gain = 0.000 ; free physical = 3019 ; free virtual = 13375

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 5 Total Ports: 72
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: d3e9b59e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2766 ; free virtual = 13122
Ending Power Optimization Task | Checksum: d3e9b59e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 383.336 ; free physical = 2765 ; free virtual = 13122
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2379.723 ; gain = 447.359 ; free physical = 2765 ; free virtual = 13122
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2759 ; free virtual = 13122
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/nexys4_fft_demo_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 634eab12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 634eab12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.4 DSPChecker

Phase 1.1.1.6 ClockRegionPlacementChecker

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.5 IOLockPlacementChecker
Phase 1.1.1.4 DSPChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
Phase 1.1.1.5 IOLockPlacementChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
Phase 1.1.1.6 ClockRegionPlacementChecker | Checksum: 634eab12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 634eab12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 634eab12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 634eab12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 634eab12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 634eab12

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 634eab12

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 634eab12

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 8157deb7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 8157deb7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b378ff7d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13119

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1b0561355

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2749 ; free virtual = 13118

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1b0561355

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2748 ; free virtual = 13118
Phase 1.2.1 Place Init Design | Checksum: 11a1b0866

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2742 ; free virtual = 13111
Phase 1.2 Build Placer Netlist Model | Checksum: 11a1b0866

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2742 ; free virtual = 13111

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 11a1b0866

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2742 ; free virtual = 13111
Phase 1 Placer Initialization | Checksum: 11a1b0866

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2742 ; free virtual = 13111

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f4fe7feb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f4fe7feb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4f3a087

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12a1c3f47

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 12a1c3f47

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 182eb07af

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1756bf702

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2737 ; free virtual = 13107

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: eb502601

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108
Phase 3.7 Small Shape Detail Placement | Checksum: eb502601

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 9128010a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 9128010a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ebf9e5fe

Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108
Phase 3 Detail Placement | Checksum: 1ebf9e5fe

Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2738 ; free virtual = 13108

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 13b23ad05

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2728 ; free virtual = 13098

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-15.563. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 183f29a4e

Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096
Phase 4.1 Post Commit Optimization | Checksum: 183f29a4e

Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 183f29a4e

Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 183f29a4e

Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 183f29a4e

Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 183f29a4e

Time (s): cpu = 00:01:51 ; elapsed = 00:01:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 16f46121b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16f46121b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2727 ; free virtual = 13096
Ending Placer Task | Checksum: 13fc8f452

Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2726 ; free virtual = 13096
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2726 ; free virtual = 13096
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2661 ; free virtual = 13096
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2706 ; free virtual = 13094
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2706 ; free virtual = 13094
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2706 ; free virtual = 13094
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[9], SW[8]); LVCMOS33 (SW[15], SW[14], SW[13], SW[12], SW[11], SW[10], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dec710f8 ConstDB: 0 ShapeSum: 6101e35a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d9d263e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2704 ; free virtual = 13093

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d9d263e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2704 ; free virtual = 13093

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d9d263e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2696 ; free virtual = 13084

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d9d263e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2696 ; free virtual = 13084
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1693f794e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2693 ; free virtual = 13082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.505| TNS=-1695.959| WHS=-0.605 | THS=-3576.980|

Phase 2 Router Initialization | Checksum: 153faa5bf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2379.723 ; gain = 0.000 ; free physical = 2690 ; free virtual = 13078

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f6e81948

Time (s): cpu = 00:02:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2579.684 ; gain = 199.961 ; free physical = 2351 ; free virtual = 12739

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1436
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 6

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16fef06b9

Time (s): cpu = 00:54:21 ; elapsed = 00:13:33 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1758 ; free virtual = 12147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.536| TNS=-2135.416| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 2186b18e7

Time (s): cpu = 00:54:30 ; elapsed = 00:13:35 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1758 ; free virtual = 12146

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11736e5ab

Time (s): cpu = 00:54:38 ; elapsed = 00:13:37 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1758 ; free virtual = 12146
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.536| TNS=-1944.757| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: e923641f

Time (s): cpu = 00:55:58 ; elapsed = 00:14:23 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1753 ; free virtual = 12142

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 127383723

Time (s): cpu = 00:55:59 ; elapsed = 00:14:24 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1753 ; free virtual = 12141
Phase 4.2.2 GlobIterForTiming | Checksum: 1d8181a0b

Time (s): cpu = 00:56:20 ; elapsed = 00:14:34 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140
Phase 4.2 Global Iteration 1 | Checksum: 1d8181a0b

Time (s): cpu = 00:56:20 ; elapsed = 00:14:34 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 17b89abe5

Time (s): cpu = 00:56:34 ; elapsed = 00:14:42 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.588| TNS=-1958.204| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 177d4e744

Time (s): cpu = 00:56:34 ; elapsed = 00:14:43 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140
Phase 4 Rip-up And Reroute | Checksum: 177d4e744

Time (s): cpu = 00:56:34 ; elapsed = 00:14:43 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 131adc36b

Time (s): cpu = 00:56:37 ; elapsed = 00:14:43 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.536| TNS=-1933.097| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11a03fc4a

Time (s): cpu = 00:56:41 ; elapsed = 00:14:44 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11a03fc4a

Time (s): cpu = 00:56:41 ; elapsed = 00:14:44 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140
Phase 5 Delay and Skew Optimization | Checksum: 11a03fc4a

Time (s): cpu = 00:56:41 ; elapsed = 00:14:44 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12140

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d49af1bf

Time (s): cpu = 00:56:45 ; elapsed = 00:14:45 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.532| TNS=-1802.876| WHS=-0.605 | THS=-69.389|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 148f546fa

Time (s): cpu = 00:56:48 ; elapsed = 00:14:46 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139
Phase 6.1 Hold Fix Iter | Checksum: 148f546fa

Time (s): cpu = 00:56:49 ; elapsed = 00:14:46 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.532| TNS=-1810.973| WHS=-0.605 | THS=-54.660|

Phase 6.2 Additional Hold Fix | Checksum: 1591c2bb3

Time (s): cpu = 00:56:54 ; elapsed = 00:14:47 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139
WARNING: [Route 35-468] The router encountered 63 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
	.. and 53 more pins.

Phase 6 Post Hold Fix | Checksum: 1591c2bb3

Time (s): cpu = 00:56:54 ; elapsed = 00:14:47 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.94333 %
  Global Horizontal Routing Utilization  = 8.10045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X45Y106 -> INT_R_X45Y106
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y112 -> INT_L_X18Y112
   INT_R_X49Y92 -> INT_R_X49Y92
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y107 -> INT_R_X37Y107
   INT_L_X36Y106 -> INT_L_X36Y106
Phase 7 Route finalize | Checksum: 1c5ac3e1b

Time (s): cpu = 00:56:54 ; elapsed = 00:14:47 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c5ac3e1b

Time (s): cpu = 00:56:54 ; elapsed = 00:14:47 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f1cfabc5

Time (s): cpu = 00:56:55 ; elapsed = 00:14:48 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 4d392cd4

Time (s): cpu = 00:56:59 ; elapsed = 00:14:49 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139
INFO: [Route 35-57] Estimated Timing Summary | WNS=-15.532| TNS=-1812.683| WHS=-0.605 | THS=-54.302|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 4d392cd4

Time (s): cpu = 00:56:59 ; elapsed = 00:14:49 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139
WARNING: [Route 35-419] Router was unable to fix hold violation on pin probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin probey/inst/ila_core_inst/probeDelay1[0]_i_1/I1 driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-424] Router was unable to fix hold violation on pin clockgen/inst/clkout1_buf/I driven by MMCM site MMCME2_ADV_X1Y2.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:56:59 ; elapsed = 00:14:49 . Memory (MB): peak = 3170.684 ; gain = 790.961 ; free physical = 1751 ; free virtual = 12139

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:57:01 ; elapsed = 00:14:49 . Memory (MB): peak = 3170.688 ; gain = 790.965 ; free physical = 1751 ; free virtual = 12139
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3202.699 ; gain = 0.000 ; free physical = 1673 ; free virtual = 12143
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3202.703 ; gain = 32.016 ; free physical = 1732 ; free virtual = 12142
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/nexys4_fft_demo_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 22:32:32 2018...
