============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 23 2025  03:57:15 pm
  Module:                 otbn
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                   Instance                                                                         Module                        Cell Count  Cell Area   Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
otbn                                                                                                                                                                  155457 308641.804 134788.145   443429.949 
  g_dmem_intg_check[0].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_18333                            124    213.451     71.297      284.748 
  g_dmem_intg_check[1].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_18334                            127    207.386     74.980      282.366 
  g_dmem_intg_check[2].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_18335                            125    207.386     72.525      279.910 
  g_dmem_intg_check[3].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_18336                            130    210.652     76.719      287.371 
  g_dmem_intg_check[4].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_18337                            133    225.348     78.215      303.564 
  g_dmem_intg_check[5].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_18338                            131    213.451     76.246      289.697 
  g_dmem_intg_check[6].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_18339                            128    205.753     74.750      280.503 
  g_dmem_intg_check[7].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec                                  134    212.285     78.714      290.999 
  gen_alert_tx[0].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal1                        135    274.337     96.222      370.559 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_24701                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_24732                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_24731                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_24698                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_24721                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_24720                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1                                   41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_24734                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_24733                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_24723                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_24722                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2                      4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2                                 4     13.530      0.998       14.528 
  gen_alert_tx[1].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal0                        141    277.370     99.457      376.827 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_24699                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_24728                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_24727                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_24696                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_24717                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_24716                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1_10685                             41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1_24700                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_24730                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_24729                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0_24697                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_24719                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_24718                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2_24781                4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2_24740                           4     13.530      0.998       14.528 
  u_dmem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_24764                           8     27.060      1.995       29.056 
  u_dmem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_24762                           3     12.830      0.499       13.329 
  u_dmem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9_24765                           3     12.830      0.499       13.329 
  u_dmem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_24763                           8     27.060      1.995       29.056 
  u_imem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_24768                           8     27.060      1.995       29.056 
  u_imem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_24766                           3     12.830      0.499       13.329 
  u_imem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9                                 3     12.830      0.499       13.329 
  u_imem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_24767                           8     27.060      1.995       29.056 
  u_intr_hw_done                                                                                              prim_intr_hw_Width1                                          7     14.930      2.238       17.168 
  u_lc_escalate_en_sync                                                                                       prim_lc_sync_NumCopies2                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10                         16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10                                8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_24758                          8     27.060      1.995       29.056 
  u_lc_rma_req_sync                                                                                           prim_lc_sync_NumCopies1                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10_24702                   16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10_24757                          8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_24756                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[0].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24818                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[1].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24819                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[2].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24820                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[3].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24821                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[4].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24822                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[5].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24823                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[6].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24824                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[7].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_24825                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[0].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24810                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[1].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24811                          74    155.364     36.819      192.183 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[2].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24812                          78    163.763     37.842      201.604 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[3].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24813                          74    155.364     36.819      192.183 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[4].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24814                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[5].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24815                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[6].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24816                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[7].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_24817                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24801                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24802                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24803                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24804                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24805                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24806                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24807                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24808                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24826                          75    162.130     36.831      198.961 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24827                          79    165.162     39.312      204.475 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24828                          78    173.094     37.842      210.935 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24829                          84    169.128     42.292      211.420 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24830                          84    185.924     42.778      228.702 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24831                          80    190.123     40.297      230.420 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24832                          76    171.461     37.330      208.791 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24833                          83    192.923     42.765      235.688 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[0].u_mac_z_flag_en_blanker                               prim_blanker_Width1                                          1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1                                             1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[1].u_mac_z_flag_en_blanker                               prim_blanker_Width1_24690                                    1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1_24686                                       1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_rd_en_enc                                                     prim_onehot_enc_OneHotWidth13_24770                         20     26.361     10.538       36.899 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_wr_en_enc                                                     prim_onehot_enc_OneHotWidth13_24769                         20     27.527      9.566       37.093 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[0].u_mux_bit_and                                 prim_and2_Width2                                             2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[1].u_mux_bit_and                                 prim_and2_Width2_24689                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[2].u_mux_bit_and                                 prim_and2_Width2_24688                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[3].u_mux_bit_and                                 prim_and2_Width2_24687                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_cfg_secded_enc                                                         prim_secded_inv_39_32_enc_65_24809                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_msg_ctr                                                                prim_count_Width12_EnableAlertTriggerSVA0                  151    339.656     93.127      432.783 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue0                               24     81.181      5.985       87.167 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue4095                            24     81.181      5.985       87.167 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_status_secded_enc                                                      prim_secded_inv_39_32_enc_41                                 3      6.299      0.000        6.299 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[0].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24784                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[1].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24785                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[2].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24786                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[3].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24787                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[4].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24788                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[5].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24789                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[6].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24790                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[7].i_secded_enc                                       prim_secded_inv_39_32_enc_65_24791                          78    163.763     37.842      201.604 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_a_idirect_onehot__enc                                            prim_onehot_enc_OneHotWidth32_24777                         50     70.451     26.716       97.166 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_b_indirect_onehot_enc                                            prim_onehot_enc_OneHotWidth32_24776                         50     70.451     26.716       97.166 
  u_otbn_core_u_otbn_controller_rf_bignum_wr_indirect_onehot_enc                                              prim_onehot_enc_OneHotWidth32_24775                         64     86.080     33.698      119.778 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1                              64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0                               64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_24754                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_24747                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_24753                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_24746                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_24752                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_24745                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_24751                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_24744                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_24750                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_24743                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_24749                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_24742                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_24748                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_24741                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_cnt_err_flop                         prim_flop_Width1_ResetValue0_24706                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[0].u_cnt_flop  prim_flop_Width4_ResetValue0                                 8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[1].u_cnt_flop  prim_flop_Width4_ResetValue15                                8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_loop_counter_err_flop                                prim_flop_Width8_ResetValue0                                16     54.121      3.990       58.111 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_new_loop_addrs_intg_enc                              prim_secded_inv_39_32_enc_6                                 70    150.232     34.338      184.570 
  u_otbn_core_u_otbn_controller_u_state_error_flop                                                            prim_flop_Width1_ResetValue0_24705                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_state_regs                                                                  prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue4                                10     33.826      2.494       36.319 
  u_otbn_core_u_otbn_instruction_fetch_rf_we_bignum_sec_wipe_onehot_enc                                       prim_onehot_enc_OneHotWidth32_24778                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_alu_predec_bignum_flop                                               prim_flop_Width38_ResetValuex0000000000                     98    304.197     29.925      334.123 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_predec_flop                                                prim_flop_Width6_ResetValue0                                13     41.990      3.491       45.482 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_target_predec_flop                                         prim_flop_Width15_ResetValue0                               30    101.477      7.481      108.958 
  u_otbn_core_u_otbn_instruction_fetch_u_insn_fetch_resp_data_intg_flop                                       prim_flop_Width39_ResetValuex0000000000                     80    267.572     20.449      288.021 
  u_otbn_core_u_otbn_instruction_fetch_u_ispr_predec_bignum_flop                                              prim_flop_Width26_ResetValue0                               63    198.288     18.454      216.742 
  u_otbn_core_u_otbn_instruction_fetch_u_lsu_addr_en_predec_flop                                              prim_flop_Width1_ResetValue0_24707                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_instruction_fetch_u_mac_predec_bignum_flop                                               prim_flop_Width2_ResetValue0                                 6     19.596      1.995       21.591 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_rd_en_onehot_enc                                 prim_onehot_enc_OneHotWidth13                               20     27.060      9.566       36.626 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_wr_en_onehot_enc                                 prim_onehot_enc_OneHotWidth13_24771                         20     27.060      9.566       36.626 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_a_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32                               56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_b_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32_24780                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_we_bignum_onehot_enc                               prim_onehot_enc_OneHotWidth32_24779                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_rf_predec_bignum_flop                                                prim_flop_Width96_ResetValuex000000000000000000000         288    801.550     95.762      897.312 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24834                          84    205.286     41.806      247.093 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24835                          87    209.719     43.545      253.264 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24836                          84    202.254     42.049      244.303 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24837                          85    205.986     42.548      248.534 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24838                          84    209.719     41.806      251.525 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24839                          84    208.319     41.563      249.882 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_24840                          79    201.787     39.069      240.857 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_65                                81    204.820     40.067      244.887 
  u_otbn_core_u_otbn_rf_base_gen_rf_base_ff.u_otbn_rf_base_inner_u_prim_onehot_check                          prim_onehot_check_AddrWidth5_AddrCheck1_EnableChec          95    131.803     60.733      192.537 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_cnt_err_flop                                                      prim_flop_Width1_ResetValue0_24704                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_stack_wr_ptr                                                      prim_count_Width4_1                                        118    193.156     78.714      271.870 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue0_24755                           8     27.060      1.995       29.056 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue15_24759                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_rf_base_u_wr_data_intg_enc                                                               prim_secded_inv_39_32_enc_65_24792                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[0].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24793                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[1].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24794                          75    159.097     36.831      195.928 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[2].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24795                          75    172.860     36.831      209.692 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[3].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24796                          85    194.556     42.791      237.346 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[4].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24797                          80    182.658     39.325      221.983 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[5].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24798                          88    184.758     44.044      228.802 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[6].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24799                          88    188.257     44.530      232.787 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[7].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_24800                          89    184.524     45.515      230.039 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_prim_onehot_check                    prim_onehot_check_AddrWidth5_OneHotWidth32_AddrChe          95    142.068     60.004      202.072 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_we_err_flop                          prim_flop_Width1_ResetValue0_24703                           2      6.998      0.499        7.497 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_a_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_24774                         57     67.651     34.581      102.232 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_b_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_24773                         57     69.517     33.123      102.640 
  u_otbn_core_u_otbn_rf_bignum_u_rf_we_onehot_enc                                                             prim_onehot_enc_OneHotWidth32_24772                         56     69.751     32.138      101.889 
  u_otbn_core_u_otbn_start_stop_control_u_prim_mubi4_sender_rma_ack                                           prim_mubi4_sender_AsyncOn1_EnSecBuf1_ResetValue9             8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_24761                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_start_stop_control_u_state_regs                                                          prim_sparse_fsm_flop_Width7_StateEnumTtype_otbn_pk          14     47.356      3.491       50.847 
    u_state_flop                                                                                              prim_flop_Width7_ResetValue83                               14     47.356      3.491       50.847 
  u_otbn_core_u_otbn_start_stop_control_u_wipe_after_urnd_refresh_flop                                        prim_mubi4_sender_AsyncOn1_ResetValue9                       8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_24760                           8     27.060      1.995       29.056 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                     prim_flop_2sync_Width1_24695                                 4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0_24725                           2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_24724                           2      6.765      0.499        7.264 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                     prim_flop_2sync_Width1                                       4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0                                 2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_24726                           2      6.765      0.499        7.264 
  u_otbn_scramble_ctrl_u_state_regs                                                                           prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue19                               10     33.826      2.494       36.319 
  u_prim_edn_rnd_req                                                                                          prim_edn_req_OutWidth256_RepCheck1_EnRstChks1             1190   3204.101    892.713     4096.814 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0               1044   2828.520    794.176     3622.696 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                   prim_flop_2sync_Width1_24693                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_24713                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_24712                           2      6.765      0.499        7.264 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                   prim_flop_2sync_Width1_24694                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_24715                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_24714                           2      6.765      0.499        7.264 
  u_prim_edn_urnd_req                                                                                         prim_edn_req_OutWidth256_EnRstChks1                       1071   2898.737    809.574     3708.311 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0_10781         1044   2828.520    794.176     3622.696 
    u_prim_sync_reqack_data                                                                                   prim_sync_reqack_data_Width33_EnRstChks1_DataSrc2D          25     68.584     13.415       82.000 
      u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                                         prim_flop_2sync_Width1_24691                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_24709                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_24708                           2      6.765      0.499        7.264 
      u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                                         prim_flop_2sync_Width1_24692                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_24711                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_24710                           2      6.765      0.499        7.264 
  u_prim_mubi4_sender                                                                                         prim_mubi4_sender_ResetValue6                                3     12.830      0.499       13.329 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue6                                 3     12.830      0.499       13.329 
  u_reg_u_chk                                                                                                 tlul_cmd_intg_chk                                          226    485.689    118.295      603.984 
    u_tlul_data_integ_dec                                                                                     tlul_data_integ_dec                                         94    197.821     47.599      245.421 
  u_reg_u_fatal_alert_cause_bad_internal_state                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_24844                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_bus_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_24845                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_dmem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_24847                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_fatal_software                                                                    prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_24841                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_illegal_bus_access                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_24843                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_imem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0                      2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_lifecycle_escalation                                                              prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_24842                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_reg_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_24846                2      6.998      0.499        7.497 
  u_reg_u_intr_state                                                                                          prim_subreg_DW1_SwAccess3_RESVAL0_Mubi0                      8     17.029      3.734       20.764 
    wr_en_data_arb                                                                                            prim_subreg_arb_DW1_SwAccess3_Mubi0                          5      7.698      1.496        9.195 
  u_reg_u_prim_reg_we_check                                                                                   prim_reg_we_check_OneHotWidth11                             12     17.029      7.187       24.217 
    u_prim_onehot_check                                                                                       prim_onehot_check_AddrWidth4_OneHotWidth11_AddrChe          12     17.029      7.187       24.217 
  u_reg_u_reg_if_u_err                                                                                        tlul_err_10942                                              41     48.522     22.866       71.388 
  u_reg_u_reg_if_u_rsp_intg_gen                                                                               tlul_rsp_intg_gen_EnableRspIntgGen0_EnableDataIntg          77    161.663     37.586      199.249 
    gen_data_intg.u_tlul_data_integ_enc                                                                       tlul_data_integ_enc_5                                       77    161.663     37.586      199.249 
      u_data_gen                                                                                              prim_secded_inv_39_32_enc_65_24783                          77    161.663     37.586      199.249 
  u_reg_u_rsp_intg_gen                                                                                        tlul_rsp_intg_gen_EnableRspIntgGen1_EnableDataIntg           3      6.299      0.998        7.296 
    gen_rsp_intg.u_rsp_gen                                                                                    prim_secded_inv_64_57_enc                                    3      6.299      0.998        7.296 
  u_reg_u_status                                                                                              prim_subreg_DW8_SwAccess1_RESVAL4_Mubi0                      8     27.060      1.995       29.056 
  u_tlul_adapter_sram_dmem_u_err                                                                              tlul_err_10943                                              46     50.622     26.089       76.711 
  u_tlul_adapter_sram_dmem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_24736                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_24735                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_24737                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_err                                                                              tlul_err                                                    45     51.088     25.590       76.678 
  u_tlul_adapter_sram_imem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1                                 2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_24738                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_24739                           2      6.765      0.499        7.264 
