// Seed: 2259079447
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      .id_0((1)), .id_1(1'd0), .id_2(id_2), .id_3(id_2 > 1), .id_4(1), .id_5((id_1)), .id_6(id_2)
  );
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output wand id_4,
    output wor id_5,
    input wire id_6
);
  wor  id_8 = 1'b0;
  wire id_9;
  module_0(
      id_8, id_9
  );
  assign id_1 = 1;
endmodule
