$date
	Sun Oct 23 04:28:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#684114
b1001 &
b1001 %
1$
b1001 !
1"
#684115
0"
#684118
b11100 &
b11100 %
#684122
b1110 &
b1110 %
#684126
b111 &
b111 %
#684130
b10110 &
b10110 %
#684134
b1011 &
b1011 %
#684138
b100010 &
b100010 %
#684142
b10001 &
b10001 %
#684146
b110100 &
b110100 %
#684150
b11010 &
b11010 %
#684154
b1101 &
b1101 %
#684158
b101000 &
b101000 %
#684162
b10100 &
b10100 %
#684166
b1010 &
b1010 %
#684170
b101 &
b101 %
#684174
b10000 &
b10000 %
#684178
b1000 &
b1000 %
#684182
b100 &
b100 %
#684186
b10 &
b10 %
#684190
b1 &
1#
b1 %
#684194
b0 &
b0 %
0#
0$
#1749844
b1 !
1"
#1749846
b1 &
b1 %
1$
#1749847
0"
#1749850
1#
#1749854
b0 &
0#
b0 %
0$
#2685310
b110 &
b110 %
1$
b110 !
1"
#2685311
0"
#2685314
b11 &
b11 %
#2685318
b1010 &
b1010 %
#2685322
b101 &
b101 %
#2685326
b10000 &
b10000 %
#2685330
b1000 &
b1000 %
#2685334
b100 &
b100 %
#2685338
b10 &
b10 %
#2685342
b1 &
1#
b1 %
#2685346
b0 &
b0 %
0#
0$
#4500012
