TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/DESCoreStdTester.v

TOPLEVEL=DESCoreStdTester
MODULE=DESCoreStdTester

include ../../common/Makefile.sim
