---
name: OpenLane
category: EDA
description: OpenLane is an open-source, fully automated RTL-to-GDSII ASIC design flow that integrates tools like OpenROAD and Yosys, enabling end-to-end chip implementation using open PDKs such as Sky130 and GF180MCU.
download_url: https://github.com/The-OpenROAD-Project/OpenLane/tags
works_on_arm: true
supported_minimum_version:
    version_number: 2022.05.22_02.07.28
    release_date: 2022/05/21
 
 
optional_info:
    homepage_url: https://openlane.readthedocs.io/en/latest/
    support_caveats:
    alternative_options:
    getting_started_resources:
        official_docs: https://openlane.readthedocs.io/en/latest/getting_started/installation/installation_ubuntu.html#
        arm_content:
        partner_content:
    arm_recommended_minimum_version:
        version_number:
        release_date:
        reference_content:
        rationale:
 
optional_hidden_info:
    release_notes__supported_minimum: https://github.com/The-OpenROAD-Project/OpenLane/releases/tag/2022.05.22_02.07.28
    release_notes__recommended_minimum:
    other_info:
 
---
