ISim log file
Running: C:\FPGA_PROJECTS\Computer\tst_computer_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/FPGA_PROJECTS/Computer/tst_computer_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port rst is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port we is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 16 of formal port data is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Stopped at time : 0 fs : File "C:/FPGA_PROJECTS/Computer/reg_file.v" Line 21
# run all
Stopped at time : 0 fs : File "C:/FPGA_PROJECTS/Computer/ControlUnit.v" Line 48
# run all
Stopped at time : 0 fs : File "C:/FPGA_PROJECTS/Computer/reg_file.v" Line 19
# run all
Stopped at time : 0 fs : File "C:/FPGA_PROJECTS/Computer/reg_file.v" Line 19
# run all
Stopped at time : 0 fs : File "C:/FPGA_PROJECTS/Computer/reg_file.v" Line 19
# run all
Finished circuit initialization process.
Stopped at time : 100 ns : File "C:/FPGA_PROJECTS/Computer/ControlUnit.v" Line 48
# run all
Stopped at time : 100100 ps : File "C:/FPGA_PROJECTS/Computer/reg_file.v" Line 21
# run all
Stopped at time : 110 ns : File "C:/FPGA_PROJECTS/Computer/ControlUnit.v" Line 48
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port rst is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port we is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 16 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Stopped at time : 0 fs : File "C:/FPGA_PROJECTS/Computer/reg_file.v" Line 21
# run all
Finished circuit initialization process.
# run all
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port rst is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port we is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 16 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port rst is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port we is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 16 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port rst is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 1 of formal port we is not equal to width 32 of actual constant.
WARNING:  For instance proc1/addr_cnt/, width 16 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
