

================================================================
== Vitis HLS Report for 'complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc'
================================================================
* Date:           Sat Mar 11 12:57:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20018|    20018|  0.200 ms|  0.200 ms|  20018|  20018|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWSc_MAT_C_COLSc  |    20016|    20016|        18|          1|          1|  20000|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.07>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten320 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %shl_ln125"   --->   Operation 24 'read' 'shl_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln122_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln122"   --->   Operation 25 'read' 'zext_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatC_DRAM"   --->   Operation 26 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln122_cast = zext i5 %zext_ln122_read"   --->   Operation 27 'zext' 'zext_ln122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 2, void @empty_0, void @empty_15, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten320"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc316"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten320_load = load i15 %indvar_flatten320" [complex_matmul.cpp:122]   --->   Operation 33 'load' 'indvar_flatten320_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.31ns)   --->   "%icmp_ln122 = icmp_eq  i15 %indvar_flatten320_load, i15 20000" [complex_matmul.cpp:122]   --->   Operation 36 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.94ns)   --->   "%add_ln122_2 = add i15 %indvar_flatten320_load, i15 1" [complex_matmul.cpp:122]   --->   Operation 37 'add' 'add_ln122_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc319, void %for.end321.exitStub" [complex_matmul.cpp:122]   --->   Operation 38 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [complex_matmul.cpp:124]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [complex_matmul.cpp:122]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln122 = add i7 %i_load, i7 1" [complex_matmul.cpp:122]   --->   Operation 41 'add' 'add_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln124 = icmp_eq  i8 %j_load, i8 200" [complex_matmul.cpp:124]   --->   Operation 42 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.24ns)   --->   "%select_ln122 = select i1 %icmp_ln124, i8 0, i8 %j_load" [complex_matmul.cpp:122]   --->   Operation 43 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln122_1 = select i1 %icmp_ln124, i7 %add_ln122, i7 %i_load" [complex_matmul.cpp:122]   --->   Operation 44 'select' 'select_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [11/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 45 'urem' 'urem_ln122' <Predicate = (!icmp_ln122)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %select_ln122, i8 1" [complex_matmul.cpp:124]   --->   Operation 46 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln124 = store i15 %add_ln122_2, i15 %indvar_flatten320" [complex_matmul.cpp:124]   --->   Operation 47 'store' 'store_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln124 = store i7 %select_ln122_1, i7 %i" [complex_matmul.cpp:124]   --->   Operation 48 'store' 'store_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln124 = store i8 %add_ln124, i8 %j" [complex_matmul.cpp:124]   --->   Operation 49 'store' 'store_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 50 [10/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 50 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 51 [9/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 51 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 52 [8/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 52 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 53 [7/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 53 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 54 [6/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 54 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 55 [5/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 55 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i7 %select_ln122_1" [complex_matmul.cpp:122]   --->   Operation 56 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (4.35ns)   --->   "%mul_ln122 = mul i15 %zext_ln122_1, i15 205" [complex_matmul.cpp:122]   --->   Operation 57 'mul' 'mul_ln122' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln122, i32 12, i32 14" [complex_matmul.cpp:122]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i3 %tmp" [complex_matmul.cpp:122]   --->   Operation 59 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln125)   --->   "%mul_ln122_2 = mul i10 %zext_ln122_2, i10 200" [complex_matmul.cpp:122]   --->   Operation 60 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln122_3 = zext i7 %select_ln122_1" [complex_matmul.cpp:122]   --->   Operation 61 'zext' 'zext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 62 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 63 [4/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 63 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln125)   --->   "%mul_ln122_2 = mul i10 %zext_ln122_2, i10 200" [complex_matmul.cpp:122]   --->   Operation 64 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 65 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 66 [3/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 66 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln125)   --->   "%mul_ln122_2 = mul i10 %zext_ln122_2, i10 200" [complex_matmul.cpp:122]   --->   Operation 67 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 68 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i8 %select_ln122" [complex_matmul.cpp:125]   --->   Operation 69 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln125 = add i10 %mul_ln122_2, i10 %zext_ln125" [complex_matmul.cpp:125]   --->   Operation 70 'add' 'add_ln125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.35>
ST_10 : Operation 71 [2/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 71 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln122_1 = mul i17 %zext_ln122_3, i17 800" [complex_matmul.cpp:122]   --->   Operation 72 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln125 = add i10 %mul_ln122_2, i10 %zext_ln125" [complex_matmul.cpp:125]   --->   Operation 73 'add' 'add_ln125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i10 %add_ln125" [complex_matmul.cpp:125]   --->   Operation 74 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%cMatC_V_addr = getelementptr i16 %cMatC_V, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 75 'getelementptr' 'cMatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%cMatC_V_1_addr = getelementptr i16 %cMatC_V_1, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 76 'getelementptr' 'cMatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%cMatC_V_2_addr = getelementptr i16 %cMatC_V_2, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 77 'getelementptr' 'cMatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%cMatC_V_3_addr = getelementptr i16 %cMatC_V_3, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 78 'getelementptr' 'cMatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%cMatC_V_4_addr = getelementptr i16 %cMatC_V_4, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 79 'getelementptr' 'cMatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%cMatC_V_5_addr = getelementptr i16 %cMatC_V_5, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 80 'getelementptr' 'cMatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%cMatC_V_6_addr = getelementptr i16 %cMatC_V_6, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 81 'getelementptr' 'cMatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%cMatC_V_7_addr = getelementptr i16 %cMatC_V_7, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 82 'getelementptr' 'cMatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%cMatC_V_8_addr = getelementptr i16 %cMatC_V_8, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 83 'getelementptr' 'cMatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%cMatC_V_9_addr = getelementptr i16 %cMatC_V_9, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 84 'getelementptr' 'cMatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%cMatC_V_10_addr = getelementptr i16 %cMatC_V_10, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 85 'getelementptr' 'cMatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%cMatC_V_11_addr = getelementptr i16 %cMatC_V_11, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 86 'getelementptr' 'cMatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%cMatC_V_12_addr = getelementptr i16 %cMatC_V_12, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 87 'getelementptr' 'cMatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%cMatC_V_13_addr = getelementptr i16 %cMatC_V_13, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 88 'getelementptr' 'cMatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%cMatC_V_14_addr = getelementptr i16 %cMatC_V_14, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 89 'getelementptr' 'cMatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%cMatC_V_15_addr = getelementptr i16 %cMatC_V_15, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 90 'getelementptr' 'cMatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%cMatC_V_16_addr = getelementptr i16 %cMatC_V_16, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 91 'getelementptr' 'cMatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%cMatC_V_17_addr = getelementptr i16 %cMatC_V_17, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 92 'getelementptr' 'cMatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%cMatC_V_18_addr = getelementptr i16 %cMatC_V_18, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 93 'getelementptr' 'cMatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%cMatC_V_19_addr = getelementptr i16 %cMatC_V_19, i64 0, i64 %zext_ln125_3" [complex_matmul.cpp:125]   --->   Operation 94 'getelementptr' 'cMatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (3.25ns)   --->   "%cMatC_V_load = load i10 %cMatC_V_addr" [complex_matmul.cpp:125]   --->   Operation 95 'load' 'cMatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 96 [2/2] (3.25ns)   --->   "%cMatC_V_1_load = load i10 %cMatC_V_1_addr" [complex_matmul.cpp:125]   --->   Operation 96 'load' 'cMatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 97 [2/2] (3.25ns)   --->   "%cMatC_V_2_load = load i10 %cMatC_V_2_addr" [complex_matmul.cpp:125]   --->   Operation 97 'load' 'cMatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 98 [2/2] (3.25ns)   --->   "%cMatC_V_3_load = load i10 %cMatC_V_3_addr" [complex_matmul.cpp:125]   --->   Operation 98 'load' 'cMatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 99 [2/2] (3.25ns)   --->   "%cMatC_V_4_load = load i10 %cMatC_V_4_addr" [complex_matmul.cpp:125]   --->   Operation 99 'load' 'cMatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 100 [2/2] (3.25ns)   --->   "%cMatC_V_5_load = load i10 %cMatC_V_5_addr" [complex_matmul.cpp:125]   --->   Operation 100 'load' 'cMatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%cMatC_V_6_load = load i10 %cMatC_V_6_addr" [complex_matmul.cpp:125]   --->   Operation 101 'load' 'cMatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 102 [2/2] (3.25ns)   --->   "%cMatC_V_7_load = load i10 %cMatC_V_7_addr" [complex_matmul.cpp:125]   --->   Operation 102 'load' 'cMatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 103 [2/2] (3.25ns)   --->   "%cMatC_V_8_load = load i10 %cMatC_V_8_addr" [complex_matmul.cpp:125]   --->   Operation 103 'load' 'cMatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 104 [2/2] (3.25ns)   --->   "%cMatC_V_9_load = load i10 %cMatC_V_9_addr" [complex_matmul.cpp:125]   --->   Operation 104 'load' 'cMatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 105 [2/2] (3.25ns)   --->   "%cMatC_V_10_load = load i10 %cMatC_V_10_addr" [complex_matmul.cpp:125]   --->   Operation 105 'load' 'cMatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 106 [2/2] (3.25ns)   --->   "%cMatC_V_11_load = load i10 %cMatC_V_11_addr" [complex_matmul.cpp:125]   --->   Operation 106 'load' 'cMatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 107 [2/2] (3.25ns)   --->   "%cMatC_V_12_load = load i10 %cMatC_V_12_addr" [complex_matmul.cpp:125]   --->   Operation 107 'load' 'cMatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 108 [2/2] (3.25ns)   --->   "%cMatC_V_13_load = load i10 %cMatC_V_13_addr" [complex_matmul.cpp:125]   --->   Operation 108 'load' 'cMatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%cMatC_V_14_load = load i10 %cMatC_V_14_addr" [complex_matmul.cpp:125]   --->   Operation 109 'load' 'cMatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 110 [2/2] (3.25ns)   --->   "%cMatC_V_15_load = load i10 %cMatC_V_15_addr" [complex_matmul.cpp:125]   --->   Operation 110 'load' 'cMatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 111 [2/2] (3.25ns)   --->   "%cMatC_V_16_load = load i10 %cMatC_V_16_addr" [complex_matmul.cpp:125]   --->   Operation 111 'load' 'cMatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%cMatC_V_17_load = load i10 %cMatC_V_17_addr" [complex_matmul.cpp:125]   --->   Operation 112 'load' 'cMatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 113 [2/2] (3.25ns)   --->   "%cMatC_V_18_load = load i10 %cMatC_V_18_addr" [complex_matmul.cpp:125]   --->   Operation 113 'load' 'cMatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 114 [2/2] (3.25ns)   --->   "%cMatC_V_19_load = load i10 %cMatC_V_19_addr" [complex_matmul.cpp:125]   --->   Operation 114 'load' 'cMatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 115 [1/11] (4.21ns)   --->   "%urem_ln122 = urem i7 %select_ln122_1, i7 20" [complex_matmul.cpp:122]   --->   Operation 115 'urem' 'urem_ln122' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln122_4 = zext i17 %mul_ln122_1" [complex_matmul.cpp:122]   --->   Operation 116 'zext' 'zext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i64 %zext_ln122_4, i64 %MatC_DRAM_read" [complex_matmul.cpp:122]   --->   Operation 117 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln125_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln122, i2 0" [complex_matmul.cpp:125]   --->   Operation 118 'bitconcatenate' 'shl_ln125_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln125 = or i10 %shl_ln125_3, i10 2" [complex_matmul.cpp:125]   --->   Operation 119 'or' 'or_ln125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i10 %or_ln125" [complex_matmul.cpp:125]   --->   Operation 120 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln125_1 = add i64 %zext_ln125_1, i64 %add_ln122_1" [complex_matmul.cpp:125]   --->   Operation 121 'add' 'add_ln125_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [1/2] (3.25ns)   --->   "%cMatC_V_load = load i10 %cMatC_V_addr" [complex_matmul.cpp:125]   --->   Operation 122 'load' 'cMatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 123 [1/2] (3.25ns)   --->   "%cMatC_V_1_load = load i10 %cMatC_V_1_addr" [complex_matmul.cpp:125]   --->   Operation 123 'load' 'cMatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 124 [1/2] (3.25ns)   --->   "%cMatC_V_2_load = load i10 %cMatC_V_2_addr" [complex_matmul.cpp:125]   --->   Operation 124 'load' 'cMatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 125 [1/2] (3.25ns)   --->   "%cMatC_V_3_load = load i10 %cMatC_V_3_addr" [complex_matmul.cpp:125]   --->   Operation 125 'load' 'cMatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 126 [1/2] (3.25ns)   --->   "%cMatC_V_4_load = load i10 %cMatC_V_4_addr" [complex_matmul.cpp:125]   --->   Operation 126 'load' 'cMatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%cMatC_V_5_load = load i10 %cMatC_V_5_addr" [complex_matmul.cpp:125]   --->   Operation 127 'load' 'cMatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 128 [1/2] (3.25ns)   --->   "%cMatC_V_6_load = load i10 %cMatC_V_6_addr" [complex_matmul.cpp:125]   --->   Operation 128 'load' 'cMatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%cMatC_V_7_load = load i10 %cMatC_V_7_addr" [complex_matmul.cpp:125]   --->   Operation 129 'load' 'cMatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%cMatC_V_8_load = load i10 %cMatC_V_8_addr" [complex_matmul.cpp:125]   --->   Operation 130 'load' 'cMatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%cMatC_V_9_load = load i10 %cMatC_V_9_addr" [complex_matmul.cpp:125]   --->   Operation 131 'load' 'cMatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 132 [1/2] (3.25ns)   --->   "%cMatC_V_10_load = load i10 %cMatC_V_10_addr" [complex_matmul.cpp:125]   --->   Operation 132 'load' 'cMatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%cMatC_V_11_load = load i10 %cMatC_V_11_addr" [complex_matmul.cpp:125]   --->   Operation 133 'load' 'cMatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 134 [1/2] (3.25ns)   --->   "%cMatC_V_12_load = load i10 %cMatC_V_12_addr" [complex_matmul.cpp:125]   --->   Operation 134 'load' 'cMatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 135 [1/2] (3.25ns)   --->   "%cMatC_V_13_load = load i10 %cMatC_V_13_addr" [complex_matmul.cpp:125]   --->   Operation 135 'load' 'cMatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 136 [1/2] (3.25ns)   --->   "%cMatC_V_14_load = load i10 %cMatC_V_14_addr" [complex_matmul.cpp:125]   --->   Operation 136 'load' 'cMatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%cMatC_V_15_load = load i10 %cMatC_V_15_addr" [complex_matmul.cpp:125]   --->   Operation 137 'load' 'cMatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 138 [1/2] (3.25ns)   --->   "%cMatC_V_16_load = load i10 %cMatC_V_16_addr" [complex_matmul.cpp:125]   --->   Operation 138 'load' 'cMatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%cMatC_V_17_load = load i10 %cMatC_V_17_addr" [complex_matmul.cpp:125]   --->   Operation 139 'load' 'cMatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%cMatC_V_18_load = load i10 %cMatC_V_18_addr" [complex_matmul.cpp:125]   --->   Operation 140 'load' 'cMatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 141 [1/2] (3.25ns)   --->   "%cMatC_V_19_load = load i10 %cMatC_V_19_addr" [complex_matmul.cpp:125]   --->   Operation 141 'load' 'cMatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 142 [1/1] (3.02ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i7, i16 %cMatC_V_load, i16 %cMatC_V_1_load, i16 %cMatC_V_2_load, i16 %cMatC_V_3_load, i16 %cMatC_V_4_load, i16 %cMatC_V_5_load, i16 %cMatC_V_6_load, i16 %cMatC_V_7_load, i16 %cMatC_V_8_load, i16 %cMatC_V_9_load, i16 %cMatC_V_10_load, i16 %cMatC_V_11_load, i16 %cMatC_V_12_load, i16 %cMatC_V_13_load, i16 %cMatC_V_14_load, i16 %cMatC_V_15_load, i16 %cMatC_V_16_load, i16 %cMatC_V_17_load, i16 %cMatC_V_18_load, i16 %cMatC_V_19_load, i7 %urem_ln122" [complex_matmul.cpp:125]   --->   Operation 142 'mux' 'tmp_s' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln125_1, i32 2, i32 63" [complex_matmul.cpp:125]   --->   Operation 143 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i62 %trunc_ln8" [complex_matmul.cpp:125]   --->   Operation 144 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln125" [complex_matmul.cpp:125]   --->   Operation 145 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i16 %tmp_s" [complex_matmul.cpp:125]   --->   Operation 146 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (3.98ns)   --->   "%shl_ln125_1 = shl i32 %zext_ln125_2, i32 %zext_ln122_cast" [complex_matmul.cpp:125]   --->   Operation 147 'shl' 'shl_ln125_1' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr, i32 1" [complex_matmul.cpp:125]   --->   Operation 148 'writereq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 149 [1/1] (7.30ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %shl_ln125_1, i4 %shl_ln125_read" [complex_matmul.cpp:125]   --->   Operation 149 'write' 'write_ln125' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 150 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 151 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 151 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 152 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 152 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 153 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 153 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 160 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWSc_MAT_C_COLSc_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [complex_matmul.cpp:124]   --->   Operation 157 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr" [complex_matmul.cpp:125]   --->   Operation 158 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.inc316" [complex_matmul.cpp:124]   --->   Operation 159 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MatC_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cMatC_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cMatC_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln125]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100000000000000000]
i                      (alloca           ) [ 0100000000000000000]
indvar_flatten320      (alloca           ) [ 0100000000000000000]
shl_ln125_read         (read             ) [ 0111111111111100000]
zext_ln122_read        (read             ) [ 0000000000000000000]
MatC_DRAM_read         (read             ) [ 0111111111110000000]
zext_ln122_cast        (zext             ) [ 0111111111111000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000]
indvar_flatten320_load (load             ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000]
icmp_ln122             (icmp             ) [ 0111111111111111110]
add_ln122_2            (add              ) [ 0000000000000000000]
br_ln122               (br               ) [ 0000000000000000000]
j_load                 (load             ) [ 0000000000000000000]
i_load                 (load             ) [ 0000000000000000000]
add_ln122              (add              ) [ 0000000000000000000]
icmp_ln124             (icmp             ) [ 0000000000000000000]
select_ln122           (select           ) [ 0111111111110000000]
select_ln122_1         (select           ) [ 0111111111110000000]
add_ln124              (add              ) [ 0000000000000000000]
store_ln124            (store            ) [ 0000000000000000000]
store_ln124            (store            ) [ 0000000000000000000]
store_ln124            (store            ) [ 0000000000000000000]
zext_ln122_1           (zext             ) [ 0000000000000000000]
mul_ln122              (mul              ) [ 0000000000000000000]
tmp                    (partselect       ) [ 0000000000000000000]
zext_ln122_2           (zext             ) [ 0100000011000000000]
zext_ln122_3           (zext             ) [ 0100000011100000000]
mul_ln122_2            (mul              ) [ 0100000000100000000]
zext_ln125             (zext             ) [ 0100000000100000000]
mul_ln122_1            (mul              ) [ 0100000000010000000]
add_ln125              (add              ) [ 0000000000000000000]
zext_ln125_3           (zext             ) [ 0000000000000000000]
cMatC_V_addr           (getelementptr    ) [ 0100000000010000000]
cMatC_V_1_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_2_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_3_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_4_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_5_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_6_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_7_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_8_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_9_addr         (getelementptr    ) [ 0100000000010000000]
cMatC_V_10_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_11_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_12_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_13_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_14_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_15_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_16_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_17_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_18_addr        (getelementptr    ) [ 0100000000010000000]
cMatC_V_19_addr        (getelementptr    ) [ 0100000000010000000]
urem_ln122             (urem             ) [ 0000000000000000000]
zext_ln122_4           (zext             ) [ 0000000000000000000]
add_ln122_1            (add              ) [ 0000000000000000000]
shl_ln125_3            (bitconcatenate   ) [ 0000000000000000000]
or_ln125               (or               ) [ 0000000000000000000]
zext_ln125_1           (zext             ) [ 0000000000000000000]
add_ln125_1            (add              ) [ 0000000000000000000]
cMatC_V_load           (load             ) [ 0000000000000000000]
cMatC_V_1_load         (load             ) [ 0000000000000000000]
cMatC_V_2_load         (load             ) [ 0000000000000000000]
cMatC_V_3_load         (load             ) [ 0000000000000000000]
cMatC_V_4_load         (load             ) [ 0000000000000000000]
cMatC_V_5_load         (load             ) [ 0000000000000000000]
cMatC_V_6_load         (load             ) [ 0000000000000000000]
cMatC_V_7_load         (load             ) [ 0000000000000000000]
cMatC_V_8_load         (load             ) [ 0000000000000000000]
cMatC_V_9_load         (load             ) [ 0000000000000000000]
cMatC_V_10_load        (load             ) [ 0000000000000000000]
cMatC_V_11_load        (load             ) [ 0000000000000000000]
cMatC_V_12_load        (load             ) [ 0000000000000000000]
cMatC_V_13_load        (load             ) [ 0000000000000000000]
cMatC_V_14_load        (load             ) [ 0000000000000000000]
cMatC_V_15_load        (load             ) [ 0000000000000000000]
cMatC_V_16_load        (load             ) [ 0000000000000000000]
cMatC_V_17_load        (load             ) [ 0000000000000000000]
cMatC_V_18_load        (load             ) [ 0000000000000000000]
cMatC_V_19_load        (load             ) [ 0000000000000000000]
tmp_s                  (mux              ) [ 0100000000001000000]
trunc_ln8              (partselect       ) [ 0000000000000000000]
sext_ln125             (sext             ) [ 0000000000000000000]
mem_addr               (getelementptr    ) [ 0100000000001111111]
zext_ln125_2           (zext             ) [ 0000000000000000000]
shl_ln125_1            (shl              ) [ 0100000000000100000]
empty_33               (writereq         ) [ 0000000000000000000]
write_ln125            (write            ) [ 0000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000]
specloopname_ln124     (specloopname     ) [ 0000000000000000000]
empty_34               (writeresp        ) [ 0000000000000000000]
br_ln124               (br               ) [ 0000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatC_DRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_DRAM"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cMatC_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cMatC_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cMatC_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cMatC_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cMatC_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cMatC_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cMatC_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cMatC_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cMatC_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cMatC_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cMatC_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cMatC_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cMatC_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cMatC_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cMatC_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cMatC_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cMatC_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cMatC_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cMatC_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cMatC_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMatC_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="zext_ln122">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shl_ln125">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln125"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.20i16.i7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_C_ROWSc_MAT_C_COLSc_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="j_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten320_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten320/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shl_ln125_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln125_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln122_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln122_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="MatC_DRAM_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_DRAM_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_33/12 empty_34/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln125_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="0" index="3" bw="4" slack="12"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="cMatC_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_addr/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="cMatC_V_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_1_addr/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="cMatC_V_2_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_2_addr/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cMatC_V_3_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_3_addr/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="cMatC_V_4_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_4_addr/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="cMatC_V_5_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_5_addr/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="cMatC_V_6_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_6_addr/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="cMatC_V_7_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_7_addr/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="cMatC_V_8_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_8_addr/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="cMatC_V_9_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_9_addr/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="cMatC_V_10_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_10_addr/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="cMatC_V_11_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_11_addr/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="cMatC_V_12_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_12_addr/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cMatC_V_13_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_13_addr/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="cMatC_V_14_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_14_addr/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="cMatC_V_15_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_15_addr/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="cMatC_V_16_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="10" slack="0"/>
<pin id="301" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_16_addr/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="cMatC_V_17_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_17_addr/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="cMatC_V_18_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_18_addr/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="cMatC_V_19_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cMatC_V_19_addr/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_load/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_1_load/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_2_load/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_3_load/10 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_4_load/10 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_5_load/10 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_6_load/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_7_load/10 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_8_load/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_9_load/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_10_load/10 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_11_load/10 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_12_load/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_13_load/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_14_load/10 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_15_load/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_16_load/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_17_load/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_18_load/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cMatC_V_19_load/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln122_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_cast/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln0_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="15" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln0_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln0_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="indvar_flatten320_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="0"/>
<pin id="466" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten320_load/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln122_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="0"/>
<pin id="469" dir="0" index="1" bw="15" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln122_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="15" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_2/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="j_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln122_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln124_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln122_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln122_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="0" index="1" bw="6" slack="0"/>
<pin id="516" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln122/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln124_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln124_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="0"/>
<pin id="527" dir="0" index="1" bw="15" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln124_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln124_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln122_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="6"/>
<pin id="542" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="mul_ln122_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="15" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="0" index="3" bw="5" slack="0"/>
<pin id="554" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln122_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_2/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln122_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="6"/>
<pin id="565" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_3/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln125_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="8"/>
<pin id="568" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln125_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_3/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln122_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="17" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_4/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln122_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="17" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="10"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="shl_ln125_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="10"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_3/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln125_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="3" slack="0"/>
<pin id="610" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln125/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln125_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln125_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_s_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="0" index="2" bw="16" slack="0"/>
<pin id="627" dir="0" index="3" bw="16" slack="0"/>
<pin id="628" dir="0" index="4" bw="16" slack="0"/>
<pin id="629" dir="0" index="5" bw="16" slack="0"/>
<pin id="630" dir="0" index="6" bw="16" slack="0"/>
<pin id="631" dir="0" index="7" bw="16" slack="0"/>
<pin id="632" dir="0" index="8" bw="16" slack="0"/>
<pin id="633" dir="0" index="9" bw="16" slack="0"/>
<pin id="634" dir="0" index="10" bw="16" slack="0"/>
<pin id="635" dir="0" index="11" bw="16" slack="0"/>
<pin id="636" dir="0" index="12" bw="16" slack="0"/>
<pin id="637" dir="0" index="13" bw="16" slack="0"/>
<pin id="638" dir="0" index="14" bw="16" slack="0"/>
<pin id="639" dir="0" index="15" bw="16" slack="0"/>
<pin id="640" dir="0" index="16" bw="16" slack="0"/>
<pin id="641" dir="0" index="17" bw="16" slack="0"/>
<pin id="642" dir="0" index="18" bw="16" slack="0"/>
<pin id="643" dir="0" index="19" bw="16" slack="0"/>
<pin id="644" dir="0" index="20" bw="16" slack="0"/>
<pin id="645" dir="0" index="21" bw="6" slack="0"/>
<pin id="646" dir="1" index="22" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="62" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="0" index="2" bw="3" slack="0"/>
<pin id="673" dir="0" index="3" bw="7" slack="0"/>
<pin id="674" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln125_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="62" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln125/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="mem_addr_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="62" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln125_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln125_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="0" index="1" bw="5" slack="11"/>
<pin id="695" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln125_1/12 "/>
</bind>
</comp>

<comp id="697" class="1007" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="0" index="2" bw="8" slack="0"/>
<pin id="701" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln122_2/7 add_ln125/9 "/>
</bind>
</comp>

<comp id="706" class="1007" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_1/7 "/>
</bind>
</comp>

<comp id="712" class="1005" name="j_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="719" class="1005" name="i_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="726" class="1005" name="indvar_flatten320_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="15" slack="0"/>
<pin id="728" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten320 "/>
</bind>
</comp>

<comp id="733" class="1005" name="shl_ln125_read_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="12"/>
<pin id="735" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="shl_ln125_read "/>
</bind>
</comp>

<comp id="738" class="1005" name="MatC_DRAM_read_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="10"/>
<pin id="740" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="MatC_DRAM_read "/>
</bind>
</comp>

<comp id="743" class="1005" name="zext_ln122_cast_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="11"/>
<pin id="745" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln122_cast "/>
</bind>
</comp>

<comp id="748" class="1005" name="icmp_ln122_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="16"/>
<pin id="750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="752" class="1005" name="select_ln122_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="8"/>
<pin id="754" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="select_ln122 "/>
</bind>
</comp>

<comp id="758" class="1005" name="select_ln122_1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="1"/>
<pin id="760" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln122_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="zext_ln122_2_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="1"/>
<pin id="767" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln122_2 "/>
</bind>
</comp>

<comp id="770" class="1005" name="zext_ln122_3_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="17" slack="1"/>
<pin id="772" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln122_3 "/>
</bind>
</comp>

<comp id="775" class="1005" name="zext_ln125_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="1"/>
<pin id="777" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln125 "/>
</bind>
</comp>

<comp id="780" class="1005" name="mul_ln122_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="17" slack="1"/>
<pin id="782" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln122_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="cMatC_V_addr_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="1"/>
<pin id="787" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="cMatC_V_1_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_1_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="cMatC_V_2_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="1"/>
<pin id="797" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_2_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="cMatC_V_3_addr_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_3_addr "/>
</bind>
</comp>

<comp id="805" class="1005" name="cMatC_V_4_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_4_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="cMatC_V_5_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="1"/>
<pin id="812" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_5_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="cMatC_V_6_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="1"/>
<pin id="817" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_6_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="cMatC_V_7_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="1"/>
<pin id="822" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_7_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="cMatC_V_8_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="1"/>
<pin id="827" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_8_addr "/>
</bind>
</comp>

<comp id="830" class="1005" name="cMatC_V_9_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="1"/>
<pin id="832" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_9_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="cMatC_V_10_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="1"/>
<pin id="837" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_10_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="cMatC_V_11_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="1"/>
<pin id="842" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_11_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="cMatC_V_12_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="1"/>
<pin id="847" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_12_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="cMatC_V_13_addr_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="1"/>
<pin id="852" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_13_addr "/>
</bind>
</comp>

<comp id="855" class="1005" name="cMatC_V_14_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="1"/>
<pin id="857" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_14_addr "/>
</bind>
</comp>

<comp id="860" class="1005" name="cMatC_V_15_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="1"/>
<pin id="862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_15_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="cMatC_V_16_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="1"/>
<pin id="867" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_16_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="cMatC_V_17_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="1"/>
<pin id="872" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_17_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="cMatC_V_18_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="1"/>
<pin id="877" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_18_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="cMatC_V_19_addr_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="10" slack="1"/>
<pin id="882" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cMatC_V_19_addr "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_s_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="1"/>
<pin id="887" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="890" class="1005" name="mem_addr_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="shl_ln125_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln125_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="124" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="126" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="128" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="110" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="110" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="110" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="110" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="110" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="110" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="110" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="110" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="110" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="110" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="110" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="110" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="110" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="110" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="110" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="110" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="110" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="110" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="110" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="110" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="185" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="192" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="199" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="206" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="213" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="220" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="227" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="234" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="241" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="248" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="255" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="262" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="269" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="276" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="283" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="290" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="297" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="304" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="311" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="318" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="158" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="78" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="464" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="479" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="92" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="479" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="491" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="485" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="482" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="94" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="497" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="96" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="473" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="505" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="519" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="547"><net_src comp="540" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="98" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="100" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="102" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="104" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="562"><net_src comp="549" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="580"><net_src comp="569" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="581"><net_src comp="569" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="582"><net_src comp="569" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="583"><net_src comp="569" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="584"><net_src comp="569" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="585"><net_src comp="569" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="586"><net_src comp="569" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="587"><net_src comp="569" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="588"><net_src comp="569" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="589"><net_src comp="569" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="590"><net_src comp="569" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="591"><net_src comp="569" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="112" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="114" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="116" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="595" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="647"><net_src comp="118" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="648"><net_src comp="325" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="649"><net_src comp="331" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="650"><net_src comp="337" pin="3"/><net_sink comp="623" pin=3"/></net>

<net id="651"><net_src comp="343" pin="3"/><net_sink comp="623" pin=4"/></net>

<net id="652"><net_src comp="349" pin="3"/><net_sink comp="623" pin=5"/></net>

<net id="653"><net_src comp="355" pin="3"/><net_sink comp="623" pin=6"/></net>

<net id="654"><net_src comp="361" pin="3"/><net_sink comp="623" pin=7"/></net>

<net id="655"><net_src comp="367" pin="3"/><net_sink comp="623" pin=8"/></net>

<net id="656"><net_src comp="373" pin="3"/><net_sink comp="623" pin=9"/></net>

<net id="657"><net_src comp="379" pin="3"/><net_sink comp="623" pin=10"/></net>

<net id="658"><net_src comp="385" pin="3"/><net_sink comp="623" pin=11"/></net>

<net id="659"><net_src comp="391" pin="3"/><net_sink comp="623" pin=12"/></net>

<net id="660"><net_src comp="397" pin="3"/><net_sink comp="623" pin=13"/></net>

<net id="661"><net_src comp="403" pin="3"/><net_sink comp="623" pin=14"/></net>

<net id="662"><net_src comp="409" pin="3"/><net_sink comp="623" pin=15"/></net>

<net id="663"><net_src comp="415" pin="3"/><net_sink comp="623" pin=16"/></net>

<net id="664"><net_src comp="421" pin="3"/><net_sink comp="623" pin=17"/></net>

<net id="665"><net_src comp="427" pin="3"/><net_sink comp="623" pin=18"/></net>

<net id="666"><net_src comp="433" pin="3"/><net_sink comp="623" pin=19"/></net>

<net id="667"><net_src comp="439" pin="3"/><net_sink comp="623" pin=20"/></net>

<net id="668"><net_src comp="513" pin="2"/><net_sink comp="623" pin=21"/></net>

<net id="675"><net_src comp="120" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="617" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="64" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="122" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="682"><net_src comp="669" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="0" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="702"><net_src comp="559" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="106" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="566" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="705"><net_src comp="697" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="710"><net_src comp="563" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="108" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="140" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="722"><net_src comp="144" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="729"><net_src comp="148" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="736"><net_src comp="152" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="741"><net_src comp="164" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="746"><net_src comp="445" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="751"><net_src comp="467" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="497" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="761"><net_src comp="505" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="768"><net_src comp="559" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="773"><net_src comp="563" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="778"><net_src comp="566" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="783"><net_src comp="706" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="788"><net_src comp="185" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="793"><net_src comp="192" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="798"><net_src comp="199" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="803"><net_src comp="206" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="808"><net_src comp="213" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="813"><net_src comp="220" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="818"><net_src comp="227" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="823"><net_src comp="234" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="828"><net_src comp="241" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="833"><net_src comp="248" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="838"><net_src comp="255" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="843"><net_src comp="262" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="848"><net_src comp="269" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="853"><net_src comp="276" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="858"><net_src comp="283" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="863"><net_src comp="290" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="868"><net_src comp="297" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="873"><net_src comp="304" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="878"><net_src comp="311" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="883"><net_src comp="318" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="888"><net_src comp="623" pin="22"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="893"><net_src comp="683" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="899"><net_src comp="692" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {12 13 14 15 16 17 18 }
 - Input state : 
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : MatC_DRAM | {1 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_1 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_2 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_3 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_4 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_5 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_6 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_7 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_8 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_9 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_10 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_11 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_12 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_13 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_14 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_15 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_16 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_17 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_18 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : cMatC_V_19 | {10 11 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : zext_ln122 | {1 }
	Port: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc : shl_ln125 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten320_load : 1
		icmp_ln122 : 2
		add_ln122_2 : 2
		br_ln122 : 3
		j_load : 1
		i_load : 1
		add_ln122 : 2
		icmp_ln124 : 2
		select_ln122 : 3
		select_ln122_1 : 3
		urem_ln122 : 4
		add_ln124 : 4
		store_ln124 : 3
		store_ln124 : 4
		store_ln124 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul_ln122 : 1
		tmp : 2
		zext_ln122_2 : 3
		mul_ln122_2 : 4
		mul_ln122_1 : 1
	State 8
	State 9
		add_ln125 : 1
	State 10
		zext_ln125_3 : 1
		cMatC_V_addr : 2
		cMatC_V_1_addr : 2
		cMatC_V_2_addr : 2
		cMatC_V_3_addr : 2
		cMatC_V_4_addr : 2
		cMatC_V_5_addr : 2
		cMatC_V_6_addr : 2
		cMatC_V_7_addr : 2
		cMatC_V_8_addr : 2
		cMatC_V_9_addr : 2
		cMatC_V_10_addr : 2
		cMatC_V_11_addr : 2
		cMatC_V_12_addr : 2
		cMatC_V_13_addr : 2
		cMatC_V_14_addr : 2
		cMatC_V_15_addr : 2
		cMatC_V_16_addr : 2
		cMatC_V_17_addr : 2
		cMatC_V_18_addr : 2
		cMatC_V_19_addr : 2
		cMatC_V_load : 3
		cMatC_V_1_load : 3
		cMatC_V_2_load : 3
		cMatC_V_3_load : 3
		cMatC_V_4_load : 3
		cMatC_V_5_load : 3
		cMatC_V_6_load : 3
		cMatC_V_7_load : 3
		cMatC_V_8_load : 3
		cMatC_V_9_load : 3
		cMatC_V_10_load : 3
		cMatC_V_11_load : 3
		cMatC_V_12_load : 3
		cMatC_V_13_load : 3
		cMatC_V_14_load : 3
		cMatC_V_15_load : 3
		cMatC_V_16_load : 3
		cMatC_V_17_load : 3
		cMatC_V_18_load : 3
		cMatC_V_19_load : 3
	State 11
		add_ln122_1 : 1
		or_ln125 : 1
		zext_ln125_1 : 1
		add_ln125_1 : 2
		tmp_s : 1
		trunc_ln8 : 3
		sext_ln125 : 4
		mem_addr : 5
	State 12
		shl_ln125_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   urem   |          grp_fu_513         |    0    |   162   |   102   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln122_2_fu_473     |    0    |    0    |    20   |
|          |       add_ln122_fu_485      |    0    |    0    |    14   |
|    add   |       add_ln124_fu_519      |    0    |    0    |    15   |
|          |      add_ln122_1_fu_595     |    0    |    0    |    64   |
|          |      add_ln125_1_fu_617     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_s_fu_623        |    0    |    0    |   100   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln122_fu_543      |    0    |    0    |    51   |
|          |          grp_fu_706         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |      shl_ln125_1_fu_692     |    0    |    0    |    35   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln122_fu_467      |    0    |    0    |    12   |
|          |      icmp_ln124_fu_491      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln122_fu_497     |    0    |    0    |    8    |
|          |    select_ln122_1_fu_505    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_697         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  shl_ln125_read_read_fu_152 |    0    |    0    |    0    |
|   read   | zext_ln122_read_read_fu_158 |    0    |    0    |    0    |
|          |  MatC_DRAM_read_read_fu_164 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_170    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln125_write_fu_177  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln122_cast_fu_445   |    0    |    0    |    0    |
|          |     zext_ln122_1_fu_540     |    0    |    0    |    0    |
|          |     zext_ln122_2_fu_559     |    0    |    0    |    0    |
|          |     zext_ln122_3_fu_563     |    0    |    0    |    0    |
|   zext   |      zext_ln125_fu_566      |    0    |    0    |    0    |
|          |     zext_ln125_3_fu_569     |    0    |    0    |    0    |
|          |     zext_ln122_4_fu_592     |    0    |    0    |    0    |
|          |     zext_ln125_1_fu_613     |    0    |    0    |    0    |
|          |     zext_ln125_2_fu_689     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_549         |    0    |    0    |    0    |
|          |       trunc_ln8_fu_669      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln125_3_fu_600     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       or_ln125_fu_607       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln125_fu_679      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   162   |   503   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  MatC_DRAM_read_reg_738 |   64   |
| cMatC_V_10_addr_reg_835 |   10   |
| cMatC_V_11_addr_reg_840 |   10   |
| cMatC_V_12_addr_reg_845 |   10   |
| cMatC_V_13_addr_reg_850 |   10   |
| cMatC_V_14_addr_reg_855 |   10   |
| cMatC_V_15_addr_reg_860 |   10   |
| cMatC_V_16_addr_reg_865 |   10   |
| cMatC_V_17_addr_reg_870 |   10   |
| cMatC_V_18_addr_reg_875 |   10   |
| cMatC_V_19_addr_reg_880 |   10   |
|  cMatC_V_1_addr_reg_790 |   10   |
|  cMatC_V_2_addr_reg_795 |   10   |
|  cMatC_V_3_addr_reg_800 |   10   |
|  cMatC_V_4_addr_reg_805 |   10   |
|  cMatC_V_5_addr_reg_810 |   10   |
|  cMatC_V_6_addr_reg_815 |   10   |
|  cMatC_V_7_addr_reg_820 |   10   |
|  cMatC_V_8_addr_reg_825 |   10   |
|  cMatC_V_9_addr_reg_830 |   10   |
|   cMatC_V_addr_reg_785  |   10   |
|        i_reg_719        |    7   |
|    icmp_ln122_reg_748   |    1   |
|indvar_flatten320_reg_726|   15   |
|        j_reg_712        |    8   |
|     mem_addr_reg_890    |   32   |
|   mul_ln122_1_reg_780   |   17   |
|  select_ln122_1_reg_758 |    7   |
|   select_ln122_reg_752  |    8   |
|   shl_ln125_1_reg_896   |   32   |
|  shl_ln125_read_reg_733 |    4   |
|      tmp_s_reg_885      |   16   |
|   zext_ln122_2_reg_765  |   10   |
|   zext_ln122_3_reg_770  |   17   |
| zext_ln122_cast_reg_743 |   32   |
|    zext_ln125_reg_775   |   10   |
+-------------------------+--------+
|          Total          |   480  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_325  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_331  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_337  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_343  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_349  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_355  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_361  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_367  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_373  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_379  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_385  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_391  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_397  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_403  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_409  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_415  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_421  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_427  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_433  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_439  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_513      |  p0  |   2  |   7  |   14   ||    9    |
|      grp_fu_697      |  p0  |   2  |   3  |    6   ||    9    |
|      grp_fu_697      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_706      |  p0  |   2  |   7  |   14   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   452  ||   39.7  ||   216   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   162  |   503  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   216  |
|  Register |    -   |    -   |   480  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   39   |   642  |   719  |
+-----------+--------+--------+--------+--------+
