Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 25 15:21:17 2021
| Host         : LAPTOP-CCFS063F running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 78
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree               | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 18         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                        | 1          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 57         |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_pll/inst/clk_in is defined downstream of clock iclk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin segs/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin segs/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/dataCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/dataCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/dataCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/dataCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin uart/tx/tx_shift_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_pll/inst/clk_in is created on an inappropriate internal pin clk_pll/inst/clk_in. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net iclk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): counter_reg[0]/C, counter_reg[10]/C, counter_reg[11]/C, counter_reg[12]/C,
counter_reg[13]/C, counter_reg[14]/C, counter_reg[15]/C, counter_reg[16]/C,
counter_reg[17]/C, counter_reg[1]/C, counter_reg[2]/C, counter_reg[3]/C,
counter_reg[4]/C, counter_reg[6]/C, counter_reg[7]/C
 (the first 15 of 20 listed)
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on irst relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[16] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[17] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[18] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[19] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[20] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[21] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[22] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[23] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on io_led[0] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on io_led[10] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on io_led[11] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on io_led[12] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on io_led[13] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on io_led[14] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on io_led[15] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on io_led[16] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on io_led[17] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on io_led[18] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on io_led[19] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on io_led[1] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on io_led[20] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on io_led[21] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on io_led[22] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on io_led[23] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on io_led[2] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on io_led[3] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on io_led[4] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on io_led[5] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on io_led[6] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on io_led[7] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on io_led[8] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on io_led[9] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) clk_pll/inst/clk_in
Related violations: <none>


