    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PIN EQU 4
ADC_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_5_PIN EQU 5
ADC_cy_psoc4_sarmux_8__CH_5_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_6_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_6_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_7_PIN EQU 7
ADC_cy_psoc4_sarmux_8__CH_7_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; LED_Matrix_1
LED_Matrix_1_ControlReg_1__0__MASK EQU 0x01
LED_Matrix_1_ControlReg_1__0__POS EQU 0
LED_Matrix_1_ControlReg_1__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
LED_Matrix_1_ControlReg_1__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
LED_Matrix_1_ControlReg_1__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
LED_Matrix_1_ControlReg_1__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
LED_Matrix_1_ControlReg_1__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
LED_Matrix_1_ControlReg_1__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
LED_Matrix_1_ControlReg_1__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
LED_Matrix_1_ControlReg_1__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
LED_Matrix_1_ControlReg_1__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
LED_Matrix_1_ControlReg_1__1__MASK EQU 0x02
LED_Matrix_1_ControlReg_1__1__POS EQU 1
LED_Matrix_1_ControlReg_1__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
LED_Matrix_1_ControlReg_1__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
LED_Matrix_1_ControlReg_1__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
LED_Matrix_1_ControlReg_1__COUNT_REG EQU CYREG_UDB_W8_CTL_01
LED_Matrix_1_ControlReg_1__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
LED_Matrix_1_ControlReg_1__MASK EQU 0x03
LED_Matrix_1_ControlReg_1__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LED_Matrix_1_ControlReg_1__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
LED_Matrix_1_ControlReg_1__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LED_Matrix_1_datapath_0_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
LED_Matrix_1_datapath_0_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
LED_Matrix_1_datapath_0_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
LED_Matrix_1_datapath_0_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
LED_Matrix_1_datapath_0_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
LED_Matrix_1_datapath_0_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
LED_Matrix_1_datapath_0_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
LED_Matrix_1_datapath_0_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
LED_Matrix_1_datapath_0_u0__A0_REG EQU CYREG_UDB_W8_A0_01
LED_Matrix_1_datapath_0_u0__A1_REG EQU CYREG_UDB_W8_A1_01
LED_Matrix_1_datapath_0_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
LED_Matrix_1_datapath_0_u0__D0_REG EQU CYREG_UDB_W8_D0_01
LED_Matrix_1_datapath_0_u0__D1_REG EQU CYREG_UDB_W8_D1_01
LED_Matrix_1_datapath_0_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
LED_Matrix_1_datapath_0_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
LED_Matrix_1_datapath_0_u0__F0_REG EQU CYREG_UDB_W8_F0_01
LED_Matrix_1_datapath_0_u0__F1_REG EQU CYREG_UDB_W8_F1_01
LED_Matrix_1_datapath_0_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LED_Matrix_1_datapath_0_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LED_Matrix_1_datapath_1_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
LED_Matrix_1_datapath_1_u0__A0_REG EQU CYREG_UDB_W8_A0_03
LED_Matrix_1_datapath_1_u0__A1_REG EQU CYREG_UDB_W8_A1_03
LED_Matrix_1_datapath_1_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
LED_Matrix_1_datapath_1_u0__D0_REG EQU CYREG_UDB_W8_D0_03
LED_Matrix_1_datapath_1_u0__D1_REG EQU CYREG_UDB_W8_D1_03
LED_Matrix_1_datapath_1_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED_Matrix_1_datapath_1_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
LED_Matrix_1_datapath_1_u0__F0_REG EQU CYREG_UDB_W8_F0_03
LED_Matrix_1_datapath_1_u0__F1_REG EQU CYREG_UDB_W8_F1_03
LED_Matrix_1_datapath_2_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
LED_Matrix_1_datapath_2_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
LED_Matrix_1_datapath_2_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
LED_Matrix_1_datapath_2_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
LED_Matrix_1_datapath_2_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
LED_Matrix_1_datapath_2_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
LED_Matrix_1_datapath_2_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
LED_Matrix_1_datapath_2_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
LED_Matrix_1_datapath_2_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
LED_Matrix_1_datapath_2_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
LED_Matrix_1_datapath_2_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
LED_Matrix_1_datapath_2_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
LED_Matrix_1_datapath_2_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
LED_Matrix_1_datapath_2_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
LED_Matrix_1_datapath_2_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
LED_Matrix_1_datapath_2_u0__A0_REG EQU CYREG_UDB_W8_A0_00
LED_Matrix_1_datapath_2_u0__A1_REG EQU CYREG_UDB_W8_A1_00
LED_Matrix_1_datapath_2_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
LED_Matrix_1_datapath_2_u0__D0_REG EQU CYREG_UDB_W8_D0_00
LED_Matrix_1_datapath_2_u0__D1_REG EQU CYREG_UDB_W8_D1_00
LED_Matrix_1_datapath_2_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
LED_Matrix_1_datapath_2_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
LED_Matrix_1_datapath_2_u0__F0_REG EQU CYREG_UDB_W8_F0_00
LED_Matrix_1_datapath_2_u0__F1_REG EQU CYREG_UDB_W8_F1_00

; RTC_SCB_IRQ
RTC_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
RTC_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
RTC_SCB_IRQ__INTC_MASK EQU 0x400
RTC_SCB_IRQ__INTC_NUMBER EQU 10
RTC_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
RTC_SCB_IRQ__INTC_PRIOR_NUM EQU 2
RTC_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
RTC_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
RTC_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; RTC_SCBCLK
RTC_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
RTC_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
RTC_SCBCLK__ENABLE_MASK EQU 0x80000000
RTC_SCBCLK__MASK EQU 0x80000000
RTC_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; P1_3_done
P1_3_done__0__DM__MASK EQU 0xE00
P1_3_done__0__DM__SHIFT EQU 9
P1_3_done__0__DR EQU CYREG_PRT1_DR
P1_3_done__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_3_done__0__HSIOM_MASK EQU 0x0000F000
P1_3_done__0__HSIOM_SHIFT EQU 12
P1_3_done__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_3_done__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_3_done__0__MASK EQU 0x08
P1_3_done__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_3_done__0__OUT_SEL_SHIFT EQU 6
P1_3_done__0__OUT_SEL_VAL EQU 1
P1_3_done__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_3_done__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_3_done__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_3_done__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_3_done__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_3_done__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_3_done__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_3_done__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_3_done__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_3_done__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_3_done__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_3_done__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_3_done__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_3_done__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_3_done__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_3_done__0__PC EQU CYREG_PRT1_PC
P1_3_done__0__PC2 EQU CYREG_PRT1_PC2
P1_3_done__0__PORT EQU 1
P1_3_done__0__PS EQU CYREG_PRT1_PS
P1_3_done__0__SHIFT EQU 3
P1_3_done__DR EQU CYREG_PRT1_DR
P1_3_done__INTCFG EQU CYREG_PRT1_INTCFG
P1_3_done__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_3_done__MASK EQU 0x08
P1_3_done__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_3_done__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_3_done__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_3_done__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_3_done__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_3_done__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_3_done__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_3_done__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_3_done__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_3_done__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_3_done__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_3_done__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_3_done__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_3_done__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_3_done__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_3_done__PC EQU CYREG_PRT1_PC
P1_3_done__PC2 EQU CYREG_PRT1_PC2
P1_3_done__PORT EQU 1
P1_3_done__PS EQU CYREG_PRT1_PS
P1_3_done__SHIFT EQU 3

; ADC_P2_0
ADC_P2_0__0__DM__MASK EQU 0x07
ADC_P2_0__0__DM__SHIFT EQU 0
ADC_P2_0__0__DR EQU CYREG_PRT2_DR
ADC_P2_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_0__0__HSIOM_MASK EQU 0x0000000F
ADC_P2_0__0__HSIOM_SHIFT EQU 0
ADC_P2_0__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_0__0__MASK EQU 0x01
ADC_P2_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_0__0__PC EQU CYREG_PRT2_PC
ADC_P2_0__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_0__0__PORT EQU 2
ADC_P2_0__0__PS EQU CYREG_PRT2_PS
ADC_P2_0__0__SHIFT EQU 0
ADC_P2_0__DR EQU CYREG_PRT2_DR
ADC_P2_0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_0__MASK EQU 0x01
ADC_P2_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_0__PC EQU CYREG_PRT2_PC
ADC_P2_0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_0__PORT EQU 2
ADC_P2_0__PS EQU CYREG_PRT2_PS
ADC_P2_0__SHIFT EQU 0

; ADC_P2_1
ADC_P2_1__0__DM__MASK EQU 0x38
ADC_P2_1__0__DM__SHIFT EQU 3
ADC_P2_1__0__DR EQU CYREG_PRT2_DR
ADC_P2_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_1__0__HSIOM_MASK EQU 0x000000F0
ADC_P2_1__0__HSIOM_SHIFT EQU 4
ADC_P2_1__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_1__0__MASK EQU 0x02
ADC_P2_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_1__0__PC EQU CYREG_PRT2_PC
ADC_P2_1__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_1__0__PORT EQU 2
ADC_P2_1__0__PS EQU CYREG_PRT2_PS
ADC_P2_1__0__SHIFT EQU 1
ADC_P2_1__DR EQU CYREG_PRT2_DR
ADC_P2_1__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_1__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_1__MASK EQU 0x02
ADC_P2_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_1__PC EQU CYREG_PRT2_PC
ADC_P2_1__PC2 EQU CYREG_PRT2_PC2
ADC_P2_1__PORT EQU 2
ADC_P2_1__PS EQU CYREG_PRT2_PS
ADC_P2_1__SHIFT EQU 1

; ADC_P2_2
ADC_P2_2__0__DM__MASK EQU 0x1C0
ADC_P2_2__0__DM__SHIFT EQU 6
ADC_P2_2__0__DR EQU CYREG_PRT2_DR
ADC_P2_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_2__0__HSIOM_MASK EQU 0x00000F00
ADC_P2_2__0__HSIOM_SHIFT EQU 8
ADC_P2_2__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_2__0__MASK EQU 0x04
ADC_P2_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_2__0__PC EQU CYREG_PRT2_PC
ADC_P2_2__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_2__0__PORT EQU 2
ADC_P2_2__0__PS EQU CYREG_PRT2_PS
ADC_P2_2__0__SHIFT EQU 2
ADC_P2_2__DR EQU CYREG_PRT2_DR
ADC_P2_2__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_2__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_2__MASK EQU 0x04
ADC_P2_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_2__PC EQU CYREG_PRT2_PC
ADC_P2_2__PC2 EQU CYREG_PRT2_PC2
ADC_P2_2__PORT EQU 2
ADC_P2_2__PS EQU CYREG_PRT2_PS
ADC_P2_2__SHIFT EQU 2

; ADC_P2_3
ADC_P2_3__0__DM__MASK EQU 0xE00
ADC_P2_3__0__DM__SHIFT EQU 9
ADC_P2_3__0__DR EQU CYREG_PRT2_DR
ADC_P2_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_3__0__HSIOM_MASK EQU 0x0000F000
ADC_P2_3__0__HSIOM_SHIFT EQU 12
ADC_P2_3__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_3__0__MASK EQU 0x08
ADC_P2_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_3__0__PC EQU CYREG_PRT2_PC
ADC_P2_3__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_3__0__PORT EQU 2
ADC_P2_3__0__PS EQU CYREG_PRT2_PS
ADC_P2_3__0__SHIFT EQU 3
ADC_P2_3__DR EQU CYREG_PRT2_DR
ADC_P2_3__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_3__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_3__MASK EQU 0x08
ADC_P2_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_3__PC EQU CYREG_PRT2_PC
ADC_P2_3__PC2 EQU CYREG_PRT2_PC2
ADC_P2_3__PORT EQU 2
ADC_P2_3__PS EQU CYREG_PRT2_PS
ADC_P2_3__SHIFT EQU 3

; ADC_P2_4
ADC_P2_4__0__DM__MASK EQU 0x7000
ADC_P2_4__0__DM__SHIFT EQU 12
ADC_P2_4__0__DR EQU CYREG_PRT2_DR
ADC_P2_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_4__0__HSIOM_MASK EQU 0x000F0000
ADC_P2_4__0__HSIOM_SHIFT EQU 16
ADC_P2_4__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_4__0__MASK EQU 0x10
ADC_P2_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_4__0__PC EQU CYREG_PRT2_PC
ADC_P2_4__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_4__0__PORT EQU 2
ADC_P2_4__0__PS EQU CYREG_PRT2_PS
ADC_P2_4__0__SHIFT EQU 4
ADC_P2_4__DR EQU CYREG_PRT2_DR
ADC_P2_4__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_4__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_4__MASK EQU 0x10
ADC_P2_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_4__PC EQU CYREG_PRT2_PC
ADC_P2_4__PC2 EQU CYREG_PRT2_PC2
ADC_P2_4__PORT EQU 2
ADC_P2_4__PS EQU CYREG_PRT2_PS
ADC_P2_4__SHIFT EQU 4

; ADC_P2_5
ADC_P2_5__0__DM__MASK EQU 0x38000
ADC_P2_5__0__DM__SHIFT EQU 15
ADC_P2_5__0__DR EQU CYREG_PRT2_DR
ADC_P2_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_5__0__HSIOM_MASK EQU 0x00F00000
ADC_P2_5__0__HSIOM_SHIFT EQU 20
ADC_P2_5__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_5__0__MASK EQU 0x20
ADC_P2_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_5__0__PC EQU CYREG_PRT2_PC
ADC_P2_5__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_5__0__PORT EQU 2
ADC_P2_5__0__PS EQU CYREG_PRT2_PS
ADC_P2_5__0__SHIFT EQU 5
ADC_P2_5__DR EQU CYREG_PRT2_DR
ADC_P2_5__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_5__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_5__MASK EQU 0x20
ADC_P2_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_5__PC EQU CYREG_PRT2_PC
ADC_P2_5__PC2 EQU CYREG_PRT2_PC2
ADC_P2_5__PORT EQU 2
ADC_P2_5__PS EQU CYREG_PRT2_PS
ADC_P2_5__SHIFT EQU 5

; ADC_P2_6
ADC_P2_6__0__DM__MASK EQU 0x1C0000
ADC_P2_6__0__DM__SHIFT EQU 18
ADC_P2_6__0__DR EQU CYREG_PRT2_DR
ADC_P2_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_6__0__HSIOM_MASK EQU 0x0F000000
ADC_P2_6__0__HSIOM_SHIFT EQU 24
ADC_P2_6__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_6__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_6__0__MASK EQU 0x40
ADC_P2_6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_6__0__PC EQU CYREG_PRT2_PC
ADC_P2_6__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_6__0__PORT EQU 2
ADC_P2_6__0__PS EQU CYREG_PRT2_PS
ADC_P2_6__0__SHIFT EQU 6
ADC_P2_6__DR EQU CYREG_PRT2_DR
ADC_P2_6__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_6__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_6__MASK EQU 0x40
ADC_P2_6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_6__PC EQU CYREG_PRT2_PC
ADC_P2_6__PC2 EQU CYREG_PRT2_PC2
ADC_P2_6__PORT EQU 2
ADC_P2_6__PS EQU CYREG_PRT2_PS
ADC_P2_6__SHIFT EQU 6

; ADC_P2_7
ADC_P2_7__0__DM__MASK EQU 0xE00000
ADC_P2_7__0__DM__SHIFT EQU 21
ADC_P2_7__0__DR EQU CYREG_PRT2_DR
ADC_P2_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_P2_7__0__HSIOM_MASK EQU 0xF0000000
ADC_P2_7__0__HSIOM_SHIFT EQU 28
ADC_P2_7__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_7__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_7__0__MASK EQU 0x80
ADC_P2_7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_7__0__PC EQU CYREG_PRT2_PC
ADC_P2_7__0__PC2 EQU CYREG_PRT2_PC2
ADC_P2_7__0__PORT EQU 2
ADC_P2_7__0__PS EQU CYREG_PRT2_PS
ADC_P2_7__0__SHIFT EQU 7
ADC_P2_7__DR EQU CYREG_PRT2_DR
ADC_P2_7__INTCFG EQU CYREG_PRT2_INTCFG
ADC_P2_7__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_P2_7__MASK EQU 0x80
ADC_P2_7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_P2_7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_P2_7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_P2_7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_P2_7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_P2_7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_P2_7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_P2_7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_P2_7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_P2_7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_P2_7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_P2_7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_P2_7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_P2_7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_P2_7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_P2_7__PC EQU CYREG_PRT2_PC
ADC_P2_7__PC2 EQU CYREG_PRT2_PC2
ADC_P2_7__PORT EQU 2
ADC_P2_7__PS EQU CYREG_PRT2_PS
ADC_P2_7__SHIFT EQU 7

; P1_4_LAT
P1_4_LAT__0__DM__MASK EQU 0x7000
P1_4_LAT__0__DM__SHIFT EQU 12
P1_4_LAT__0__DR EQU CYREG_PRT1_DR
P1_4_LAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_4_LAT__0__HSIOM_MASK EQU 0x000F0000
P1_4_LAT__0__HSIOM_SHIFT EQU 16
P1_4_LAT__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_4_LAT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_4_LAT__0__MASK EQU 0x10
P1_4_LAT__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_4_LAT__0__OUT_SEL_SHIFT EQU 8
P1_4_LAT__0__OUT_SEL_VAL EQU 3
P1_4_LAT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_4_LAT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_4_LAT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_4_LAT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_4_LAT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_4_LAT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_4_LAT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_4_LAT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_4_LAT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_4_LAT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_4_LAT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_4_LAT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_4_LAT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_4_LAT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_4_LAT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_4_LAT__0__PC EQU CYREG_PRT1_PC
P1_4_LAT__0__PC2 EQU CYREG_PRT1_PC2
P1_4_LAT__0__PORT EQU 1
P1_4_LAT__0__PS EQU CYREG_PRT1_PS
P1_4_LAT__0__SHIFT EQU 4
P1_4_LAT__DR EQU CYREG_PRT1_DR
P1_4_LAT__INTCFG EQU CYREG_PRT1_INTCFG
P1_4_LAT__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_4_LAT__MASK EQU 0x10
P1_4_LAT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_4_LAT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_4_LAT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_4_LAT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_4_LAT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_4_LAT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_4_LAT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_4_LAT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_4_LAT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_4_LAT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_4_LAT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_4_LAT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_4_LAT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_4_LAT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_4_LAT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_4_LAT__PC EQU CYREG_PRT1_PC
P1_4_LAT__PC2 EQU CYREG_PRT1_PC2
P1_4_LAT__PORT EQU 1
P1_4_LAT__PS EQU CYREG_PRT1_PS
P1_4_LAT__SHIFT EQU 4

; P3_1_CLK
P3_1_CLK__0__DM__MASK EQU 0x38
P3_1_CLK__0__DM__SHIFT EQU 3
P3_1_CLK__0__DR EQU CYREG_PRT3_DR
P3_1_CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_1_CLK__0__HSIOM_MASK EQU 0x000000F0
P3_1_CLK__0__HSIOM_SHIFT EQU 4
P3_1_CLK__0__INTCFG EQU CYREG_PRT3_INTCFG
P3_1_CLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_1_CLK__0__MASK EQU 0x02
P3_1_CLK__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
P3_1_CLK__0__OUT_SEL_SHIFT EQU 2
P3_1_CLK__0__OUT_SEL_VAL EQU 1
P3_1_CLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_1_CLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_1_CLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_1_CLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_1_CLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_1_CLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_1_CLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_1_CLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_1_CLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_1_CLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_1_CLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_1_CLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_1_CLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_1_CLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_1_CLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_1_CLK__0__PC EQU CYREG_PRT3_PC
P3_1_CLK__0__PC2 EQU CYREG_PRT3_PC2
P3_1_CLK__0__PORT EQU 3
P3_1_CLK__0__PS EQU CYREG_PRT3_PS
P3_1_CLK__0__SHIFT EQU 1
P3_1_CLK__DR EQU CYREG_PRT3_DR
P3_1_CLK__INTCFG EQU CYREG_PRT3_INTCFG
P3_1_CLK__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_1_CLK__MASK EQU 0x02
P3_1_CLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_1_CLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_1_CLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_1_CLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_1_CLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_1_CLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_1_CLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_1_CLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_1_CLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_1_CLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_1_CLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_1_CLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_1_CLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_1_CLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_1_CLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_1_CLK__PC EQU CYREG_PRT3_PC
P3_1_CLK__PC2 EQU CYREG_PRT3_PC2
P3_1_CLK__PORT EQU 3
P3_1_CLK__PS EQU CYREG_PRT3_PS
P3_1_CLK__SHIFT EQU 1

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 0
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B01

; CR_Addr
CR_Addr_Sync_ctrl_reg__0__MASK EQU 0x01
CR_Addr_Sync_ctrl_reg__0__POS EQU 0
CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
CR_Addr_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
CR_Addr_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
CR_Addr_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
CR_Addr_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
CR_Addr_Sync_ctrl_reg__1__MASK EQU 0x02
CR_Addr_Sync_ctrl_reg__1__POS EQU 1
CR_Addr_Sync_ctrl_reg__2__MASK EQU 0x04
CR_Addr_Sync_ctrl_reg__2__POS EQU 2
CR_Addr_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
CR_Addr_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
CR_Addr_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
CR_Addr_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
CR_Addr_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
CR_Addr_Sync_ctrl_reg__MASK EQU 0x07
CR_Addr_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
CR_Addr_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
CR_Addr_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

; P0_0_B1
P0_0_B1__0__DM__MASK EQU 0x07
P0_0_B1__0__DM__SHIFT EQU 0
P0_0_B1__0__DR EQU CYREG_PRT0_DR
P0_0_B1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_0_B1__0__HSIOM_MASK EQU 0x0000000F
P0_0_B1__0__HSIOM_SHIFT EQU 0
P0_0_B1__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_0_B1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_0_B1__0__MASK EQU 0x01
P0_0_B1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_0_B1__0__OUT_SEL_SHIFT EQU 0
P0_0_B1__0__OUT_SEL_VAL EQU 2
P0_0_B1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_0_B1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_0_B1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_0_B1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_0_B1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_0_B1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_0_B1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_0_B1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_0_B1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_0_B1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_0_B1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_0_B1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_0_B1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_0_B1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_0_B1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_0_B1__0__PC EQU CYREG_PRT0_PC
P0_0_B1__0__PC2 EQU CYREG_PRT0_PC2
P0_0_B1__0__PORT EQU 0
P0_0_B1__0__PS EQU CYREG_PRT0_PS
P0_0_B1__0__SHIFT EQU 0
P0_0_B1__DR EQU CYREG_PRT0_DR
P0_0_B1__INTCFG EQU CYREG_PRT0_INTCFG
P0_0_B1__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_0_B1__MASK EQU 0x01
P0_0_B1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_0_B1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_0_B1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_0_B1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_0_B1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_0_B1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_0_B1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_0_B1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_0_B1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_0_B1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_0_B1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_0_B1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_0_B1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_0_B1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_0_B1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_0_B1__PC EQU CYREG_PRT0_PC
P0_0_B1__PC2 EQU CYREG_PRT0_PC2
P0_0_B1__PORT EQU 0
P0_0_B1__PS EQU CYREG_PRT0_PS
P0_0_B1__SHIFT EQU 0

; P0_6_OE
P0_6_OE__0__DM__MASK EQU 0x1C0000
P0_6_OE__0__DM__SHIFT EQU 18
P0_6_OE__0__DR EQU CYREG_PRT0_DR
P0_6_OE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_6_OE__0__HSIOM_MASK EQU 0x0F000000
P0_6_OE__0__HSIOM_SHIFT EQU 24
P0_6_OE__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_6_OE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_6_OE__0__MASK EQU 0x40
P0_6_OE__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_6_OE__0__OUT_SEL_SHIFT EQU 12
P0_6_OE__0__OUT_SEL_VAL EQU 3
P0_6_OE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_6_OE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_6_OE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_6_OE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_6_OE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_6_OE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_6_OE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_6_OE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_6_OE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_6_OE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_6_OE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_6_OE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_6_OE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_6_OE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_6_OE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_6_OE__0__PC EQU CYREG_PRT0_PC
P0_6_OE__0__PC2 EQU CYREG_PRT0_PC2
P0_6_OE__0__PORT EQU 0
P0_6_OE__0__PS EQU CYREG_PRT0_PS
P0_6_OE__0__SHIFT EQU 6
P0_6_OE__DR EQU CYREG_PRT0_DR
P0_6_OE__INTCFG EQU CYREG_PRT0_INTCFG
P0_6_OE__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_6_OE__MASK EQU 0x40
P0_6_OE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_6_OE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_6_OE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_6_OE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_6_OE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_6_OE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_6_OE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_6_OE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_6_OE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_6_OE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_6_OE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_6_OE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_6_OE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_6_OE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_6_OE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_6_OE__PC EQU CYREG_PRT0_PC
P0_6_OE__PC2 EQU CYREG_PRT0_PC2
P0_6_OE__PORT EQU 0
P0_6_OE__PS EQU CYREG_PRT0_PS
P0_6_OE__SHIFT EQU 6

; P0_7_R1
P0_7_R1__0__DM__MASK EQU 0xE00000
P0_7_R1__0__DM__SHIFT EQU 21
P0_7_R1__0__DR EQU CYREG_PRT0_DR
P0_7_R1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_7_R1__0__HSIOM_MASK EQU 0xF0000000
P0_7_R1__0__HSIOM_SHIFT EQU 28
P0_7_R1__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_R1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_R1__0__MASK EQU 0x80
P0_7_R1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_7_R1__0__OUT_SEL_SHIFT EQU 14
P0_7_R1__0__OUT_SEL_VAL EQU 2
P0_7_R1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_R1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_R1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_R1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_R1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_R1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_R1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_R1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_R1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_R1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_R1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_R1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_R1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_R1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_R1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_R1__0__PC EQU CYREG_PRT0_PC
P0_7_R1__0__PC2 EQU CYREG_PRT0_PC2
P0_7_R1__0__PORT EQU 0
P0_7_R1__0__PS EQU CYREG_PRT0_PS
P0_7_R1__0__SHIFT EQU 7
P0_7_R1__DR EQU CYREG_PRT0_DR
P0_7_R1__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_R1__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_R1__MASK EQU 0x80
P0_7_R1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_R1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_R1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_R1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_R1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_R1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_R1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_R1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_R1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_R1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_R1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_R1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_R1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_R1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_R1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_R1__PC EQU CYREG_PRT0_PC
P0_7_R1__PC2 EQU CYREG_PRT0_PC2
P0_7_R1__PORT EQU 0
P0_7_R1__PS EQU CYREG_PRT0_PS
P0_7_R1__SHIFT EQU 7

; P1_0_G2
P1_0_G2__0__DM__MASK EQU 0x07
P1_0_G2__0__DM__SHIFT EQU 0
P1_0_G2__0__DR EQU CYREG_PRT1_DR
P1_0_G2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_0_G2__0__HSIOM_MASK EQU 0x0000000F
P1_0_G2__0__HSIOM_SHIFT EQU 0
P1_0_G2__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_0_G2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_0_G2__0__MASK EQU 0x01
P1_0_G2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_0_G2__0__OUT_SEL_SHIFT EQU 0
P1_0_G2__0__OUT_SEL_VAL EQU 2
P1_0_G2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_0_G2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_0_G2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_0_G2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_0_G2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_0_G2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_0_G2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_0_G2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_0_G2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_0_G2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_0_G2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_0_G2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_0_G2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_0_G2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_0_G2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_0_G2__0__PC EQU CYREG_PRT1_PC
P1_0_G2__0__PC2 EQU CYREG_PRT1_PC2
P1_0_G2__0__PORT EQU 1
P1_0_G2__0__PS EQU CYREG_PRT1_PS
P1_0_G2__0__SHIFT EQU 0
P1_0_G2__DR EQU CYREG_PRT1_DR
P1_0_G2__INTCFG EQU CYREG_PRT1_INTCFG
P1_0_G2__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_0_G2__MASK EQU 0x01
P1_0_G2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_0_G2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_0_G2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_0_G2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_0_G2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_0_G2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_0_G2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_0_G2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_0_G2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_0_G2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_0_G2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_0_G2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_0_G2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_0_G2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_0_G2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_0_G2__PC EQU CYREG_PRT1_PC
P1_0_G2__PC2 EQU CYREG_PRT1_PC2
P1_0_G2__PORT EQU 1
P1_0_G2__PS EQU CYREG_PRT1_PS
P1_0_G2__SHIFT EQU 0

; P3_0_B2
P3_0_B2__0__DM__MASK EQU 0x07
P3_0_B2__0__DM__SHIFT EQU 0
P3_0_B2__0__DR EQU CYREG_PRT3_DR
P3_0_B2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_0_B2__0__HSIOM_MASK EQU 0x0000000F
P3_0_B2__0__HSIOM_SHIFT EQU 0
P3_0_B2__0__INTCFG EQU CYREG_PRT3_INTCFG
P3_0_B2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_0_B2__0__MASK EQU 0x01
P3_0_B2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
P3_0_B2__0__OUT_SEL_SHIFT EQU 0
P3_0_B2__0__OUT_SEL_VAL EQU 0
P3_0_B2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_0_B2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_0_B2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_0_B2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_0_B2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_0_B2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_0_B2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_0_B2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_0_B2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_0_B2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_0_B2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_0_B2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_0_B2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_0_B2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_0_B2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_0_B2__0__PC EQU CYREG_PRT3_PC
P3_0_B2__0__PC2 EQU CYREG_PRT3_PC2
P3_0_B2__0__PORT EQU 3
P3_0_B2__0__PS EQU CYREG_PRT3_PS
P3_0_B2__0__SHIFT EQU 0
P3_0_B2__DR EQU CYREG_PRT3_DR
P3_0_B2__INTCFG EQU CYREG_PRT3_INTCFG
P3_0_B2__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_0_B2__MASK EQU 0x01
P3_0_B2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_0_B2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_0_B2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_0_B2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_0_B2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_0_B2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_0_B2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_0_B2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_0_B2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_0_B2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_0_B2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_0_B2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_0_B2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_0_B2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_0_B2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_0_B2__PC EQU CYREG_PRT3_PC
P3_0_B2__PC2 EQU CYREG_PRT3_PC2
P3_0_B2__PORT EQU 3
P3_0_B2__PS EQU CYREG_PRT3_PS
P3_0_B2__SHIFT EQU 0

; P3_5_R2
P3_5_R2__0__DM__MASK EQU 0x38000
P3_5_R2__0__DM__SHIFT EQU 15
P3_5_R2__0__DR EQU CYREG_PRT3_DR
P3_5_R2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_5_R2__0__HSIOM_MASK EQU 0x00F00000
P3_5_R2__0__HSIOM_SHIFT EQU 20
P3_5_R2__0__INTCFG EQU CYREG_PRT3_INTCFG
P3_5_R2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_5_R2__0__MASK EQU 0x20
P3_5_R2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
P3_5_R2__0__OUT_SEL_SHIFT EQU 10
P3_5_R2__0__OUT_SEL_VAL EQU 0
P3_5_R2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_5_R2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_5_R2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_5_R2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_5_R2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_5_R2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_5_R2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_5_R2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_5_R2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_5_R2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_5_R2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_5_R2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_5_R2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_5_R2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_5_R2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_5_R2__0__PC EQU CYREG_PRT3_PC
P3_5_R2__0__PC2 EQU CYREG_PRT3_PC2
P3_5_R2__0__PORT EQU 3
P3_5_R2__0__PS EQU CYREG_PRT3_PS
P3_5_R2__0__SHIFT EQU 5
P3_5_R2__DR EQU CYREG_PRT3_DR
P3_5_R2__INTCFG EQU CYREG_PRT3_INTCFG
P3_5_R2__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_5_R2__MASK EQU 0x20
P3_5_R2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_5_R2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_5_R2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_5_R2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_5_R2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_5_R2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_5_R2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_5_R2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_5_R2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_5_R2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_5_R2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_5_R2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_5_R2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_5_R2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_5_R2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_5_R2__PC EQU CYREG_PRT3_PC
P3_5_R2__PC2 EQU CYREG_PRT3_PC2
P3_5_R2__PORT EQU 3
P3_5_R2__PS EQU CYREG_PRT3_PS
P3_5_R2__SHIFT EQU 5

; P3_7_G1
P3_7_G1__0__DM__MASK EQU 0xE00000
P3_7_G1__0__DM__SHIFT EQU 21
P3_7_G1__0__DR EQU CYREG_PRT3_DR
P3_7_G1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_7_G1__0__HSIOM_MASK EQU 0xF0000000
P3_7_G1__0__HSIOM_SHIFT EQU 28
P3_7_G1__0__INTCFG EQU CYREG_PRT3_INTCFG
P3_7_G1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_7_G1__0__MASK EQU 0x80
P3_7_G1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
P3_7_G1__0__OUT_SEL_SHIFT EQU 14
P3_7_G1__0__OUT_SEL_VAL EQU 3
P3_7_G1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_7_G1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_7_G1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_7_G1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_7_G1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_7_G1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_7_G1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_7_G1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_7_G1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_7_G1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_7_G1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_7_G1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_7_G1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_7_G1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_7_G1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_7_G1__0__PC EQU CYREG_PRT3_PC
P3_7_G1__0__PC2 EQU CYREG_PRT3_PC2
P3_7_G1__0__PORT EQU 3
P3_7_G1__0__PS EQU CYREG_PRT3_PS
P3_7_G1__0__SHIFT EQU 7
P3_7_G1__DR EQU CYREG_PRT3_DR
P3_7_G1__INTCFG EQU CYREG_PRT3_INTCFG
P3_7_G1__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_7_G1__MASK EQU 0x80
P3_7_G1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_7_G1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_7_G1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_7_G1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_7_G1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_7_G1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_7_G1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_7_G1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_7_G1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_7_G1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_7_G1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_7_G1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_7_G1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_7_G1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_7_G1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_7_G1__PC EQU CYREG_PRT3_PC
P3_7_G1__PC2 EQU CYREG_PRT3_PC2
P3_7_G1__PORT EQU 3
P3_7_G1__PS EQU CYREG_PRT3_PS
P3_7_G1__SHIFT EQU 7

; RTC_SCB
RTC_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
RTC_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
RTC_SCB__CTRL EQU CYREG_SCB0_CTRL
RTC_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
RTC_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
RTC_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
RTC_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
RTC_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
RTC_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
RTC_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
RTC_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
RTC_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
RTC_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
RTC_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
RTC_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
RTC_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
RTC_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
RTC_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
RTC_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
RTC_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
RTC_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
RTC_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
RTC_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
RTC_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
RTC_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
RTC_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
RTC_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
RTC_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
RTC_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
RTC_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
RTC_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
RTC_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
RTC_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
RTC_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
RTC_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
RTC_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
RTC_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
RTC_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
RTC_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
RTC_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
RTC_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
RTC_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
RTC_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
RTC_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
RTC_SCB__INTR_M EQU CYREG_SCB0_INTR_M
RTC_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
RTC_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
RTC_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
RTC_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
RTC_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
RTC_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
RTC_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
RTC_SCB__INTR_S EQU CYREG_SCB0_INTR_S
RTC_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
RTC_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
RTC_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
RTC_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
RTC_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
RTC_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
RTC_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
RTC_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
RTC_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
RTC_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
RTC_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
RTC_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
RTC_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
RTC_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
RTC_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
RTC_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
RTC_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
RTC_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
RTC_SCB__STATUS EQU CYREG_SCB0_STATUS
RTC_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
RTC_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
RTC_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
RTC_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
RTC_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
RTC_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
RTC_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
RTC_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; RTC_scl
RTC_scl__0__DM__MASK EQU 0x07
RTC_scl__0__DM__SHIFT EQU 0
RTC_scl__0__DR EQU CYREG_PRT4_DR
RTC_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RTC_scl__0__HSIOM_MASK EQU 0x0000000F
RTC_scl__0__HSIOM_SHIFT EQU 0
RTC_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
RTC_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
RTC_scl__0__MASK EQU 0x01
RTC_scl__0__PC EQU CYREG_PRT4_PC
RTC_scl__0__PC2 EQU CYREG_PRT4_PC2
RTC_scl__0__PORT EQU 4
RTC_scl__0__PS EQU CYREG_PRT4_PS
RTC_scl__0__SHIFT EQU 0
RTC_scl__DR EQU CYREG_PRT4_DR
RTC_scl__INTCFG EQU CYREG_PRT4_INTCFG
RTC_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
RTC_scl__MASK EQU 0x01
RTC_scl__PC EQU CYREG_PRT4_PC
RTC_scl__PC2 EQU CYREG_PRT4_PC2
RTC_scl__PORT EQU 4
RTC_scl__PS EQU CYREG_PRT4_PS
RTC_scl__SHIFT EQU 0

; RTC_sda
RTC_sda__0__DM__MASK EQU 0x38
RTC_sda__0__DM__SHIFT EQU 3
RTC_sda__0__DR EQU CYREG_PRT4_DR
RTC_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RTC_sda__0__HSIOM_MASK EQU 0x000000F0
RTC_sda__0__HSIOM_SHIFT EQU 4
RTC_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
RTC_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
RTC_sda__0__MASK EQU 0x02
RTC_sda__0__PC EQU CYREG_PRT4_PC
RTC_sda__0__PC2 EQU CYREG_PRT4_PC2
RTC_sda__0__PORT EQU 4
RTC_sda__0__PS EQU CYREG_PRT4_PS
RTC_sda__0__SHIFT EQU 1
RTC_sda__DR EQU CYREG_PRT4_DR
RTC_sda__INTCFG EQU CYREG_PRT4_INTCFG
RTC_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
RTC_sda__MASK EQU 0x02
RTC_sda__PC EQU CYREG_PRT4_PC
RTC_sda__PC2 EQU CYREG_PRT4_PC2
RTC_sda__PORT EQU 4
RTC_sda__PS EQU CYREG_PRT4_PS
RTC_sda__SHIFT EQU 1

; P1_1_B
P1_1_B__0__DM__MASK EQU 0x38
P1_1_B__0__DM__SHIFT EQU 3
P1_1_B__0__DR EQU CYREG_PRT1_DR
P1_1_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_1_B__0__HSIOM_MASK EQU 0x000000F0
P1_1_B__0__HSIOM_SHIFT EQU 4
P1_1_B__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_1_B__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_1_B__0__MASK EQU 0x02
P1_1_B__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_1_B__0__OUT_SEL_SHIFT EQU 2
P1_1_B__0__OUT_SEL_VAL EQU 3
P1_1_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_1_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_1_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_1_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_1_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_1_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_1_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_1_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_1_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_1_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_1_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_1_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_1_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_1_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_1_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_1_B__0__PC EQU CYREG_PRT1_PC
P1_1_B__0__PC2 EQU CYREG_PRT1_PC2
P1_1_B__0__PORT EQU 1
P1_1_B__0__PS EQU CYREG_PRT1_PS
P1_1_B__0__SHIFT EQU 1
P1_1_B__DR EQU CYREG_PRT1_DR
P1_1_B__INTCFG EQU CYREG_PRT1_INTCFG
P1_1_B__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_1_B__MASK EQU 0x02
P1_1_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_1_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_1_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_1_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_1_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_1_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_1_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_1_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_1_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_1_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_1_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_1_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_1_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_1_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_1_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_1_B__PC EQU CYREG_PRT1_PC
P1_1_B__PC2 EQU CYREG_PRT1_PC2
P1_1_B__PORT EQU 1
P1_1_B__PS EQU CYREG_PRT1_PS
P1_1_B__SHIFT EQU 1

; P1_2_A
P1_2_A__0__DM__MASK EQU 0x1C0
P1_2_A__0__DM__SHIFT EQU 6
P1_2_A__0__DR EQU CYREG_PRT1_DR
P1_2_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_2_A__0__HSIOM_MASK EQU 0x00000F00
P1_2_A__0__HSIOM_SHIFT EQU 8
P1_2_A__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_2_A__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_2_A__0__MASK EQU 0x04
P1_2_A__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_2_A__0__OUT_SEL_SHIFT EQU 4
P1_2_A__0__OUT_SEL_VAL EQU 0
P1_2_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_2_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_2_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_2_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_2_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_2_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_2_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_2_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_2_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_2_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_2_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_2_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_2_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_2_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_2_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_2_A__0__PC EQU CYREG_PRT1_PC
P1_2_A__0__PC2 EQU CYREG_PRT1_PC2
P1_2_A__0__PORT EQU 1
P1_2_A__0__PS EQU CYREG_PRT1_PS
P1_2_A__0__SHIFT EQU 2
P1_2_A__DR EQU CYREG_PRT1_DR
P1_2_A__INTCFG EQU CYREG_PRT1_INTCFG
P1_2_A__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_2_A__MASK EQU 0x04
P1_2_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_2_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_2_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_2_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_2_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_2_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_2_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_2_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_2_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_2_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_2_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_2_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_2_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_2_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_2_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_2_A__PC EQU CYREG_PRT1_PC
P1_2_A__PC2 EQU CYREG_PRT1_PC2
P1_2_A__PORT EQU 1
P1_2_A__PS EQU CYREG_PRT1_PS
P1_2_A__SHIFT EQU 2

; P1_5_C
P1_5_C__0__DM__MASK EQU 0x38000
P1_5_C__0__DM__SHIFT EQU 15
P1_5_C__0__DR EQU CYREG_PRT1_DR
P1_5_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_5_C__0__HSIOM_MASK EQU 0x00F00000
P1_5_C__0__HSIOM_SHIFT EQU 20
P1_5_C__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_5_C__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_5_C__0__MASK EQU 0x20
P1_5_C__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_5_C__0__OUT_SEL_SHIFT EQU 10
P1_5_C__0__OUT_SEL_VAL EQU 1
P1_5_C__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_5_C__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_5_C__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_5_C__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_5_C__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_5_C__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_5_C__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_5_C__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_5_C__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_5_C__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_5_C__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_5_C__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_5_C__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_5_C__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_5_C__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_5_C__0__PC EQU CYREG_PRT1_PC
P1_5_C__0__PC2 EQU CYREG_PRT1_PC2
P1_5_C__0__PORT EQU 1
P1_5_C__0__PS EQU CYREG_PRT1_PS
P1_5_C__0__SHIFT EQU 5
P1_5_C__DR EQU CYREG_PRT1_DR
P1_5_C__INTCFG EQU CYREG_PRT1_INTCFG
P1_5_C__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_5_C__MASK EQU 0x20
P1_5_C__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_5_C__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_5_C__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_5_C__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_5_C__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_5_C__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_5_C__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_5_C__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_5_C__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_5_C__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_5_C__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_5_C__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_5_C__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_5_C__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_5_C__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_5_C__PC EQU CYREG_PRT1_PC
P1_5_C__PC2 EQU CYREG_PRT1_PC2
P1_5_C__PORT EQU 1
P1_5_C__PS EQU CYREG_PRT1_PS
P1_5_C__SHIFT EQU 5

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_2__INTC_MASK EQU 0x08
isr_2__INTC_NUMBER EQU 3
isr_2__INTC_PRIOR_MASK EQU 0xC0000000
isr_2__INTC_PRIOR_NUM EQU 0
isr_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; P0_2
P0_2__0__DM__MASK EQU 0x1C0
P0_2__0__DM__SHIFT EQU 6
P0_2__0__DR EQU CYREG_PRT0_DR
P0_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_2__0__HSIOM_MASK EQU 0x00000F00
P0_2__0__HSIOM_SHIFT EQU 8
P0_2__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2__0__MASK EQU 0x04
P0_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2__0__PC EQU CYREG_PRT0_PC
P0_2__0__PC2 EQU CYREG_PRT0_PC2
P0_2__0__PORT EQU 0
P0_2__0__PS EQU CYREG_PRT0_PS
P0_2__0__SHIFT EQU 2
P0_2__DR EQU CYREG_PRT0_DR
P0_2__INTCFG EQU CYREG_PRT0_INTCFG
P0_2__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2__MASK EQU 0x04
P0_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2__PC EQU CYREG_PRT0_PC
P0_2__PC2 EQU CYREG_PRT0_PC2
P0_2__PORT EQU 0
P0_2__PS EQU CYREG_PRT0_PS
P0_2__SHIFT EQU 2

; eoc
eoc__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
eoc__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
eoc__INTC_MASK EQU 0x04
eoc__INTC_NUMBER EQU 2
eoc__INTC_PRIOR_MASK EQU 0xC00000
eoc__INTC_PRIOR_NUM EQU 3
eoc__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
eoc__INTC_SET_EN_REG EQU CYREG_CM0_ISER
eoc__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PB
PB__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PB__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PB__INTC_MASK EQU 0x01
PB__INTC_NUMBER EQU 0
PB__INTC_PRIOR_MASK EQU 0xC0
PB__INTC_PRIOR_NUM EQU 3
PB__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
PB__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PB__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
