Analysis & Synthesis report for de1Top
Mon Dec  2 21:16:21 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated
 17. Source assignments for soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_37i1:auto_generated
 18. Source assignments for soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram|altsyncram_rac1:auto_generated
 19. Source assignments for soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 20. Source assignments for soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 21. Source assignments for soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:cmd_xbar_demux
 23. Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux_001:cmd_xbar_demux_001
 24. Source assignments for soc_simple_de1:u0|soc_simple_de1_rsp_xbar_demux:rsp_xbar_demux
 25. Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_001
 26. Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_002
 27. Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_003
 28. Parameter Settings for User Entity Instance: system_pll:system_pll_inst|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1
 30. Parameter Settings for User Entity Instance: soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2
 31. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_RAM:ram
 32. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo
 34. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo
 35. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator
 36. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_data_master_translator
 37. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator
 38. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 39. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator
 40. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator
 41. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent
 42. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent
 43. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent
 44. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 47. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 48. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 49. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent
 50. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 51. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 52. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent
 53. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 54. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 55. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router|soc_simple_de1_addr_router_default_decode:the_default_decode
 56. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001|soc_simple_de1_addr_router_001_default_decode:the_default_decode
 57. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router:id_router|soc_simple_de1_id_router_default_decode:the_default_decode
 58. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001|soc_simple_de1_id_router_001_default_decode:the_default_decode
 59. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_002|soc_simple_de1_id_router_001_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_003|soc_simple_de1_id_router_001_default_decode:the_default_decode
 61. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_reset_controller:rst_controller
 62. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 64. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 65. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 66. Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 67. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline
 68. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core
 69. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001
 70. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core
 71. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002
 72. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core
 73. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003
 74. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core
 75. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004
 76. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core
 77. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005
 78. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core
 79. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006
 80. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core
 81. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007
 82. Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core
 83. altpll Parameter Settings by Entity Instance
 84. altsyncram Parameter Settings by Entity Instance
 85. scfifo Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007"
 87. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006"
 88. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005"
 89. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004"
 90. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003"
 91. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002"
 92. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001"
 93. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline"
 94. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 95. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 96. Port Connectivity Checks: "soc_simple_de1:u0|altera_reset_controller:rst_controller"
 97. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001|soc_simple_de1_id_router_001_default_decode:the_default_decode"
 98. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_id_router:id_router|soc_simple_de1_id_router_default_decode:the_default_decode"
 99. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001|soc_simple_de1_addr_router_001_default_decode:the_default_decode"
100. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router|soc_simple_de1_addr_router_default_decode:the_default_decode"
101. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
102. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent"
103. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
104. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent"
105. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
106. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
107. Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
108. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent"
109. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent"
110. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent"
111. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator"
112. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator"
113. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
114. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator"
115. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_data_master_translator"
116. Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator"
117. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic"
118. Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart"
119. Elapsed Time Per Partition
120. Analysis & Synthesis Messages
121. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec  2 21:16:21 2019       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; de1Top                                      ;
; Top-level Entity Name              ; de1Top                                      ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 2,696                                       ;
;     Total combinational functions  ; 2,258                                       ;
;     Dedicated logic registers      ; 1,418                                       ;
; Total registers                    ; 1418                                        ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 35,840                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; de1Top             ; de1Top             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ; Library        ;
+------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; ../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v                                ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v                                ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv   ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv   ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v     ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v     ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_arbitrator.sv          ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_arbitrator.sv          ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_mux_001.sv   ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_demux.sv     ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_mux.sv       ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux_001.sv ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux.sv     ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v            ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v            ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v          ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v          ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router_001.sv      ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router_001.sv      ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router.sv          ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router.sv          ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router_001.sv    ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router.sv        ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router.sv        ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v              ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v              ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv         ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv         ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_burst_uncompressor.sv  ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_burst_uncompressor.sv  ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_agent.sv        ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_agent.sv        ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_translator.sv    ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_translator.sv    ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_translator.sv   ; yes             ; User SystemVerilog HDL File  ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_translator.sv   ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v            ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v            ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v          ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v          ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v           ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v           ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v                 ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v                 ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/risac.v                              ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac.v                              ; soc_simple_de1 ;
; ../qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v                       ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v                       ; soc_simple_de1 ;
; verilog/de1Top.v                                                                         ; yes             ; User Verilog HDL File        ; /home/saad/trashcan/risac/de1/verilog/de1Top.v                                                                  ;                ;
; ip/system_pll.v                                                                          ; yes             ; User Wizard-Generated File   ; /home/saad/trashcan/risac/de1/ip/system_pll.v                                                                   ;                ;
; altpll.tdf                                                                               ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altpll.tdf                                    ;                ;
; aglobal130.inc                                                                           ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/aglobal130.inc                                ;                ;
; stratix_pll.inc                                                                          ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/stratix_pll.inc                               ;                ;
; stratixii_pll.inc                                                                        ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/stratixii_pll.inc                             ;                ;
; cycloneii_pll.inc                                                                        ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;                ;
; altsyncram.tdf                                                                           ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altsyncram.tdf                                ;                ;
; stratix_ram_block.inc                                                                    ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;                ;
; lpm_mux.inc                                                                              ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/lpm_mux.inc                                   ;                ;
; lpm_decode.inc                                                                           ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/lpm_decode.inc                                ;                ;
; a_rdenreg.inc                                                                            ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;                ;
; altrom.inc                                                                               ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altrom.inc                                    ;                ;
; altram.inc                                                                               ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altram.inc                                    ;                ;
; altdpram.inc                                                                             ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altdpram.inc                                  ;                ;
; db/altsyncram_37i1.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/altsyncram_37i1.tdf                                                            ;                ;
; db/altsyncram_rac1.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/altsyncram_rac1.tdf                                                            ;                ;
; scfifo.tdf                                                                               ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/scfifo.tdf                                    ;                ;
; a_regfifo.inc                                                                            ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/a_regfifo.inc                                 ;                ;
; a_dpfifo.inc                                                                             ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/a_dpfifo.inc                                  ;                ;
; a_i2fifo.inc                                                                             ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/a_i2fifo.inc                                  ;                ;
; a_fffifo.inc                                                                             ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/a_fffifo.inc                                  ;                ;
; a_f2fifo.inc                                                                             ; yes             ; Megafunction                 ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/a_f2fifo.inc                                  ;                ;
; db/scfifo_1n21.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/scfifo_1n21.tdf                                                                ;                ;
; db/a_dpfifo_8t21.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/a_dpfifo_8t21.tdf                                                              ;                ;
; db/a_fefifo_7cf.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/a_fefifo_7cf.tdf                                                               ;                ;
; db/cntr_rj7.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/cntr_rj7.tdf                                                                   ;                ;
; db/dpram_5h21.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/dpram_5h21.tdf                                                                 ;                ;
; db/altsyncram_9tl1.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/altsyncram_9tl1.tdf                                                            ;                ;
; db/cntr_fjb.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/saad/trashcan/risac/de1/db/cntr_fjb.tdf                                                                   ;                ;
; alt_jtag_atlantic.v                                                                      ; yes             ; Encrypted Megafunction       ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/alt_jtag_atlantic.v                           ;                ;
; sld_hub.vhd                                                                              ; yes             ; Encrypted Megafunction       ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_hub.vhd                                   ;                ;
; sld_jtag_hub.vhd                                                                         ; yes             ; Encrypted Megafunction       ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;                ;
; sld_rom_sr.vhd                                                                           ; yes             ; Encrypted Megafunction       ; /media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;                ;
+------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                            ;
+---------------------------------------------+----------------------------------------------------------+
; Resource                                    ; Usage                                                    ;
+---------------------------------------------+----------------------------------------------------------+
; Estimated Total logic elements              ; 2,696                                                    ;
;                                             ;                                                          ;
; Total combinational functions               ; 2258                                                     ;
; Logic element usage by number of LUT inputs ;                                                          ;
;     -- 4 input functions                    ; 1022                                                     ;
;     -- 3 input functions                    ; 898                                                      ;
;     -- <=2 input functions                  ; 338                                                      ;
;                                             ;                                                          ;
; Logic elements by mode                      ;                                                          ;
;     -- normal mode                          ; 1967                                                     ;
;     -- arithmetic mode                      ; 291                                                      ;
;                                             ;                                                          ;
; Total registers                             ; 1418                                                     ;
;     -- Dedicated logic registers            ; 1418                                                     ;
;     -- I/O registers                        ; 0                                                        ;
;                                             ;                                                          ;
; I/O pins                                    ; 20                                                       ;
; Total memory bits                           ; 35840                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                        ;
; Total PLLs                                  ; 1                                                        ;
;     -- PLLs                                 ; 1                                                        ;
;                                             ;                                                          ;
; Maximum fan-out node                        ; system_pll:system_pll_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1413                                                     ;
; Total fan-out                               ; 14548                                                    ;
; Average fan-out                             ; 3.81                                                     ;
+---------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                              ; Library Name ;
+--------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |de1Top                                                                                                      ; 2258 (1)          ; 1418 (0)     ; 35840       ; 0            ; 0       ; 0         ; 20   ; 0            ; |de1Top                                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                        ; 113 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|sld_hub:auto_hub                                                                                                                                                                                                                         ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                         ; 112 (75)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                            ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                           ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                    ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                  ;              ;
;    |soc_simple_de1:u0|                                                                                       ; 2144 (0)          ; 1340 (0)     ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0                                                                                                                                                                                                                        ;              ;
;       |altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                 ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                   ;              ;
;       |altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                        ;              ;
;       |altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                   ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                   ; 0 (0)             ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                     ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 0 (0)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                 ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                   ; 16 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                     ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 16 (16)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                 ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                   ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                     ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                 ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline_004|                                                   ; 16 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004                                                                                                                                                                     ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 16 (16)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                 ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline_005|                                                   ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005                                                                                                                                                                     ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                 ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline_006|                                                   ; 18 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006                                                                                                                                                                     ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 18 (18)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core                                                                                                                                 ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline_007|                                                   ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007                                                                                                                                                                     ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core                                                                                                                                 ;              ;
;       |altera_avalon_st_pipeline_stage:agent_pipeline|                                                       ; 53 (0)            ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                         ;              ;
;          |altera_avalon_st_pipeline_base:core|                                                               ; 53 (53)           ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                     ;              ;
;       |altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent                                                                                                                           ;              ;
;       |altera_merlin_master_translator:rv32i_core_data_master_translator|                                    ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_data_master_translator                                                                                                                                                      ;              ;
;       |altera_merlin_master_translator:rv32i_core_instruction_master_translator|                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                                                                                                               ;              ;
;       |altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent                                                                                                                                      ;              ;
;       |altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent                                                                                                                                        ;              ;
;       |altera_merlin_slave_translator:green_leds_s1_translator|                                              ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator                                                                                                                                                                ;              ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                  ;              ;
;       |altera_merlin_slave_translator:ram_s1_translator|                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                       ;              ;
;       |altera_merlin_slave_translator:red_leds_s1_translator|                                                ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator                                                                                                                                                                  ;              ;
;       |altera_reset_controller:rst_controller|                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                 ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                      ;              ;
;       |risac_avalon:rv32i_core|                                                                              ; 1699 (28)         ; 872 (32)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core                                                                                                                                                                                                ;              ;
;          |risac:u_risac|                                                                                     ; 1671 (1671)       ; 840 (840)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac                                                                                                                                                                                  ;              ;
;             |altsyncram:registers[0][31]__1|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1                                                                                                                                                   ;              ;
;                |altsyncram_37i1:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated                                                                                                                    ;              ;
;             |altsyncram:registers[0][31]__2|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2                                                                                                                                                   ;              ;
;                |altsyncram_37i1:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_37i1:auto_generated                                                                                                                    ;              ;
;       |soc_simple_de1_Green_LEDs:green_leds|                                                                 ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_Green_LEDs:green_leds                                                                                                                                                                                   ;              ;
;       |soc_simple_de1_JTAG_UART:jtag_uart|                                                                   ; 140 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart                                                                                                                                                                                     ;              ;
;          |alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|                                      ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic                                                                                                                        ;              ;
;          |soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r                                                                                                             ;              ;
;             |scfifo:rfifo|                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                ;              ;
;                |scfifo_1n21:auto_generated|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                     ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                               ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                        ;              ;
;                         |cntr_rj7:count_usedw|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw   ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                          ;              ;
;                      |cntr_fjb:wr_ptr|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                ;              ;
;                      |dpram_5h21:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                             ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;              ;
;          |soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w                                                                                                             ;              ;
;             |scfifo:wfifo|                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                ;              ;
;                |scfifo_1n21:auto_generated|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                     ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                               ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                        ;              ;
;                         |cntr_rj7:count_usedw|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw   ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                          ;              ;
;                      |cntr_fjb:wr_ptr|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                ;              ;
;                      |dpram_5h21:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                             ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;              ;
;       |soc_simple_de1_RAM:ram|                                                                               ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_RAM:ram                                                                                                                                                                                                 ;              ;
;          |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                       ;              ;
;             |altsyncram_rac1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram|altsyncram_rac1:auto_generated                                                                                                                                        ;              ;
;       |soc_simple_de1_Red_LEDs:red_leds|                                                                     ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_Red_LEDs:red_leds                                                                                                                                                                                       ;              ;
;       |soc_simple_de1_addr_router_001:addr_router_001|                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001                                                                                                                                                                         ;              ;
;       |soc_simple_de1_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                   ;              ;
;       |soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|                                                             ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                               ;              ;
;          |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                  ;              ;
;       |soc_simple_de1_rsp_xbar_demux:rsp_xbar_demux|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                           ;              ;
;       |soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                     ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                       ;              ;
;    |system_pll:system_pll_inst|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|system_pll:system_pll_inst                                                                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de1Top|system_pll:system_pll_inst|altpll:altpll_component                                                                                                                                                                                       ;              ;
+--------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                   ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_37i1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                   ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                   ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                   ;
; soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram|altsyncram_rac1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; soc_simple_de1_RAM.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                         ; IP Include File                                                    ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Altera ; ALTPLL                          ; 13.0    ; N/A          ; N/A          ; |de1Top|system_pll:system_pll_inst                                                                                                                                      ; /home/saad/trashcan/risac/de1/ip/system_pll.v                      ;
; Altera ; Qsys                            ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0                                                                                                                                               ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router                                                                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router|soc_simple_de1_addr_router_default_decode:the_default_decode                                           ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001                                                                                                ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001|soc_simple_de1_addr_router_001_default_decode:the_default_decode                               ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:cmd_xbar_demux                                                                                                  ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                          ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux                                                                                                      ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                         ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_pio               ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_Green_LEDs:green_leds                                                                                                          ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator                                                                                       ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent                                                             ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor               ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router:id_router                                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router:id_router|soc_simple_de1_id_router_default_decode:the_default_decode                                                 ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001                                                                                                    ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001|soc_simple_de1_id_router_001_default_decode:the_default_decode                                     ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_002                                                                                                    ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_002|soc_simple_de1_id_router_001_default_decode:the_default_decode                                     ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_003                                                                                                    ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_003|soc_simple_de1_id_router_001_default_decode:the_default_decode                                     ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart                                                                                                            ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r                                    ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w                                    ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                         ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                               ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_RAM:ram                                                                                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator                                                                                              ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent                                                                    ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                      ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_pio               ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_Red_LEDs:red_leds                                                                                                              ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator                                                                                         ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent                                                               ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                 ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                          ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_rsp_xbar_demux:rsp_xbar_demux                                                                                                  ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_001                                                                                              ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_002                                                                                              ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_003                                                                                              ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                              ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                 ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_reset_controller         ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_reset_controller:rst_controller                                                                                                        ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                             ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core                                                                                                                       ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_data_master_translator                                                                             ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent                                                  ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                                      ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0    ; N/A          ; N/A          ; |de1Top|soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent                                           ; ../qsys_systems/soc_simple_de1/synthesis/../../soc_simple_de1.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|tck_t_dav                ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rvalid                   ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid          ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|write_stalled            ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[7]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[0]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|read_req                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[1]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|read                     ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|write_valid              ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[2]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|write                    ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[3]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[4]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[0]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[4]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[3]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[2]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[1]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[5]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[6]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|wdata[7]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[5]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rdata[6]                 ; yes                                                              ; yes                                        ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|jupdate                  ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[68,74,75,87,88]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[68,74,75,87,88]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[68,74,75,87,88]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[10..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[8..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[0]                                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[0]                                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[10..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[68,74,75,87,88]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[8..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[68,74,75,87,88]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[11,23..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[68,74,75,87,88]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[68,74,75,88]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[10..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[8..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[11,23..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[68,74,75,88]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[89,90]                                                                              ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[89,90]                                                                              ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[89,90]                                                                              ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[89,90]                                                                              ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[89,90]                                                                              ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[89,90]                                                                              ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rst1                                                                             ; Merged with soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                    ;
; soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                      ; Merged with soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                               ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                 ; Merged with soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|waitrequest_reset_override                                                                                             ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|waitrequest_reset_override                                                                                               ; Merged with soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|waitrequest_reset_override                                                                                               ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                           ;
; soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                             ; Merged with soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                  ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~33                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~0                                                                                                                                      ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[76]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[101]                                                                              ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[76]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[101]                                                                              ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[76]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[101]                                                                              ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[69]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[70]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[69]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[70]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[69]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[70]                                                                               ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                              ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                              ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                     ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                       ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                     ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                       ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[10]~10                                                                                                             ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[4]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[8]~8                                                                                                               ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[3]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[6]~6                                                                                                               ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[4]~4                                                                                                               ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[1]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[2]~2                                                                                                               ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[0]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[10]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[4]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[8]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[3]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[6]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[2]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[4]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[1]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[2]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[0]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][31]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][31]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][30]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][30]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][29]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][29]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][28]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][27]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][26]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][25]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][25]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][24]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][24]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][23]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][22]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][22]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][21]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][21]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][20]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][19]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][18]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][18]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][17]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][17]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][16]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][16]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][15]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][14]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][13]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][12]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][11]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][10]                                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                                                                                                               ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][9]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][8]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][8]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][7]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][7]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][6]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][5]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][5]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][4]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][3]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][2]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[1][1]                                                                                                                                  ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                                                                                                                ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[0]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[0]~0                                                                                                             ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[1]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[1]~1                                                                                                             ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[3]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[3]~3                                                                                                             ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[5]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[5]~5                                                                                                             ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[7]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[7]~7                                                                                                             ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[9]                                                                                                                 ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[9]~9                                                                                                             ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[11]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[11]~11                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[12]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[12]~12                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[13]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[13]~13                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[14]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[14]~14                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[15]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[15]~15                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[16]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[16]~16                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[17]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[17]~17                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[18]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[18]~18                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[19]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[19]~19                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[20]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[20]~20                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[21]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[21]~21                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[22]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[22]~22                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[23]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[23]~23                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[24]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[24]~24                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[25]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[25]~25                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[26]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[26]~26                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[27]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[27]~27                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[28]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[28]~28                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[29]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[29]~29                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[30]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[30]~30                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[31]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[31]~31                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[32]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[32]~32                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[33]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[33]~33                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[34]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[34]~34                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[35]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[35]~35                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[36]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[36]~36                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[37]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[37]~37                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[38]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[38]~38                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[39]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[39]~39                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[40]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[40]~40                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[41]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[41]~41                                                                                                           ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[42]                                                                                                                ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[42]~42                                                                                                           ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[76]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[101]                                                                              ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[70]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[69]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[76]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[101]                                                                              ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[70]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[69]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[101]                                                                              ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[70]                                                                                 ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[69]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[76]                                                                                     ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[101]                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[70]                                                                                     ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[69]                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[35]                                                                                     ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[34]                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[76]                                                                                     ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[101]                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[70]                                                                                     ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[69]                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[35]                                                                                     ; Merged with soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[34]                                                                                   ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                ;
; soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                   ; Merged with soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                              ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                              ;
; soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ; Merged with soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                  ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                       ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                     ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                       ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                     ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                       ; Merged with soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                     ;
; soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                        ; Merged with soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~34                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~1                                                                                                                                      ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~35                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~2                                                                                                                                      ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~36                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~3                                                                                                                                      ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~4                                                                                                                                        ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~37                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~5                                                                                                                                        ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~38                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~6                                                                                                                                        ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~39                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~7                                                                                                                                        ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~40                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~8                                                                                                                                        ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~41                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~9                                                                                                                                        ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~42                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~43                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~10                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~44                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~11                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~45                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~12                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~46                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~13                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~47                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~14                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~48                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~15                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~49                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~16                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~50                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~17                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~51                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~18                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~52                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~19                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~53                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~20                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~54                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~21                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~55                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~22                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~56                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~23                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~57                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~24                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~58                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~25                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~59                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~26                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~60                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~27                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~61                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~28                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~62                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~29                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~63                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~30                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~64                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~31                                                                                                                                     ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~65                                                                                                                                       ; Merged with soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~32                                                                                                                                     ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[90]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[90]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[101]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[101]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[101]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[101]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[101]                                                                                    ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[101]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[101]                                                                                    ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[101]                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|full0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[70,89]                                                                              ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[70]                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[70]                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[70]                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[0,2..31]                                                                            ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[0]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[0]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[0]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[8]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[8]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[16]                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[1]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[1]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[1]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[1]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[9]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[9]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[2,17]                                                                               ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[2]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[2]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[3,10,18]                                                                            ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[3]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[3]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[4,19]                                                                               ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[4]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[4]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[5,12,20]                                                                            ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[5]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[5]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[6,13,21]                                                                            ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[6]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[6]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[7,14,22]                                                                            ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[7]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[7]                                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[15]                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 519                                                                                                                                                            ;                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                               ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[20],                                                                               ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[21],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[22],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[23],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[24],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[2],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[4],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[3],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[15],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[16],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[17],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[18],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[19],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[5],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[6],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[7],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[8],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[9],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[10],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[11],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[25],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[26],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[27],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[28],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[29],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[30],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[31],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[12],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[13],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[14],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[0],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data0[1]                                                                                 ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[68]     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[68],                                                                                   ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                                     ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                      ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[90],                                                                               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[101]                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[68] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[68],                                                                               ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[101]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[68] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[68],                                                                               ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                                ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                 ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[101]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[68] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[68],                                                                               ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                              ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],               ;
;                                                                                                                    ;                           ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[101]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[75] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[75],                                                                               ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                 ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[75] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[75],                                                                               ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[75] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[75],                                                                               ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                 ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[88]     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[88],                                                                                   ;
;                                                                                                                    ; due to stuck port data_in ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                      ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[88] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[88]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[87] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[87]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[74] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[74]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[88] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[88]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[87] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[87]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[74] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[74]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[31]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[31]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[30]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[30]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[29]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[29]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[28]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[28]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[27]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[27]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[26]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[26]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[25]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[25]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[24]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[24]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[23]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[23]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[22]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[22]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[21]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[21]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[20]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[20]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[19]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[19]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[18]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[18]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[17]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[17]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[16]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[16]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[15]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[15]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[14]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[14]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[13]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[13]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[12]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[12]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[11]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[11]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[10]                        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data1[10]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[31]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[31]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[30]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[30]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[29]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[29]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[28]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[28]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[27]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[27]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[26]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[26]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[25]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[25]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[24]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[24]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[23]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[23]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[22]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[22]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[21]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[21]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[20]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[20]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[19]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[19]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[18]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[18]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[17]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[17]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[16]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[16]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[15]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[15]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[14]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[14]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[13]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[13]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[12]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[12]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[11]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[11]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[10]                      ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[10]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[9]                       ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[9]                                                                                 ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[8]                       ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[8]                                                                                 ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[31]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[30]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[29]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[28]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[27]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[88] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[88]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[25]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[24]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[23]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[11]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[87] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[87]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[0]                                             ; Lost Fanouts              ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[0]                                                                                                                            ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[74] ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[74]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[75]     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[75]                                                                                    ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[74]     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[74]                                                                                    ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]        ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[26]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[90] ; Lost Fanouts              ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                 ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|data0[89] ; Lost Fanouts              ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                 ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[90] ; Lost Fanouts              ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data0[89] ; Lost Fanouts              ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                               ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[90] ; Lost Fanouts              ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                 ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[89] ; Lost Fanouts              ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                 ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|full0     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                              ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full0     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                     ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full0     ; Stuck at GND              ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1418  ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 118   ;
; Number of registers using Asynchronous Clear ; 1291  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1095  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1224    ;
; soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest             ; 15      ;
; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|count[9]                  ; 11      ;
; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|t_dav                                                                                  ; 2       ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|av_waitrequest                                                                         ; 5       ;
; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; 2       ;
; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rst2                      ; 3       ;
; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcChanged                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                ; 3       ;
; Total number of inverted registers = 13                                                                                                     ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|wait_latency_counter[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|wait_latency_counter[1]                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|count[8]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|sourceEqual[0]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|td_shift[8] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]                                                            ;
; 14:1               ; 6 bits    ; 54 LEs        ; 6 LEs                ; 48 LEs                 ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[5]                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|td_shift[4] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|td_shift[2] ;
; 15:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[12]                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[1]                                                             ;
; 10:1               ; 11 bits   ; 66 LEs        ; 11 LEs               ; 55 LEs                 ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[20]                                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[23]                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[8]                                                             ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[25]                                                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[4]                                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[29]                                                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[3]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |de1Top|soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001|src_channel[3]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|ShiftRight0                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de1Top|soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |de1Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_37i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram|altsyncram_rac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                   ;
+-----------------+-------+------+------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                ;
+-----------------+-------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                           ;
+-----------------+-------+------+--------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                        ;
+-----------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                   ;
+-----------------+-------+------+------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                ;
+-----------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                       ;
+-----------------+-------+------+----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                    ;
+-----------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                       ;
+-----------------+-------+------+----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                    ;
+-----------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:rsp_xbar_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                       ;
+-----------------+-------+------+----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                    ;
+-----------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_pll:system_pll_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=system_pll ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK0_MULTIPLY_BY              ; 11                           ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK0_DIVIDE_BY                ; 5                            ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                   ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; NOTHING                      ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 6                            ; Untyped                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone II                   ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_37i1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_37i1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_RAM:ram ;
+----------------+------------------------+---------------------------------------------+
; Parameter Name ; Value                  ; Type                                        ;
+----------------+------------------------+---------------------------------------------+
; INIT_FILE      ; soc_simple_de1_RAM.hex ; String                                      ;
+----------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                              ;
+------------------------------------+------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                     ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                    ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                           ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                           ;
; INIT_FILE                          ; soc_simple_de1_RAM.hex ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 1024                   ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II             ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_rac1        ; Untyped                                           ;
+------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router|soc_simple_de1_addr_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001|soc_simple_de1_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router:id_router|soc_simple_de1_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001|soc_simple_de1_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_002|soc_simple_de1_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_003|soc_simple_de1_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                             ;
+-------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                           ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                   ;
+-------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline ;
+------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                     ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                     ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                     ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                     ;
; CHANNEL_WIDTH    ; 4     ; Signed Integer                                                                     ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                     ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                     ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                     ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 107   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                         ;
; CHANNEL_WIDTH    ; 0     ; Signed Integer                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                         ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 103   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                         ;
; CHANNEL_WIDTH    ; 4     ; Signed Integer                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                         ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 107   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                         ;
; CHANNEL_WIDTH    ; 0     ; Signed Integer                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                         ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 103   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                         ;
; CHANNEL_WIDTH    ; 4     ; Signed Integer                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                         ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 107   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                         ;
; CHANNEL_WIDTH    ; 0     ; Signed Integer                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                         ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 103   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                         ;
; CHANNEL_WIDTH    ; 4     ; Signed Integer                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                         ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 107   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL  ; 101   ; Signed Integer                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                         ;
; CHANNEL_WIDTH    ; 0     ; Signed Integer                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                         ;
; DATA_WIDTH       ; 101   ; Signed Integer                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 103   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; system_pll:system_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                      ;
; Entity Instance                           ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                         ;
; Entity Instance            ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_007" ;
+-------------+--------+----------+----------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                        ;
+-------------+--------+----------+----------------------------------------------------------------+
; in_empty    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_empty   ; Output ; Info     ; Explicitly unconnected                                         ;
; out_error   ; Output ; Info     ; Explicitly unconnected                                         ;
; in_error    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_channel ; Output ; Info     ; Explicitly unconnected                                         ;
; in_channel  ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006" ;
+-----------+--------+----------+------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                          ;
+-----------+--------+----------+------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                     ;
+-----------+--------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005" ;
+-------------+--------+----------+----------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                        ;
+-------------+--------+----------+----------------------------------------------------------------+
; in_empty    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_empty   ; Output ; Info     ; Explicitly unconnected                                         ;
; out_error   ; Output ; Info     ; Explicitly unconnected                                         ;
; in_error    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_channel ; Output ; Info     ; Explicitly unconnected                                         ;
; in_channel  ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_004" ;
+-----------+--------+----------+------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                          ;
+-----------+--------+----------+------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                     ;
+-----------+--------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003" ;
+-------------+--------+----------+----------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                        ;
+-------------+--------+----------+----------------------------------------------------------------+
; in_empty    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_empty   ; Output ; Info     ; Explicitly unconnected                                         ;
; out_error   ; Output ; Info     ; Explicitly unconnected                                         ;
; in_error    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_channel ; Output ; Info     ; Explicitly unconnected                                         ;
; in_channel  ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002" ;
+-----------+--------+----------+------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                          ;
+-----------+--------+----------+------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                     ;
+-----------+--------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001" ;
+-------------+--------+----------+----------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                        ;
+-------------+--------+----------+----------------------------------------------------------------+
; in_empty    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_empty   ; Output ; Info     ; Explicitly unconnected                                         ;
; out_error   ; Output ; Info     ; Explicitly unconnected                                         ;
; in_error    ; Input  ; Info     ; Stuck at GND                                                   ;
; out_channel ; Output ; Info     ; Explicitly unconnected                                         ;
; in_channel  ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------+--------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline" ;
+-----------+--------+----------+--------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                      ;
+-----------+--------+----------+--------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                 ;
+-----------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                              ;
+------------+-------+----------+------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                         ;
+------------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001|soc_simple_de1_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_id_router:id_router|soc_simple_de1_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001|soc_simple_de1_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router|soc_simple_de1_addr_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                              ;
+--------------------------+--------+----------+------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                               ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                         ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                         ;
+--------------------------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                ;
+--------------------------+--------+----------+--------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                           ;
+--------------------------+--------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                         ;
+--------------------------+--------+----------+-------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                    ;
+--------------------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_data_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                     ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                           ;
+--------------------------+--------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                            ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                            ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                            ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                            ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                            ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                  ;
+--------------------------+--------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic"                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:08     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Mon Dec  2 21:16:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1Top -c de1Top
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v
    Info (12023): Found entity 1: soc_simple_de1
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: soc_simple_de1_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: soc_simple_de1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: soc_simple_de1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: soc_simple_de1_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: soc_simple_de1_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router_001.sv
    Info (12023): Found entity 1: soc_simple_de1_id_router_001_default_decode
    Info (12023): Found entity 2: soc_simple_de1_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router.sv
    Info (12023): Found entity 1: soc_simple_de1_id_router_default_decode
    Info (12023): Found entity 2: soc_simple_de1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router_001.sv
    Info (12023): Found entity 1: soc_simple_de1_addr_router_001_default_decode
    Info (12023): Found entity 2: soc_simple_de1_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router.sv
    Info (12023): Found entity 1: soc_simple_de1_addr_router_default_decode
    Info (12023): Found entity 2: soc_simple_de1_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v
    Info (12023): Found entity 1: soc_simple_de1_Red_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v
    Info (12023): Found entity 1: soc_simple_de1_Green_LEDs
Info (12021): Found 5 design units, including 5 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v
    Info (12023): Found entity 1: soc_simple_de1_JTAG_UART_sim_scfifo_w
    Info (12023): Found entity 2: soc_simple_de1_JTAG_UART_scfifo_w
    Info (12023): Found entity 3: soc_simple_de1_JTAG_UART_sim_scfifo_r
    Info (12023): Found entity 4: soc_simple_de1_JTAG_UART_scfifo_r
    Info (12023): Found entity 5: soc_simple_de1_JTAG_UART
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v
    Info (12023): Found entity 1: soc_simple_de1_RAM
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac.v
    Info (12023): Found entity 1: risac
Info (12021): Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v
    Info (12023): Found entity 1: risac_avalon
Info (12021): Found 1 design units, including 1 entities, in source file verilog/de1Top.v
    Info (12023): Found entity 1: de1Top
Info (12021): Found 1 design units, including 1 entities, in source file ip/system_pll.v
    Info (12023): Found entity 1: system_pll
Info (12127): Elaborating entity "de1Top" for the top level hierarchy
Info (12128): Elaborating entity "system_pll" for hierarchy "system_pll:system_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "system_pll:system_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_pll:system_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_pll:system_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "11"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=system_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "soc_simple_de1" for hierarchy "soc_simple_de1:u0"
Info (12128): Elaborating entity "risac_avalon" for hierarchy "soc_simple_de1:u0|risac_avalon:rv32i_core"
Info (12128): Elaborating entity "risac" for hierarchy "soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac"
Warning (10036): Verilog HDL or VHDL warning at risac.v(90): object "illegalDec" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at risac.v(445): object "pcEx" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1"
Info (12130): Elaborated megafunction instantiation "soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1"
Info (12133): Instantiated megafunction "soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_37i1.tdf
    Info (12023): Found entity 1: altsyncram_37i1
Info (12128): Elaborating entity "altsyncram_37i1" for hierarchy "soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated"
Info (12128): Elaborating entity "soc_simple_de1_RAM" for hierarchy "soc_simple_de1:u0|soc_simple_de1_RAM:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_simple_de1_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rac1.tdf
    Info (12023): Found entity 1: altsyncram_rac1
Info (12128): Elaborating entity "altsyncram_rac1" for hierarchy "soc_simple_de1:u0|soc_simple_de1_RAM:ram|altsyncram:the_altsyncram|altsyncram_rac1:auto_generated"
Info (12128): Elaborating entity "soc_simple_de1_JTAG_UART" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart"
Info (12128): Elaborating entity "soc_simple_de1_JTAG_UART_scfifo_w" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "soc_simple_de1_JTAG_UART_scfifo_r" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "soc_simple_de1_Green_LEDs" for hierarchy "soc_simple_de1:u0|soc_simple_de1_Green_LEDs:green_leds"
Info (12128): Elaborating entity "soc_simple_de1_Red_LEDs" for hierarchy "soc_simple_de1:u0|soc_simple_de1_Red_LEDs:red_leds"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_de1:u0|altera_merlin_slave_translator:ram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_simple_de1:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "soc_simple_de1_addr_router" for hierarchy "soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router"
Info (12128): Elaborating entity "soc_simple_de1_addr_router_default_decode" for hierarchy "soc_simple_de1:u0|soc_simple_de1_addr_router:addr_router|soc_simple_de1_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_simple_de1_addr_router_001" for hierarchy "soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "soc_simple_de1_addr_router_001_default_decode" for hierarchy "soc_simple_de1:u0|soc_simple_de1_addr_router_001:addr_router_001|soc_simple_de1_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_simple_de1_id_router" for hierarchy "soc_simple_de1:u0|soc_simple_de1_id_router:id_router"
Info (12128): Elaborating entity "soc_simple_de1_id_router_default_decode" for hierarchy "soc_simple_de1:u0|soc_simple_de1_id_router:id_router|soc_simple_de1_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_simple_de1_id_router_001" for hierarchy "soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001"
Info (12128): Elaborating entity "soc_simple_de1_id_router_001_default_decode" for hierarchy "soc_simple_de1:u0|soc_simple_de1_id_router_001:id_router_001|soc_simple_de1_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_simple_de1:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "soc_simple_de1_cmd_xbar_demux" for hierarchy "soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "soc_simple_de1_cmd_xbar_demux_001" for hierarchy "soc_simple_de1:u0|soc_simple_de1_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "soc_simple_de1_cmd_xbar_mux" for hierarchy "soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "soc_simple_de1_rsp_xbar_demux" for hierarchy "soc_simple_de1:u0|soc_simple_de1_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "soc_simple_de1_rsp_xbar_mux_001" for hierarchy "soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_simple_de1:u0|soc_simple_de1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 112 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file /home/saad/trashcan/risac/de1/output_files/de1Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2968 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 2830 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 715 megabytes
    Info: Processing ended: Mon Dec  2 21:16:21 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/saad/trashcan/risac/de1/output_files/de1Top.map.smsg.


