#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 23 19:40:39 2020
# Process ID: 37500
# Current directory: C:/devWorks/FPGA/VHDL_1920_ClockDividers/VHDL_1920_ClockDividers.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/devWorks/FPGA/VHDL_1920_ClockDividers/VHDL_1920_ClockDividers.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/devWorks/FPGA/VHDL_1920_ClockDividers/VHDL_1920_ClockDividers.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
