// Seed: 45459456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always_latch @(posedge 1 or posedge id_3) id_4 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    output wand id_6
    , id_19,
    input tri id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    output tri0 id_15,
    output wand id_16,
    input tri id_17
);
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_20, id_19
  ); id_21 :
  assert property (@(negedge 1) id_12)
  else id_14 = (id_9);
  wire id_22;
  always @(1'b0 - 1'b0) begin
    disable id_23;
  end
endmodule
