<stg><name>pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
newFuncRoot:1 %sext_ln86_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %zext_ln78_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %zext_ln87_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %zext_ln86_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln86_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="54" op_0_bw="23">
<![CDATA[
newFuncRoot:6 %sext_ln86_cast = sext i23 %sext_ln86_read

]]></Node>
<StgValue><ssdm name="sext_ln86_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:7 %zext_ln78_1_cast = zext i8 %zext_ln78_1_read

]]></Node>
<StgValue><ssdm name="zext_ln78_1_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="9">
<![CDATA[
newFuncRoot:8 %zext_ln86_1_cast = zext i9 %zext_ln86_1_read

]]></Node>
<StgValue><ssdm name="zext_ln86_1_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln86_cast = zext i8 %zext_ln86_read

]]></Node>
<StgValue><ssdm name="zext_ln86_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i11 %zext_ln86_cast, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc.i.i.i402

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i.i.i402:0 %j_2 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.i402:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.i.i402:2 %icmp_ln86 = icmp_eq  i11 %j_2, i11 %zext_ln86_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.i402:3 %br_ln86 = br i1 %icmp_ln86, void %for.inc.i.i.i402.split, void %for.inc29.i.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="11">
<![CDATA[
for.inc.i.i.i402.split:0 %trunc_ln87 = trunc i11 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.i402.split:1 %add_ln87 = add i10 %zext_ln87_read, i10 %trunc_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.i402.split:2 %zext_ln87_1 = zext i10 %add_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i402.split:3 %z_vec_coeffs_addr = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i.i.i402.split:5 %t = load i10 %z_vec_coeffs_addr

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.i402.split:6 %add_ln88 = add i10 %zext_ln87_read, i10 %zext_ln78_1_cast

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.i402.split:7 %add_ln88_2 = add i10 %add_ln88, i10 %trunc_ln87

]]></Node>
<StgValue><ssdm name="add_ln88_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.i402.split:8 %zext_ln88 = zext i10 %add_ln88_2

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i402.split:9 %z_vec_coeffs_addr_1 = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i.i.i402.split:10 %z_vec_coeffs_load = load i10 %z_vec_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.i.i402.split:27 %add_ln86 = add i11 %j_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.i402.split:28 %store_ln86 = store i11 %add_ln86, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.inc29.i.i.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i.i.i402.split:5 %t = load i10 %z_vec_coeffs_addr

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i.i.i402.split:10 %z_vec_coeffs_load = load i10 %z_vec_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.i402.split:11 %add_ln88_3 = add i32 %z_vec_coeffs_load, i32 %t

]]></Node>
<StgValue><ssdm name="add_ln88_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.i402.split:12 %store_ln88 = store i32 %add_ln88_3, i10 %z_vec_coeffs_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i.i.i402.split:13 %z_vec_coeffs_load_1 = load i10 %z_vec_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.i402.split:4 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i.i.i402.split:13 %z_vec_coeffs_load_1 = load i10 %z_vec_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.i402.split:14 %sub_ln89 = sub i32 %t, i32 %z_vec_coeffs_load_1

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="54" op_0_bw="32">
<![CDATA[
for.inc.i.i.i402.split:15 %sext_ln90 = sext i32 %sub_ln89

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.i.i.i402.split:16 %mul_ln90 = mul i54 %sext_ln90, i54 %sext_ln86_cast

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="56" op_0_bw="54">
<![CDATA[
for.inc.i.i.i402.split:17 %sext_ln15 = sext i54 %mul_ln90

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="54">
<![CDATA[
for.inc.i.i.i402.split:18 %trunc_ln18 = trunc i54 %mul_ln90

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.i402.split:19 %t_2 = mul i32 %trunc_ln18, i32 58728449

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="55" op_0_bw="32">
<![CDATA[
for.inc.i.i.i402.split:20 %sext_ln19 = sext i32 %t_2

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc.i.i.i402.split:21 %mul_ln19 = mul i55 %sext_ln19, i55 36028797010583551

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="56" op_0_bw="55">
<![CDATA[
for.inc.i.i.i402.split:22 %sext_ln19_3 = sext i55 %mul_ln19

]]></Node>
<StgValue><ssdm name="sext_ln19_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc.i.i.i402.split:23 %add_ln19 = add i56 %sext_ln19_3, i56 %sext_ln15

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.i402.split:24 %t_3 = partselect i24 @_ssdm_op_PartSelect.i24.i56.i32.i32, i56 %add_ln19, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="24">
<![CDATA[
for.inc.i.i.i402.split:25 %sext_ln19_4 = sext i24 %t_3

]]></Node>
<StgValue><ssdm name="sext_ln19_4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i.i.i402.split:26 %store_ln90 = store i32 %sext_ln19_4, i10 %z_vec_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.i402.split:29 %br_ln86 = br void %for.inc.i.i.i402

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
