Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Administrator/Documents/sem7vhdl/UART/uart_tb_isim_beh.exe -prj C:/Users/Administrator/Documents/sem7vhdl/UART/uart_tb_beh.prj work.uart_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Administrator/Documents/sem7vhdl/UART/tx.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/Documents/sem7vhdl/UART/code.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/Documents/sem7vhdl/UART/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 108296 KB
Fuse CPU Usage: 264 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity UART_TX [\UART_TX(87)\]
Compiling architecture rtl of entity UART_RX [\UART_RX(87)\]
Compiling architecture behave of entity uart_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Administrator/Documents/sem7vhdl/UART/uart_tb_isim_beh.exe
Fuse Memory Usage: 123832 KB
Fuse CPU Usage: 451 ms
