{"Source Block": ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@292:332@HdlStmProcess", "        up_cal_min_1 <= rx_cal_min_1_s;\n      end\n    end\n  end\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_cal_enable <= 1'd0;\n      up_cor_enable <= 1'd0;\n      up_cor_enable_t <= 1'd0;\n      up_cor_scale_0 <= 16'd0;\n      up_cor_offset_0 <= 16'd0;\n      up_cor_scale_1 <= 16'd0;\n      up_cor_offset_1 <= 16'd0;\n    end else begin\n      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0060)) begin\n        up_cal_enable <= up_wdata_s[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0061)) begin\n        up_cor_enable <= up_wdata_s[0];\n        up_cor_enable_t <= ~up_cor_enable_t;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0068)) begin\n        up_cor_scale_0 <= up_wdata_s[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0068)) begin\n        up_cor_offset_0 <= up_wdata_s[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0068)) begin\n        up_cor_scale_1 <= up_wdata_s[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0068)) begin\n        up_cor_offset_1 <= up_wdata_s[15:0];\n      end\n    end\n  end\n\n  // calibration signal register(s) \n\n  assign vcal = up_vcal;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[317, "      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0068)) begin\n"], [320, "      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0068)) begin\n"], [323, "      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0068)) begin\n"]], "Add": [[317, "      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h0069)) begin\n"], [320, "      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h006a)) begin\n"], [323, "      if ((up_wreq_s == 1'b1) && (up_waddr_s == 14'h006b)) begin\n"]]}}