// Seed: 230972966
module module_0 (
    input supply0 id_0#(
        .id_7 (-1'b0),
        .id_8 (-1),
        .id_9 (-1),
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(1),
        .id_14(1)
    ),
    input wand id_1,
    input wor id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5
);
endmodule
module module_1 #(
    parameter id_10 = 32'd29,
    parameter id_3  = 32'd28,
    parameter id_7  = 32'd12
) (
    output tri id_0,
    input tri id_1,
    input uwire id_2,
    output supply0 _id_3,
    input wand id_4,
    output wor id_5,
    input wand id_6,
    output tri0 _id_7,
    input supply1 id_8,
    input wor id_9,
    inout wor _id_10,
    input wire id_11,
    input supply0 id_12
);
  logic [id_7  -  id_3 : id_10] id_14;
  ;
  wire id_15;
  wire id_16;
  ;
  wire id_17;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_9,
      id_4,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
