-- generated by newgenasym Tue Nov 02 17:16:21 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adc102s101cimmx is
    port (    
	\cs#\:     INOUT  STD_LOGIC;    
	DIN:       INOUT  STD_LOGIC;    
	DOUT:      INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	IN1:       INOUT  STD_LOGIC;    
	IN2:       INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	VA:        INOUT  STD_LOGIC);
end adc102s101cimmx;
