Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/MASHADSERVICE/Desktop/ram_dual/RAMDualProj/RAM_Dual_port_tb_isim_beh.exe -prj C:/Users/MASHADSERVICE/Desktop/ram_dual/RAMDualProj/RAM_Dual_port_tb_beh.prj work.RAM_Dual_port_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/MASHADSERVICE/Desktop/ram_dual/RAMDualProj/RAM_Dual_port.vhd" into library work
Parsing VHDL file "C:/Users/MASHADSERVICE/Desktop/ram_dual/RAMDualProj/RAM_Dual_port_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity RAM_Dual_port [\RAM_Dual_port(4,4)\]
Compiling architecture test of entity ram_dual_port_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/MASHADSERVICE/Desktop/ram_dual/RAMDualProj/RAM_Dual_port_tb_isim_beh.exe
Fuse Memory Usage: 35836 KB
Fuse CPU Usage: 484 ms
