

================================================================
== Vitis HLS Report for 'fit'
================================================================
* Date:           Wed Mar  5 03:43:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.030 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+-----------+----------+-----+--------+---------+
        |                |             |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +----------------+-------------+---------+---------+-----------+----------+-----+--------+---------+
        |readStage_U0    |readStage    |        ?|        ?|          ?|         ?|    ?|       ?|       no|
        |interStage1_U0  |interStage1  |        1|   535000|  10.000 ns|  5.350 ms|    1|  535000|       no|
        |interStage2_U0  |interStage2  |        1|   485000|  10.000 ns|  4.850 ms|    1|  485000|       no|
        |finalStage_U0   |finalStage   |        1|   430000|  10.000 ns|  4.300 ms|    1|  430000|       no|
        +----------------+-------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |       19|    -|    1735|   1122|    -|
|Instance         |        0|  168|   54087|  40480|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|  168|   55825|  41606|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      240|  160|  128000|  64000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|  105|      43|     65|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-------+-------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------+---------------+---------+----+-------+-------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|     36|     40|    0|
    |finalStage_U0    |finalStage     |        0|  54|  10924|   8201|    0|
    |interStage1_U0   |interStage1    |        0|  15|  27017|  20723|    0|
    |interStage2_U0   |interStage2    |        0|  91|  12959|   9191|    0|
    |readStage_U0     |readStage      |        0|   8|   3151|   2325|    0|
    +-----------------+---------------+---------+----+-------+-------+-----+
    |Total            |               |        0| 168|  54087|  40480|    0|
    +-----------------+---------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |SDiv1_U             |        0|   99|   0|    -|    10|   64|      640|
    |SxDivS_U            |        0|   99|   0|    -|    10|   64|      640|
    |SxSquaredDivS_U     |        0|   99|   0|    -|    10|   64|      640|
    |SyDivS_U            |        0|   99|   0|    -|    10|   64|      640|
    |last1_U             |        0|   99|   0|    -|    10|    2|       20|
    |last2_U             |        0|   99|   0|    -|    10|    2|       20|
    |last3_U             |        0|   99|   0|    -|    10|    2|       20|
    |partialS_U          |        0|   99|   0|    -|    10|   64|      640|
    |partialSx_U         |        0|   99|   0|    -|    10|   64|      640|
    |partialSy_U         |        0|   99|   0|    -|    10|   64|      640|
    |resultStream_U      |       19|  151|   0|    -|    10|  332|     3320|
    |sigmaDiv1_U         |        0|   99|   0|    -|    10|   64|      640|
    |sigmaSquaredDiv1_U  |        0|   99|   0|    -|    10|   64|      640|
    |x1_U                |        0|   99|   0|    -|    10|   12|      120|
    |x2_U                |        0|   99|   0|    -|    10|   12|      120|
    |y1_U                |        0|   99|   0|    -|    10|   12|      120|
    |y2_U                |        0|   99|   0|    -|    10|   12|      120|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |       19| 1735|   0|    0|   170|  962|     9620|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_idle                    |       and|   0|  0|   2|           1|           1|
    |readStage_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           2|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_rst_n_inv  |  1|   0|    1|          0|
    |ap_rst_reg_1  |  1|   0|    1|          0|
    |ap_rst_reg_2  |  1|   0|    1|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  3|   0|    3|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           fit|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           fit|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           fit|  return value|
|input_r_TDATA          |   in|   64|           axis|       input_r|       pointer|
|input_r_TVALID         |   in|    1|           axis|       input_r|       pointer|
|input_r_TREADY         |  out|    1|           axis|       input_r|       pointer|
|output_r_TDATA         |  out|  384|           axis|      output_r|       pointer|
|output_r_TVALID        |  out|    1|           axis|      output_r|       pointer|
|output_r_TREADY        |   in|    1|           axis|      output_r|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x1 = alloca i64 1" [baseline/fit.cpp:204]   --->   Operation 11 'alloca' 'x1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x2 = alloca i64 1" [baseline/fit.cpp:204]   --->   Operation 12 'alloca' 'x2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y1 = alloca i64 1" [baseline/fit.cpp:204]   --->   Operation 13 'alloca' 'y1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y2 = alloca i64 1" [baseline/fit.cpp:204]   --->   Operation 14 'alloca' 'y2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sigmaDiv1 = alloca i64 1" [baseline/fit.cpp:205]   --->   Operation 15 'alloca' 'sigmaDiv1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sigmaSquaredDiv1 = alloca i64 1" [baseline/fit.cpp:205]   --->   Operation 16 'alloca' 'sigmaSquaredDiv1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last1 = alloca i64 1" [baseline/fit.cpp:206]   --->   Operation 17 'alloca' 'last1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%last2 = alloca i64 1" [baseline/fit.cpp:206]   --->   Operation 18 'alloca' 'last2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last3 = alloca i64 1" [baseline/fit.cpp:206]   --->   Operation 19 'alloca' 'last3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%partialS = alloca i64 1" [baseline/fit.cpp:207]   --->   Operation 20 'alloca' 'partialS' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%partialSx = alloca i64 1" [baseline/fit.cpp:207]   --->   Operation 21 'alloca' 'partialSx' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%partialSy = alloca i64 1" [baseline/fit.cpp:207]   --->   Operation 22 'alloca' 'partialSy' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%SDiv1 = alloca i64 1" [baseline/fit.cpp:208]   --->   Operation 23 'alloca' 'SDiv1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%SxDivS = alloca i64 1" [baseline/fit.cpp:208]   --->   Operation 24 'alloca' 'SxDivS' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%SxSquaredDivS = alloca i64 1" [baseline/fit.cpp:208]   --->   Operation 25 'alloca' 'SxSquaredDivS' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%SyDivS = alloca i64 1" [baseline/fit.cpp:208]   --->   Operation 26 'alloca' 'SyDivS' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%resultStream = alloca i64 1"   --->   Operation 27 'alloca' 'resultStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 332> <Depth = 10> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln213 = call void @readStage, i64 %input_r, i64 %partialS, i64 %partialSx, i64 %partialSy, i12 %x1, i12 %x2, i12 %y1, i12 %y2, i64 %sigmaDiv1, i64 %sigmaSquaredDiv1, i2 %last1, i2 %last2, i2 %last3" [baseline/fit.cpp:213]   --->   Operation 28 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln213 = call void @readStage, i64 %input_r, i64 %partialS, i64 %partialSx, i64 %partialSy, i12 %x1, i12 %x2, i12 %y1, i12 %y2, i64 %sigmaDiv1, i64 %sigmaSquaredDiv1, i2 %last1, i2 %last2, i2 %last3" [baseline/fit.cpp:213]   --->   Operation 29 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln214 = call void @interStage1, i64 %partialS, i64 %partialSx, i64 %partialSy, i2 %last1, i64 %SDiv1, i64 %SxDivS, i64 %SxSquaredDivS, i64 %SyDivS" [baseline/fit.cpp:214]   --->   Operation 30 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln214 = call void @interStage1, i64 %partialS, i64 %partialSx, i64 %partialSy, i2 %last1, i64 %SDiv1, i64 %SxDivS, i64 %SxSquaredDivS, i64 %SyDivS" [baseline/fit.cpp:214]   --->   Operation 31 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln215 = call void @interStage2, i12 %x1, i12 %y1, i64 %sigmaDiv1, i64 %SDiv1, i64 %SxDivS, i64 %SxSquaredDivS, i64 %SyDivS, i2 %last2, i332 %resultStream" [baseline/fit.cpp:215]   --->   Operation 32 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln215 = call void @interStage2, i12 %x1, i12 %y1, i64 %sigmaDiv1, i64 %SDiv1, i64 %SxDivS, i64 %SxSquaredDivS, i64 %SyDivS, i2 %last2, i332 %resultStream" [baseline/fit.cpp:215]   --->   Operation 33 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln216 = call void @finalStage, i332 %resultStream, i12 %x2, i12 %y2, i64 %sigmaSquaredDiv1, i2 %last3, i384 %output_r, i12 %n" [baseline/fit.cpp:216]   --->   Operation 34 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln216 = call void @finalStage, i332 %resultStream, i12 %x2, i12 %y2, i64 %sigmaSquaredDiv1, i2 %last3, i384 %output_r, i12 %n" [baseline/fit.cpp:216]   --->   Operation 35 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln211 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8" [baseline/fit.cpp:211]   --->   Operation 36 'specdataflowpipeline' 'specdataflowpipeline_ln211' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln201 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [baseline/fit.cpp:201]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln201' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln201 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0" [baseline/fit.cpp:201]   --->   Operation 38 'specinterface' 'specinterface_ln201' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %output_r, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i384 %output_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @x1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i12 %x1, i12 %x1"   --->   Operation 44 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @x2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i12 %x2, i12 %x2"   --->   Operation 46 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @y1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i12 %y1, i12 %y1"   --->   Operation 48 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @y2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i12 %y2, i12 %y2"   --->   Operation 50 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @sigmaDiv1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %sigmaDiv1, i64 %sigmaDiv1"   --->   Operation 52 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @sigmaSquaredDiv1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %sigmaSquaredDiv1, i64 %sigmaSquaredDiv1"   --->   Operation 54 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaSquaredDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @last1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i2 %last1, i2 %last1"   --->   Operation 56 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @last2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i2 %last2, i2 %last2"   --->   Operation 58 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @last3_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i2 %last3, i2 %last3"   --->   Operation 60 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last3, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @partialS_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %partialS, i64 %partialS"   --->   Operation 62 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @partialSx_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %partialSx, i64 %partialSx"   --->   Operation 64 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialSx, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @partialSy_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %partialSy, i64 %partialSy"   --->   Operation 66 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialSy, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @SDiv1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %SDiv1, i64 %SDiv1"   --->   Operation 68 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @SxDivS_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %SxDivS, i64 %SxDivS"   --->   Operation 70 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SxDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @SxSquaredDivS_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %SxSquaredDivS, i64 %SxSquaredDivS"   --->   Operation 72 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SxSquaredDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @SyDivS_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i64 %SyDivS, i64 %SyDivS"   --->   Operation 74 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SyDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @resultStream_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i332 %resultStream, i332 %resultStream"   --->   Operation 76 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i332 %resultStream, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln217 = ret" [baseline/fit.cpp:217]   --->   Operation 78 'ret' 'ret_ln217' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x1                         (alloca              ) [ 00111111111]
x2                         (alloca              ) [ 00111111111]
y1                         (alloca              ) [ 00111111111]
y2                         (alloca              ) [ 00111111111]
sigmaDiv1                  (alloca              ) [ 00111111111]
sigmaSquaredDiv1           (alloca              ) [ 00111111111]
last1                      (alloca              ) [ 00111111111]
last2                      (alloca              ) [ 00111111111]
last3                      (alloca              ) [ 00111111111]
partialS                   (alloca              ) [ 00111111111]
partialSx                  (alloca              ) [ 00111111111]
partialSy                  (alloca              ) [ 00111111111]
SDiv1                      (alloca              ) [ 00111111111]
SxDivS                     (alloca              ) [ 00111111111]
SxSquaredDivS              (alloca              ) [ 00111111111]
SyDivS                     (alloca              ) [ 00111111111]
resultStream               (alloca              ) [ 00111111111]
call_ln213                 (call                ) [ 00000000000]
call_ln214                 (call                ) [ 00000000000]
call_ln215                 (call                ) [ 00000000000]
call_ln216                 (call                ) [ 00000000000]
specdataflowpipeline_ln211 (specdataflowpipeline) [ 00000000000]
spectopmodule_ln201        (spectopmodule       ) [ 00000000000]
specinterface_ln201        (specinterface       ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty                      (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_30                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_31                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_32                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_33                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_34                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_35                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_36                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_37                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_38                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_39                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_40                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_41                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_42                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_43                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_44                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_45                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
ret_ln217                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readStage"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interStage1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interStage2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finalStage"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmaDiv1_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmaSquaredDiv1_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="last1_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="last2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="last3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="partialS_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="partialSx_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="partialSy_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SDiv1_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxDivS_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxSquaredDivS_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SyDivS_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultStream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="x1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="y1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="y2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sigmaDiv1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sigmaDiv1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sigmaSquaredDiv1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sigmaSquaredDiv1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="last1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="last2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="last3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="partialS_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partialS/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="partialSx_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partialSx/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="partialSy_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partialSy/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="SDiv1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SDiv1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="SxDivS_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SxDivS/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="SxSquaredDivS_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SxSquaredDivS/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="SyDivS_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SyDivS/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="resultStream_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="332" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resultStream/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readStage_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="64" slack="1"/>
<pin id="158" dir="0" index="3" bw="64" slack="1"/>
<pin id="159" dir="0" index="4" bw="64" slack="1"/>
<pin id="160" dir="0" index="5" bw="12" slack="1"/>
<pin id="161" dir="0" index="6" bw="12" slack="1"/>
<pin id="162" dir="0" index="7" bw="12" slack="1"/>
<pin id="163" dir="0" index="8" bw="12" slack="1"/>
<pin id="164" dir="0" index="9" bw="64" slack="1"/>
<pin id="165" dir="0" index="10" bw="64" slack="1"/>
<pin id="166" dir="0" index="11" bw="2" slack="1"/>
<pin id="167" dir="0" index="12" bw="2" slack="1"/>
<pin id="168" dir="0" index="13" bw="2" slack="1"/>
<pin id="169" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln213/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_interStage1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="3"/>
<pin id="175" dir="0" index="2" bw="64" slack="3"/>
<pin id="176" dir="0" index="3" bw="64" slack="3"/>
<pin id="177" dir="0" index="4" bw="2" slack="3"/>
<pin id="178" dir="0" index="5" bw="64" slack="3"/>
<pin id="179" dir="0" index="6" bw="64" slack="3"/>
<pin id="180" dir="0" index="7" bw="64" slack="3"/>
<pin id="181" dir="0" index="8" bw="64" slack="3"/>
<pin id="182" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_interStage2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="5"/>
<pin id="187" dir="0" index="2" bw="12" slack="5"/>
<pin id="188" dir="0" index="3" bw="64" slack="5"/>
<pin id="189" dir="0" index="4" bw="64" slack="5"/>
<pin id="190" dir="0" index="5" bw="64" slack="5"/>
<pin id="191" dir="0" index="6" bw="64" slack="5"/>
<pin id="192" dir="0" index="7" bw="64" slack="5"/>
<pin id="193" dir="0" index="8" bw="2" slack="5"/>
<pin id="194" dir="0" index="9" bw="332" slack="5"/>
<pin id="195" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln215/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_finalStage_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="332" slack="7"/>
<pin id="200" dir="0" index="2" bw="12" slack="7"/>
<pin id="201" dir="0" index="3" bw="12" slack="7"/>
<pin id="202" dir="0" index="4" bw="64" slack="7"/>
<pin id="203" dir="0" index="5" bw="2" slack="7"/>
<pin id="204" dir="0" index="6" bw="384" slack="0"/>
<pin id="205" dir="0" index="7" bw="12" slack="0"/>
<pin id="206" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln216/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="x1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="1"/>
<pin id="212" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="x1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="x2_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="1"/>
<pin id="218" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="x2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="y1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="1"/>
<pin id="224" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="y1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="y2_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="1"/>
<pin id="230" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="y2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="sigmaDiv1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigmaDiv1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="sigmaSquaredDiv1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigmaSquaredDiv1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="last1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="1"/>
<pin id="248" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="last1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="last2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="1"/>
<pin id="254" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="last2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="last3_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="last3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="partialS_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="partialS "/>
</bind>
</comp>

<comp id="270" class="1005" name="partialSx_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="partialSx "/>
</bind>
</comp>

<comp id="276" class="1005" name="partialSy_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="partialSy "/>
</bind>
</comp>

<comp id="282" class="1005" name="SDiv1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="3"/>
<pin id="284" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="SDiv1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="SxDivS_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="3"/>
<pin id="290" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="SxDivS "/>
</bind>
</comp>

<comp id="294" class="1005" name="SxSquaredDivS_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="3"/>
<pin id="296" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="SxSquaredDivS "/>
</bind>
</comp>

<comp id="300" class="1005" name="SyDivS_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="3"/>
<pin id="302" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="SyDivS "/>
</bind>
</comp>

<comp id="306" class="1005" name="resultStream_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="332" slack="5"/>
<pin id="308" dir="1" index="1" bw="332" slack="5"/>
</pin_list>
<bind>
<opset="resultStream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="197" pin=6"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="197" pin=7"/></net>

<net id="213"><net_src comp="86" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="219"><net_src comp="90" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="225"><net_src comp="94" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="231"><net_src comp="98" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="197" pin=3"/></net>

<net id="237"><net_src comp="102" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="243"><net_src comp="106" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="197" pin=4"/></net>

<net id="249"><net_src comp="110" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="255"><net_src comp="114" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="184" pin=8"/></net>

<net id="261"><net_src comp="118" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="197" pin=5"/></net>

<net id="267"><net_src comp="122" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="273"><net_src comp="126" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="279"><net_src comp="130" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="285"><net_src comp="134" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="291"><net_src comp="138" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="172" pin=6"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="184" pin=5"/></net>

<net id="297"><net_src comp="142" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="172" pin=7"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="184" pin=6"/></net>

<net id="303"><net_src comp="146" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="172" pin=8"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="184" pin=7"/></net>

<net id="309"><net_src comp="150" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="184" pin=9"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="197" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 9 }
	Port: n | {8 9 }
 - Input state : 
	Port: fit : input_r | {2 3 }
	Port: fit : n | {8 9 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |  grp_readStage_fu_154  |    8    |  1.294  |   2812  |   2052  |
|   call   | grp_interStage1_fu_172 |    15   |  9.058  |  27454  |  20150  |
|          | grp_interStage2_fu_184 |    91   |  15.384 |  14134  |   8680  |
|          |  grp_finalStage_fu_197 |    54   |  7.764  |  11912  |   7651  |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |   168   |   33.5  |  56312  |  38533  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      SDiv1_reg_282     |   64   |
|     SxDivS_reg_288     |   64   |
|  SxSquaredDivS_reg_294 |   64   |
|     SyDivS_reg_300     |   64   |
|      last1_reg_246     |    2   |
|      last2_reg_252     |    2   |
|      last3_reg_258     |    2   |
|    partialS_reg_264    |   64   |
|    partialSx_reg_270   |   64   |
|    partialSy_reg_276   |   64   |
|  resultStream_reg_306  |   332  |
|    sigmaDiv1_reg_234   |   64   |
|sigmaSquaredDiv1_reg_240|   64   |
|       x1_reg_210       |   12   |
|       x2_reg_216       |   12   |
|       y1_reg_222       |   12   |
|       y2_reg_228       |   12   |
+------------------------+--------+
|          Total         |   962  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   168  |   33   |  56312 |  38533 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   962  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   168  |   33   |  57274 |  38533 |
+-----------+--------+--------+--------+--------+
