#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Nov 26 15:35:26 2017
# Process ID: 13767
# Current directory: /home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab
# Command line: vivado
# Log file: /home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/vivado.log
# Journal file: /home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/vivado.jou
#-----------------------------------------------------------
start_gui
pwd
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab
open_checkpoint Synth/Static/bram_design_system_wrapper.dcp
Command: open_checkpoint Synth/Static/bram_design_system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5843.609 ; gain = 0.000 ; free physical = 242 ; free virtual = 2742
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jpeg' instantiated as 'bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0' [c:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/92f7/hdl/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI.v:3918]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 6362.586 ; gain = 518.977 ; free physical = 81 ; free virtual = 2323
checkpoint_bram_design_system_wrapper
read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
Command: read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
read_checkpoint: Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 6702.789 ; gain = 20.246 ; free physical = 69 ; free virtual = 1992
checkpoint_bram_design_system_wrapper
set_property HD.RECONFIGURABLE 1 [get_cells bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0]
write_checkpoint Checkpoint/top_link_add.dcp
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/top_link_add.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6748.633 ; gain = 24.016 ; free physical = 97 ; free virtual = 1984
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/top_link_add.dcp
read_xdc Sources/xdc/fplan.xdc
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc]
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y148 DSP48_X3Y22:DSP48_X4Y57 RAMB18_X4Y22:RAMB18_X5Y57 RAMB36_X4Y11:RAMB36_X5Y28} -remove {SLICE_X90Y51:SLICE_X113Y99 DSP48_X3Y22:DSP48_X4Y39 RAMB18_X4Y22:RAMB18_X5Y39 RAMB36_X4Y11:RAMB36_X5Y19} -locs keep_all
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
INFO: [DRC 23-27] Running DRC with 2 threads
delete_drc_ruledeck ruledeck_1
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y149 DSP48_X3Y22:DSP48_X4Y59 RAMB18_X4Y22:RAMB18_X5Y59 RAMB36_X4Y11:RAMB36_X5Y29} -remove {SLICE_X90Y51:SLICE_X113Y148 DSP48_X3Y22:DSP48_X4Y57 RAMB18_X4Y22:RAMB18_X5Y57 RAMB36_X4Y11:RAMB36_X5Y28} -locs keep_all
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_2 -ruledecks {ruledeck_1}
INFO: [DRC 23-27] Running DRC with 2 threads
delete_drc_ruledeck ruledeck_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1223] The version limit for your license is '2017.10' and will expire in -26 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 6762.445 ; gain = 8.004 ; free physical = 73 ; free virtual = 1927
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d453d121

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d52e0f6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6836.977 ; gain = 0.000 ; free physical = 66 ; free virtual = 1901

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 26 cells.
Phase 2 Constant propagation | Checksum: 9de9b404

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6836.977 ; gain = 0.000 ; free physical = 62 ; free virtual = 1901

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 675 unconnected nets.
INFO: [Opt 31-11] Eliminated 167 unconnected cells.
Phase 3 Sweep | Checksum: 6b56a56d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:58 . Memory (MB): peak = 6836.977 ; gain = 0.000 ; free physical = 66 ; free virtual = 1900

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 524 unconnected cells.
Phase 4 BUFG optimization | Checksum: 183a35d91

Time (s): cpu = 00:02:04 ; elapsed = 00:02:04 . Memory (MB): peak = 6836.977 ; gain = 0.000 ; free physical = 66 ; free virtual = 1900

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 6836.977 ; gain = 0.000 ; free physical = 66 ; free virtual = 1900
Ending Logic Optimization Task | Checksum: 11ff764d0

Time (s): cpu = 00:03:39 ; elapsed = 00:03:39 . Memory (MB): peak = 6836.977 ; gain = 0.000 ; free physical = 77 ; free virtual = 1900

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 129 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 258
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: e2533c9f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.68 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 63 ; free virtual = 1709
Ending Power Optimization Task | Checksum: e2533c9f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 7121.004 ; gain = 284.027 ; free physical = 72 ; free virtual = 1709
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:03 ; elapsed = 00:06:55 . Memory (MB): peak = 7121.004 ; gain = 366.562 ; free physical = 70 ; free virtual = 1709
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 74 ; free virtual = 1699
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 66 ; free virtual = 1696

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Constraints 18-1067] The PPLOC placement is highly congested in PBLOCK pblock_jpeg0 and it may cause un-route later. Please enlarge the PBLOCK size
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae915fa9

Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 75 ; free virtual = 1683

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 7db240ff

Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 64 ; free virtual = 1675

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 7db240ff

Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 64 ; free virtual = 1675
Phase 1 Placer Initialization | Checksum: 7db240ff

Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 62 ; free virtual = 1674

Phase 2 Global Placement
ERROR: [Place 30-365] The following macros could not be placed:
bram_design_system_i/bram_0/inst/mem_reg_6_10 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_11 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_12 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_13 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_14 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_15 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_2 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_3 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_4 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_5 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_6 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_7 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_8 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_9 (RAMB36E1)
The total BRAM utilization is 91.79, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
Phase 2 Global Placement | Checksum: 4cacba57

Time (s): cpu = 00:02:22 ; elapsed = 00:02:21 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 68 ; free virtual = 1651
ERROR: [Place 30-99] Placer failed with error: 'Exit after global placer'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.

Phase 3 Add Constraints new method

Phase 3.1 Add User PBlocks
Phase 3.1 Add User PBlocks | Checksum: 1b40c3aa

Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 66 ; free virtual = 1652

Phase 3.2 Apply User PBlocks
Phase 3.2 Apply User PBlocks | Checksum: 1b40c3aa

Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 66 ; free virtual = 1652
Phase 3 Add Constraints new method | Checksum: 1b40c3aa

Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 66 ; free virtual = 1652
Ending Placer Task | Checksum: 09e02ffd

Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 62 ; free virtual = 1651
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 1 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
close_project
open_checkpoint Synth/Static/bram_design_system_wrapper.dcp
Command: open_checkpoint Synth/Static/bram_design_system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 69 ; free virtual = 1619
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jpeg' instantiated as 'bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0' [c:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/92f7/hdl/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI.v:3918]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 76 ; free virtual = 1600
checkpoint_bram_design_system_wrapper
read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
Command: read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
read_checkpoint: Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 62 ; free virtual = 1597
checkpoint_bram_design_system_wrapper
set_property HD.RECONFIGURABLE 1 [get_cells bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0]
write_checkpoint Checkpoint/top_link_add.dcp
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/top_link_add.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 111 ; free virtual = 1598
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/top_link_add.dcp
read_xdc Sources/xdc/fplan.xdc
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc]
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc
resize_pblock pblock_jpeg0 -add {SLICE_X90Y0:SLICE_X113Y99 DSP48_X3Y0:DSP48_X4Y39 RAMB18_X4Y0:RAMB18_X5Y39 RAMB36_X4Y0:RAMB36_X5Y19} -remove {SLICE_X90Y51:SLICE_X113Y99 DSP48_X3Y22:DSP48_X4Y39 RAMB18_X4Y22:RAMB18_X5Y39 RAMB36_X4Y11:RAMB36_X5Y19} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y0:SLICE_X113Y48 DSP48_X3Y0:DSP48_X4Y17 RAMB18_X4Y0:RAMB18_X5Y17 RAMB36_X4Y0:RAMB36_X5Y8} -remove {SLICE_X90Y0:SLICE_X113Y99 DSP48_X3Y0:DSP48_X4Y39 RAMB18_X4Y0:RAMB18_X5Y39 RAMB36_X4Y0:RAMB36_X5Y19} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X0Y0:SLICE_X113Y48 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -remove {SLICE_X90Y0:SLICE_X113Y48 DSP48_X3Y0:DSP48_X4Y17 RAMB18_X4Y0:RAMB18_X5Y17 RAMB36_X4Y0:RAMB36_X5Y8} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X0Y0:SLICE_X113Y44 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -remove {SLICE_X0Y0:SLICE_X113Y48 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -locs keep_all
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
INFO: [DRC 23-27] Running DRC with 2 threads
delete_drc_ruledeck ruledeck_1
set_property SNAPPING_MODE ON [get_pblocks pblock_jpeg0]
resize_pblock pblock_jpeg0 -add {SLICE_X2Y0:SLICE_X113Y44 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -remove {SLICE_X0Y0:SLICE_X113Y44 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X2Y0:SLICE_X113Y46 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -remove {SLICE_X2Y0:SLICE_X113Y44 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X2Y0:SLICE_X111Y46 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -remove {SLICE_X2Y0:SLICE_X113Y46 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X2Y1:SLICE_X111Y46 DSP48_X0Y2:DSP48_X4Y17 RAMB18_X0Y2:RAMB18_X5Y17 RAMB36_X0Y1:RAMB36_X5Y8} -remove {SLICE_X2Y0:SLICE_X111Y46 DSP48_X0Y0:DSP48_X4Y17 RAMB18_X0Y0:RAMB18_X5Y17 RAMB36_X0Y0:RAMB36_X5Y8} -locs keep_all
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_2 -ruledecks {ruledeck_1}
INFO: [DRC 23-27] Running DRC with 2 threads
delete_drc_ruledeck ruledeck_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 75 ; free virtual = 1581
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d453d121

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d52e0f6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 73 ; free virtual = 1595

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 26 cells.
Phase 2 Constant propagation | Checksum: 9de9b404

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 70 ; free virtual = 1595

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 675 unconnected nets.
INFO: [Opt 31-11] Eliminated 167 unconnected cells.
Phase 3 Sweep | Checksum: 6b56a56d

Time (s): cpu = 00:02:09 ; elapsed = 00:02:09 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 71 ; free virtual = 1595

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 524 unconnected cells.
Phase 4 BUFG optimization | Checksum: 183a35d91

Time (s): cpu = 00:02:15 ; elapsed = 00:02:15 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 69 ; free virtual = 1594

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 69 ; free virtual = 1594
Ending Logic Optimization Task | Checksum: 11ff764d0

Time (s): cpu = 00:04:00 ; elapsed = 00:04:00 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 66 ; free virtual = 1594

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 129 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 258
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: e2533c9f

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 75 ; free virtual = 1588
Ending Power Optimization Task | Checksum: e2533c9f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 62 ; free virtual = 1588
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:32 ; elapsed = 00:07:24 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 67 ; free virtual = 1589
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 70 ; free virtual = 1587
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 64 ; free virtual = 1587

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae915fa9

Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 67 ; free virtual = 1569

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 7db240ff

Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 73 ; free virtual = 1566

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 7db240ff

Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 73 ; free virtual = 1565
Phase 1 Placer Initialization | Checksum: 7db240ff

Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 82 ; free virtual = 1566

Phase 2 Global Placement
ERROR: [Place 30-365] The following macros could not be placed:
bram_design_system_i/bram_0/inst/mem_reg_4_2 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_4_3 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_4_4 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_4_5 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_4_6 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_4_7 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_4_8 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_4_9 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_0 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_1 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_10 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_11 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_12 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_13 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_14 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_15 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_2 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_3 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_4 (RAMB36E1)
bram_design_system_i/bram_0/inst/mem_reg_6_5 (RAMB36E1)
The first 20 instances out of 24 have been printed. Please set the tcl param "set_param place.printAllUnplacedMacros true" to print the whole list of unplaceable macros.
The total BRAM utilization is 91.79, the total DSP utilization is 0 and the total URAM utilization is 0
A possible reason is high utilization of BRAMs, DSPs, URAMs, or RPMs. Please check user constraints to make sure design is not over-utilized in the constraint areas (if any) keeping in mind some macros require a number of consecutively available sites

Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
Phase 2 Global Placement | Checksum: 130e1c372

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 62 ; free virtual = 1560
ERROR: [Place 30-99] Placer failed with error: 'Exit after global placer'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.

Phase 3 Add Constraints new method

Phase 3.1 Add User PBlocks
Phase 3.1 Add User PBlocks | Checksum: e0c4518d

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 71 ; free virtual = 1560

Phase 3.2 Apply User PBlocks
Phase 3.2 Apply User PBlocks | Checksum: e0c4518d

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 71 ; free virtual = 1560
Phase 3 Add Constraints new method | Checksum: e0c4518d

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 71 ; free virtual = 1560
Ending Placer Task | Checksum: 09e02ffd

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 7121.004 ; gain = 0.000 ; free physical = 79 ; free virtual = 1561
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
resize_pblock pblock_jpeg0 -add {SLICE_X2Y1:SLICE_X85Y46 DSP48_X0Y2:DSP48_X2Y17 RAMB18_X0Y2:RAMB18_X3Y17 RAMB36_X0Y1:RAMB36_X3Y8} -remove {SLICE_X2Y1:SLICE_X111Y46 DSP48_X0Y2:DSP48_X4Y17 RAMB18_X0Y2:RAMB18_X5Y17 RAMB36_X0Y1:RAMB36_X5Y8} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X2Y1:SLICE_X87Y46 DSP48_X0Y2:DSP48_X2Y17 RAMB18_X0Y2:RAMB18_X3Y17 RAMB36_X0Y1:RAMB36_X3Y8} -remove {SLICE_X2Y1:SLICE_X85Y46 DSP48_X0Y2:DSP48_X2Y17 RAMB18_X0Y2:RAMB18_X3Y17 RAMB36_X0Y1:RAMB36_X3Y8} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X2Y1:SLICE_X89Y46 DSP48_X0Y2:DSP48_X2Y17 RAMB18_X0Y2:RAMB18_X3Y17 RAMB36_X0Y1:RAMB36_X3Y8} -remove {SLICE_X2Y1:SLICE_X87Y46 DSP48_X0Y2:DSP48_X2Y17 RAMB18_X0Y2:RAMB18_X3Y17 RAMB36_X0Y1:RAMB36_X3Y8} -locs keep_all
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_3 -ruledecks {ruledeck_1}
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 7324.984 ; gain = 203.980 ; free physical = 66 ; free virtual = 1223
delete_drc_ruledeck ruledeck_1
resize_pblock pblock_jpeg0 -add {SLICE_X2Y1:SLICE_X113Y46 DSP48_X0Y2:DSP48_X4Y17 RAMB18_X0Y2:RAMB18_X5Y17 RAMB36_X0Y1:RAMB36_X5Y8} -remove {SLICE_X2Y1:SLICE_X89Y46 DSP48_X0Y2:DSP48_X2Y17 RAMB18_X0Y2:RAMB18_X3Y17 RAMB36_X0Y1:RAMB36_X3Y8} -locs keep_all
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_4 -ruledecks {ruledeck_1}
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 71 ; free virtual = 1233
INFO: [Common 17-344] 'report_drc' was cancelled
delete_drc_ruledeck ruledeck_1
close_project
open_checkpoint Synth/Static/bram_design_system_wrapper.dcp
Command: open_checkpoint Synth/Static/bram_design_system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 79 ; free virtual = 1214
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'jpeg' instantiated as 'bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0' [c:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/92f7/hdl/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI.v:3918]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 76 ; free virtual = 1214
checkpoint_bram_design_system_wrapper
read_checkpoint bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
ERROR: [Common 17-165] Too many positional options when parsing 'Synth/reconfig_modules/jpeg_dct/dct_synth.dcp', please type 'read_checkpoint -help' for usage info.
read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
Command: read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
read_checkpoint: Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 65 ; free virtual = 1215
checkpoint_bram_design_system_wrapper
set_property HD>RECONFIGURABLE 1 [get_cells bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0]
ERROR: [Netlist 29-177] Cannot set property 'HD>RECONFIGURABLE' because the property does not exist.
Resolution: Create this property using create_property command before setting it.
set_property HD.RECONFIGURABLE 1 [get_cells bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0]
write_checkpoint Checkpoint/top_link_add.dcp
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/top_link_add.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 118 ; free virtual = 1212
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/top_link_add.dcp
read_xdc Sources/xdc/fplan.xdc
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc]
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Sources/xdc/fplan.xdc
set_property SNAPPING_MODE ON [get_pblocks pblock_jpeg0]
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y99 DSP48_X3Y22:DSP48_X4Y39 RAMB18_X5Y22:RAMB18_X5Y39 RAMB36_X5Y11:RAMB36_X5Y19} -remove {SLICE_X90Y51:SLICE_X113Y99 DSP48_X3Y22:DSP48_X4Y39 RAMB18_X4Y22:RAMB18_X5Y39 RAMB36_X4Y11:RAMB36_X5Y19} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y148 DSP48_X3Y22:DSP48_X4Y57 RAMB18_X5Y22:RAMB18_X5Y57 RAMB36_X5Y11:RAMB36_X5Y28} -remove {SLICE_X90Y51:SLICE_X113Y99 DSP48_X3Y22:DSP48_X4Y39 RAMB18_X5Y22:RAMB18_X5Y39 RAMB36_X5Y11:RAMB36_X5Y19} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y148 DSP48_X3Y22:DSP48_X4Y57 RAMB18_X5Y22:RAMB18_X5Y57 RAMB36_X5Y11:RAMB36_X5Y28} -remove {SLICE_X90Y51:SLICE_X113Y148 DSP48_X3Y22:DSP48_X4Y57 RAMB18_X5Y22:RAMB18_X5Y57 RAMB36_X5Y11:RAMB36_X5Y28} -locs keep_all
resize_pblock pblock_jpeg0 -add SLICE_X54Y122:SLICE_X89Y149 -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y137 DSP48_X3Y22:DSP48_X4Y53 RAMB18_X5Y22:RAMB18_X5Y53 RAMB36_X5Y11:RAMB36_X5Y26} -remove {SLICE_X90Y51:SLICE_X113Y148 DSP48_X3Y22:DSP48_X4Y57 RAMB18_X5Y22:RAMB18_X5Y57 RAMB36_X5Y11:RAMB36_X5Y28} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y98 DSP48_X3Y22:DSP48_X4Y37 RAMB18_X5Y22:RAMB18_X5Y37 RAMB36_X5Y11:RAMB36_X5Y18} -remove {SLICE_X90Y51:SLICE_X113Y137 DSP48_X3Y22:DSP48_X4Y53 RAMB18_X5Y22:RAMB18_X5Y53 RAMB36_X5Y11:RAMB36_X5Y26} -locs keep_all
resize_pblock pblock_jpeg0 -add SLICE_X54Y0:SLICE_X89Y149 -remove SLICE_X54Y122:SLICE_X89Y149 -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y94 DSP48_X3Y22:DSP48_X4Y37 RAMB18_X5Y22:RAMB18_X5Y37 RAMB36_X5Y11:RAMB36_X5Y18} -remove {SLICE_X90Y51:SLICE_X113Y98 DSP48_X3Y22:DSP48_X4Y37 RAMB18_X5Y22:RAMB18_X5Y37 RAMB36_X5Y11:RAMB36_X5Y18} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y99 DSP48_X3Y22:DSP48_X4Y39 RAMB18_X5Y22:RAMB18_X5Y39 RAMB36_X5Y11:RAMB36_X5Y19} -remove {SLICE_X90Y51:SLICE_X113Y94 DSP48_X3Y22:DSP48_X4Y37 RAMB18_X5Y22:RAMB18_X5Y37 RAMB36_X5Y11:RAMB36_X5Y18} -locs keep_all
resize_pblock pblock_jpeg0 -add {SLICE_X90Y51:SLICE_X113Y98 DSP48_X3Y22:DSP48_X4Y37 RAMB18_X5Y22:RAMB18_X5Y37 RAMB36_X5Y11:RAMB36_X5Y18} -remove {SLICE_X90Y51:SLICE_X113Y99 DSP48_X3Y22:DSP48_X4Y39 RAMB18_X5Y22:RAMB18_X5Y39 RAMB36_X5Y11:RAMB36_X5Y19} -locs keep_all
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
INFO: [DRC 23-27] Running DRC with 2 threads
delete_drc_ruledeck ruledeck_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 73 ; free virtual = 1202
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d453d121

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d52e0f6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 71 ; free virtual = 1200

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 26 cells.
Phase 2 Constant propagation | Checksum: 9de9b404

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 64 ; free virtual = 1200

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 675 unconnected nets.
INFO: [Opt 31-11] Eliminated 167 unconnected cells.
Phase 3 Sweep | Checksum: 6b56a56d

Time (s): cpu = 00:02:28 ; elapsed = 00:02:28 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 75 ; free virtual = 1199

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 524 unconnected cells.
Phase 4 BUFG optimization | Checksum: 183a35d91

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 75 ; free virtual = 1199

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 75 ; free virtual = 1199
Ending Logic Optimization Task | Checksum: 11ff764d0

Time (s): cpu = 00:04:39 ; elapsed = 00:04:39 . Memory (MB): peak = 7324.984 ; gain = 0.000 ; free physical = 73 ; free virtual = 1198

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 129 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 258
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: e2533c9f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1200
Ending Power Optimization Task | Checksum: e2533c9f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 7355.996 ; gain = 31.012 ; free physical = 62 ; free virtual = 1200
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:34 ; elapsed = 00:08:23 . Memory (MB): peak = 7355.996 ; gain = 31.012 ; free physical = 70 ; free virtual = 1200
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1200
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 83 ; free virtual = 1199

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae915fa9

Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 79 ; free virtual = 1197

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 7db240ff

Time (s): cpu = 00:02:29 ; elapsed = 00:02:30 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1197

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 7db240ff

Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1197
Phase 1 Placer Initialization | Checksum: 7db240ff

Time (s): cpu = 00:02:30 ; elapsed = 00:02:31 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1197

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: de7807b4

Time (s): cpu = 00:02:51 ; elapsed = 00:02:47 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 77 ; free virtual = 1197

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: de7807b4

Time (s): cpu = 00:02:52 ; elapsed = 00:02:48 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1197

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 789a3252

Time (s): cpu = 00:02:53 ; elapsed = 00:02:49 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1197

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d99a139e

Time (s): cpu = 00:02:53 ; elapsed = 00:02:49 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1197

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d99a139e

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1197

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 1b0fbd377

Time (s): cpu = 00:03:16 ; elapsed = 00:03:13 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1196
Phase 3.5 Small Shape Detail Placement | Checksum: 1b0fbd377

Time (s): cpu = 00:03:17 ; elapsed = 00:03:13 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1196

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b0fbd377

Time (s): cpu = 00:03:19 ; elapsed = 00:03:14 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1196

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b0fbd377

Time (s): cpu = 00:03:19 ; elapsed = 00:03:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1196
Phase 3 Detail Placement | Checksum: 1b0fbd377

Time (s): cpu = 00:03:20 ; elapsed = 00:03:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1196

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b0fbd377

Time (s): cpu = 00:03:21 ; elapsed = 00:03:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 81 ; free virtual = 1196

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b0fbd377

Time (s): cpu = 00:03:22 ; elapsed = 00:03:17 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1195

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b0fbd377

Time (s): cpu = 00:03:22 ; elapsed = 00:03:17 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1196

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 28972b000

Time (s): cpu = 00:03:22 ; elapsed = 00:03:17 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1196
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28972b000

Time (s): cpu = 00:03:23 ; elapsed = 00:03:18 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1195
Ending Placer Task | Checksum: 1b6a511ac

Time (s): cpu = 00:03:23 ; elapsed = 00:03:18 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1196
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:41 ; elapsed = 00:03:31 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 84 ; free virtual = 1268
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d44e0526 ConstDB: 0 ShapeSum: e2570c86 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b875dedd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1261

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b875dedd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1261

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b875dedd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1261
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 49be158b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1261

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 213e5685f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1261

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1969
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 16baf47c1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262
Phase 4 Rip-up And Reroute | Checksum: 16baf47c1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 16baf47c1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 16baf47c1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262
Phase 6 Post Hold Fix | Checksum: 16baf47c1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.55633 %
  Global Horizontal Routing Utilization  = 8.22211 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y56 -> INT_L_X58Y56
   INT_R_X63Y55 -> INT_R_X63Y55
   INT_R_X61Y54 -> INT_R_X61Y54
   INT_R_X63Y54 -> INT_R_X63Y54
   INT_L_X62Y53 -> INT_L_X62Y53
South Dir 1x1 Area, Max Cong = 78.0488%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y59 -> INT_R_X43Y59
   INT_L_X54Y57 -> INT_L_X54Y57
   INT_L_X54Y56 -> INT_L_X54Y56
   INT_L_X54Y55 -> INT_L_X54Y55
   INT_R_X43Y54 -> INT_R_X43Y54
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y95 -> INT_R_X39Y95
   INT_L_X52Y92 -> INT_L_X52Y92
   INT_R_X39Y88 -> INT_R_X39Y88
   INT_R_X39Y85 -> INT_R_X39Y85
   INT_R_X39Y82 -> INT_R_X39Y82
Phase 7 Route finalize | Checksum: 16baf47c1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16baf47c1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 187d1699c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:44 ; elapsed = 00:01:22 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1262
write_checkpoint -force Implement/Config_dct/top_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 81 ; free virtual = 1261
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_dct/top_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 101 ; free virtual = 1262
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_dct/top_route_design.dcp
write_checkpoint -force -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Checkpoint/jpeg0_dct_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1261
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_dct_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 83 ; free virtual = 1261
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_dct_route_design.dcp
update_design -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:05:48 ; elapsed = 00:05:45 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1258
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
lock_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1257
write_checkpoint -force Checkpoint/static_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1259
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/static_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 98 ; free virtual = 1259
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/static_route_design.dcp
read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_quantization/quantization_synth.dcp
Command: read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_quantization/quantization_synth.dcp
read_checkpoint: Time (s): cpu = 00:13:20 ; elapsed = 00:13:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 78 ; free virtual = 1259
checkpoint_bram_design_system_wrapper
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 76 ; free virtual = 1260
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e208160c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2c32d9483

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 66 ; free virtual = 1260

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 2c32d9483

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1260

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1cd461a54

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1249

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 268 unconnected cells.
Phase 4 BUFG optimization | Checksum: 298843177

Time (s): cpu = 00:02:07 ; elapsed = 00:02:07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 66 ; free virtual = 1249

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 66 ; free virtual = 1249
Ending Logic Optimization Task | Checksum: 289caac13

Time (s): cpu = 00:03:51 ; elapsed = 00:03:51 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1249

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 289caac13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1250
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:20 ; elapsed = 00:05:19 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1251
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 82 ; free virtual = 1253
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 82 ; free virtual = 1253

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 178efa393

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1253

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 209d1e5d5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1253

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 209d1e5d5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1253
Phase 1 Placer Initialization | Checksum: 209d1e5d5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1253

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 120efd145

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 79 ; free virtual = 1246

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 120efd145

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 76 ; free virtual = 1246

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d6001a4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 76 ; free virtual = 1246

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207ff8fb7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 76 ; free virtual = 1246

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 207ff8fb7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 75 ; free virtual = 1246

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: df0abb6e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1245

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: df0abb6e

Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1245

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: df0abb6e

Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1245
Phase 3 Detail Placement | Checksum: df0abb6e

Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1245

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: df0abb6e

Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1245

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: df0abb6e

Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1245

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ccc89cd

Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1245

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 140953c46

Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1245
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 140953c46

Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1245
Ending Placer Task | Checksum: 11b56a0d9

Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1245
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:21 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 80 ; free virtual = 1245
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 14dd5ac8 ConstDB: 0 ShapeSum: 78b777b2 RouteDB: 8dc1ce5f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1075cc324

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1244

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e3269de5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1244

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e3269de5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1244
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 17a2e5b1d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1243

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23860b6cf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1243

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2016a8496

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1242
Phase 4 Rip-up And Reroute | Checksum: 2016a8496

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1242

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2016a8496

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1242

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2016a8496

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1242
Phase 6 Post Hold Fix | Checksum: 2016a8496

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1242

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.96055 %
  Global Horizontal Routing Utilization  = 1.76986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y56 -> INT_L_X58Y56
   INT_R_X59Y56 -> INT_R_X59Y56
   INT_R_X63Y54 -> INT_R_X63Y54
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y49 -> INT_L_X44Y49
   INT_L_X50Y49 -> INT_L_X50Y49
   INT_R_X51Y49 -> INT_R_X51Y49
   INT_L_X54Y49 -> INT_L_X54Y49
   INT_R_X55Y48 -> INT_R_X55Y48
East Dir 2x2 Area, Max Cong = 92.0455%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y64 -> INT_R_X55Y65
   INT_L_X54Y62 -> INT_R_X55Y63
   INT_L_X54Y60 -> INT_R_X55Y61
   INT_L_X54Y58 -> INT_R_X55Y59
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y95 -> INT_R_X39Y95
   INT_L_X52Y92 -> INT_L_X52Y92
   INT_R_X39Y90 -> INT_R_X39Y90
   INT_R_X39Y81 -> INT_R_X39Y81
   INT_L_X52Y80 -> INT_L_X52Y80
Phase 7 Route finalize | Checksum: 2016a8496

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1242

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2016a8496

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1242

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2014eca48

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1242
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1242

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 80 ; free virtual = 1242
write_checkpoint -force Implement/Config_quantization/top_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 77 ; free virtual = 1243
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_quantization/top_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 112 ; free virtual = 1244
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_quantization/top_route_design.dcp
write_checkpoint -force -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Checkpoint/jpeg0_quantization_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1243
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_quantization_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 83 ; free virtual = 1243
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_quantization_route_design.dcp
update_design -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:05:06 ; elapsed = 00:05:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1242
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
write_checkpoint -force Checkpoint/static_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1242
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/static_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 98 ; free virtual = 1242
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/static_route_design.dcp
read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_rle/rle_synth.dcp
Command: read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_rle/rle_synth.dcp
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
read_checkpoint: Time (s): cpu = 00:12:55 ; elapsed = 00:12:51 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 82 ; free virtual = 1227
checkpoint_bram_design_system_wrapper
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 66 ; free virtual = 1228
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11d97b350

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 231f06c64

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1228

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 4608 cells.
Phase 2 Constant propagation | Checksum: 1972f50e2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1228

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5819 unconnected nets.
INFO: [Opt 31-11] Eliminated 7262 unconnected cells.
Phase 3 Sweep | Checksum: 1fa42df89

Time (s): cpu = 00:02:43 ; elapsed = 00:02:43 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1228

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 12 unconnected cells.
Phase 4 BUFG optimization | Checksum: 19a800cef

Time (s): cpu = 00:02:56 ; elapsed = 00:02:56 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1227

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1227
Ending Logic Optimization Task | Checksum: 23ebf714a

Time (s): cpu = 00:04:40 ; elapsed = 00:04:40 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 76 ; free virtual = 1266

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 131 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 23ebf714a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1268
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:11 ; elapsed = 00:06:10 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1268
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 76 ; free virtual = 1268
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 75 ; free virtual = 1268

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10a8a0f0d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1265

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 17af43ac3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1257

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 17af43ac3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1257
Phase 1 Placer Initialization | Checksum: 17af43ac3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1257

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 9b30d143

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1234

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9b30d143

Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 81 ; free virtual = 1233

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 152378b8c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 80 ; free virtual = 1233

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f9719b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 80 ; free virtual = 1233

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14f9719b2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 80 ; free virtual = 1233

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 150c40eaa

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1233

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 150c40eaa

Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1232

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 150c40eaa

Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1232
Phase 3 Detail Placement | Checksum: 150c40eaa

Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1233

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 150c40eaa

Time (s): cpu = 00:01:15 ; elapsed = 00:01:13 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1232

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 150c40eaa

Time (s): cpu = 00:01:16 ; elapsed = 00:01:14 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1233

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 172801746

Time (s): cpu = 00:01:17 ; elapsed = 00:01:14 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 76 ; free virtual = 1230

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16fe30708

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 77 ; free virtual = 1231
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16fe30708

Time (s): cpu = 00:01:18 ; elapsed = 00:01:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 77 ; free virtual = 1231
Ending Placer Task | Checksum: 1087280cd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1231
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:33 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1231
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 985e4d06 ConstDB: 0 ShapeSum: 4e582b2b RouteDB: 21bc089c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a3c654df

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1232

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16346fcc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1232

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16346fcc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1232
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1ffba144d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1232

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c816776d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1232

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 14c1419ce

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229
Phase 4 Rip-up And Reroute | Checksum: 14c1419ce

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 14c1419ce

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 14c1419ce

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229
Phase 6 Post Hold Fix | Checksum: 14c1419ce

Time (s): cpu = 00:01:41 ; elapsed = 00:01:23 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.98245 %
  Global Horizontal Routing Utilization  = 3.958 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 89.876%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X60Y54 -> INT_R_X63Y57
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y54 -> INT_L_X54Y54
   INT_L_X52Y50 -> INT_L_X52Y50
   INT_L_X44Y49 -> INT_L_X44Y49
   INT_L_X50Y49 -> INT_L_X50Y49
   INT_R_X51Y49 -> INT_R_X51Y49
East Dir 2x2 Area, Max Cong = 96.0227%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y66 -> INT_R_X55Y67
   INT_L_X54Y64 -> INT_R_X55Y65
   INT_L_X54Y62 -> INT_R_X55Y63
   INT_L_X54Y60 -> INT_R_X55Y61
   INT_L_X54Y58 -> INT_R_X55Y59
West Dir 2x2 Area, Max Cong = 95.3125%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y100 -> INT_R_X39Y101
   INT_L_X38Y98 -> INT_R_X39Y99
   INT_L_X38Y94 -> INT_R_X39Y95
   INT_L_X38Y92 -> INT_R_X39Y93
   INT_L_X38Y90 -> INT_R_X39Y91
Phase 7 Route finalize | Checksum: 14c1419ce

Time (s): cpu = 00:01:41 ; elapsed = 00:01:23 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c1419ce

Time (s): cpu = 00:01:41 ; elapsed = 00:01:23 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1acddfd26

Time (s): cpu = 00:01:46 ; elapsed = 00:01:28 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:15 ; elapsed = 00:01:57 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1230

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 66 ; free virtual = 1230
write_checkpoint -force Implement/Config_rle/top_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 75 ; free virtual = 1229
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_rle/top_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 112 ; free virtual = 1230
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_rle/top_route_design.dcp
write_checkpoint -force -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Checkpoint/jpeg0_rle_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1229
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_rle_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 81 ; free virtual = 1229
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_rle_route_design.dcp
update_design -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:04:54 ; elapsed = 00:04:53 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1229
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
write_checkpoint -force Checkpoint/static_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1229
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/static_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 97 ; free virtual = 1229
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/static_route_design.dcp
read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_huffman/huffman_synth.dcp
Command: read_checkpoint -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Synth/reconfig_modules/jpeg_huffman/huffman_synth.dcp
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
read_checkpoint: Time (s): cpu = 00:13:11 ; elapsed = 00:13:07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 77 ; free virtual = 1230
checkpoint_bram_design_system_wrapper
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1230
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 106947282

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d05de24

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1230

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 992 cells.
Phase 2 Constant propagation | Checksum: 1e3b3dde6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1230

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 957 unconnected nets.
INFO: [Opt 31-11] Eliminated 1156 unconnected cells.
Phase 3 Sweep | Checksum: 1f3ee4162

Time (s): cpu = 00:02:52 ; elapsed = 00:02:51 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 452 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1370c40f6

Time (s): cpu = 00:03:02 ; elapsed = 00:03:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1229

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1229
Ending Logic Optimization Task | Checksum: 1b6671cb5

Time (s): cpu = 00:05:07 ; elapsed = 00:05:06 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1229

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 129 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1b6671cb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1229
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:46 ; elapsed = 00:06:44 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1229
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 81 ; free virtual = 1229
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 81 ; free virtual = 1229

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aa34e10e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 73 ; free virtual = 1227

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 124c90b35

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1227

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 124c90b35

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1227
Phase 1 Placer Initialization | Checksum: 124c90b35

Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1227

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10189976d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1227

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10189976d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 82 ; free virtual = 1227

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: db07a872

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1227

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18e6dd3e4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1227

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e6dd3e4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1227

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: a7aff564

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1227

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a7aff564

Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1227

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a7aff564

Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1227
Phase 3 Detail Placement | Checksum: a7aff564

Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1227

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: a7aff564

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1227

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a7aff564

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1227

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c2c08bd5

Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1227

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: dd8b58c4

Time (s): cpu = 00:01:09 ; elapsed = 00:01:08 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dd8b58c4

Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1227
Ending Placer Task | Checksum: d4102e5e

Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1227
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:27 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1227
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2c5ebe1e ConstDB: 0 ShapeSum: 8ca0d9cf RouteDB: 1b109671

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c25b66f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 64 ; free virtual = 1212

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 115c8a90c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1212

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 115c8a90c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1212
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 23000cccf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1212

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: efcd4028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12d98308c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211
Phase 4 Rip-up And Reroute | Checksum: 12d98308c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12d98308c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 12d98308c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211
Phase 6 Post Hold Fix | Checksum: 12d98308c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13752 %
  Global Horizontal Routing Utilization  = 1.15737 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.9286%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y97 -> INT_R_X39Y97
   INT_R_X39Y96 -> INT_R_X39Y96
   INT_R_X39Y93 -> INT_R_X39Y93
   INT_L_X52Y92 -> INT_L_X52Y92
   INT_R_X39Y91 -> INT_R_X39Y91
Phase 7 Route finalize | Checksum: 12d98308c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12d98308c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ceabaef1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1211

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1211
write_checkpoint -force Implement/Config_huffman/top_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1212
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_huffman/top_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 110 ; free virtual = 1211
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_huffman/top_route_design.dcp
write_checkpoint -force -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0 Checkpoint/jpeg0_huffman_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 71 ; free virtual = 1211
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_huffman_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 82 ; free virtual = 1210
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Checkpoint/jpeg0_huffman_route_design.dcp
close_project
open_checkpoint Checkpoint/static_route_design.dcp
Command: open_checkpoint Checkpoint/static_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1209
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1212
Restored from archive | CPU: 2.490000 secs | Memory: 24.233574 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1212
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'jpeg_bb' instantiated as 'bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0' [c:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/92f7/hdl/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI.v:3918]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 82 ; free virtual = 1212
checkpoint_static_route_design
update_design -buffer_ports -cell bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0
update_design: Time (s): cpu = 00:05:35 ; elapsed = 00:05:33 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1242
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 80 ; free virtual = 1239
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 66 ; free virtual = 1238

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13a0ff32c

Time (s): cpu = 00:03:24 ; elapsed = 00:03:26 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 78 ; free virtual = 1239

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: f11c9711

Time (s): cpu = 00:03:27 ; elapsed = 00:03:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 75 ; free virtual = 1239

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: f11c9711

Time (s): cpu = 00:03:27 ; elapsed = 00:03:29 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 75 ; free virtual = 1239
Phase 1 Placer Initialization | Checksum: f11c9711

Time (s): cpu = 00:03:28 ; elapsed = 00:03:30 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1239

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 101da054b

Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 101da054b

Time (s): cpu = 00:03:32 ; elapsed = 00:03:33 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13e61af57

Time (s): cpu = 00:03:33 ; elapsed = 00:03:33 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 136b8bc58

Time (s): cpu = 00:03:33 ; elapsed = 00:03:34 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 136b8bc58

Time (s): cpu = 00:03:33 ; elapsed = 00:03:34 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13d6531ca

Time (s): cpu = 00:03:41 ; elapsed = 00:03:42 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13d6531ca

Time (s): cpu = 00:03:42 ; elapsed = 00:03:42 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13d6531ca

Time (s): cpu = 00:03:42 ; elapsed = 00:03:43 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238
Phase 3 Detail Placement | Checksum: 13d6531ca

Time (s): cpu = 00:03:43 ; elapsed = 00:03:43 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 69 ; free virtual = 1238

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13d6531ca

Time (s): cpu = 00:03:44 ; elapsed = 00:03:44 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1239

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13d6531ca

Time (s): cpu = 00:03:44 ; elapsed = 00:03:44 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1239

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e9e7bea3

Time (s): cpu = 00:03:45 ; elapsed = 00:03:45 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1238

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 25143c02f

Time (s): cpu = 00:03:46 ; elapsed = 00:03:46 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1238
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25143c02f

Time (s): cpu = 00:03:47 ; elapsed = 00:03:47 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1238
Ending Placer Task | Checksum: 1d575a777

Time (s): cpu = 00:03:47 ; elapsed = 00:03:47 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 65 ; free virtual = 1238
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:05 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1242
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 67d81ad6 ConstDB: 0 ShapeSum: c11affc8 RouteDB: ac828cd9

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 146e18866

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1241

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18ee9e79d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1241

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18ee9e79d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1241
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 16a85a526

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 62 ; free virtual = 1241

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 169351ed8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1d03459c4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241
Phase 4 Rip-up And Reroute | Checksum: 1d03459c4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1d03459c4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1d03459c4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241
Phase 6 Post Hold Fix | Checksum: 1d03459c4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.428653 %
  Global Horizontal Routing Utilization  = 0.519354 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 68.75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y92 -> INT_L_X52Y92
   INT_L_X52Y80 -> INT_L_X52Y80
   INT_L_X52Y54 -> INT_L_X52Y54
Phase 7 Route finalize | Checksum: 1d03459c4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d03459c4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6ae40a6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1241
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:01:12 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 72 ; free virtual = 1241

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1241
write_checkpoint -force Implement/Config_blank/top_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 74 ; free virtual = 1241
INFO: [Common 17-1381] The checkpoint '/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_blank/top_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 127 ; free virtual = 1241
/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/Implement/Config_blank/top_route_design.dcp
close_project
pr_verify -initial Implement/Config_dct/top_route_design.dcp -additional {Implement/Config_quantization/top_route_design.dcp Implement/Config_rle/top_route_design.dcp Implement/Config_huffman/top_route_design.dcp Implement/Config_blank/top_route_design.dcp}
Command: pr_verify -initial Implement/Config_dct/top_route_design.dcp -additional {Implement/Config_quantization/top_route_design.dcp Implement/Config_rle/top_route_design.dcp Implement/Config_huffman/top_route_design.dcp Implement/Config_blank/top_route_design.dcp}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1230
Restored from archive | CPU: 3.430000 secs | Memory: 30.767288 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 67 ; free virtual = 1230
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
INFO: [Vivado 12-3501] pr_verify Implement/Config_dct/top_route_design.dcp Implement/Config_quantization/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1230
Restored from archive | CPU: 3.160000 secs | Memory: 33.331062 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 63 ; free virtual = 1230
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: Implement/Config_dct/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054

DCP2: Implement/Config_quantization/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054
INFO: [Vivado 12-3253] PR_VERIFY: check points Implement/Config_dct/top_route_design.dcp and Implement/Config_quantization/top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify Implement/Config_dct/top_route_design.dcp Implement/Config_rle/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1228
Restored from archive | CPU: 3.790000 secs | Memory: 49.237228 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7355.996 ; gain = 0.000 ; free physical = 68 ; free virtual = 1228
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: Implement/Config_dct/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054

DCP2: Implement/Config_rle/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054
INFO: [Vivado 12-3253] PR_VERIFY: check points Implement/Config_dct/top_route_design.dcp and Implement/Config_rle/top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify Implement/Config_dct/top_route_design.dcp Implement/Config_huffman/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7428.641 ; gain = 45.672 ; free physical = 62 ; free virtual = 1058
Restored from archive | CPU: 4.120000 secs | Memory: 51.096550 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7428.641 ; gain = 45.672 ; free physical = 72 ; free virtual = 1058
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: Implement/Config_dct/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054

DCP2: Implement/Config_huffman/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054
INFO: [Vivado 12-3253] PR_VERIFY: check points Implement/Config_dct/top_route_design.dcp and Implement/Config_huffman/top_route_design.dcp are compatible
INFO: [Vivado 12-3501] pr_verify Implement/Config_dct/top_route_design.dcp Implement/Config_blank/top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp_2/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7642.273 ; gain = 61.672 ; free physical = 72 ; free virtual = 864
Restored from archive | CPU: 4.310000 secs | Memory: 60.399971 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7642.273 ; gain = 61.672 ; free physical = 74 ; free virtual = 864
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: Implement/Config_dct/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054

DCP2: Implement/Config_blank/top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 5661
  Number of static tiles compared           = 5540
  Number of static sites compared           = 3803
  Number of static cells compared           = 18508
  Number of static routed nodes compared    = 299904
  Number of static routed pips compared     = 280054
INFO: [Vivado 12-3253] PR_VERIFY: check points Implement/Config_dct/top_route_design.dcp and Implement/Config_blank/top_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:02:21 ; elapsed = 00:02:41 . Memory (MB): peak = 7734.238 ; gain = 378.242 ; free physical = 70 ; free virtual = 721
close_project
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 7734.238 ; gain = 0.000 ; free physical = 68 ; free virtual = 747
source generate_bitstreams.tcl
# open_checkpoint Implement/Config_dct/top_route_design.dcp 
Command: open_checkpoint Implement/Config_dct/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7734.238 ; gain = 0.000 ; free physical = 67 ; free virtual = 748
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7734.242 ; gain = 0.000 ; free physical = 75 ; free virtual = 711
Restored from archive | CPU: 3.700000 secs | Memory: 30.674446 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7734.242 ; gain = 0.000 ; free physical = 70 ; free virtual = 711
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 7739.238 ; gain = 5.000 ; free physical = 71 ; free virtual = 713
# write_bitstream -file Bitstreams/Config_dct.bit 
Command: write_bitstream -file Bitstreams/Config_dct.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_jpeg0" Reconfigurable Module "bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream Bitstreams/Config_dct.bit...
Process Partition "pblock_jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 12791168 bits.
Writing bitstream Bitstreams/Config_dct_pblock_jpeg0_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 7817.590 ; gain = 78.352 ; free physical = 69 ; free virtual = 677
# write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/Config_dct_pblock_jpeg0_partial.bit" Bitstreams/dct.bin
Command: write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit {up 0 Bitstreams/Config_dct_pblock_jpeg0_partial.bit} Bitstreams/dct.bin
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile Bitstreams/Config_dct_pblock_jpeg0_partial.bit
WARNING: [Writecfgmem 68-32] Bitfile Bitstreams/Config_dct_pblock_jpeg0_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 2 MB
Writing file Bitstreams/dct.bin
Writing log file Bitstreams/dct.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               2M
Start Address      0x00000000
End Address        0x001FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x001865AF    Nov 26 19:35:51 2017    Bitstreams/Config_dct_pblock_jpeg0_partial.bit
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# close_project 
# open_checkpoint Implement/Config_quantization/top_route_design.dcp 
Command: open_checkpoint Implement/Config_quantization/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7817.590 ; gain = 0.000 ; free physical = 74 ; free virtual = 671
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7817.590 ; gain = 0.000 ; free physical = 75 ; free virtual = 674
Restored from archive | CPU: 3.150000 secs | Memory: 29.750717 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7817.590 ; gain = 0.000 ; free physical = 70 ; free virtual = 674
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 7817.590 ; gain = 0.000 ; free physical = 64 ; free virtual = 673
# write_bitstream -file Bitstreams/Config_quantization.bit 
Command: write_bitstream -file Bitstreams/Config_quantization.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_jpeg0" Reconfigurable Module "bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream Bitstreams/Config_quantization.bit...
Process Partition "pblock_jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 12791168 bits.
Writing bitstream Bitstreams/Config_quantization_pblock_jpeg0_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:05 ; elapsed = 00:02:00 . Memory (MB): peak = 7819.590 ; gain = 2.000 ; free physical = 75 ; free virtual = 672
# write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/Config_quantization_pblock_jpeg0_partial.bit" Bitstreams/quantization.bin
Command: write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit {up 0 Bitstreams/Config_quantization_pblock_jpeg0_partial.bit} Bitstreams/quantization.bin
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile Bitstreams/Config_quantization_pblock_jpeg0_partial.bit
WARNING: [Writecfgmem 68-32] Bitfile Bitstreams/Config_quantization_pblock_jpeg0_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 2 MB
Writing file Bitstreams/quantization.bin
Writing log file Bitstreams/quantization.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               2M
Start Address      0x00000000
End Address        0x001FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x001865AF    Nov 26 19:38:18 2017    Bitstreams/Config_quantization_pblock_jpeg0_partial.bit
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# close_project 
# open_checkpoint Implement/Config_blank/top_route_design.dcp 
Command: open_checkpoint Implement/Config_blank/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 72 ; free virtual = 674
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 68 ; free virtual = 679
Restored from archive | CPU: 3.650000 secs | Memory: 33.060287 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 67 ; free virtual = 679
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 73 ; free virtual = 684
# write_bitstream -file Bitstreams/blank.bit 
Command: write_bitstream -file Bitstreams/blank.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y52:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y56:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y58:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y61:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y62:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y67:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y68:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y69:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y71:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y72:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y78:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y79:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y97:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X100Y98:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y58:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y66:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y67:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y68:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y72:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y73:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y74:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y75:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y78:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y79:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y82:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y93:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X102Y94:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y55:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y61:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y62:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y63:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y64:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y65:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y83:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y91:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y94:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y51:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y54:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y56:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y58:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y60:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y61:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y62:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y63:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y64:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y65:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y66:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y67:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y68:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y69:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y70:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y71:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y72:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y73:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y74:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y75:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y76:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y77:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y78:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y79:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y80:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y81:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y82:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y83:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y84:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X108Y85:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X112Y51:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y31:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y32:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y35:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y36:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y37:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y41:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y63:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X62Y65:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X66Y37:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X66Y39:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X66Y41:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y32:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y34:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y35:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y36:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y37:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y39:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y40:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y42:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y43:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y45:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y46:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X82Y47:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y32:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y35:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y36:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y39:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y40:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y42:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y45:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y47:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y48:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y65:C5LUT. For this programming the O5 output pin should have a signal.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 467 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_jpeg0" Reconfigurable Module "bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream Bitstreams/blank.bit...
Process Partition "pblock_jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 12791168 bits.
Writing bitstream Bitstreams/blank_pblock_jpeg0_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:09 ; elapsed = 00:02:02 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 73 ; free virtual = 688
# write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/blank_pblock_jpeg0_partial.bit" Bitstreams/blank.bin
Command: write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit {up 0 Bitstreams/blank_pblock_jpeg0_partial.bit} Bitstreams/blank.bin
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile Bitstreams/blank_pblock_jpeg0_partial.bit
WARNING: [Writecfgmem 68-32] Bitfile Bitstreams/blank_pblock_jpeg0_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 2 MB
Writing file Bitstreams/blank.bin
Writing log file Bitstreams/blank.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               2M
Start Address      0x00000000
End Address        0x001FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x001865AF    Nov 26 19:40:50 2017    Bitstreams/blank_pblock_jpeg0_partial.bit
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# close_project 
# open_checkpoint Implement/Config_rle/top_route_design.dcp 
Command: open_checkpoint Implement/Config_rle/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 77 ; free virtual = 690
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 75 ; free virtual = 691
Restored from archive | CPU: 3.490000 secs | Memory: 33.920372 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 71 ; free virtual = 691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 68 ; free virtual = 690
# write_bitstream -file Bitstreams/Config_rle.bit 
Command: write_bitstream -file Bitstreams/Config_rle.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 3584 net(s) have no routable loads. The problem bus(es) and/or net(s) are bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[32], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[33], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[34], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[35], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[36], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[37], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[38], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[39], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[40], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[41], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[42], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[43], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[44], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[45], bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a16[46] (the first 15 of 3584 listed).
INFO: [DRC 23-20] Rule violation (REQP-181) writefirst - Synchronous clocking is detected for BRAM (bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/quantized_block/INST_MEMB64W64_sub_1/MEMB64W64_r_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC 23-20] Rule violation (REQP-181) writefirst - Synchronous clocking is detected for BRAM (bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC 23-20] Rule violation (REQP-181) writefirst - Synchronous clocking is detected for BRAM (bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0/INST_dat/zz/INST_MEMB64W64_sub_1/MEMB64W64_r_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_jpeg0" Reconfigurable Module "bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream Bitstreams/Config_rle.bit...
Process Partition "pblock_jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 12791168 bits.
Writing bitstream Bitstreams/Config_rle_pblock_jpeg0_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:15 ; elapsed = 00:02:08 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 71 ; free virtual = 692
# write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/Config_rle_pblock_jpeg0_partial.bit" Bitstreams/rle.bin
Command: write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit {up 0 Bitstreams/Config_rle_pblock_jpeg0_partial.bit} Bitstreams/rle.bin
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile Bitstreams/Config_rle_pblock_jpeg0_partial.bit
WARNING: [Writecfgmem 68-32] Bitfile Bitstreams/Config_rle_pblock_jpeg0_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 2 MB
Writing file Bitstreams/rle.bin
Writing log file Bitstreams/rle.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               2M
Start Address      0x00000000
End Address        0x001FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x001865AF    Nov 26 19:43:26 2017    Bitstreams/Config_rle_pblock_jpeg0_partial.bit
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# close_project
# open_checkpoint Implement/Config_huffman/top_route_design.dcp 
Command: open_checkpoint Implement/Config_huffman/top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 64 ; free virtual = 690
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Finished Parsing XDC File [/home/mihir/JPEG_Thesis_2/BRAM_Complete_System_PR/PRLab/.Xil/Vivado-13767-legolas1.utdallas.edu/dcp/bram_design_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 72 ; free virtual = 691
Restored from archive | CPU: 3.220000 secs | Memory: 30.606262 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 71 ; free virtual = 691
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 68 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 7819.590 ; gain = 0.000 ; free physical = 71 ; free virtual = 688
# write_bitstream -file Bitstreams/Config_huffman.bit 
Command: write_bitstream -file Bitstreams/Config_huffman.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X86Y25:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X102Y59:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X86Y24:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X86Y25:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X98Y53:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-63) SLICEM_5lutO5_A5 - Dangling output pin O5 on site SLICE_X102Y59:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-63) SLICEM_5lutO5_A5 - Dangling output pin O5 on site SLICE_X86Y24:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-63) SLICEM_5lutO5_A5 - Dangling output pin O5 on site SLICE_X86Y25:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_jpeg0" Reconfigurable Module "bram_design_system_i/REV2_JPEG_IP_DESIGN_0/inst/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI_inst/jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream Bitstreams/Config_huffman.bit...
Process Partition "pblock_jpeg0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 12791168 bits.
Writing bitstream Bitstreams/Config_huffman_pblock_jpeg0_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:04 ; elapsed = 00:01:58 . Memory (MB): peak = 7824.594 ; gain = 5.004 ; free physical = 62 ; free virtual = 685
# write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 Bitstreams/Config_huffman_pblock_jpeg0_partial.bit" Bitstreams/huffman.bin
Command: write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit {up 0 Bitstreams/Config_huffman_pblock_jpeg0_partial.bit} Bitstreams/huffman.bin
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile Bitstreams/Config_huffman_pblock_jpeg0_partial.bit
WARNING: [Writecfgmem 68-32] Bitfile Bitstreams/Config_huffman_pblock_jpeg0_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 2 MB
Writing file Bitstreams/huffman.bin
Writing log file Bitstreams/huffman.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               2M
Start Address      0x00000000
End Address        0x001FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x001865AF    Nov 26 19:45:50 2017    Bitstreams/Config_huffman_pblock_jpeg0_partial.bit
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# close_project
