Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MEMARRAY_V3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEMARRAY_V3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEMARRAY_V3"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1157

---- Source Options
Top Module Name                    : MEMARRAY_V3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\DSP_INPUT_C.vhd" into library work
Parsing entity <DSP_INPUT_C>.
Parsing architecture <DSP_INPUT_C_a> of entity <dsp_input_c>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k_synth.vhd" into library work
Parsing entity <BRAM18x1k>.
Parsing architecture <virtex7> of entity <bram18x1k>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k.vhd" into library work
Parsing entity <BRAM18x1k>.
WARNING:HDLCompiler:685 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k.vhd" Line 43: Overwriting existing primary unit bram18x1k
Parsing architecture <BRAM18x1k_a> of entity <bram18x1k>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\SharedLibraries\txt_util.vhd" into library work
Parsing package <txt_util>.
Parsing package body <txt_util>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\SharedLibraries\MATRIX_MUL_IP_CORE_LIBRARY.vhd" into library work
Parsing package <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing package body <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" into library work
Parsing entity <CONTROL_UNIT>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd" into library work
Parsing entity <BRAM_WRAPPER_V2>.
Parsing architecture <Behavioral> of entity <bram_wrapper_v2>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd" into library work
Parsing entity <MEMARRAY_V3>.
Parsing architecture <Behavioral> of entity <memarray_v3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MEMARRAY_V3> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd" Line 144: Assignment to i_addrb ignored, since the identifier is never used

Elaborating entity <CONTROL_UNIT> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" Line 80: Assignment to g_cnt_delay_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" Line 136: Assignment to s_a ignored, since the identifier is never used

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd" Line 53: Assignment to i_oe ignored, since the identifier is never used

Elaborating entity <BRAM18x1k> (architecture <BRAM18x1k_a>) from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DSP_INPUT_C> (architecture <DSP_INPUT_C_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEMARRAY_V3>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd".
        COLUMN_TOTAL = 3
        OPCODE_WIDTH = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        DATA_WIDE_WIDTH = 48
WARNING:Xst:647 - Input <OE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <p_ADDRA<1>>.
    Found 10-bit register for signal <p_ADDRA<2>>.
    Found 10-bit register for signal <p_ADDRA<3>>.
    Found 10-bit register for signal <p_ADDRA<4>>.
    Found 10-bit register for signal <p_ADDRA<5>>.
    Found 10-bit register for signal <p_ADDRA<6>>.
    Found 10-bit register for signal <p_ADDRA<7>>.
    Found 3-bit register for signal <p_WEB<0>>.
    Found 3-bit register for signal <p_WEB<1>>.
    Found 3-bit register for signal <p_WEB<2>>.
    Found 3-bit register for signal <p_WEB<3>>.
    Found 3-bit register for signal <p_WEB<4>>.
    Found 3-bit register for signal <p_WEB<5>>.
    Found 3-bit register for signal <p_WEB<6>>.
    Found 3-bit register for signal <p_WEB<7>>.
    Found 9-bit register for signal <i_ADDRA<8:0>>.
    Found 3-bit register for signal <i_WEB>.
    Found 3-bit register for signal <p_OPCODE<0>>.
    Found 3-bit register for signal <p_OPCODE<1>>.
    Found 3-bit register for signal <i_OPCODE>.
    Found 10-bit register for signal <p_ADDRA<0>>.
    Summary:
	inferred 125 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <MEMARRAY_V3> synthesized.

Synthesizing Unit <CONTROL_UNIT>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd".
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        OPCODE_WIDTH = 3
        COLUMN_TOTAL = 3
    Found 5-bit register for signal <v_cnt_delay_ready>.
    Found 1-bit register for signal <READY>.
    Found 1-bit register for signal <LOADING_DONE>.
    Found 1-bit register for signal <UN_LOADING_DONE>.
    Found 1-bit register for signal <OP_DONE>.
    Found 2-bit register for signal <i_row_cnt>.
    Found 2-bit register for signal <i_col_cnt>.
    Found 2-bit register for signal <i_addr_cnt>.
    Found 1-bit register for signal <G_EN>.
    Found 1-bit register for signal <v_OP_DONE>.
    Found 4-bit register for signal <next_state>.
    Found 1-bit register for signal <CONTROL_A_INPUT_OF_DSP>.
    Found 2-bit register for signal <i>.
    Found 2-bit register for signal <j>.
    Found 1-bit register for signal <P_SHFT>.
    Found 1-bit register for signal <WE>.
    Found 3-bit register for signal <OPCODE>.
    Found 10-bit register for signal <s_P_ADDR>.
    Found 3-bit register for signal <s_CSEL>.
    Found 1-bit register for signal <v_LOADING_DONE>.
    Found 1-bit register for signal <v_WE>.
    Found 3-bit register for signal <v_CSEL>.
    Found 3-bit register for signal <v_OPCODE>.
    Found 1-bit register for signal <v_UNLOAD_DONE>.
    Found 4-bit register for signal <current_state>.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_30_OUT> created at line 193.
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_31_OUT> created at line 193.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_231_OUT> created at line 540.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_269_OUT> created at line 591.
    Found 4-bit subtractor for signal <n0402> created at line 193.
    Found 5-bit adder for signal <v_cnt_delay_ready[4]_GND_8_o_add_5_OUT> created at line 110.
    Found 3-bit adder for signal <n0384> created at line 341.
    Found 2-bit adder for signal <GND_8_o_j[1]_add_146_OUT> created at line 392.
    Found 3-bit adder for signal <n0382> created at line 442.
    Found 2-bit adder for signal <i_addr_cnt[1]_GND_8_o_add_188_OUT> created at line 451.
    Found 2-bit adder for signal <n0410> created at line 455.
    Found 2-bit adder for signal <i[1]_GND_8_o_add_197_OUT> created at line 469.
    Found 2-bit subtractor for signal <GND_8_o_GND_8_o_sub_105_OUT<1:0>> created at line 336.
    Found 2-bit subtractor for signal <GND_8_o_GND_8_o_sub_112_OUT<1:0>> created at line 343.
    Found 2-bit subtractor for signal <GND_8_o_GND_8_o_sub_117_OUT<1:0>> created at line 348.
    Found 2-bit subtractor for signal <GND_8_o_GND_8_o_sub_196_OUT<1:0>> created at line 461.
    Found 3-bit shifter logical right for signal <n0404> created at line 193
    Found 3-bit shifter logical left for signal <n0403> created at line 193
    Found 5-bit comparator lessequal for signal <n0000> created at line 101
    Found 5-bit comparator lessequal for signal <n0006> created at line 111
    Found 5-bit comparator lessequal for signal <n0016> created at line 120
    Found 2-bit comparator greater for signal <j[1]_PWR_8_o_LessThan_29_o> created at line 192
    Found 3-bit comparator lessequal for signal <n0105> created at line 345
    Found 3-bit comparator lessequal for signal <n0120> created at line 396
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 114 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <CONTROL_UNIT> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_1>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 0
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_9_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_9_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_1> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_2>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 1
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_11_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_11_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_11_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_11_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_2> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_3>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 2
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_12_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_12_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_12_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_12_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 26
 2-bit adder                                           : 4
 2-bit subtractor                                      : 4
 3-bit adder                                           : 2
 3-bit subtractor                                      : 3
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Registers                                            : 61
 1-bit register                                        : 18
 10-bit register                                       : 15
 18-bit register                                       : 3
 2-bit register                                        : 5
 3-bit register                                        : 16
 4-bit register                                        : 2
 5-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 12
 2-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 2
 5-bit comparator lessequal                            : 3
 9-bit comparator greater                              : 6
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 19
 10-bit 2-to-1 multiplexer                             : 9
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 58
 3-bit 2-to-1 multiplexer                              : 19
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 15
# Logic shifters                                       : 2
 3-bit shifter logical left                            : 1
 3-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DSP_INPUT_C.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/BRAM18x1k.ngc>.
Loading core <DSP_INPUT_C> for timing and area information for instance <FIRST_DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[1].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[2].DSP>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
WARNING:Xst:1293 - FF/Latch <v_UNLOAD_DONE> has a constant value of 0 in block <FSM_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <p_ADDRA_0_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_1_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_2_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_3_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_4_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_5_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_6_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_7_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_0_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_1_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_2_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_3_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_4_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_5_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_6_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_7_9> of sequential type is unconnected in block <MEMARRAY_V3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 26
 2-bit adder                                           : 4
 2-bit subtractor                                      : 4
 3-bit adder                                           : 2
 3-bit subtractor                                      : 3
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Registers                                            : 294
 Flip-Flops                                            : 294
# Comparators                                          : 12
 2-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 2
 5-bit comparator lessequal                            : 3
 9-bit comparator greater                              : 6
# Multiplexers                                         : 143
 1-bit 2-to-1 multiplexer                              : 32
 10-bit 2-to-1 multiplexer                             : 8
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 58
 3-bit 2-to-1 multiplexer                              : 18
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 15
# Logic shifters                                       : 2
 3-bit shifter logical left                            : 1
 3-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <v_UNLOAD_DONE> has a constant value of 0 in block <CONTROL_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <v_OPCODE_0> of sequential type is unconnected in block <CONTROL_UNIT>.
WARNING:Xst:2677 - Node <v_OPCODE_1> of sequential type is unconnected in block <CONTROL_UNIT>.
WARNING:Xst:2677 - Node <v_OPCODE_2> of sequential type is unconnected in block <CONTROL_UNIT>.
INFO:Xst:2261 - The FF/Latch <s_P_ADDR_2> in Unit <CONTROL_UNIT> is equivalent to the following 7 FFs/Latches, which will be removed : <s_P_ADDR_3> <s_P_ADDR_4> <s_P_ADDR_5> <s_P_ADDR_6> <s_P_ADDR_7> <s_P_ADDR_8> <s_P_ADDR_9> 

Optimizing unit <MEMARRAY_V3> ...

Optimizing unit <CONTROL_UNIT> ...

Optimizing unit <BRAM_WRAPPER_V2_1> ...

Optimizing unit <BRAM_WRAPPER_V2_2> ...

Optimizing unit <BRAM_WRAPPER_V2_3> ...
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addrb_9> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[2].MEMA/i_addrb_9> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_3_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_3_3> <p_ADDRA_3_4> <p_ADDRA_3_5> <p_ADDRA_3_6> <p_ADDRA_3_7> <p_ADDRA_3_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_4_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_4_3> <p_ADDRA_4_4> <p_ADDRA_4_5> <p_ADDRA_4_6> <p_ADDRA_4_7> <p_ADDRA_4_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_5_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_5_3> <p_ADDRA_5_4> <p_ADDRA_5_5> <p_ADDRA_5_6> <p_ADDRA_5_7> <p_ADDRA_5_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_6_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_6_3> <p_ADDRA_6_4> <p_ADDRA_6_5> <p_ADDRA_6_6> <p_ADDRA_6_7> <p_ADDRA_6_8> 
INFO:Xst:2261 - The FF/Latch <i_ADDRA_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <i_ADDRA_3> <i_ADDRA_4> <i_ADDRA_5> <i_ADDRA_6> <i_ADDRA_7> <i_ADDRA_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_7_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_7_3> <p_ADDRA_7_4> <p_ADDRA_7_5> <p_ADDRA_7_6> <p_ADDRA_7_7> <p_ADDRA_7_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_0_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_0_3> <p_ADDRA_0_4> <p_ADDRA_0_5> <p_ADDRA_0_6> <p_ADDRA_0_7> <p_ADDRA_0_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following 4 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_addra_7> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_6> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_5> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_3> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_1_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_1_3> <p_ADDRA_1_4> <p_ADDRA_1_5> <p_ADDRA_1_6> <p_ADDRA_1_7> <p_ADDRA_1_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following 4 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_addra_7> <BLOCK_A_MEM_GEN[0].MEMA/i_addra_6> <BLOCK_A_MEM_GEN[0].MEMA/i_addra_5> <BLOCK_A_MEM_GEN[0].MEMA/i_addra_3> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_9> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_9> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_2_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDRA_2_3> <p_ADDRA_2_4> <p_ADDRA_2_5> <p_ADDRA_2_6> <p_ADDRA_2_7> <p_ADDRA_2_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following 5 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addra_7> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_6> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_5> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_4> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEMARRAY_V3, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch : <BLOCK_A_MEM_GEN[0].MEMA/i_addra_4> 
INFO:Xst:2260 - The FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch : <BLOCK_A_MEM_GEN[2].MEMA/i_addra_4> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_addra_4> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_addra_4> 
FlipFlop FSM_UNIT/current_state_0 has been replicated 1 time(s)
FlipFlop FSM_UNIT/current_state_1 has been replicated 2 time(s)
FlipFlop FSM_UNIT/current_state_2 has been replicated 1 time(s)
FlipFlop FSM_UNIT/current_state_3 has been replicated 1 time(s)
FlipFlop FSM_UNIT/s_P_ADDR_2 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <MEMARRAY_V3> :
	Found 3-bit shift register for signal <i_OPCODE_0>.
	Found 3-bit shift register for signal <i_OPCODE_1>.
	Found 3-bit shift register for signal <i_OPCODE_2>.
	Found 8-bit shift register for signal <i_ADDRA_0>.
	Found 8-bit shift register for signal <i_ADDRA_1>.
	Found 9-bit shift register for signal <i_ADDRA_2>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[0].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[1].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[2].MEMA/i_wea_0>.
Unit <MEMARRAY_V3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 156
 Flip-Flops                                            : 156
# Shift Registers                                      : 9
 3-bit shift register                                  : 3
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEMARRAY_V3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 492
#      GND                         : 7
#      INV                         : 4
#      LUT2                        : 228
#      LUT3                        : 38
#      LUT4                        : 38
#      LUT5                        : 49
#      LUT6                        : 115
#      MUXF7                       : 6
#      VCC                         : 7
# FlipFlops/Latches                : 573
#      FD                          : 518
#      FDE                         : 34
#      FDR                         : 21
# RAMS                             : 3
#      RAMB18E1                    : 3
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 36
#      OBUF                        : 36
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1157-2 


Slice Logic Utilization: 
 Number of Slice Registers:             573  out of  607200     0%  
 Number of Slice LUTs:                  481  out of  303600     0%  
    Number used as Logic:               472  out of  303600     0%  
    Number used as Memory:                9  out of  130800     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    955
   Number with an unused Flip Flop:     382  out of    955    40%  
   Number with an unused LUT:           474  out of    955    49%  
   Number of fully used LUT-FF pairs:    99  out of    955    10%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          75
 Number of bonded IOBs:                  73  out of    600    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of   1030     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of   2800     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 588   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.669ns (Maximum Frequency: 374.644MHz)
   Minimum input arrival time before clock: 3.613ns
   Maximum output required time after clock: 0.699ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.669ns (frequency: 374.644MHz)
  Total number of paths / destination ports: 3871 / 1028
-------------------------------------------------------------------------
Delay:               2.669ns (Levels of Logic = 5)
  Source:            FSM_UNIT/current_state_3_1 (FF)
  Destination:       BLOCK_A_MEM_GEN[2].MEMA/i_addrb_8 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: FSM_UNIT/current_state_3_1 to BLOCK_A_MEM_GEN[2].MEMA/i_addrb_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.236   0.527  FSM_UNIT/current_state_3_1 (FSM_UNIT/current_state_3_1)
     LUT4:I0->O            5   0.043   0.373  FSM_UNIT/GND_8_o_PWR_8_o_OR_13_o1_1 (FSM_UNIT/GND_8_o_PWR_8_o_OR_13_o1)
     LUT4:I3->O           21   0.043   0.606  Mmux_s_MUL_ADDRB41 (s_MUL_ADDRB<3>)
     LUT6:I3->O            3   0.043   0.362  BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT911 (BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT911)
     LUT6:I5->O            1   0.043   0.350  BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT92_SW0 (N35)
     LUT6:I5->O            1   0.043   0.000  BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT93 (BLOCK_A_MEM_GEN[2].MEMA/ADDRB[8]_ADDRB[8]_mux_20_OUT<8>)
     FD:D                     -0.000          BLOCK_A_MEM_GEN[2].MEMA/i_addrb_8
    ----------------------------------------
    Total                      2.669ns (0.451ns logic, 2.218ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1523 / 137
-------------------------------------------------------------------------
Offset:              3.613ns (Levels of Logic = 8)
  Source:            ADDRB<8> (PAD)
  Destination:       BLOCK_A_MEM_GEN[2].MEMA/i_addrb_8 (FF)
  Destination Clock: CLK rising

  Data Path: ADDRB<8> to BLOCK_A_MEM_GEN[2].MEMA/i_addrb_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.000   0.658  ADDRB_8_IBUF (ADDRB_8_IBUF)
     LUT6:I0->O            3   0.043   0.417  BLOCK_A_MEM_GEN[2].MEMA/GND_12_o_ADDRB[8]_LessThan_16_o11_SW0 (N33)
     LUT2:I0->O            1   0.043   0.350  BLOCK_A_MEM_GEN[2].MEMA/GND_12_o_ADDRB[8]_LessThan_16_o11 (BLOCK_A_MEM_GEN[2].MEMA/GND_12_o_ADDRB[8]_LessThan_16_o1)
     LUT6:I5->O            1   0.043   0.613  BLOCK_A_MEM_GEN[2].MEMA/GND_12_o_ADDRB[8]_LessThan_16_o12_SW1 (N65)
     LUT6:I0->O            8   0.043   0.561  BLOCK_A_MEM_GEN[2].MEMA/GND_12_o_ADDRB[8]_LessThan_16_o12 (BLOCK_A_MEM_GEN[2].MEMA/GND_12_o_ADDRB[8]_LessThan_16_o)
     LUT6:I2->O            3   0.043   0.362  BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT911 (BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT911)
     LUT6:I5->O            1   0.043   0.350  BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT92_SW0 (N35)
     LUT6:I5->O            1   0.043   0.000  BLOCK_A_MEM_GEN[2].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT93 (BLOCK_A_MEM_GEN[2].MEMA/ADDRB[8]_ADDRB[8]_mux_20_OUT<8>)
     FD:D                     -0.000          BLOCK_A_MEM_GEN[2].MEMA/i_addrb_8
    ----------------------------------------
    Total                      3.613ns (0.301ns logic, 3.312ns route)
                                       (8.3% logic, 91.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              0.699ns (Levels of Logic = 2)
  Source:            sec_inst (DSP)
  Destination:       DOUT<17> (PAD)
  Source Clock:      CLK rising

  Data Path: sec_inst to DOUT<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:CLK->out          3   0.348   0.351  sec_inst (sec_net)
     end scope: 'BLOCK_A_DSP_GEN[2].DSP/blk00000001:P<17>'
     end scope: 'BLOCK_A_DSP_GEN[2].DSP:p<17>'
     OBUF:I->O                 0.000          DOUT_17_OBUF (DOUT<17>)
    ----------------------------------------
    Total                      0.699ns (0.348ns logic, 0.351ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.669|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.07 secs
 
--> 

Total memory usage is 458832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :   19 (   0 filtered)

