/* Generated by Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "../../../cpu_wrapper_RT2.v:6.1-534.10" *)
module cpu_wrapper(Din_emu, Dout_emu, Addr_emu, load_emu, get_emu, IO_Req, clk_emu, clk_dut, clk_LED);
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8" *)
  wire [7:0] _0000_;
  (* src = "../../../cpu_wrapper_RT2.v:115.5-132.8" *)
  wire _0001_;
  (* src = "../../../cpu_wrapper_RT2.v:115.5-132.8" *)
  wire _0002_;
  (* src = "../../../cpu_wrapper_RT2.v:115.5-132.8" *)
  wire _0003_;
  (* src = "../../../cpu_wrapper_RT2.v:188.5-205.8" *)
  wire _0004_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0005_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0006_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0007_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0008_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0009_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0010_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0011_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0012_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0013_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0014_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0015_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0016_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0017_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0018_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0019_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0020_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0021_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0022_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0023_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0024_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0025_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0026_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0027_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0028_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0029_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0030_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0031_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0032_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0033_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0034_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0035_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0036_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0037_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0038_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0039_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0040_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0041_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0042_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0043_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0044_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0045_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0046_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0047_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0048_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0049_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0050_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0051_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0052_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0053_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0054_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0055_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0056_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0057_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0058_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0059_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0060_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0061_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0062_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0063_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0064_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0065_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0066_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0067_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0068_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0069_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0070_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0071_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0072_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0073_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0074_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0075_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0076_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0077_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0078_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0079_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0080_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0081_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0082_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0083_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0084_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0085_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0086_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0087_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0088_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0089_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0090_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0091_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0092_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0093_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0094_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0095_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0096_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0097_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0098_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0099_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0100_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0101_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0102_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0103_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0104_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0105_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0106_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0107_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0108_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0109_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0110_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0111_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0112_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0113_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0114_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0115_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0116_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0117_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0118_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0119_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0120_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0121_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0122_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0123_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0124_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0125_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0126_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0127_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0128_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0129_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0130_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0131_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0132_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0133_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0134_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0135_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0136_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0137_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0138_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0139_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0140_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0141_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0142_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0143_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0144_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0145_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0146_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0147_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0148_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0149_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0150_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0151_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0152_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0153_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0154_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0155_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0156_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0157_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0158_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0159_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0160_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0161_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0162_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0163_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0164_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0165_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0166_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0167_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0168_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0169_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0170_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0171_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0172_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0173_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0174_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0175_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0176_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0177_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0178_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0179_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0180_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0181_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0182_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0183_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0184_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0185_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0186_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0187_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0188_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0189_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0190_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0191_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0192_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0193_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0194_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0195_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0196_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0197_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0198_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0199_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0200_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0201_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0202_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0203_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0204_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0205_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0206_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0207_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0208_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0209_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0210_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0211_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0212_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0213_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0214_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0215_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0216_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0217_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0218_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0219_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0220_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0221_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0222_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0223_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0224_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0225_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0226_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0227_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0228_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0229_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0230_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0231_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0232_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0233_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0234_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0235_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0236_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0237_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0238_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0239_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0240_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0241_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0242_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0243_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0244_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0245_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0246_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0247_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0248_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0249_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0250_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0251_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0252_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0253_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0254_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  (* src = "../../../../source/cpu.v:768.1-784.8" *)
  wire _0272_;
  (* src = "../../../../source/cpu.v:839.1-848.8" *)
  wire _0273_;
  (* src = "../../../../source/cpu.v:823.1-834.31" *)
  wire _0274_;
  (* src = "../../../../source/cpu.v:804.1-817.23" *)
  wire _0275_;
  (* src = "../../../../source/cpu.v:853.1-863.23" *)
  wire _0276_;
  (* src = "../../../../source/cpu.v:790.1-802.8" *)
  wire _0277_;
  (* src = "../../../../source/cpu.v:500.1-504.32" *)
  wire _0278_;
  (* src = "../../../../source/cpu.v:1270.17-1270.28" *)
  wire _0279_;
  (* src = "../../../../source/cpu.v:1271.17-1271.28" *)
  wire _0280_;
  (* src = "../../../../source/cpu.v:1272.17-1272.28" *)
  wire _0281_;
  (* src = "../../../../source/cpu.v:1273.17-1273.28" *)
  wire _0282_;
  (* src = "../../../../source/cpu.v:1274.17-1274.28" *)
  wire _0283_;
  (* src = "../../../../source/cpu.v:1275.17-1275.28" *)
  wire _0284_;
  (* src = "../../../../source/cpu.v:1276.17-1276.28" *)
  wire _0285_;
  (* src = "../../../../source/cpu.v:1277.17-1277.28" *)
  wire _0286_;
  (* src = "../../../../source/cpu.v:1278.17-1278.28" *)
  wire _0287_;
  (* src = "../../../../source/cpu.v:1146.14-1146.55" *)
  wire _0288_;
  (* src = "../../../../source/cpu.v:423.14-424.59" *)
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0300_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0301_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0302_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0303_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0304_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0305_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0306_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0307_;
  (* src = "../../../../source/ALU8.v:116.16-116.29" *)
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0315_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0316_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _0317_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:108.22-108.23" *)
  wire [4:0] _0318_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0319_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0320_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0321_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0322_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0323_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0324_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0325_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0326_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0327_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0328_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 15" *)
  wire [15:0] _0329_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [15:0] _0330_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [15:0] _0331_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0332_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0333_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0334_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0335_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0336_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0337_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0338_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0339_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0340_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0341_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0342_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0343_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0344_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0345_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0346_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0347_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0348_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [5:0] _0353_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _0354_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 16 17 19" *)
  wire [19:0] _0355_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [3:0] _0356_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1060.9-1079.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0357_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1038.9-1054.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0358_;
  wire [7:0] _0359_;
  wire [7:0] _0360_;
  wire _0361_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:0.0-0.0|../../../cpu_wrapper_RT2.v:157.13-182.20|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0362_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0363_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0364_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0365_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0366_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0367_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0368_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0369_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0370_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0371_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0372_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0373_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0374_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0375_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0376_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0377_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0378_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0379_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0380_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0381_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0382_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0383_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0384_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0385_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0386_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0387_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0388_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0389_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0390_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0391_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0392_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0393_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0394_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0395_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0396_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0397_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0398_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0399_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0400_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0401_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0402_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0403_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0404_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0405_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0406_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0407_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0408_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0409_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0410_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0411_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0412_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0413_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0414_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0415_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0416_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0417_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0418_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0419_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0420_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0421_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0422_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0423_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0424_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0425_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0426_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0427_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0428_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0429_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0430_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0431_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0432_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0433_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0434_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0435_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0436_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0437_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0438_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0439_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0440_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0441_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0442_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0443_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0444_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0445_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0446_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0447_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0448_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0449_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0450_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0451_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0452_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0453_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0454_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0455_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0456_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0457_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0458_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0459_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0460_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0461_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0462_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0463_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0464_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0465_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0466_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0467_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0468_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0469_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0470_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0471_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0472_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0473_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0474_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0475_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0476_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0477_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0478_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0479_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0480_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0481_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0482_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0483_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0484_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0485_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0486_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0487_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0488_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0489_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0490_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0491_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0492_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0493_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0494_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0495_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0496_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0497_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0498_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0499_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0500_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0501_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0502_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0503_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0504_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0505_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0506_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0507_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0508_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0509_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0510_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0511_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0512_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0513_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0514_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0515_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0516_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0517_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0518_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0519_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0520_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0521_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0522_;
  (* src = "../../../cpu_wrapper_RT2.v:41.17-41.19" *)
  wire [15:0] AB;
  (* src = "../../../cpu_wrapper_RT2.v:12.21-12.29" *)
  input [2:0] Addr_emu;
  wire [2:0] Addr_emu;
  (* src = "../../../cpu_wrapper_RT2.v:237.15-237.19" *)
  wire [7:0] DI_M;
  (* src = "../../../cpu_wrapper_RT2.v:10.21-10.28" *)
  input [7:0] Din_emu;
  wire [7:0] Din_emu;
  (* src = "../../../cpu_wrapper_RT2.v:11.21-11.29" *)
  output [7:0] Dout_emu;
  wire [7:0] Dout_emu;
  (* src = "../../../cpu_wrapper_RT2.v:50.17-50.23" *)
  wire Dsp_Rd;
  (* src = "../../../cpu_wrapper_RT2.v:148.17-148.24" *)
  wire [7:0] Dsp_Reg;
  (* src = "../../../cpu_wrapper_RT2.v:49.17-49.28" *)
  wire [7:0] Dsp_Reg_Out;
  (* src = "../../../cpu_wrapper_RT2.v:114.10-114.21" *)
  wire Dsp_Reg_Sel;
  (* src = "../../../cpu_wrapper_RT2.v:14.21-14.27" *)
  output IO_Req;
  wire IO_Req;
  (* src = "../../../cpu_wrapper_RT2.v:36.17-36.20" *)
  wire IRQ;
  (* src = "../../../cpu_wrapper_RT2.v:208.26-208.33" *)
  wire [7:0] Kbd_Ctl;
  (* src = "../../../cpu_wrapper_RT2.v:48.17-48.28" *)
  wire [7:0] Kbd_Ctl_Out;
  (* src = "../../../cpu_wrapper_RT2.v:113.10-113.21" *)
  wire Kbd_Ctl_Sel;
  (* src = "../../../cpu_wrapper_RT2.v:45.17-45.23" *)
  wire [7:0] Kbd_In;
  (* src = "../../../cpu_wrapper_RT2.v:208.17-208.24" *)
  wire [7:0] Kbd_Reg;
  (* src = "../../../cpu_wrapper_RT2.v:47.17-47.28" *)
  wire [7:0] Kbd_Reg_Out;
  (* src = "../../../cpu_wrapper_RT2.v:112.10-112.21" *)
  wire Kbd_Reg_Sel;
  (* src = "../../../cpu_wrapper_RT2.v:46.17-46.23" *)
  wire Kbd_Wr;
  (* src = "../../../cpu_wrapper_RT2.v:187.9-187.16" *)
  wire Kbd_Wr0;
  (* src = "../../../cpu_wrapper_RT2.v:187.18-187.25" *)
  wire Kbd_Wr1;
  (* src = "../../../cpu_wrapper_RT2.v:56.17-56.28" *)
  wire [15:0] Mem_Emu_Adr;
  (* src = "../../../cpu_wrapper_RT2.v:53.17-53.28" *)
  wire Mem_Emu_Clk;
  (* src = "../../../cpu_wrapper_RT2.v:57.17-57.28" *)
  wire [7:0] Mem_Emu_Din;
  (* src = "../../../cpu_wrapper_RT2.v:58.17-58.29" *)
  wire [7:0] Mem_Emu_Dout;
  (* src = "../../../cpu_wrapper_RT2.v:54.17-54.28" *)
  wire Mem_Emu_Ena;
  (* src = "../../../cpu_wrapper_RT2.v:55.17-55.28" *)
  wire Mem_Emu_Wen;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.0.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.0.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.0.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.0.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.0.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.0.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.0.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.0.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.0.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.0.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.0.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.0.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.0.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.0.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.0.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.0.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.0.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.0.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.0.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.0.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.0.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.0.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.0.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.0.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.0.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.0.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.0.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.1.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.1.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.1.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.1.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.1.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.1.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.1.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.1.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.1.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.1.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.1.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.1.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.1.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.1.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.1.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.1.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.1.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.1.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.1.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.1.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.1.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.1.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.1.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.1.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.1.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.1.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.1.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.2.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.2.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.2.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.2.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.2.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.2.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.2.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.2.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.2.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.2.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.2.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.2.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.2.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.2.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.2.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.2.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.2.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.2.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.2.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.2.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.2.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.2.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.2.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.2.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.2.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.2.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.2.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.3.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.3.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.3.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.3.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.3.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.3.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.3.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.3.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.3.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.3.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.3.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.3.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.3.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.3.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.3.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.3.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.3.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.3.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.3.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.3.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.3.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.3.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.3.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.3.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.3.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.3.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.3.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.4.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.4.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.4.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.4.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.4.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.4.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.4.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.4.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.4.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.4.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.4.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.4.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.4.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.4.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.4.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.4.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.4.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.4.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.4.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.4.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.4.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.4.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.4.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.4.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.4.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.4.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.4.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.5.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.5.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.5.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.5.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.5.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.5.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.5.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.5.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.5.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.5.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.5.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.5.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.5.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.5.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.5.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.5.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.5.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.5.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.5.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.5.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.5.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.5.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.5.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.5.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.5.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.5.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.5.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.6.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.6.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.6.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.6.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.6.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.6.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.6.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.6.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.6.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.6.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.6.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.6.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.6.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.6.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.6.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.6.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.6.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.6.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.6.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.6.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.6.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.6.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.6.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.6.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.6.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.6.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.6.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.7.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.7.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.7.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.7.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.7.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.7.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.7.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.7.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.7.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.7.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.7.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.7.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.7.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.7.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.7.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.7.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.7.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.7.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.7.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.7.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.7.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.7.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.7.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.7.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.7.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.7.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.7.genblk1.genblk1.CAS_B ;
  (* src = "../../../cpu_wrapper_RT2.v:37.17-37.20" *)
  wire NMI;
  (* src = "../../../cpu_wrapper_RT2.v:38.17-38.20" *)
  wire RDY;
  (* src = "../../../cpu_wrapper_RT2.v:187.27-187.38" *)
  wire Set_Kbd_Ctl;
  (* src = "../../../cpu_wrapper_RT2.v:239.17-239.25" *)
  wire [15:0] _Address;
  (* src = "../../../cpu_wrapper_RT2.v:243.17-243.21" *)
  wire _Clk;
  (* src = "../../../cpu_wrapper_RT2.v:240.17-240.21" *)
  wire [7:0] _Din;
  (* src = "../../../cpu_wrapper_RT2.v:242.17-242.20" *)
  wire _WE;
  (* src = "../../../cpu_wrapper_RT2.v:17.12-17.19" *)
  output clk_LED;
  wire clk_LED;
  (* src = "../../../cpu_wrapper_RT2.v:15.21-15.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../../cpu_wrapper_RT2.v:13.40-13.47" *)
  input clk_emu;
  wire clk_emu;
  (* src = "../../../cpu_wrapper_RT2.v:19.15-19.22" *)
  wire [3:0] counter;
  (* src = "../../../cpu_wrapper_RT2.v:13.31-13.38" *)
  input get_emu;
  wire get_emu;
  (* src = "../../../cpu_wrapper_RT2.v:13.21-13.29" *)
  input load_emu;
  wire load_emu;
  (* src = "../../../cpu_wrapper_RT2.v:39.17-39.22" *)
  wire reset;
  (* src = "../../../cpu_wrapper_RT2.v:147.17-147.22" *)
  wire [3:0] state;
  (* unused_bits = "6 7" *)
  wire [7:0] \stimIn[0] ;
  wire [7:0] \stimIn[1] ;
  (* unused_bits = "3 4 5 6 7" *)
  wire [7:0] \stimIn[2] ;
  wire [7:0] \stimIn[3] ;
  wire [7:0] \stimIn[4] ;
  wire [7:0] \stimIn[5] ;
  (* hdlname = "u_cpu AB" *)
  (* src = "../../../../source/cpu.v:24.19-24.21" *)
  wire [15:0] \u_cpu.AB ;
  (* hdlname = "u_cpu ABH" *)
  (* src = "../../../../source/cpu.v:38.12-38.15" *)
  wire [7:0] \u_cpu.ABH ;
  (* hdlname = "u_cpu ABL" *)
  (* src = "../../../../source/cpu.v:37.12-37.15" *)
  wire [7:0] \u_cpu.ABL ;
  (* hdlname = "u_cpu ADD" *)
  (* src = "../../../../source/cpu.v:39.12-39.15" *)
  wire [7:0] \u_cpu.ADD ;
  (* hdlname = "u_cpu ADJH" *)
  (* src = "../../../../source/cpu.v:507.11-507.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJH ;
  (* hdlname = "u_cpu ADJL" *)
  (* src = "../../../../source/cpu.v:506.11-506.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJL ;
  (* hdlname = "u_cpu AI" *)
  (* src = "../../../../source/cpu.v:61.12-61.14" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.AI ;
  (* hdlname = "u_cpu AN" *)
  (* src = "../../../../source/cpu.v:58.6-58.8" *)
  wire \u_cpu.AN ;
  (* hdlname = "u_cpu AXYS[0]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[0] ;
  (* hdlname = "u_cpu AXYS[1]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[1] ;
  (* hdlname = "u_cpu AXYS[2]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[2] ;
  (* hdlname = "u_cpu AXYS[3]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[3] ;
  (* hdlname = "u_cpu C" *)
  (* src = "../../../../source/cpu.v:50.6-50.7" *)
  wire \u_cpu.C ;
  (* hdlname = "u_cpu CO" *)
  (* src = "../../../../source/cpu.v:68.6-68.8" *)
  wire \u_cpu.CO ;
  (* hdlname = "u_cpu D" *)
  (* src = "../../../../source/cpu.v:53.6-53.7" *)
  wire \u_cpu.D ;
  (* hdlname = "u_cpu DIHOLD" *)
  (* src = "../../../../source/cpu.v:41.12-41.18" *)
  wire [7:0] \u_cpu.DIHOLD ;
  (* hdlname = "u_cpu DIMUX" *)
  (* src = "../../../../source/cpu.v:43.12-43.17" *)
  wire [7:0] \u_cpu.DIMUX ;
  (* hdlname = "u_cpu HC" *)
  (* src = "../../../../source/cpu.v:59.6-59.8" *)
  wire \u_cpu.HC ;
  (* hdlname = "u_cpu I" *)
  (* src = "../../../../source/cpu.v:52.6-52.7" *)
  wire \u_cpu.I ;
  (* hdlname = "u_cpu IR" *)
  (* src = "../../../../source/cpu.v:64.12-64.14" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [7:0] \u_cpu.IR ;
  (* hdlname = "u_cpu IRHOLD" *)
  (* src = "../../../../source/cpu.v:45.12-45.18" *)
  wire [7:0] \u_cpu.IRHOLD ;
  (* hdlname = "u_cpu IRHOLD_valid" *)
  (* src = "../../../../source/cpu.v:46.6-46.18" *)
  wire \u_cpu.IRHOLD_valid ;
  (* hdlname = "u_cpu IRQ" *)
  (* src = "../../../../source/cpu.v:28.7-28.10" *)
  wire \u_cpu.IRQ ;
  (* hdlname = "u_cpu N" *)
  (* src = "../../../../source/cpu.v:55.6-55.7" *)
  wire \u_cpu.N ;
  (* hdlname = "u_cpu NMI" *)
  (* src = "../../../../source/cpu.v:29.7-29.10" *)
  wire \u_cpu.NMI ;
  (* hdlname = "u_cpu NMI_1" *)
  (* src = "../../../../source/cpu.v:1301.5-1301.10" *)
  wire \u_cpu.NMI_1 ;
  (* hdlname = "u_cpu NMI_edge" *)
  (* src = "../../../../source/cpu.v:72.5-72.13" *)
  wire \u_cpu.NMI_edge ;
  (* hdlname = "u_cpu P" *)
  (* src = "../../../../source/cpu.v:95.12-95.13" *)
  wire [7:0] \u_cpu.P ;
  (* hdlname = "u_cpu PC" *)
  (* src = "../../../../source/cpu.v:36.13-36.15" *)
  wire [15:0] \u_cpu.PC ;
  (* hdlname = "u_cpu PCH" *)
  (* src = "../../../../source/cpu.v:69.12-69.15" *)
  wire [7:0] \u_cpu.PCH ;
  (* hdlname = "u_cpu PCL" *)
  (* src = "../../../../source/cpu.v:70.12-70.15" *)
  wire [7:0] \u_cpu.PCL ;
  (* hdlname = "u_cpu PC_inc" *)
  (* src = "../../../../source/cpu.v:107.5-107.11" *)
  wire \u_cpu.PC_inc ;
  (* hdlname = "u_cpu PC_temp" *)
  (* src = "../../../../source/cpu.v:108.12-108.19" *)
  (* unused_bits = "0" *)
  wire [15:0] \u_cpu.PC_temp ;
  (* hdlname = "u_cpu RDY" *)
  (* src = "../../../../source/cpu.v:30.7-30.10" *)
  wire \u_cpu.RDY ;
  (* hdlname = "u_cpu V" *)
  (* src = "../../../../source/cpu.v:54.6-54.7" *)
  wire \u_cpu.V ;
  (* hdlname = "u_cpu Z" *)
  (* src = "../../../../source/cpu.v:51.6-51.7" *)
  wire \u_cpu.Z ;
  (* hdlname = "u_cpu adc_bcd" *)
  (* src = "../../../../source/cpu.v:130.5-130.12" *)
  wire \u_cpu.adc_bcd ;
  (* hdlname = "u_cpu adc_sbc" *)
  (* src = "../../../../source/cpu.v:119.5-119.12" *)
  wire \u_cpu.adc_sbc ;
  (* hdlname = "u_cpu adj_bcd" *)
  (* src = "../../../../source/cpu.v:131.5-131.12" *)
  wire \u_cpu.adj_bcd ;
  (* hdlname = "u_cpu backwards" *)
  (* src = "../../../../source/cpu.v:123.5-123.14" *)
  wire \u_cpu.backwards ;
  (* hdlname = "u_cpu bit_ins" *)
  (* src = "../../../../source/cpu.v:137.5-137.12" *)
  wire \u_cpu.bit_ins ;
  (* hdlname = "u_cpu clc" *)
  (* src = "../../../../source/cpu.v:140.5-140.8" *)
  wire \u_cpu.clc ;
  (* hdlname = "u_cpu cld" *)
  (* src = "../../../../source/cpu.v:142.5-142.8" *)
  wire \u_cpu.cld ;
  (* hdlname = "u_cpu cli" *)
  (* src = "../../../../source/cpu.v:144.5-144.8" *)
  wire \u_cpu.cli ;
  (* hdlname = "u_cpu clk" *)
  (* src = "../../../../source/cpu.v:22.7-22.10" *)
  wire \u_cpu.clk ;
  (* hdlname = "u_cpu clv" *)
  (* src = "../../../../source/cpu.v:146.5-146.8" *)
  wire \u_cpu.clv ;
  (* hdlname = "u_cpu compare" *)
  (* src = "../../../../source/cpu.v:120.5-120.12" *)
  wire \u_cpu.compare ;
  (* hdlname = "u_cpu cond_code" *)
  (* src = "../../../../source/cpu.v:125.11-125.20" *)
  wire [2:0] \u_cpu.cond_code ;
  (* hdlname = "u_cpu dst_reg" *)
  (* src = "../../../../source/cpu.v:111.11-111.18" *)
  wire [1:0] \u_cpu.dst_reg ;
  (* hdlname = "u_cpu inc" *)
  (* src = "../../../../source/cpu.v:115.5-115.8" *)
  wire \u_cpu.inc ;
  (* hdlname = "u_cpu index_y" *)
  (* src = "../../../../source/cpu.v:113.5-113.12" *)
  wire \u_cpu.index_y ;
  (* hdlname = "u_cpu load_only" *)
  (* src = "../../../../source/cpu.v:117.5-117.14" *)
  wire \u_cpu.load_only ;
  (* hdlname = "u_cpu load_reg" *)
  (* src = "../../../../source/cpu.v:114.5-114.13" *)
  wire \u_cpu.load_reg ;
  (* hdlname = "u_cpu op" *)
  (* src = "../../../../source/cpu.v:128.11-128.13" *)
  wire [3:0] \u_cpu.op ;
  (* hdlname = "u_cpu php" *)
  (* src = "../../../../source/cpu.v:139.5-139.8" *)
  wire \u_cpu.php ;
  (* hdlname = "u_cpu plp" *)
  (* src = "../../../../source/cpu.v:138.5-138.8" *)
  wire \u_cpu.plp ;
  (* hdlname = "u_cpu res" *)
  (* src = "../../../../source/cpu.v:150.5-150.8" *)
  wire \u_cpu.res ;
  (* hdlname = "u_cpu reset" *)
  (* src = "../../../../source/cpu.v:23.7-23.12" *)
  wire \u_cpu.reset ;
  (* hdlname = "u_cpu rotate" *)
  (* src = "../../../../source/cpu.v:122.5-122.11" *)
  wire \u_cpu.rotate ;
  (* hdlname = "u_cpu sec" *)
  (* src = "../../../../source/cpu.v:141.5-141.8" *)
  wire \u_cpu.sec ;
  (* hdlname = "u_cpu sed" *)
  (* src = "../../../../source/cpu.v:143.5-143.8" *)
  wire \u_cpu.sed ;
  (* hdlname = "u_cpu sei" *)
  (* src = "../../../../source/cpu.v:145.5-145.8" *)
  wire \u_cpu.sei ;
  (* hdlname = "u_cpu shift" *)
  (* src = "../../../../source/cpu.v:121.5-121.10" *)
  wire \u_cpu.shift ;
  (* hdlname = "u_cpu shift_right" *)
  (* src = "../../../../source/cpu.v:126.5-126.16" *)
  wire \u_cpu.shift_right ;
  (* hdlname = "u_cpu src_reg" *)
  (* src = "../../../../source/cpu.v:110.11-110.18" *)
  wire [1:0] \u_cpu.src_reg ;
  wire [5:0] \u_cpu.state ;
  (* hdlname = "u_cpu store" *)
  (* src = "../../../../source/cpu.v:118.5-118.10" *)
  wire \u_cpu.store ;
  (* hdlname = "u_cpu u_ALU8 AI" *)
  (* src = "../../../../source/ALU8.v:25.14-25.16" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.u_ALU8.AI ;
  (* hdlname = "u_cpu u_ALU8 AI7" *)
  (* src = "../../../../source/ALU8.v:44.5-44.8" *)
  wire \u_cpu.u_ALU8.AI7 ;
  (* hdlname = "u_cpu u_ALU8 BI7" *)
  (* src = "../../../../source/ALU8.v:45.5-45.8" *)
  wire \u_cpu.u_ALU8.BI7 ;
  (* hdlname = "u_cpu u_ALU8 CO" *)
  (* src = "../../../../source/ALU8.v:30.9-30.11" *)
  wire \u_cpu.u_ALU8.CO ;
  (* hdlname = "u_cpu u_ALU8 HC" *)
  (* src = "../../../../source/ALU8.v:34.9-34.11" *)
  wire \u_cpu.u_ALU8.HC ;
  (* hdlname = "u_cpu u_ALU8 N" *)
  (* src = "../../../../source/ALU8.v:33.9-33.10" *)
  wire \u_cpu.u_ALU8.N ;
  (* hdlname = "u_cpu u_ALU8 OUT" *)
  (* src = "../../../../source/ALU8.v:29.15-29.18" *)
  wire [7:0] \u_cpu.u_ALU8.OUT ;
  (* hdlname = "u_cpu u_ALU8 RDY" *)
  (* src = "../../../../source/ALU8.v:35.8-35.11" *)
  wire \u_cpu.u_ALU8.RDY ;
  (* hdlname = "u_cpu u_ALU8 adder_CI" *)
  (* src = "../../../../source/ALU8.v:51.6-51.14" *)
  wire \u_cpu.u_ALU8.adder_CI ;
  (* hdlname = "u_cpu u_ALU8 clk" *)
  (* src = "../../../../source/ALU8.v:21.8-21.11" *)
  wire \u_cpu.u_ALU8.clk ;
  (* hdlname = "u_cpu u_ALU8 reset" *)
  (* src = "../../../../source/ALU8.v:22.8-22.13" *)
  wire \u_cpu.u_ALU8.reset ;
  (* hdlname = "u_cpu u_ALU8 temp" *)
  (* src = "../../../../source/ALU8.v:50.12-50.16" *)
  wire [8:0] \u_cpu.u_ALU8.temp ;
  (* hdlname = "u_cpu u_ALU8 temp_BI" *)
  (* src = "../../../../source/ALU8.v:47.11-47.18" *)
  wire [7:0] \u_cpu.u_ALU8.temp_BI ;
  (* hdlname = "u_cpu u_ALU8 temp_HC" *)
  (* src = "../../../../source/ALU8.v:89.6-89.13" *)
  wire \u_cpu.u_ALU8.temp_HC ;
  (* hdlname = "u_cpu u_ALU8 temp_h" *)
  (* src = "../../../../source/ALU8.v:49.11-49.17" *)
  wire [4:0] \u_cpu.u_ALU8.temp_h ;
  (* hdlname = "u_cpu u_ALU8 temp_l" *)
  (* src = "../../../../source/ALU8.v:48.11-48.17" *)
  wire [4:0] \u_cpu.u_ALU8.temp_l ;
  (* hdlname = "u_cpu u_ALU8 temp_logic" *)
  (* src = "../../../../source/ALU8.v:46.11-46.21" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [8:0] \u_cpu.u_ALU8.temp_logic ;
  (* hdlname = "u_cpu write_back" *)
  (* src = "../../../../source/cpu.v:116.5-116.15" *)
  wire \u_cpu.write_back ;
  (* src = "../../../cpu_wrapper_RT2.v:31.17-31.24" *)
  wire [7:0] \vectOut[0] ;
  (* src = "../../../cpu_wrapper_RT2.v:31.17-31.24" *)
  wire [7:0] \vectOut[1] ;
  (* src = "../../../cpu_wrapper_RT2.v:31.17-31.24" *)
  wire [7:0] \vectOut[2] ;
  (* src = "../../../cpu_wrapper_RT2.v:31.17-31.24" *)
  wire [7:0] \vectOut[3] ;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0523_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0092_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffff030a)
  ) _0524_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(_0005_[1]),
    .I2(_0005_[2]),
    .I3(RDY),
    .I4(_0005_[4]),
    .I5(_0005_[5]),
    .O(_0006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0525_ (
    .I0(1'h1),
    .I1(_0006_),
    .O(AB[15]),
    .S(_0005_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffbdafcffffefff)
  ) _0526_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [0]),
    .O(_0005_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0527_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0528_ (
    .I0(1'h0),
    .I1(_0007_),
    .O(_0005_[5]),
    .S(\u_cpu.PC [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd252654421)
  ) _0529_ (
    .I0(\Memory.0.7.DO_A [0]),
    .I1(Dsp_Reg[7]),
    .I2(Kbd_Ctl[7]),
    .I3(Dsp_Reg_Sel),
    .I4(Kbd_Ctl_Sel),
    .O(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _0530_ (
    .I0(Kbd_Reg[7]),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0531_ (
    .I0(_0008_),
    .I1(_0009_),
    .O(_0005_[1]),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110000100000000)
  ) _0532_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0533_ (
    .I0(1'h0),
    .I1(_0010_),
    .O(_0005_[4]),
    .S(\u_cpu.AN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfebfffefffefffff)
  ) _0534_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0535_ (
    .I0(1'h1),
    .I1(_0011_),
    .O(_0005_[6]),
    .S(\u_cpu.ABH [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff8f88ffff)
  ) _0536_ (
    .I0(_0020_[1]),
    .I1(\u_cpu.PC [14]),
    .I2(_0005_[2]),
    .I3(\u_cpu.DIMUX [6]),
    .I4(_0434_[4]),
    .I5(_0434_[5]),
    .O(AB[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0537_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0020_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0538_ (
    .I0(\u_cpu.DIHOLD [6]),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0539_ (
    .I0(\u_cpu.DIHOLD [6]),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0540_ (
    .I0(_0014_),
    .I1(_0015_),
    .O(_0012_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) _0541_ (
    .I0(\Memory.0.6.DO_A [0]),
    .I1(Dsp_Reg[6]),
    .I2(Kbd_Ctl_Sel),
    .I3(Dsp_Reg_Sel),
    .O(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0542_ (
    .I0(Kbd_Reg[6]),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0543_ (
    .I0(_0016_),
    .I1(_0017_),
    .O(_0013_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0544_ (
    .I0(_0012_),
    .I1(_0013_),
    .O(\u_cpu.DIMUX [6]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110000100000000)
  ) _0545_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0546_ (
    .I0(1'h0),
    .I1(_0018_),
    .O(_0434_[5]),
    .S(\u_cpu.u_ALU8.OUT [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfebfffefffefffff)
  ) _0547_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0548_ (
    .I0(1'h1),
    .I1(_0019_),
    .O(_0434_[4]),
    .S(\u_cpu.ABH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf888f888fffff888)
  ) _0549_ (
    .I0(\u_cpu.PC [12]),
    .I1(_0020_[1]),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [4]),
    .I4(\u_cpu.DIMUX [4]),
    .I5(_0005_[2]),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0550_ (
    .I0(1'h1),
    .I1(_0021_),
    .O(AB[12]),
    .S(_0020_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0551_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [1]),
    .O(_0020_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0552_ (
    .I0(\u_cpu.DIHOLD [4]),
    .O(_0024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0553_ (
    .I0(\u_cpu.DIHOLD [4]),
    .O(_0025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0554_ (
    .I0(_0024_),
    .I1(_0025_),
    .O(_0022_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) _0555_ (
    .I0(\Memory.0.4.DO_A [0]),
    .I1(Dsp_Reg[4]),
    .I2(Kbd_Ctl_Sel),
    .I3(Dsp_Reg_Sel),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0556_ (
    .I0(Kbd_Reg[4]),
    .O(_0027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0557_ (
    .I0(_0026_),
    .I1(_0027_),
    .O(_0023_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0558_ (
    .I0(_0022_),
    .I1(_0023_),
    .O(\u_cpu.DIMUX [4]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294966783)
  ) _0559_ (
    .I0(\u_cpu.u_ALU8.OUT [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4160749055)
  ) _0560_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0561_ (
    .I0(_0030_),
    .I1(_0031_),
    .O(_0028_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4261404671)
  ) _0562_ (
    .I0(\u_cpu.u_ALU8.OUT [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294836223)
  ) _0563_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0564_ (
    .I0(_0032_),
    .I1(_0033_),
    .O(_0029_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0565_ (
    .I0(_0028_),
    .I1(_0029_),
    .O(_0020_[6]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0566_ (
    .I0(\u_cpu.AXYS[1] [4]),
    .I1(_0427_[1]),
    .I2(_0395_[3]),
    .O(AB[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd458752)
  ) _0567_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(_0092_[0]),
    .I2(_0092_[5]),
    .I3(_0092_[4]),
    .I4(_0092_[7]),
    .O(_0405_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hdfffcdffeff7b2bf)
  ) _0568_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0092_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haa8aa8aaa2aa8a8a)
  ) _0569_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haa2aaa02aa8a8020)
  ) _0570_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0571_ (
    .I0(_0034_),
    .I1(_0035_),
    .O(_0092_[5]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001100000000900)
  ) _0572_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0573_ (
    .I0(1'h0),
    .I1(_0036_),
    .O(_0092_[4]),
    .S(\u_cpu.index_y )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _0574_ (
    .I0(_0394_[2]),
    .I1(_0393_[2]),
    .I2(\u_cpu.DIMUX [4]),
    .I3(\u_cpu.ABL [4]),
    .I4(_0426_[4]),
    .I5(_0426_[5]),
    .O(_0427_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfefdeffff7fffcff)
  ) _0575_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0394_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe7fffffffffff)
  ) _0576_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0393_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0577_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0578_ (
    .I0(1'h0),
    .I1(_0037_),
    .O(_0426_[5]),
    .S(\u_cpu.PC [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1e152d450130220c)
  ) _0579_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0580_ (
    .I0(1'h0),
    .I1(_0038_),
    .O(_0426_[4]),
    .S(\u_cpu.u_ALU8.OUT [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffdfcffffffbffd)
  ) _0581_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0395_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hccc0ffff004c3c7f)
  ) _0582_ (
    .I0(\u_cpu.dst_reg [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.src_reg [1]),
    .I5(\u_cpu.state [4]),
    .O(_0041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2163155199)
  ) _0583_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [4]),
    .O(_0042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0584_ (
    .I0(_0041_),
    .I1(_0042_),
    .O(_0039_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd16661247)
  ) _0585_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [4]),
    .O(_0043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd16712959)
  ) _0586_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [4]),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0587_ (
    .I0(_0043_),
    .I1(_0044_),
    .O(_0040_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0588_ (
    .I0(_0039_),
    .I1(_0040_),
    .O(_0092_[6]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h2f)
  ) _0589_ (
    .I0(\u_cpu.AXYS[1] [1]),
    .I1(_0395_[3]),
    .I2(_0439_[2]),
    .O(AB[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0590_ (
    .I0(_0409_[0]),
    .I1(\u_cpu.AXYS[3] [1]),
    .O(_0165_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252645128)
  ) _0591_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(_0092_[0]),
    .I2(_0092_[6]),
    .I3(_0092_[4]),
    .I4(_0092_[5]),
    .O(_0409_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0592_ (
    .I0(_0443_[0]),
    .I1(\u_cpu.AXYS[2] [1]),
    .O(_0165_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd17479)
  ) _0593_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(_0092_[0]),
    .I2(_0092_[5]),
    .I3(_0092_[4]),
    .I4(_0092_[6]),
    .O(_0443_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0594_ (
    .I0(_0443_[2]),
    .I1(\u_cpu.AXYS[0] [1]),
    .O(_0165_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1191199744)
  ) _0595_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(_0092_[0]),
    .I2(_0092_[5]),
    .I3(_0092_[6]),
    .I4(_0092_[7]),
    .O(_0443_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _0596_ (
    .I0(\u_cpu.PC [1]),
    .I1(_0020_[1]),
    .I2(_0438_[2]),
    .O(_0439_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0597_ (
    .I0(_0393_[2]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0394_[2]),
    .I3(\u_cpu.ABL [1]),
    .I4(_0394_[4]),
    .I5(\u_cpu.u_ALU8.OUT [1]),
    .O(_0438_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'he1ead2bafecfddf3)
  ) _0598_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0394_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0599_ (
    .I0(\u_cpu.DIHOLD [1]),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0600_ (
    .I0(\u_cpu.DIHOLD [1]),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0601_ (
    .I0(_0047_),
    .I1(_0048_),
    .O(_0045_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) _0602_ (
    .I0(\Memory.0.1.DO_A [0]),
    .I1(Dsp_Reg[1]),
    .I2(Kbd_Ctl_Sel),
    .I3(Dsp_Reg_Sel),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0603_ (
    .I0(Kbd_Reg[1]),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0604_ (
    .I0(_0049_),
    .I1(_0050_),
    .O(_0046_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0605_ (
    .I0(_0045_),
    .I1(_0046_),
    .O(\u_cpu.DIMUX [1]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4034982128)
  ) _0606_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(_0092_[0]),
    .I2(_0092_[6]),
    .I3(_0092_[5]),
    .I4(_0092_[7]),
    .O(_0165_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h2f)
  ) _0607_ (
    .I0(\u_cpu.AXYS[1] [0]),
    .I1(_0395_[3]),
    .I2(_0437_[2]),
    .O(AB[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0608_ (
    .I0(_0443_[0]),
    .I1(\u_cpu.AXYS[2] [0]),
    .I2(_0443_[2]),
    .I3(\u_cpu.AXYS[0] [0]),
    .O(_0444_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0609_ (
    .I0(_0409_[0]),
    .I1(\u_cpu.AXYS[3] [0]),
    .O(_0444_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _0610_ (
    .I0(\u_cpu.PC [0]),
    .I1(_0020_[1]),
    .I2(_0436_[2]),
    .O(_0437_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0611_ (
    .I0(_0393_[2]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0394_[2]),
    .I3(\u_cpu.ABL [0]),
    .I4(_0394_[4]),
    .I5(\u_cpu.u_ALU8.OUT [0]),
    .O(_0436_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0612_ (
    .I0(\u_cpu.DIHOLD [0]),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0613_ (
    .I0(\u_cpu.DIHOLD [0]),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0614_ (
    .I0(_0053_),
    .I1(_0054_),
    .O(_0051_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) _0615_ (
    .I0(Dsp_Reg[0]),
    .I1(\Memory.0.0.DO_A [0]),
    .I2(Kbd_Ctl_Sel),
    .I3(Dsp_Reg_Sel),
    .O(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0616_ (
    .I0(Kbd_Reg[0]),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0617_ (
    .I0(_0055_),
    .I1(_0056_),
    .O(_0052_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0618_ (
    .I0(_0051_),
    .I1(_0052_),
    .O(\u_cpu.DIMUX [0]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f033aa00000000)
  ) _0619_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(_0005_[1]),
    .I2(\u_cpu.IRHOLD [7]),
    .I3(RDY),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0077_[4]),
    .O(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0620_ (
    .I0(IRQ),
    .I1(\u_cpu.I ),
    .I2(\u_cpu.NMI_edge ),
    .O(_0077_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac00)
  ) _0621_ (
    .I0(\u_cpu.IRHOLD [6]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(_0077_[4]),
    .O(\u_cpu.IR [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac00)
  ) _0622_ (
    .I0(\u_cpu.IRHOLD [5]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(_0077_[4]),
    .O(\u_cpu.IR [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0623_ (
    .I0(\u_cpu.DIHOLD [5]),
    .O(_0059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0624_ (
    .I0(\u_cpu.DIHOLD [5]),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0625_ (
    .I0(_0059_),
    .I1(_0060_),
    .O(_0057_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) _0626_ (
    .I0(\Memory.0.5.DO_A [0]),
    .I1(Dsp_Reg[5]),
    .I2(Kbd_Ctl_Sel),
    .I3(Dsp_Reg_Sel),
    .O(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0627_ (
    .I0(Kbd_Reg[5]),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0628_ (
    .I0(_0061_),
    .I1(_0062_),
    .O(_0058_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0629_ (
    .I0(_0057_),
    .I1(_0058_),
    .O(\u_cpu.DIMUX [5]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0630_ (
    .I0(_0452_[0]),
    .I1(_0165_[1]),
    .I2(RDY),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _0631_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0424_[2]),
    .I2(_0451_[2]),
    .O(_0452_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0632_ (
    .I0(\u_cpu.plp ),
    .I1(_0092_[0]),
    .O(_0424_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hdeeffdf3ffffffff)
  ) _0633_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0451_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff0f8808ff0fff0f)
  ) _0634_ (
    .I0(\u_cpu.bit_ins ),
    .I1(_0400_[0]),
    .I2(_0505_[2]),
    .I3(_0505_[3]),
    .I4(_0505_[4]),
    .I5(_0424_[5]),
    .O(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0635_ (
    .I0(_0423_[0]),
    .I1(_0092_[0]),
    .O(_0424_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0636_ (
    .I0(_0371_[1]),
    .I1(_0368_[0]),
    .I2(_0368_[1]),
    .O(_0423_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0637_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .O(_0371_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0638_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [5]),
    .O(_0368_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0639_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .O(_0368_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0640_ (
    .I0(_0165_[1]),
    .I1(\u_cpu.load_reg ),
    .O(_0505_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0641_ (
    .I0(\u_cpu.compare ),
    .I1(_0424_[2]),
    .O(_0505_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _0642_ (
    .I0(_0376_[3]),
    .I1(_0368_[0]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .O(_0505_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0643_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .O(_0376_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0644_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0400_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0645_ (
    .I0(_0452_[0]),
    .I1(_0443_[2]),
    .I2(RDY),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffe0ffffffff)
  ) _0646_ (
    .I0(_0392_[1]),
    .I1(_0507_[1]),
    .I2(_0498_[0]),
    .I3(_0507_[3]),
    .I4(_0459_[3]),
    .I5(_0507_[5]),
    .O(_0299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33ff030f00ff0005)
  ) _0647_ (
    .I0(_0392_[1]),
    .I1(\u_cpu.IR [5]),
    .I2(_0231_[2]),
    .I3(_0181_[1]),
    .I4(_0181_[6]),
    .I5(\u_cpu.IR [7]),
    .O(_0507_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0648_ (
    .I0(_0181_[0]),
    .I1(_0200_[1]),
    .O(_0231_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h44440f0000000000)
  ) _0649_ (
    .I0(\u_cpu.IRHOLD [2]),
    .I1(\u_cpu.IRHOLD [3]),
    .I2(\u_cpu.DIMUX [2]),
    .I3(\u_cpu.DIMUX [3]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0077_[4]),
    .O(_0181_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0650_ (
    .I0(\u_cpu.DIHOLD [3]),
    .O(_0065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0651_ (
    .I0(\u_cpu.DIHOLD [3]),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0652_ (
    .I0(_0065_),
    .I1(_0066_),
    .O(_0063_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) _0653_ (
    .I0(\Memory.0.3.DO_A [0]),
    .I1(Dsp_Reg[3]),
    .I2(Kbd_Ctl_Sel),
    .I3(Dsp_Reg_Sel),
    .O(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0654_ (
    .I0(Kbd_Reg[3]),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0655_ (
    .I0(_0067_),
    .I1(_0068_),
    .O(_0064_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0656_ (
    .I0(_0063_),
    .I1(_0064_),
    .O(\u_cpu.DIMUX [3]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0657_ (
    .I0(\u_cpu.DIHOLD [2]),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0658_ (
    .I0(\u_cpu.DIHOLD [2]),
    .O(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0659_ (
    .I0(_0071_),
    .I1(_0072_),
    .O(_0069_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) _0660_ (
    .I0(\Memory.0.2.DO_A [0]),
    .I1(Dsp_Reg[2]),
    .I2(Kbd_Ctl_Sel),
    .I3(Dsp_Reg_Sel),
    .O(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0661_ (
    .I0(Kbd_Reg[2]),
    .O(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0662_ (
    .I0(_0073_),
    .I1(_0074_),
    .O(_0070_),
    .S(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0663_ (
    .I0(_0069_),
    .I1(_0070_),
    .O(\u_cpu.DIMUX [2]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1111ffff000fffff)
  ) _0664_ (
    .I0(\u_cpu.IRHOLD [0]),
    .I1(\u_cpu.IRHOLD [1]),
    .I2(\u_cpu.DIMUX [1]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(_0077_[4]),
    .I5(\u_cpu.IRHOLD_valid ),
    .O(_0200_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0665_ (
    .I0(_0181_[0]),
    .I1(_0386_[4]),
    .O(_0392_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h44440f0000000000)
  ) _0666_ (
    .I0(\u_cpu.IRHOLD [0]),
    .I1(\u_cpu.IRHOLD [1]),
    .I2(\u_cpu.DIMUX [0]),
    .I3(\u_cpu.DIMUX [1]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0077_[4]),
    .O(_0386_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h44440f0000000000)
  ) _0667_ (
    .I0(\u_cpu.IRHOLD [1]),
    .I1(\u_cpu.IRHOLD [0]),
    .I2(\u_cpu.DIMUX [1]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0077_[4]),
    .O(_0181_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac00)
  ) _0668_ (
    .I0(\u_cpu.IRHOLD [4]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(_0077_[4]),
    .O(_0181_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd50987008)
  ) _0669_ (
    .I0(_0181_[0]),
    .I1(_0181_[6]),
    .I2(_0506_[2]),
    .I3(\u_cpu.IR [5]),
    .I4(_0231_[4]),
    .O(_0507_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0670_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [7]),
    .O(_0231_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _0671_ (
    .I0(\u_cpu.IRHOLD [0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.IRHOLD_valid ),
    .O(_0506_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0672_ (
    .I0(_0392_[1]),
    .I1(_0384_[1]),
    .I2(_0366_[1]),
    .O(_0459_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h030a)
  ) _0673_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(_0005_[1]),
    .I2(\u_cpu.DIMUX [4]),
    .I3(RDY),
    .O(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0674_ (
    .I0(\u_cpu.IRHOLD [7]),
    .I1(\u_cpu.IRHOLD [4]),
    .O(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0675_ (
    .I0(_0075_),
    .I1(_0076_),
    .O(_0384_[1]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h44440f0000000000)
  ) _0676_ (
    .I0(\u_cpu.IRHOLD [5]),
    .I1(\u_cpu.IRHOLD [6]),
    .I2(\u_cpu.DIMUX [5]),
    .I3(\u_cpu.DIMUX [6]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0077_[4]),
    .O(_0366_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0677_ (
    .I0(_0231_[4]),
    .I1(\u_cpu.IR [5]),
    .I2(_0181_[6]),
    .O(_0498_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0678_ (
    .I0(_0506_[2]),
    .I1(_0231_[0]),
    .O(_0507_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac00)
  ) _0679_ (
    .I0(\u_cpu.IRHOLD [2]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(_0077_[4]),
    .O(_0231_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffeac0c0ff000000)
  ) _0680_ (
    .I0(_0200_[0]),
    .I1(_0469_[1]),
    .I2(_0231_[4]),
    .I3(_0181_[0]),
    .I4(_0181_[1]),
    .I5(_0181_[6]),
    .O(_0298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0681_ (
    .I0(_0231_[0]),
    .I1(_0386_[4]),
    .O(_0469_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1111ffff000fffff)
  ) _0682_ (
    .I0(\u_cpu.IRHOLD [2]),
    .I1(\u_cpu.IRHOLD [3]),
    .I2(\u_cpu.DIMUX [2]),
    .I3(\u_cpu.DIMUX [3]),
    .I4(_0077_[4]),
    .I5(\u_cpu.IRHOLD_valid ),
    .O(_0200_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _0683_ (
    .I0(_0181_[1]),
    .I1(_0507_[1]),
    .I2(_0392_[2]),
    .O(_0297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0684_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0231_[4]),
    .O(_0392_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0685_ (
    .I0(_0231_[4]),
    .I1(_0469_[1]),
    .O(_0296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf800)
  ) _0686_ (
    .I0(_0508_[0]),
    .I1(_0386_[4]),
    .I2(_0470_[1]),
    .I3(_0453_[1]),
    .O(_0294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0687_ (
    .I0(_0181_[6]),
    .I1(_0231_[2]),
    .O(_0470_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0688_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .O(_0453_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0689_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0231_[0]),
    .O(_0508_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0690_ (
    .I0(_0200_[0]),
    .I1(_0235_[3]),
    .O(_0509_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0691_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0386_[4]),
    .O(_0235_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff80)
  ) _0692_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0181_[1]),
    .I2(_0366_[1]),
    .I3(_0470_[3]),
    .O(_0291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0693_ (
    .I0(_0181_[6]),
    .I1(_0181_[0]),
    .I2(_0453_[1]),
    .I3(_0200_[1]),
    .O(_0470_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0694_ (
    .I0(_0509_[0]),
    .I1(\u_cpu.IR [5]),
    .O(_0290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4025417967)
  ) _0695_ (
    .I0(_0505_[3]),
    .I1(\u_cpu.bit_ins ),
    .I2(_0505_[2]),
    .I3(_0424_[5]),
    .I4(_0505_[4]),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) _0696_ (
    .I0(\u_cpu.shift ),
    .I1(_0505_[4]),
    .I2(_0510_[2]),
    .I3(_0423_[0]),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000feff00000000)
  ) _0697_ (
    .I0(\u_cpu.sec ),
    .I1(\u_cpu.clc ),
    .I2(\u_cpu.plp ),
    .I3(_0460_[4]),
    .I4(\u_cpu.write_back ),
    .I5(_0092_[0]),
    .O(_0510_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _0698_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.shift ),
    .I2(\u_cpu.compare ),
    .O(_0460_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0699_ (
    .I0(_0462_[1]),
    .I1(_0462_[0]),
    .O(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0700_ (
    .I0(_0235_[3]),
    .I1(\u_cpu.IR [6]),
    .O(_0355_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0701_ (
    .I0(_0508_[0]),
    .I1(_0235_[0]),
    .I2(_0200_[1]),
    .O(_0355_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0702_ (
    .I0(_0181_[6]),
    .I1(_0447_[1]),
    .O(_0235_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h37)
  ) _0703_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(_0077_[4]),
    .I2(\u_cpu.DIMUX [6]),
    .O(_0080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0704_ (
    .I0(_0005_[1]),
    .I1(_0077_[4]),
    .I2(\u_cpu.DIMUX [6]),
    .O(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0705_ (
    .I0(_0080_),
    .I1(_0081_),
    .O(_0078_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h1f)
  ) _0706_ (
    .I0(\u_cpu.IRHOLD [7]),
    .I1(\u_cpu.IRHOLD [6]),
    .I2(_0077_[4]),
    .O(_0082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h1f)
  ) _0707_ (
    .I0(\u_cpu.IRHOLD [7]),
    .I1(\u_cpu.IRHOLD [6]),
    .I2(_0077_[4]),
    .O(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0708_ (
    .I0(_0082_),
    .I1(_0083_),
    .O(_0079_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0709_ (
    .I0(_0078_),
    .I1(_0079_),
    .O(_0447_[1]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0710_ (
    .I0(_0462_[0]),
    .I1(_0462_[1]),
    .O(_0482_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0711_ (
    .I0(\u_cpu.AXYS[1] [2]),
    .I1(_0429_[1]),
    .I2(_0395_[3]),
    .O(AB[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _0712_ (
    .I0(_0394_[2]),
    .I1(_0393_[2]),
    .I2(\u_cpu.DIMUX [2]),
    .I3(\u_cpu.ABL [2]),
    .I4(_0428_[4]),
    .I5(_0428_[5]),
    .O(_0429_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0713_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0714_ (
    .I0(1'h0),
    .I1(_0084_),
    .O(_0428_[5]),
    .S(\u_cpu.PC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1e152d450130220c)
  ) _0715_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0716_ (
    .I0(1'h0),
    .I1(_0085_),
    .O(_0428_[4]),
    .S(\u_cpu.u_ALU8.OUT [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0717_ (
    .I0(\u_cpu.AXYS[1] [3]),
    .I1(_0421_[1]),
    .I2(_0395_[3]),
    .O(AB[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _0718_ (
    .I0(_0394_[2]),
    .I1(_0393_[2]),
    .I2(\u_cpu.DIMUX [3]),
    .I3(\u_cpu.ABL [3]),
    .I4(_0420_[4]),
    .I5(_0420_[5]),
    .O(_0421_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0719_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0720_ (
    .I0(1'h0),
    .I1(_0086_),
    .O(_0420_[5]),
    .S(\u_cpu.PC [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1e152d450130220c)
  ) _0721_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0722_ (
    .I0(1'h0),
    .I1(_0087_),
    .O(_0420_[4]),
    .S(\u_cpu.u_ALU8.OUT [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0723_ (
    .I0(\u_cpu.AXYS[1] [5]),
    .I1(_0431_[1]),
    .I2(_0395_[3]),
    .O(AB[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _0724_ (
    .I0(_0394_[2]),
    .I1(_0393_[2]),
    .I2(\u_cpu.DIMUX [5]),
    .I3(\u_cpu.ABL [5]),
    .I4(_0430_[4]),
    .I5(_0430_[5]),
    .O(_0431_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0725_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0726_ (
    .I0(1'h0),
    .I1(_0088_),
    .O(_0430_[5]),
    .S(\u_cpu.PC [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1e152d450130220c)
  ) _0727_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0728_ (
    .I0(1'h0),
    .I1(_0089_),
    .O(_0430_[4]),
    .S(\u_cpu.u_ALU8.OUT [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0729_ (
    .I0(\u_cpu.AXYS[1] [6]),
    .I1(_0433_[1]),
    .I2(_0395_[3]),
    .O(AB[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _0730_ (
    .I0(_0394_[2]),
    .I1(_0393_[2]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(\u_cpu.ABL [6]),
    .I4(_0432_[4]),
    .I5(_0432_[5]),
    .O(_0433_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0731_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0732_ (
    .I0(1'h0),
    .I1(_0090_),
    .O(_0432_[5]),
    .S(\u_cpu.PC [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1e152d450130220c)
  ) _0733_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0734_ (
    .I0(1'h0),
    .I1(_0091_),
    .O(_0432_[4]),
    .S(\u_cpu.u_ALU8.OUT [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf3fb)
  ) _0735_ (
    .I0(\u_cpu.AXYS[1] [7]),
    .I1(_0395_[1]),
    .I2(_0395_[2]),
    .I3(_0395_[3]),
    .O(AB[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0736_ (
    .I0(1'h1),
    .I1(1'h1),
    .O(_0093_),
    .S(_0092_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294967183)
  ) _0737_ (
    .I0(_0092_[0]),
    .I1(\u_cpu.dst_reg [0]),
    .I2(\u_cpu.AXYS[2] [7]),
    .I3(_0092_[4]),
    .I4(_0092_[5]),
    .O(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294967219)
  ) _0738_ (
    .I0(_0092_[0]),
    .I1(\u_cpu.AXYS[0] [7]),
    .I2(\u_cpu.dst_reg [0]),
    .I3(_0092_[4]),
    .I4(_0092_[5]),
    .O(_0096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0739_ (
    .I0(_0095_),
    .I1(_0096_),
    .O(_0094_),
    .S(_0092_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0740_ (
    .I0(_0093_),
    .I1(_0094_),
    .O(_0411_[4]),
    .S(_0092_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h030a)
  ) _0741_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(_0005_[1]),
    .I2(_0393_[2]),
    .I3(RDY),
    .O(_0395_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0742_ (
    .I0(\u_cpu.PC [7]),
    .I1(_0020_[1]),
    .I2(_0394_[2]),
    .I3(\u_cpu.ABL [7]),
    .I4(_0394_[4]),
    .I5(\u_cpu.AN ),
    .O(_0395_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffffffffffff)
  ) _0743_ (
    .I0(_0020_[1]),
    .I1(\u_cpu.PC [8]),
    .I2(_0005_[2]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(_0396_[4]),
    .I5(_0396_[5]),
    .O(AB[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfb3efcfbf5ffffff)
  ) _0744_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0396_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff03fffffff5f0ff)
  ) _0745_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.ABH [0]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [5]),
    .O(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf3fff030ff53ffff)
  ) _0746_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.ABH [0]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [5]),
    .O(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0747_ (
    .I0(_0099_),
    .I1(_0100_),
    .O(_0097_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294965247)
  ) _0748_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hfffb)
  ) _0749_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [5]),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0750_ (
    .I0(_0101_),
    .I1(_0102_),
    .O(_0098_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0751_ (
    .I0(_0097_),
    .I1(_0098_),
    .O(_0396_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff8f88ffff)
  ) _0752_ (
    .I0(_0020_[1]),
    .I1(\u_cpu.PC [9]),
    .I2(_0005_[2]),
    .I3(\u_cpu.DIMUX [1]),
    .I4(_0397_[4]),
    .I5(_0397_[5]),
    .O(AB[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110000100000000)
  ) _0753_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0754_ (
    .I0(1'h0),
    .I1(_0103_),
    .O(_0397_[5]),
    .S(\u_cpu.u_ALU8.OUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfebfffefffefffff)
  ) _0755_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0756_ (
    .I0(1'h1),
    .I1(_0104_),
    .O(_0397_[4]),
    .S(\u_cpu.ABH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffd5c0)
  ) _0757_ (
    .I0(_0005_[2]),
    .I1(_0020_[1]),
    .I2(\u_cpu.PC [10]),
    .I3(\u_cpu.DIMUX [2]),
    .I4(_0105_[4]),
    .I5(_0105_[5]),
    .O(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0758_ (
    .I0(_0106_),
    .I1(1'h1),
    .O(AB[10]),
    .S(_0105_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0140001000000000)
  ) _0759_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0760_ (
    .I0(1'h0),
    .I1(_0107_),
    .O(_0105_[6]),
    .S(\u_cpu.ABH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0761_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [1]),
    .O(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0762_ (
    .I0(1'h0),
    .I1(_0108_),
    .O(_0105_[4]),
    .S(\u_cpu.ABH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110000100000000)
  ) _0763_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0764_ (
    .I0(1'h0),
    .I1(_0109_),
    .O(_0105_[5]),
    .S(\u_cpu.u_ALU8.OUT [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf888f888fffff888)
  ) _0765_ (
    .I0(\u_cpu.PC [11]),
    .I1(_0020_[1]),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [3]),
    .I4(\u_cpu.DIMUX [3]),
    .I5(_0005_[2]),
    .O(_0111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0766_ (
    .I0(1'h1),
    .I1(_0111_),
    .O(AB[11]),
    .S(_0110_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294966783)
  ) _0767_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4160749055)
  ) _0768_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0769_ (
    .I0(_0114_),
    .I1(_0115_),
    .O(_0112_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4261404671)
  ) _0770_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294836223)
  ) _0771_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0772_ (
    .I0(_0116_),
    .I1(_0117_),
    .O(_0113_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0773_ (
    .I0(_0112_),
    .I1(_0113_),
    .O(_0110_[6]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf888f888fffff888)
  ) _0774_ (
    .I0(\u_cpu.PC [13]),
    .I1(_0020_[1]),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [5]),
    .I4(\u_cpu.DIMUX [5]),
    .I5(_0005_[2]),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0775_ (
    .I0(1'h1),
    .I1(_0119_),
    .O(AB[13]),
    .S(_0118_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294966783)
  ) _0776_ (
    .I0(\u_cpu.u_ALU8.OUT [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4160749055)
  ) _0777_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0778_ (
    .I0(_0122_),
    .I1(_0123_),
    .O(_0120_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4261404671)
  ) _0779_ (
    .I0(\u_cpu.u_ALU8.OUT [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294836223)
  ) _0780_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0781_ (
    .I0(_0124_),
    .I1(_0125_),
    .O(_0121_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0782_ (
    .I0(_0120_),
    .I1(_0121_),
    .O(_0118_[6]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4278124288)
  ) _0783_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.sed ),
    .I2(\u_cpu.cld ),
    .I3(_0423_[0]),
    .I4(_0092_[0]),
    .O(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _0784_ (
    .I0(\u_cpu.NMI_1 ),
    .I1(NMI),
    .I2(_0511_[2]),
    .O(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _0785_ (
    .I0(_0425_[3]),
    .I1(\u_cpu.NMI_edge ),
    .O(_0511_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0786_ (
    .I0(_0371_[0]),
    .I1(_0368_[1]),
    .I2(_0376_[2]),
    .O(_0425_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0787_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .O(_0371_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0788_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .O(_0376_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000008000)
  ) _0789_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [5]),
    .O(_0422_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0790_ (
    .I0(reset),
    .I1(RDY),
    .I2(_0422_[2]),
    .O(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf8)
  ) _0791_ (
    .I0(_0422_[2]),
    .I1(RDY),
    .I2(_0181_[7]),
    .O(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0792_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(RDY),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0793_ (
    .I0(1'h0),
    .I1(_0126_),
    .O(_0181_[7]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hef000000efefefef)
  ) _0794_ (
    .I0(\u_cpu.clv ),
    .I1(\u_cpu.adc_sbc ),
    .I2(_0424_[2]),
    .I3(\u_cpu.bit_ins ),
    .I4(_0400_[0]),
    .I5(_0424_[5]),
    .O(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000eeee0000ff0f)
  ) _0795_ (
    .I0(\u_cpu.sei ),
    .I1(\u_cpu.cli ),
    .I2(_0424_[5]),
    .I3(_0425_[3]),
    .I4(_0424_[2]),
    .I5(_0425_[5]),
    .O(_0267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0796_ (
    .I0(_0387_[0]),
    .I1(_0371_[1]),
    .I2(_0368_[0]),
    .O(_0425_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0797_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .O(_0387_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4026474496)
  ) _0798_ (
    .I0(_0441_[0]),
    .I1(AB[0]),
    .I2(AB[1]),
    .I3(_0441_[3]),
    .I4(_0441_[4]),
    .O(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0799_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0128_),
    .S(_0127_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0800_ (
    .I0(AB[2]),
    .I1(AB[3]),
    .I2(AB[5]),
    .I3(AB[6]),
    .I4(AB[7]),
    .I5(AB[4]),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0801_ (
    .I0(1'h0),
    .I1(_0130_),
    .O(_0129_),
    .S(_0127_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0802_ (
    .I0(_0128_),
    .I1(_0129_),
    .O(_0441_[3]),
    .S(_0127_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _0803_ (
    .I0(AB[8]),
    .I1(AB[14]),
    .I2(AB[12]),
    .I3(AB[15]),
    .O(_0127_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _0804_ (
    .I0(AB[9]),
    .I1(AB[10]),
    .I2(AB[11]),
    .I3(AB[13]),
    .O(_0127_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0805_ (
    .I0(Dsp_Rd),
    .I1(_0440_[1]),
    .O(_0441_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0806_ (
    .I0(state[0]),
    .I1(state[1]),
    .O(_0440_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0807_ (
    .I0(_0435_[0]),
    .I1(state[1]),
    .I2(state[0]),
    .O(_0441_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4ffffffdfccfff07)
  ) _0808_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff7ff0ff7f7)
  ) _0809_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0810_ (
    .I0(_0131_),
    .I1(_0132_),
    .O(_0435_[0]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294905856)
  ) _0811_ (
    .I0(AB[0]),
    .I1(AB[1]),
    .I2(_0435_[0]),
    .I3(_0441_[3]),
    .I4(Set_Kbd_Ctl),
    .O(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0812_ (
    .I0(_0452_[0]),
    .I1(_0409_[0]),
    .I2(RDY),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0813_ (
    .I0(_0452_[0]),
    .I1(_0443_[0]),
    .I2(RDY),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0814_ (
    .I0(_0231_[4]),
    .I1(\u_cpu.IR [5]),
    .O(_0295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0815_ (
    .I0(_0181_[1]),
    .I1(_0383_[0]),
    .O(_0293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2290675712)
  ) _0816_ (
    .I0(\u_cpu.IRHOLD [5]),
    .I1(\u_cpu.IRHOLD [6]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(\u_cpu.DIMUX [5]),
    .I4(\u_cpu.IRHOLD_valid ),
    .O(_0383_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0817_ (
    .I0(_0454_[0]),
    .I1(_0453_[1]),
    .I2(_0181_[6]),
    .O(_0287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0818_ (
    .I0(_0231_[2]),
    .I1(\u_cpu.IR [5]),
    .O(_0454_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0819_ (
    .I0(_0392_[0]),
    .I1(_0453_[1]),
    .I2(_0181_[6]),
    .O(_0286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0820_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0231_[2]),
    .O(_0392_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0821_ (
    .I0(_0498_[0]),
    .I1(_0231_[2]),
    .O(_0285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0822_ (
    .I0(_0454_[0]),
    .I1(_0454_[1]),
    .I2(_0181_[6]),
    .O(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0823_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .O(_0454_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0824_ (
    .I0(_0392_[0]),
    .I1(_0454_[1]),
    .I2(_0181_[6]),
    .O(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0825_ (
    .I0(_0454_[0]),
    .I1(_0181_[6]),
    .I2(_0447_[1]),
    .O(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0826_ (
    .I0(_0454_[0]),
    .I1(_0235_[0]),
    .O(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0827_ (
    .I0(_0392_[0]),
    .I1(_0181_[6]),
    .I2(_0447_[1]),
    .O(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0828_ (
    .I0(\u_cpu.IR [6]),
    .I1(_0392_[0]),
    .I2(_0366_[0]),
    .O(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h37)
  ) _0829_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(_0077_[4]),
    .I2(\u_cpu.DIMUX [4]),
    .O(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0830_ (
    .I0(_0005_[1]),
    .I1(_0077_[4]),
    .I2(\u_cpu.DIMUX [4]),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0831_ (
    .I0(_0135_),
    .I1(_0136_),
    .O(_0133_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h1f)
  ) _0832_ (
    .I0(\u_cpu.IRHOLD [7]),
    .I1(\u_cpu.IRHOLD [4]),
    .I2(_0077_[4]),
    .O(_0137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h1f)
  ) _0833_ (
    .I0(\u_cpu.IRHOLD [7]),
    .I1(\u_cpu.IRHOLD [4]),
    .I2(_0077_[4]),
    .O(_0138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0834_ (
    .I0(_0137_),
    .I1(_0138_),
    .O(_0134_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0835_ (
    .I0(_0133_),
    .I1(_0134_),
    .O(_0366_[0]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0836_ (
    .I0(AB[1]),
    .I1(AB[0]),
    .I2(_0441_[3]),
    .O(_0003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0837_ (
    .I0(AB[1]),
    .I1(AB[0]),
    .I2(_0441_[3]),
    .O(_0002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0838_ (
    .I0(AB[0]),
    .I1(AB[1]),
    .I2(_0441_[3]),
    .O(_0001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4286578688)
  ) _0839_ (
    .I0(_0371_[0]),
    .I1(_0387_[0]),
    .I2(_0376_[2]),
    .I3(_0092_[0]),
    .I4(RDY),
    .O(_0288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0333333ffffbfff3)
  ) _0840_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0841_ (
    .I0(1'h0),
    .I1(_0139_),
    .O(_0289_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0842_ (
    .I0(Kbd_Wr1),
    .I1(Kbd_Wr0),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _0843_ (
    .I0(_0461_[0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0423_[0]),
    .O(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1439436559)
  ) _0844_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.clc ),
    .I2(\u_cpu.u_ALU8.CO ),
    .I3(\u_cpu.plp ),
    .I4(_0460_[4]),
    .O(_0461_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccf0f0aaf0)
  ) _0845_ (
    .I0(\u_cpu.u_ALU8.OUT [1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0514_[2]),
    .I3(\u_cpu.plp ),
    .I4(_0505_[4]),
    .I5(_0423_[0]),
    .O(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0846_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .I3(\u_cpu.u_ALU8.OUT [6]),
    .I4(\u_cpu.AN ),
    .I5(_0513_[5]),
    .O(_0514_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _0847_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(\u_cpu.u_ALU8.OUT [2]),
    .O(_0513_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hccca)
  ) _0848_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(\u_cpu.AN ),
    .I2(_0505_[4]),
    .I3(_0092_[0]),
    .O(_0275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3a)
  ) _0849_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(_0005_[1]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312789)
  ) _0850_ (
    .I0(\u_cpu.cld ),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(\u_cpu.DIMUX [3]),
    .I3(\u_cpu.plp ),
    .I4(_0423_[0]),
    .O(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4287168496)
  ) _0851_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(_0515_[3]),
    .I4(_0092_[0]),
    .O(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1441411400000000)
  ) _0852_ (
    .I0(\u_cpu.clv ),
    .I1(\u_cpu.u_ALU8.CO ),
    .I2(\u_cpu.AN ),
    .I3(\u_cpu.u_ALU8.AI7 ),
    .I4(\u_cpu.u_ALU8.BI7 ),
    .I5(_0424_[2]),
    .O(_0515_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0853_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0412_[1]),
    .O(_0300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0854_ (
    .I0(_0376_[3]),
    .I1(_0376_[2]),
    .I2(_0374_[0]),
    .O(_0412_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0855_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .O(_0374_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0856_ (
    .I0(_0334_[0]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0412_[1]),
    .O(_0301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0857_ (
    .I0(_0334_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(_0412_[1]),
    .O(_0302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0858_ (
    .I0(_0334_[2]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(_0412_[1]),
    .O(_0303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0859_ (
    .I0(\u_cpu.u_ALU8.OUT [4]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(_0412_[1]),
    .O(_0304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0860_ (
    .I0(_0339_[0]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(_0412_[1]),
    .O(_0305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0861_ (
    .I0(_0339_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0412_[1]),
    .O(_0306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0862_ (
    .I0(_0339_[2]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(_0412_[1]),
    .O(_0307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff8ffffffffffff)
  ) _0863_ (
    .I0(_0077_[4]),
    .I1(_0092_[0]),
    .I2(_0200_[4]),
    .I3(_0472_[0]),
    .I4(_0501_[4]),
    .I5(_0501_[5]),
    .O(\u_cpu.PC_inc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0864_ (
    .I0(_0371_[0]),
    .I1(_0371_[1]),
    .I2(_0371_[2]),
    .O(_0200_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0865_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .O(_0371_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0866_ (
    .I0(_0370_[0]),
    .I1(_0020_[2]),
    .O(_0472_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _0867_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.backwards ),
    .O(_0370_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeeffffffffffffe)
  ) _0868_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0501_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff5fffecdffffff)
  ) _0869_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [1]),
    .O(_0501_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0870_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.u_ALU8.OUT [1]),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0871_ (
    .I0(_0140_[0]),
    .I1(_0140_[1]),
    .I2(\u_cpu.PC [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [1]),
    .I5(_0140_[5]),
    .O(_0142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0872_ (
    .I0(_0141_),
    .I1(_0142_),
    .O(\u_cpu.PC_temp [1]),
    .S(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3355f0f000000000)
  ) _0873_ (
    .I0(\u_cpu.ABL [1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.res ),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .I5(_0140_[0]),
    .O(_0140_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000300000005)
  ) _0874_ (
    .I0(_0326_[0]),
    .I1(\u_cpu.state [0]),
    .I2(_0326_[4]),
    .I3(_0326_[3]),
    .I4(_0326_[2]),
    .I5(_0140_[0]),
    .O(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdcfff3fffffffff)
  ) _0875_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0140_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0876_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.PC [2]),
    .I2(\u_cpu.u_ALU8.OUT [2]),
    .O(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbbfbbbffaafaaaaa)
  ) _0877_ (
    .I0(_0143_[0]),
    .I1(_0140_[1]),
    .I2(\u_cpu.PC [2]),
    .I3(_0140_[0]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.u_ALU8.OUT [2]),
    .O(_0145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0878_ (
    .I0(_0144_),
    .I1(_0145_),
    .O(\u_cpu.PC_temp [2]),
    .S(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000cfaf00000000)
  ) _0879_ (
    .I0(\u_cpu.ABL [2]),
    .I1(\u_cpu.PC [2]),
    .I2(_0326_[0]),
    .I3(_0077_[4]),
    .I4(_0463_[4]),
    .I5(_0140_[0]),
    .O(_0143_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0880_ (
    .I0(\u_cpu.res ),
    .I1(_0326_[0]),
    .I2(\u_cpu.NMI_edge ),
    .O(_0463_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0881_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.PC [3]),
    .I2(\u_cpu.u_ALU8.OUT [3]),
    .O(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0882_ (
    .I0(_0140_[0]),
    .I1(_0140_[1]),
    .I2(\u_cpu.PC [3]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [3]),
    .I5(_0146_[5]),
    .O(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0883_ (
    .I0(_0147_),
    .I1(_0148_),
    .O(\u_cpu.PC_temp [3]),
    .S(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0884_ (
    .I0(\u_cpu.ABL [3]),
    .I1(\u_cpu.PC [3]),
    .I2(_0077_[4]),
    .I3(_0326_[0]),
    .O(_0146_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0885_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.PC [4]),
    .I2(\u_cpu.u_ALU8.OUT [4]),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0886_ (
    .I0(_0140_[0]),
    .I1(_0140_[1]),
    .I2(\u_cpu.PC [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [4]),
    .I5(_0149_[5]),
    .O(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0887_ (
    .I0(_0150_),
    .I1(_0151_),
    .O(\u_cpu.PC_temp [4]),
    .S(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0888_ (
    .I0(\u_cpu.ABL [4]),
    .I1(\u_cpu.PC [4]),
    .I2(_0077_[4]),
    .I3(_0326_[0]),
    .O(_0149_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0889_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.PC [5]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .O(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0890_ (
    .I0(_0140_[0]),
    .I1(_0140_[1]),
    .I2(\u_cpu.PC [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [5]),
    .I5(_0152_[5]),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0891_ (
    .I0(_0153_),
    .I1(_0154_),
    .O(\u_cpu.PC_temp [5]),
    .S(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0892_ (
    .I0(\u_cpu.ABL [5]),
    .I1(\u_cpu.PC [5]),
    .I2(_0077_[4]),
    .I3(_0326_[0]),
    .O(_0152_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0893_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.PC [6]),
    .I2(\u_cpu.u_ALU8.OUT [6]),
    .O(_0156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0894_ (
    .I0(_0140_[0]),
    .I1(_0140_[1]),
    .I2(\u_cpu.PC [6]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [6]),
    .I5(_0155_[5]),
    .O(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0895_ (
    .I0(_0156_),
    .I1(_0157_),
    .O(\u_cpu.PC_temp [6]),
    .S(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0896_ (
    .I0(\u_cpu.ABL [6]),
    .I1(\u_cpu.PC [6]),
    .I2(_0077_[4]),
    .I3(_0326_[0]),
    .O(_0155_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0897_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.PC [7]),
    .I2(\u_cpu.AN ),
    .O(_0159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0898_ (
    .I0(_0140_[0]),
    .I1(_0140_[1]),
    .I2(\u_cpu.PC [7]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.AN ),
    .I5(_0158_[5]),
    .O(_0160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0899_ (
    .I0(_0159_),
    .I1(_0160_),
    .O(\u_cpu.PC_temp [7]),
    .S(_0140_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0900_ (
    .I0(\u_cpu.ABL [7]),
    .I1(\u_cpu.PC [7]),
    .I2(_0077_[4]),
    .I3(_0326_[0]),
    .O(_0158_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0901_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.PC [8]),
    .I3(_0364_[0]),
    .I4(_0492_[4]),
    .O(\u_cpu.PC_temp [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0902_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.PC [8]),
    .I2(_0491_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0492_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0903_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0491_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0904_ (
    .I0(_0140_[6]),
    .I1(_0140_[1]),
    .O(_0364_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0905_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(\u_cpu.PC [9]),
    .I3(_0364_[0]),
    .I4(_0496_[4]),
    .O(\u_cpu.PC_temp [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0906_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.PC [9]),
    .I2(_0495_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0496_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0907_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0495_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0908_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(\u_cpu.PC [10]),
    .I3(_0364_[0]),
    .I4(_0516_[4]),
    .O(\u_cpu.PC_temp [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0909_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.PC [10]),
    .I2(_0497_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0516_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0910_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0497_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0911_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(\u_cpu.PC [11]),
    .I3(_0364_[0]),
    .I4(_0518_[4]),
    .O(\u_cpu.PC_temp [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0912_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.PC [11]),
    .I2(_0517_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0518_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0913_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0517_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0914_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(\u_cpu.PC [12]),
    .I3(_0364_[0]),
    .I4(_0520_[4]),
    .O(\u_cpu.PC_temp [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0915_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.PC [12]),
    .I2(_0519_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0520_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0916_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0519_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0917_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(\u_cpu.PC [13]),
    .I3(_0364_[0]),
    .I4(_0522_[4]),
    .O(\u_cpu.PC_temp [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0918_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.PC [13]),
    .I2(_0521_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0522_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0919_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.u_ALU8.OUT [5]),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0521_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0920_ (
    .I0(_0140_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(\u_cpu.PC [14]),
    .I3(_0364_[0]),
    .I4(_0399_[4]),
    .O(\u_cpu.PC_temp [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0921_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.PC [14]),
    .I2(_0398_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0399_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0922_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0398_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _0923_ (
    .I0(_0364_[0]),
    .I1(\u_cpu.PC [15]),
    .I2(\u_cpu.DIMUX [7]),
    .I3(_0140_[1]),
    .I4(_0364_[4]),
    .O(\u_cpu.PC_temp [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0924_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.PC [15]),
    .I2(_0363_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .O(_0364_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0925_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.AN ),
    .I2(_0140_[0]),
    .I3(\u_cpu.state [0]),
    .I4(_0140_[6]),
    .O(_0363_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f080f0fffffffff)
  ) _0926_ (
    .I0(\u_cpu.AXYS[1] [7]),
    .I1(_0165_[1]),
    .I2(_0165_[2]),
    .I3(_0411_[3]),
    .I4(_0411_[4]),
    .I5(_0411_[5]),
    .O(\u_cpu.u_ALU8.AI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0927_ (
    .I0(_0409_[0]),
    .I1(\u_cpu.AXYS[3] [7]),
    .O(_0411_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0928_ (
    .I0(_0410_[0]),
    .I1(\u_cpu.AN ),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [7]),
    .I4(_0410_[4]),
    .I5(\u_cpu.DIMUX [7]),
    .O(_0411_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdd6fffdff3fffff)
  ) _0929_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0410_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffffffff)
  ) _0930_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0410_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4224708507)
  ) _0931_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .O(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbff03cf3c)
  ) _0932_ (
    .I0(\u_cpu.load_only ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0933_ (
    .I0(_0161_),
    .I1(_0162_),
    .O(_0165_[2]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4037673164)
  ) _0934_ (
    .I0(\vectOut[1] [0]),
    .I1(\vectOut[0] [0]),
    .I2(\vectOut[3] [0]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .O(_0354_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4039901354)
  ) _0935_ (
    .I0(\vectOut[0] [1]),
    .I1(\vectOut[1] [1]),
    .I2(\vectOut[3] [1]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .O(_0354_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4039901354)
  ) _0936_ (
    .I0(\vectOut[0] [2]),
    .I1(\vectOut[1] [2]),
    .I2(\vectOut[3] [2]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .O(_0354_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4039901354)
  ) _0937_ (
    .I0(\vectOut[0] [3]),
    .I1(\vectOut[1] [3]),
    .I2(\vectOut[3] [3]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .O(_0354_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4039901354)
  ) _0938_ (
    .I0(\vectOut[0] [4]),
    .I1(\vectOut[1] [4]),
    .I2(\vectOut[3] [4]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .O(_0354_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4039901354)
  ) _0939_ (
    .I0(\vectOut[0] [5]),
    .I1(\vectOut[1] [5]),
    .I2(\vectOut[3] [5]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .O(_0354_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4039901354)
  ) _0940_ (
    .I0(\vectOut[0] [6]),
    .I1(\vectOut[1] [6]),
    .I2(\vectOut[3] [6]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .O(_0354_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _0941_ (
    .I0(\vectOut[0] [7]),
    .I1(\vectOut[1] [7]),
    .I2(\vectOut[2] [7]),
    .I3(\vectOut[3] [7]),
    .I4(_0442_[3]),
    .I5(_0442_[4]),
    .O(_0354_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0942_ (
    .I0(_0163_[0]),
    .I1(_0163_[1]),
    .I2(_0163_[2]),
    .I3(_0163_[3]),
    .I4(_0163_[4]),
    .I5(_0163_[5]),
    .O(_0164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0943_ (
    .I0(_0164_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [0]),
    .S(_0163_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0944_ (
    .I0(_0163_[3]),
    .I1(_0403_[1]),
    .I2(_0403_[2]),
    .O(_0163_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1996947456)
  ) _0945_ (
    .I0(\u_cpu.backwards ),
    .I1(_0020_[2]),
    .I2(\u_cpu.op [2]),
    .I3(_0401_[3]),
    .I4(_0401_[4]),
    .O(_0403_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0946_ (
    .I0(_0400_[0]),
    .I1(_0400_[1]),
    .O(_0401_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffffffff)
  ) _0947_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0400_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbf3f8ffff)
  ) _0948_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [5]),
    .O(_0401_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0949_ (
    .I0(_0402_[0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0200_[4]),
    .I3(\u_cpu.PC [0]),
    .O(_0403_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcf5fffff658091b)
  ) _0950_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0402_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0951_ (
    .I0(_0401_[3]),
    .I1(\u_cpu.op [3]),
    .O(_0163_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f0f0f0f0f0f7)
  ) _0952_ (
    .I0(\u_cpu.AXYS[1] [1]),
    .I1(_0165_[1]),
    .I2(_0165_[2]),
    .I3(_0165_[3]),
    .I4(_0165_[4]),
    .I5(_0165_[5]),
    .O(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0953_ (
    .I0(1'h0),
    .I1(_0166_),
    .O(_0163_[2]),
    .S(_0165_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000b0bbb0bbb0bb)
  ) _0954_ (
    .I0(_0410_[0]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(_0410_[4]),
    .I3(\u_cpu.DIMUX [1]),
    .I4(_0020_[2]),
    .I5(\u_cpu.ABH [1]),
    .O(_0165_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f7f0f000000000)
  ) _0955_ (
    .I0(\u_cpu.AXYS[1] [0]),
    .I1(_0165_[1]),
    .I2(_0165_[2]),
    .I3(_0444_[3]),
    .I4(_0444_[4]),
    .I5(_0444_[5]),
    .O(_0163_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000b0bbb0bbb0bb)
  ) _0956_ (
    .I0(_0410_[0]),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(_0410_[4]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(_0020_[2]),
    .I5(\u_cpu.ABH [0]),
    .O(_0444_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0957_ (
    .I0(_0403_[1]),
    .I1(_0408_[1]),
    .O(_0163_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0958_ (
    .I0(\u_cpu.op [0]),
    .I1(_0401_[3]),
    .O(_0408_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0959_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .O(_0372_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0960_ (
    .I0(_0401_[3]),
    .I1(_0403_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0163_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0961_ (
    .I0(_0401_[3]),
    .I1(\u_cpu.shift_right ),
    .O(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0962_ (
    .I0(_0167_[0]),
    .I1(_0167_[1]),
    .I2(_0167_[2]),
    .I3(_0163_[3]),
    .I4(_0163_[2]),
    .I5(_0163_[5]),
    .O(_0168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0963_ (
    .I0(_0168_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [1]),
    .S(_0167_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0964_ (
    .I0(_0163_[3]),
    .I1(_0445_[0]),
    .I2(_0403_[2]),
    .O(_0167_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0965_ (
    .I0(_0402_[0]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0200_[4]),
    .I3(\u_cpu.PC [1]),
    .O(_0445_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0966_ (
    .I0(_0445_[0]),
    .I1(_0408_[1]),
    .O(_0167_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0967_ (
    .I0(_0401_[3]),
    .I1(_0445_[0]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0167_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000cf8a)
  ) _0968_ (
    .I0(_0446_[0]),
    .I1(_0410_[0]),
    .I2(\u_cpu.u_ALU8.OUT [2]),
    .I3(_0165_[2]),
    .I4(_0446_[4]),
    .I5(_0105_[4]),
    .O(_0167_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0969_ (
    .I0(\u_cpu.AXYS[3] [2]),
    .I1(\u_cpu.AXYS[1] [2]),
    .I2(\u_cpu.AXYS[2] [2]),
    .I3(\u_cpu.AXYS[0] [2]),
    .I4(_0405_[4]),
    .I5(_0092_[6]),
    .O(_0446_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0970_ (
    .I0(_0410_[4]),
    .I1(\u_cpu.DIMUX [2]),
    .O(_0446_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0971_ (
    .I0(_0169_[0]),
    .I1(_0169_[1]),
    .I2(_0169_[2]),
    .I3(_0163_[3]),
    .I4(_0167_[2]),
    .I5(_0163_[5]),
    .O(_0170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0972_ (
    .I0(_0170_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [2]),
    .S(_0169_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0973_ (
    .I0(_0163_[3]),
    .I1(_0404_[1]),
    .I2(_0403_[2]),
    .O(_0169_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0974_ (
    .I0(_0402_[0]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(_0200_[4]),
    .I3(\u_cpu.PC [2]),
    .O(_0404_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0975_ (
    .I0(_0404_[1]),
    .I1(_0408_[1]),
    .O(_0169_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0976_ (
    .I0(_0401_[3]),
    .I1(_0404_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0169_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3148873728)
  ) _0977_ (
    .I0(_0410_[0]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(_0165_[2]),
    .I3(_0414_[3]),
    .I4(_0414_[4]),
    .O(_0169_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0978_ (
    .I0(\u_cpu.AXYS[3] [3]),
    .I1(\u_cpu.AXYS[1] [3]),
    .I2(\u_cpu.AXYS[2] [3]),
    .I3(\u_cpu.AXYS[0] [3]),
    .I4(_0405_[4]),
    .I5(_0092_[6]),
    .O(_0414_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0bbb)
  ) _0979_ (
    .I0(_0410_[4]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [3]),
    .O(_0414_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0980_ (
    .I0(_0171_[0]),
    .I1(_0171_[1]),
    .I2(_0171_[2]),
    .I3(_0163_[3]),
    .I4(_0169_[2]),
    .I5(_0163_[5]),
    .O(_0172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0981_ (
    .I0(_0172_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [3]),
    .S(_0171_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0982_ (
    .I0(_0163_[3]),
    .I1(_0413_[1]),
    .I2(_0403_[2]),
    .O(_0171_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0983_ (
    .I0(_0402_[0]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(_0200_[4]),
    .I3(\u_cpu.PC [3]),
    .O(_0413_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0984_ (
    .I0(_0413_[1]),
    .I1(_0408_[1]),
    .O(_0171_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0985_ (
    .I0(_0401_[3]),
    .I1(_0413_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0171_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3148873728)
  ) _0986_ (
    .I0(_0410_[0]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(_0165_[2]),
    .I3(_0415_[3]),
    .I4(_0415_[4]),
    .O(_0171_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0987_ (
    .I0(\u_cpu.AXYS[3] [4]),
    .I1(\u_cpu.AXYS[1] [4]),
    .I2(\u_cpu.AXYS[2] [4]),
    .I3(\u_cpu.AXYS[0] [4]),
    .I4(_0405_[4]),
    .I5(_0092_[6]),
    .O(_0415_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0bbb)
  ) _0988_ (
    .I0(_0410_[4]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [4]),
    .O(_0415_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0989_ (
    .I0(_0173_[0]),
    .I1(_0173_[1]),
    .I2(_0173_[2]),
    .I3(_0163_[3]),
    .I4(_0171_[2]),
    .I5(_0163_[5]),
    .O(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0990_ (
    .I0(_0174_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [4]),
    .S(_0173_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0991_ (
    .I0(_0163_[3]),
    .I1(_0416_[1]),
    .I2(_0403_[2]),
    .O(_0173_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0992_ (
    .I0(_0402_[0]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(_0200_[4]),
    .I3(\u_cpu.PC [4]),
    .O(_0416_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0993_ (
    .I0(_0416_[1]),
    .I1(_0408_[1]),
    .O(_0173_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0994_ (
    .I0(_0401_[3]),
    .I1(_0416_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0173_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3148873728)
  ) _0995_ (
    .I0(_0410_[0]),
    .I1(\u_cpu.u_ALU8.OUT [5]),
    .I2(_0165_[2]),
    .I3(_0417_[3]),
    .I4(_0417_[4]),
    .O(_0173_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0996_ (
    .I0(\u_cpu.AXYS[3] [5]),
    .I1(\u_cpu.AXYS[1] [5]),
    .I2(\u_cpu.AXYS[2] [5]),
    .I3(\u_cpu.AXYS[0] [5]),
    .I4(_0405_[4]),
    .I5(_0092_[6]),
    .O(_0417_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0bbb)
  ) _0997_ (
    .I0(_0410_[4]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [5]),
    .O(_0417_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0998_ (
    .I0(_0175_[0]),
    .I1(_0175_[1]),
    .I2(_0175_[2]),
    .I3(_0163_[3]),
    .I4(_0173_[2]),
    .I5(_0163_[5]),
    .O(_0176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0999_ (
    .I0(_0176_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [5]),
    .S(_0175_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _1000_ (
    .I0(_0163_[3]),
    .I1(_0456_[1]),
    .I2(_0403_[2]),
    .O(_0175_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _1001_ (
    .I0(_0402_[0]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(_0200_[4]),
    .I3(\u_cpu.PC [5]),
    .O(_0456_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1002_ (
    .I0(_0456_[1]),
    .I1(_0408_[1]),
    .O(_0175_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _1003_ (
    .I0(_0401_[3]),
    .I1(_0456_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0175_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3148873728)
  ) _1004_ (
    .I0(_0410_[0]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(_0165_[2]),
    .I3(_0418_[3]),
    .I4(_0418_[4]),
    .O(_0175_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _1005_ (
    .I0(\u_cpu.AXYS[3] [6]),
    .I1(\u_cpu.AXYS[1] [6]),
    .I2(\u_cpu.AXYS[2] [6]),
    .I3(\u_cpu.AXYS[0] [6]),
    .I4(_0405_[4]),
    .I5(_0092_[6]),
    .O(_0418_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0bbb)
  ) _1006_ (
    .I0(_0410_[4]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0020_[2]),
    .I3(\u_cpu.ABH [6]),
    .O(_0418_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0fff0ffccff55ff)
  ) _1007_ (
    .I0(_0177_[0]),
    .I1(_0177_[1]),
    .I2(\u_cpu.u_ALU8.AI [7]),
    .I3(_0163_[3]),
    .I4(_0175_[2]),
    .I5(_0163_[5]),
    .O(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1008_ (
    .I0(_0178_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [6]),
    .S(_0177_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _1009_ (
    .I0(_0163_[3]),
    .I1(_0419_[0]),
    .I2(_0403_[2]),
    .O(_0177_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _1010_ (
    .I0(_0402_[0]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0200_[4]),
    .I3(\u_cpu.PC [6]),
    .O(_0419_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1011_ (
    .I0(_0419_[0]),
    .I1(_0408_[1]),
    .O(_0177_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _1012_ (
    .I0(_0401_[3]),
    .I1(_0419_[0]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0177_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fff33ffaaff)
  ) _1013_ (
    .I0(_0179_[0]),
    .I1(_0179_[1]),
    .I2(_0179_[2]),
    .I3(_0163_[3]),
    .I4(\u_cpu.u_ALU8.AI [7]),
    .I5(_0163_[5]),
    .O(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1014_ (
    .I0(_0180_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [7]),
    .S(_0179_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _1015_ (
    .I0(_0163_[3]),
    .I1(_0408_[0]),
    .I2(_0403_[2]),
    .O(_0179_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _1016_ (
    .I0(_0200_[4]),
    .I1(\u_cpu.PC [7]),
    .I2(\u_cpu.DIMUX [7]),
    .I3(_0402_[0]),
    .O(_0408_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1017_ (
    .I0(_0408_[0]),
    .I1(_0408_[1]),
    .O(_0179_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _1018_ (
    .I0(_0401_[3]),
    .I1(_0408_[0]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0179_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h004f000000000000)
  ) _1019_ (
    .I0(_0020_[2]),
    .I1(_0367_[3]),
    .I2(\u_cpu.u_ALU8.CO ),
    .I3(_0407_[3]),
    .I4(_0407_[4]),
    .I5(_0407_[5]),
    .O(_0179_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff000f00ff00bb00)
  ) _1020_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.inc ),
    .I2(\u_cpu.C ),
    .I3(_0406_[3]),
    .I4(_0400_[1]),
    .I5(\u_cpu.rotate ),
    .O(_0407_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffff7fffffffff)
  ) _1021_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0406_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff100f000000000)
  ) _1022_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.load_only ),
    .I2(\u_cpu.compare ),
    .I3(\u_cpu.rotate ),
    .I4(\u_cpu.C ),
    .I5(_0400_[0]),
    .O(_0407_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffeffffffffefff)
  ) _1023_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [1]),
    .O(_0367_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffed33fffffffff)
  ) _1024_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0407_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _1025_ (
    .I0(_0375_[0]),
    .I1(_0221_[4]),
    .I2(_0375_[2]),
    .I3(_0375_[3]),
    .I4(_0375_[4]),
    .I5(_0375_[5]),
    .O(_0353_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007fffffff)
  ) _1026_ (
    .I0(_0366_[0]),
    .I1(_0366_[1]),
    .I2(_0200_[0]),
    .I3(_0200_[1]),
    .I4(_0181_[7]),
    .I5(_0366_[5]),
    .O(_0375_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1027_ (
    .I0(RDY),
    .I1(_0365_[1]),
    .O(_0366_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _1028_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0365_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _1029_ (
    .I0(_0181_[4]),
    .I1(_0181_[5]),
    .O(_0184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _1030_ (
    .I0(_0181_[4]),
    .I1(_0181_[5]),
    .O(_0185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1031_ (
    .I0(_0184_),
    .I1(_0185_),
    .O(_0182_),
    .S(_0181_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000007770000)
  ) _1032_ (
    .I0(_0181_[0]),
    .I1(_0181_[1]),
    .I2(_0181_[2]),
    .I3(\u_cpu.IR [7]),
    .I4(_0181_[4]),
    .I5(_0181_[5]),
    .O(_0186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _1033_ (
    .I0(_0181_[4]),
    .I1(_0181_[5]),
    .O(_0187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1034_ (
    .I0(_0186_),
    .I1(_0187_),
    .O(_0183_),
    .S(_0181_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1035_ (
    .I0(_0182_),
    .I1(_0183_),
    .O(_0221_[4]),
    .S(_0181_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _1036_ (
    .I0(\u_cpu.DIMUX [2]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.DIMUX [3]),
    .O(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _1037_ (
    .I0(\u_cpu.IRHOLD [0]),
    .I1(\u_cpu.IRHOLD [2]),
    .I2(\u_cpu.IRHOLD [3]),
    .O(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1038_ (
    .I0(_0188_),
    .I1(_0189_),
    .O(_0181_[2]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h45cf050500000000)
  ) _1039_ (
    .I0(_0367_[0]),
    .I1(_0367_[1]),
    .I2(\u_cpu.write_back ),
    .I3(_0367_[3]),
    .I4(_0367_[4]),
    .I5(RDY),
    .O(_0181_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1040_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [4]),
    .O(_0367_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfe7ffffeffffffef)
  ) _1041_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [0]),
    .O(_0367_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1042_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.store ),
    .O(_0367_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf3fb77ffffffffff)
  ) _1043_ (
    .I0(RDY),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff3fff7fff5ffff)
  ) _1044_ (
    .I0(RDY),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1045_ (
    .I0(_0190_),
    .I1(_0191_),
    .O(_0181_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000cf4500000000)
  ) _1046_ (
    .I0(_0192_[0]),
    .I1(_0181_[6]),
    .I2(_0192_[2]),
    .I3(RDY),
    .I4(_0192_[4]),
    .I5(_0192_[5]),
    .O(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1047_ (
    .I0(1'h0),
    .I1(_0193_),
    .O(_0375_[2]),
    .S(_0192_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _1048_ (
    .I0(_0368_[0]),
    .I1(_0368_[1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .O(_0192_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h44440f0000000000)
  ) _1049_ (
    .I0(\u_cpu.IRHOLD [3]),
    .I1(\u_cpu.IRHOLD [2]),
    .I2(\u_cpu.DIMUX [3]),
    .I3(\u_cpu.DIMUX [2]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0181_[7]),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1050_ (
    .I0(1'h0),
    .I1(_0194_),
    .O(_0192_[2]),
    .S(_0077_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1051_ (
    .I0(_0369_[0]),
    .I1(_0369_[1]),
    .I2(RDY),
    .O(_0192_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _1052_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [1]),
    .O(_0369_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _1053_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0369_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4026859519)
  ) _1054_ (
    .I0(_0370_[0]),
    .I1(RDY),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(_0370_[4]),
    .O(_0192_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd335544320)
  ) _1055_ (
    .I0(\u_cpu.state [3]),
    .I1(RDY),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0370_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4232904703)
  ) _1056_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .O(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1057_ (
    .I0(1'h1),
    .I1(_0197_),
    .O(_0195_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff330f0ffffffdf)
  ) _1058_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [1]),
    .O(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff7ffffffdfffffd)
  ) _1059_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [1]),
    .O(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1060_ (
    .I0(_0198_),
    .I1(_0199_),
    .O(_0196_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1061_ (
    .I0(_0195_),
    .I1(_0196_),
    .O(_0192_[5]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1062_ (
    .I0(_0200_[4]),
    .I1(_0200_[5]),
    .O(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2147418112)
  ) _1063_ (
    .I0(_0200_[0]),
    .I1(_0200_[1]),
    .I2(_0092_[0]),
    .I3(_0181_[6]),
    .I4(_0200_[5]),
    .O(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1064_ (
    .I0(_0201_),
    .I1(_0202_),
    .O(_0375_[3]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hfeef)
  ) _1065_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffeeffeefffff)
  ) _1066_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1067_ (
    .I0(_0203_),
    .I1(_0204_),
    .O(_0200_[5]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000bfffffff)
  ) _1068_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0200_[1]),
    .I2(_0366_[0]),
    .I3(_0181_[0]),
    .I4(_0181_[7]),
    .I5(_0373_[5]),
    .O(_0375_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _1069_ (
    .I0(RDY),
    .I1(_0371_[2]),
    .I2(_0372_[2]),
    .I3(_0368_[0]),
    .O(_0373_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff00ff7f7f7f7f)
  ) _1070_ (
    .I0(_0374_[0]),
    .I1(_0371_[2]),
    .I2(_0371_[1]),
    .I3(_0367_[1]),
    .I4(_0367_[4]),
    .I5(RDY),
    .O(_0375_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h7f)
  ) _1071_ (
    .I0(_0390_[2]),
    .I1(_0375_[2]),
    .I2(_0389_[4]),
    .O(_0353_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _1072_ (
    .I0(_0221_[0]),
    .I1(_0381_[1]),
    .I2(_0221_[3]),
    .I3(_0221_[1]),
    .I4(_0221_[2]),
    .I5(_0381_[5]),
    .O(_0390_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000bfffffff)
  ) _1073_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0200_[0]),
    .I2(_0205_[2]),
    .I3(_0200_[1]),
    .I4(_0181_[7]),
    .I5(_0205_[5]),
    .O(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1074_ (
    .I0(_0206_),
    .I1(1'h0),
    .O(_0221_[1]),
    .S(_0205_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h44440f0000000000)
  ) _1075_ (
    .I0(\u_cpu.IRHOLD [4]),
    .I1(\u_cpu.IRHOLD [5]),
    .I2(\u_cpu.DIMUX [4]),
    .I3(\u_cpu.DIMUX [5]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0077_[4]),
    .O(_0205_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _1076_ (
    .I0(RDY),
    .I1(_0368_[0]),
    .I2(_0376_[2]),
    .I3(_0376_[3]),
    .O(_0205_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _1077_ (
    .I0(RDY),
    .I1(_0376_[2]),
    .I2(_0374_[0]),
    .I3(_0376_[3]),
    .O(_0205_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000bfffffff)
  ) _1078_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0200_[1]),
    .I2(_0205_[2]),
    .I3(_0181_[0]),
    .I4(_0181_[7]),
    .I5(_0377_[5]),
    .O(_0221_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _1079_ (
    .I0(RDY),
    .I1(_0374_[0]),
    .I2(\u_cpu.state [2]),
    .I3(_0376_[3]),
    .I4(\u_cpu.state [3]),
    .O(_0377_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1080_ (
    .I0(_0369_[0]),
    .I1(_0379_[1]),
    .O(_0221_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'heff7ffffffffffff)
  ) _1081_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(_0368_[0]),
    .I5(\u_cpu.state [1]),
    .O(_0379_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _1082_ (
    .I0(_0181_[6]),
    .I1(_0181_[1]),
    .I2(_0200_[0]),
    .I3(_0181_[7]),
    .O(_0221_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfaafaaaacccccccc)
  ) _1083_ (
    .I0(_0365_[1]),
    .I1(_0380_[1]),
    .I2(_0380_[2]),
    .I3(\u_cpu.cond_code [0]),
    .I4(_0200_[4]),
    .I5(RDY),
    .O(_0381_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _1084_ (
    .I0(\u_cpu.state [4]),
    .I1(_0376_[3]),
    .I2(_0371_[1]),
    .O(_0380_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccff00aaaa)
  ) _1085_ (
    .I0(\u_cpu.N ),
    .I1(\u_cpu.V ),
    .I2(\u_cpu.Z ),
    .I3(\u_cpu.C ),
    .I4(\u_cpu.cond_code [2]),
    .I5(\u_cpu.cond_code [1]),
    .O(_0380_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffff00000000)
  ) _1086_ (
    .I0(_0366_[0]),
    .I1(_0366_[1]),
    .I2(_0209_[5]),
    .I3(_0181_[7]),
    .I4(_0200_[1]),
    .I5(_0378_[5]),
    .O(_0381_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8888f00000000000)
  ) _1087_ (
    .I0(\u_cpu.IRHOLD [2]),
    .I1(\u_cpu.IRHOLD [3]),
    .I2(\u_cpu.DIMUX [3]),
    .I3(\u_cpu.DIMUX [2]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0077_[4]),
    .O(_0209_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffbfff)
  ) _1088_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeefffffffffffff)
  ) _1089_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1090_ (
    .I0(_0207_),
    .I1(_0208_),
    .O(_0378_[5]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1091_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0210_),
    .S(_0209_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ffffff1fffffff)
  ) _1092_ (
    .I0(_0200_[0]),
    .I1(_0181_[0]),
    .I2(_0181_[1]),
    .I3(_0181_[7]),
    .I4(_0181_[6]),
    .I5(_0209_[5]),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1093_ (
    .I0(_0212_),
    .I1(1'h0),
    .O(_0211_),
    .S(_0209_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1094_ (
    .I0(_0210_),
    .I1(_0211_),
    .O(_0389_[4]),
    .S(_0209_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _1095_ (
    .I0(RDY),
    .I1(_0374_[0]),
    .I2(_0372_[2]),
    .I3(_0376_[3]),
    .O(_0209_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffff8ffff)
  ) _1096_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff9ffffffff)
  ) _1097_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1098_ (
    .I0(_0213_),
    .I1(_0214_),
    .O(_0209_[7]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfffffffffffffff)
  ) _1099_ (
    .I0(_0215_[0]),
    .I1(_0215_[1]),
    .I2(_0215_[2]),
    .I3(_0215_[3]),
    .I4(_0215_[4]),
    .I5(_0215_[5]),
    .O(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1100_ (
    .I0(1'h1),
    .I1(_0216_),
    .O(_0353_[2]),
    .S(_0215_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1101_ (
    .I0(_0375_[0]),
    .I1(_0221_[4]),
    .I2(_0375_[5]),
    .O(_0215_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _1102_ (
    .I0(_0192_[4]),
    .I1(_0457_[0]),
    .I2(_0192_[6]),
    .O(_0215_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _1103_ (
    .I0(_0181_[6]),
    .I1(_0192_[2]),
    .I2(RDY),
    .I3(_0192_[0]),
    .O(_0457_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _1104_ (
    .I0(_0221_[0]),
    .I1(_0381_[1]),
    .I2(_0221_[2]),
    .I3(_0221_[3]),
    .I4(_0381_[5]),
    .O(_0215_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f000f008f00)
  ) _1105_ (
    .I0(_0471_[0]),
    .I1(_0389_[1]),
    .I2(RDY),
    .I3(_0092_[0]),
    .I4(_0447_[2]),
    .I5(_0181_[1]),
    .O(_0215_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd284229631)
  ) _1106_ (
    .I0(_0205_[2]),
    .I1(_0384_[1]),
    .I2(_0384_[2]),
    .I3(_0200_[1]),
    .I4(_0209_[5]),
    .O(_0389_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4027554201)
  ) _1107_ (
    .I0(\u_cpu.DIMUX [1]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.IRHOLD [0]),
    .I3(\u_cpu.IRHOLD [1]),
    .I4(\u_cpu.IRHOLD_valid ),
    .O(_0384_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'haebf)
  ) _1108_ (
    .I0(_0200_[0]),
    .I1(_0181_[0]),
    .I2(_0200_[1]),
    .I3(_0181_[6]),
    .O(_0471_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1109_ (
    .I0(_0391_[0]),
    .I1(_0389_[2]),
    .I2(_0391_[2]),
    .O(_0215_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1593868287)
  ) _1110_ (
    .I0(_0200_[1]),
    .I1(_0200_[0]),
    .I2(_0181_[6]),
    .I3(_0092_[0]),
    .I4(_0200_[4]),
    .O(_0391_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fffbfff00f0b0f0)
  ) _1111_ (
    .I0(_0366_[0]),
    .I1(_0200_[1]),
    .I2(_0181_[7]),
    .I3(_0181_[0]),
    .I4(_0386_[4]),
    .I5(_0386_[5]),
    .O(_0389_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _1112_ (
    .I0(RDY),
    .I1(_0371_[1]),
    .I2(_0368_[0]),
    .I3(_0387_[0]),
    .O(_0455_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1157566223)
  ) _1113_ (
    .I0(\u_cpu.write_back ),
    .I1(_0367_[4]),
    .I2(_0385_[2]),
    .I3(_0385_[3]),
    .I4(RDY),
    .O(_0386_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1114_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [1]),
    .O(_0385_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _1115_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .O(_0385_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9fffffffffffffff)
  ) _1116_ (
    .I0(RDY),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [1]),
    .I3(_0374_[0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0391_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1117_ (
    .I0(_0472_[0]),
    .I1(_0472_[1]),
    .O(_0215_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff77f8ffffffffff)
  ) _1118_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(RDY),
    .O(_0217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcdbfffffffffbbf)
  ) _1119_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(RDY),
    .O(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1120_ (
    .I0(_0217_),
    .I1(_0218_),
    .O(_0472_[1]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2139029759)
  ) _1121_ (
    .I0(_0374_[0]),
    .I1(_0372_[2]),
    .I2(_0368_[1]),
    .I3(_0367_[1]),
    .I4(RDY),
    .O(_0215_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h40ff)
  ) _1122_ (
    .I0(_0353_[0]),
    .I1(_0390_[1]),
    .I2(_0390_[2]),
    .I3(_0390_[3]),
    .O(_0353_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3489660928)
  ) _1123_ (
    .I0(_0181_[7]),
    .I1(_0389_[1]),
    .I2(_0389_[2]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0390_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _1124_ (
    .I0(_0369_[1]),
    .I1(_0192_[2]),
    .I2(_0388_[2]),
    .I3(_0388_[3]),
    .I4(_0388_[4]),
    .O(_0389_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1125_ (
    .I0(_0387_[0]),
    .I1(_0374_[0]),
    .I2(_0372_[2]),
    .O(_0388_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _1126_ (
    .I0(_0387_[0]),
    .I1(_0372_[2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .O(_0388_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294967294)
  ) _1127_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [0]),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbeffffffffffffef)
  ) _1128_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1129_ (
    .I0(_0219_),
    .I1(_0220_),
    .O(_0388_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) _1130_ (
    .I0(_0383_[0]),
    .I1(_0200_[1]),
    .I2(_0366_[0]),
    .I3(_0181_[7]),
    .O(_0221_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _1131_ (
    .I0(_0221_[0]),
    .I1(_0221_[1]),
    .I2(_0221_[2]),
    .I3(_0221_[3]),
    .I4(_0221_[4]),
    .I5(_0221_[5]),
    .O(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1132_ (
    .I0(1'h0),
    .I1(_0222_),
    .O(_0390_[3]),
    .S(_0221_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000cf4500000000)
  ) _1133_ (
    .I0(_0192_[0]),
    .I1(_0181_[6]),
    .I2(_0192_[2]),
    .I3(RDY),
    .I4(_0192_[4]),
    .I5(_0382_[5]),
    .O(_0221_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff4feccf4ffccfd)
  ) _1134_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(RDY),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1135_ (
    .I0(1'h1),
    .I1(_0223_),
    .O(_0382_[5]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _1136_ (
    .I0(_0450_[0]),
    .I1(_0450_[1]),
    .I2(_0450_[2]),
    .I3(_0450_[3]),
    .I4(_0381_[5]),
    .I5(_0450_[5]),
    .O(_0353_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd32767)
  ) _1137_ (
    .I0(_0205_[2]),
    .I1(_0447_[1]),
    .I2(_0447_[2]),
    .I3(_0181_[7]),
    .I4(_0205_[5]),
    .O(_0450_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1138_ (
    .I0(_0200_[1]),
    .I1(_0200_[0]),
    .O(_0447_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h5300)
  ) _1139_ (
    .I0(_0369_[1]),
    .I1(_0388_[3]),
    .I2(RDY),
    .I3(_0449_[3]),
    .O(_0450_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h27)
  ) _1140_ (
    .I0(_0192_[2]),
    .I1(_0181_[6]),
    .I2(_0388_[2]),
    .O(_0449_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _1141_ (
    .I0(_0448_[0]),
    .I1(_0375_[5]),
    .I2(_0448_[2]),
    .I3(_0448_[3]),
    .O(_0450_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h75)
  ) _1142_ (
    .I0(_0374_[0]),
    .I1(_0412_[1]),
    .I2(RDY),
    .O(_0448_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hcdff)
  ) _1143_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [1]),
    .I3(_0374_[0]),
    .O(_0448_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcffcff8cff8ffcf)
  ) _1144_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1145_ (
    .I0(1'h1),
    .I1(_0224_),
    .O(_0448_[3]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147437568)
  ) _1146_ (
    .I0(_0181_[6]),
    .I1(_0200_[0]),
    .I2(_0181_[1]),
    .I3(_0181_[7]),
    .I4(_0221_[2]),
    .O(_0450_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483647)
  ) _1147_ (
    .I0(_0366_[0]),
    .I1(_0209_[5]),
    .I2(_0383_[0]),
    .I3(_0200_[1]),
    .I4(_0181_[7]),
    .O(_0450_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _1148_ (
    .I0(_0512_[0]),
    .I1(_0512_[1]),
    .I2(_0512_[2]),
    .I3(_0375_[0]),
    .I4(_0375_[4]),
    .I5(_0449_[3]),
    .O(_0353_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd32767)
  ) _1149_ (
    .I0(_0447_[2]),
    .I1(_0205_[2]),
    .I2(_0454_[1]),
    .I3(_0181_[7]),
    .I4(_0205_[6]),
    .O(_0512_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4031)
  ) _1150_ (
    .I0(_0366_[0]),
    .I1(_0231_[2]),
    .I2(_0181_[7]),
    .I3(_0392_[1]),
    .I4(_0455_[4]),
    .O(_0512_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1151_ (
    .I0(_0457_[0]),
    .I1(_0457_[1]),
    .O(_0512_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffdfffffdfff)
  ) _1152_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [1]),
    .I2(RDY),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7c300303c00c33f0)
  ) _1153_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [1]),
    .I2(RDY),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1154_ (
    .I0(_0227_),
    .I1(_0228_),
    .O(_0225_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2147483647)
  ) _1155_ (
    .I0(\u_cpu.state [1]),
    .I1(RDY),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffdcffffffcf)
  ) _1156_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [1]),
    .I2(RDY),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1157_ (
    .I0(_0229_),
    .I1(_0230_),
    .O(_0226_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1158_ (
    .I0(_0225_),
    .I1(_0226_),
    .O(_0457_[1]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000001000dfff)
  ) _1159_ (
    .I0(_0441_[0]),
    .I1(AB[0]),
    .I2(AB[1]),
    .I3(_0441_[3]),
    .I4(_0441_[4]),
    .I5(_0458_[5]),
    .O(_0362_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd3)
  ) _1160_ (
    .I0(Dsp_Rd),
    .I1(state[1]),
    .I2(state[0]),
    .O(_0458_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3237980927)
  ) _1161_ (
    .I0(_0392_[0]),
    .I1(_0392_[1]),
    .I2(_0392_[2]),
    .I3(_0392_[3]),
    .I4(_0181_[6]),
    .O(_0358_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hf7)
  ) _1162_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0231_[2]),
    .I2(_0181_[6]),
    .O(_0232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h4fff)
  ) _1163_ (
    .I0(_0231_[0]),
    .I1(_0181_[6]),
    .I2(_0231_[4]),
    .I3(_0200_[1]),
    .O(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1164_ (
    .I0(_0232_),
    .I1(_0233_),
    .O(_0392_[3]),
    .S(\u_cpu.IR [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294508543)
  ) _1165_ (
    .I0(_0181_[0]),
    .I1(_0459_[4]),
    .I2(_0459_[3]),
    .I3(_0499_[3]),
    .I4(_0392_[3]),
    .O(_0358_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1166_ (
    .I0(_0453_[1]),
    .I1(_0200_[1]),
    .I2(_0205_[2]),
    .O(_0459_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1167_ (
    .I0(_0231_[4]),
    .I1(\u_cpu.IR [5]),
    .I2(_0386_[4]),
    .O(_0499_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _1168_ (
    .I0(_0498_[0]),
    .I1(_0392_[1]),
    .I2(_0459_[5]),
    .O(_0357_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff0f31133)
  ) _1169_ (
    .I0(_0231_[0]),
    .I1(_0231_[2]),
    .I2(_0181_[6]),
    .I3(_0200_[1]),
    .I4(\u_cpu.IR [6]),
    .I5(\u_cpu.IR [5]),
    .O(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1170_ (
    .I0(1'h1),
    .I1(_0234_),
    .O(_0459_[5]),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff40ffffffff)
  ) _1171_ (
    .I0(_0200_[0]),
    .I1(_0386_[4]),
    .I2(_0392_[2]),
    .I3(_0459_[3]),
    .I4(_0459_[4]),
    .I5(_0459_[5]),
    .O(_0357_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _1172_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0235_[5]),
    .O(_0356_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1173_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0181_[1]),
    .O(_0235_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hfe)
  ) _1174_ (
    .I0(_0366_[1]),
    .I1(_0468_[1]),
    .I2(_0235_[3]),
    .O(_0356_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _1175_ (
    .I0(_0235_[3]),
    .I1(\u_cpu.IR [6]),
    .I2(_0235_[5]),
    .O(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h007f0000007f7f7f)
  ) _1176_ (
    .I0(_0235_[0]),
    .I1(_0231_[0]),
    .I2(_0200_[1]),
    .I3(_0235_[3]),
    .I4(\u_cpu.IR [6]),
    .I5(_0235_[5]),
    .O(_0237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1177_ (
    .I0(_0236_),
    .I1(_0237_),
    .O(_0468_[1]),
    .S(\u_cpu.IR [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff8ffffffff)
  ) _1178_ (
    .I0(_0392_[2]),
    .I1(_0470_[1]),
    .I2(_0459_[3]),
    .I3(_0470_[3]),
    .I4(_0470_[4]),
    .I5(_0468_[1]),
    .O(_0356_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf400)
  ) _1179_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0469_[1]),
    .I2(_0181_[1]),
    .I3(_0453_[1]),
    .O(_0470_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _1180_ (
    .I0(_0235_[3]),
    .I1(_0468_[1]),
    .O(_0356_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1181_ (
    .I0(Mem_Emu_Clk),
    .I1(\u_cpu.clk ),
    .I2(Mem_Emu_Ena),
    .O(_0351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1182_ (
    .I0(Mem_Emu_Adr[0]),
    .I1(AB[0]),
    .I2(Mem_Emu_Ena),
    .O(_Address[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1183_ (
    .I0(Mem_Emu_Adr[1]),
    .I1(AB[1]),
    .I2(Mem_Emu_Ena),
    .O(_Address[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1184_ (
    .I0(Mem_Emu_Adr[2]),
    .I1(AB[2]),
    .I2(Mem_Emu_Ena),
    .O(_Address[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1185_ (
    .I0(Mem_Emu_Adr[3]),
    .I1(AB[3]),
    .I2(Mem_Emu_Ena),
    .O(_Address[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1186_ (
    .I0(Mem_Emu_Adr[4]),
    .I1(AB[4]),
    .I2(Mem_Emu_Ena),
    .O(_Address[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1187_ (
    .I0(Mem_Emu_Adr[5]),
    .I1(AB[5]),
    .I2(Mem_Emu_Ena),
    .O(_Address[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1188_ (
    .I0(Mem_Emu_Adr[6]),
    .I1(AB[6]),
    .I2(Mem_Emu_Ena),
    .O(_Address[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1189_ (
    .I0(Mem_Emu_Adr[7]),
    .I1(AB[7]),
    .I2(Mem_Emu_Ena),
    .O(_Address[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1190_ (
    .I0(Mem_Emu_Adr[8]),
    .I1(AB[8]),
    .I2(Mem_Emu_Ena),
    .O(_Address[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1191_ (
    .I0(Mem_Emu_Adr[9]),
    .I1(AB[9]),
    .I2(Mem_Emu_Ena),
    .O(_Address[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1192_ (
    .I0(Mem_Emu_Adr[10]),
    .I1(AB[10]),
    .I2(Mem_Emu_Ena),
    .O(_Address[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1193_ (
    .I0(Mem_Emu_Adr[11]),
    .I1(AB[11]),
    .I2(Mem_Emu_Ena),
    .O(_Address[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1194_ (
    .I0(Mem_Emu_Adr[12]),
    .I1(AB[12]),
    .I2(Mem_Emu_Ena),
    .O(_Address[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1195_ (
    .I0(Mem_Emu_Adr[13]),
    .I1(AB[13]),
    .I2(Mem_Emu_Ena),
    .O(_Address[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1196_ (
    .I0(Mem_Emu_Adr[14]),
    .I1(AB[14]),
    .I2(Mem_Emu_Ena),
    .O(_Address[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1197_ (
    .I0(Mem_Emu_Adr[15]),
    .I1(AB[15]),
    .I2(Mem_Emu_Ena),
    .O(_Address[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _1198_ (
    .I0(Mem_Emu_Din[0]),
    .I1(_0479_[1]),
    .I2(Mem_Emu_Ena),
    .O(_Din[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f7f0f0f00000000)
  ) _1199_ (
    .I0(\u_cpu.AXYS[1] [0]),
    .I1(_0165_[1]),
    .I2(_0238_[2]),
    .I3(_0444_[3]),
    .I4(_0444_[4]),
    .I5(_0478_[5]),
    .O(_0479_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _1200_ (
    .I0(_0464_[5]),
    .I1(_0464_[3]),
    .I2(_0465_[1]),
    .O(_0238_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125304831)
  ) _1201_ (
    .I0(_0376_[3]),
    .I1(_0374_[0]),
    .I2(_0387_[0]),
    .I3(_0371_[0]),
    .I4(_0376_[2]),
    .O(_0465_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'heffeffffffffffff)
  ) _1202_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0464_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000003)
  ) _1203_ (
    .I0(_0321_[0]),
    .I1(_0321_[3]),
    .I2(_0321_[4]),
    .I3(_0321_[2]),
    .I4(\u_cpu.state [2]),
    .I5(_0321_[1]),
    .O(_0464_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1204_ (
    .I0(\u_cpu.PC [8]),
    .I1(_0465_[1]),
    .I2(_0477_[2]),
    .O(_0478_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1205_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.C ),
    .I2(\u_cpu.PC [0]),
    .I3(_0464_[3]),
    .I4(_0464_[4]),
    .I5(_0464_[5]),
    .O(_0477_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _1206_ (
    .I0(_0321_[0]),
    .I1(\u_cpu.php ),
    .I2(_0321_[1]),
    .O(_0464_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _1207_ (
    .I0(Mem_Emu_Din[1]),
    .I1(_0494_[0]),
    .I2(Mem_Emu_Ena),
    .O(_Din[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f0f0f0f0f0f7f)
  ) _1208_ (
    .I0(\u_cpu.AXYS[1] [1]),
    .I1(_0165_[1]),
    .I2(_0238_[2]),
    .I3(_0165_[4]),
    .I4(_0165_[3]),
    .I5(_0165_[5]),
    .O(_0239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1209_ (
    .I0(1'h0),
    .I1(_0239_),
    .O(_0494_[0]),
    .S(_0238_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1210_ (
    .I0(\u_cpu.PC [9]),
    .I1(_0465_[1]),
    .I2(_0465_[2]),
    .O(_0238_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1211_ (
    .I0(\u_cpu.u_ALU8.OUT [1]),
    .I1(\u_cpu.Z ),
    .I2(\u_cpu.PC [1]),
    .I3(_0464_[3]),
    .I4(_0464_[4]),
    .I5(_0464_[5]),
    .O(_0465_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0000fffefffe)
  ) _1212_ (
    .I0(_0476_[0]),
    .I1(_0476_[1]),
    .I2(_0476_[2]),
    .I3(_0476_[3]),
    .I4(Mem_Emu_Din[2]),
    .I5(Mem_Emu_Ena),
    .O(_Din[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1213_ (
    .I0(_0446_[0]),
    .I1(_0238_[2]),
    .O(_0476_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1214_ (
    .I0(_0465_[1]),
    .I1(\u_cpu.PC [10]),
    .O(_0476_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _1215_ (
    .I0(\u_cpu.u_ALU8.OUT [2]),
    .I1(\u_cpu.I ),
    .I2(_0464_[4]),
    .I3(_0464_[5]),
    .O(_0476_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1216_ (
    .I0(_0464_[3]),
    .I1(\u_cpu.PC [2]),
    .O(_0476_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4278251503)
  ) _1217_ (
    .I0(_0481_[0]),
    .I1(_0481_[1]),
    .I2(_0481_[2]),
    .I3(Mem_Emu_Din[3]),
    .I4(Mem_Emu_Ena),
    .O(_Din[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1218_ (
    .I0(_0414_[3]),
    .I1(_0238_[2]),
    .O(_0481_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _1219_ (
    .I0(_0464_[3]),
    .I1(\u_cpu.PC [3]),
    .I2(_0465_[1]),
    .I3(\u_cpu.PC [11]),
    .O(_0481_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _1220_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.D ),
    .I2(_0464_[4]),
    .I3(_0464_[5]),
    .O(_0481_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f0f0ff22ffff)
  ) _1221_ (
    .I0(\u_cpu.PC [12]),
    .I1(_0465_[1]),
    .I2(Mem_Emu_Din[4]),
    .I3(_0485_[3]),
    .I4(_0485_[2]),
    .I5(Mem_Emu_Ena),
    .O(_Din[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1222_ (
    .I0(_0415_[3]),
    .I1(_0238_[2]),
    .O(_0485_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7077)
  ) _1223_ (
    .I0(_0484_[0]),
    .I1(_0464_[5]),
    .I2(_0464_[3]),
    .I3(\u_cpu.PC [4]),
    .O(_0485_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00fff0ff001111)
  ) _1224_ (
    .I0(\u_cpu.NMI_edge ),
    .I1(IRQ),
    .I2(\u_cpu.php ),
    .I3(\u_cpu.u_ALU8.OUT [4]),
    .I4(_0321_[1]),
    .I5(_0321_[0]),
    .O(_0484_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _1225_ (
    .I0(Mem_Emu_Din[5]),
    .I1(_0467_[1]),
    .I2(Mem_Emu_Ena),
    .O(_Din[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _1226_ (
    .I0(_0417_[3]),
    .I1(_0464_[3]),
    .I2(\u_cpu.PC [5]),
    .I3(_0238_[2]),
    .I4(_0466_[4]),
    .I5(_0466_[5]),
    .O(_0467_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1227_ (
    .I0(_0465_[1]),
    .I1(\u_cpu.PC [13]),
    .O(_0466_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _1228_ (
    .I0(\u_cpu.u_ALU8.OUT [5]),
    .I1(_0464_[4]),
    .I2(_0464_[5]),
    .O(_0466_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0000fffefffe)
  ) _1229_ (
    .I0(_0473_[0]),
    .I1(_0473_[1]),
    .I2(_0473_[2]),
    .I3(_0473_[3]),
    .I4(Mem_Emu_Din[6]),
    .I5(Mem_Emu_Ena),
    .O(_Din[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1230_ (
    .I0(_0418_[3]),
    .I1(_0238_[2]),
    .O(_0473_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1231_ (
    .I0(_0465_[1]),
    .I1(\u_cpu.PC [14]),
    .O(_0473_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _1232_ (
    .I0(\u_cpu.u_ALU8.OUT [6]),
    .I1(\u_cpu.V ),
    .I2(_0464_[4]),
    .I3(_0464_[5]),
    .O(_0473_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1233_ (
    .I0(_0464_[3]),
    .I1(\u_cpu.PC [6]),
    .O(_0473_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _1234_ (
    .I0(Mem_Emu_Din[7]),
    .I1(_0493_[1]),
    .I2(Mem_Emu_Ena),
    .O(_Din[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f7f0f0f00000000)
  ) _1235_ (
    .I0(\u_cpu.AXYS[1] [7]),
    .I1(_0165_[1]),
    .I2(_0238_[2]),
    .I3(_0411_[3]),
    .I4(_0411_[4]),
    .I5(_0475_[5]),
    .O(_0493_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1236_ (
    .I0(\u_cpu.PC [15]),
    .I1(_0465_[1]),
    .I2(_0474_[2]),
    .O(_0475_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1237_ (
    .I0(\u_cpu.AN ),
    .I1(\u_cpu.N ),
    .I2(\u_cpu.PC [7]),
    .I3(_0464_[3]),
    .I4(_0464_[4]),
    .I5(_0464_[5]),
    .O(_0474_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _1238_ (
    .I0(Mem_Emu_Wen),
    .I1(_0435_[0]),
    .I2(Mem_Emu_Ena),
    .O(_WE)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1239_ (
    .I0(_0479_[1]),
    .I1(_0440_[1]),
    .O(_0000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1240_ (
    .I0(_0494_[0]),
    .I1(_0440_[1]),
    .O(_0000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65534)
  ) _1241_ (
    .I0(_0476_[0]),
    .I1(_0476_[1]),
    .I2(_0476_[2]),
    .I3(_0476_[3]),
    .I4(_0440_[1]),
    .O(_0000_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h00ef)
  ) _1242_ (
    .I0(_0481_[0]),
    .I1(_0481_[1]),
    .I2(_0481_[2]),
    .I3(_0440_[1]),
    .O(_0000_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65359)
  ) _1243_ (
    .I0(_0465_[1]),
    .I1(\u_cpu.PC [12]),
    .I2(_0485_[2]),
    .I3(_0485_[3]),
    .I4(_0440_[1]),
    .O(_0000_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1244_ (
    .I0(_0467_[1]),
    .I1(_0440_[1]),
    .O(_0000_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65534)
  ) _1245_ (
    .I0(_0473_[0]),
    .I1(_0473_[1]),
    .I2(_0473_[2]),
    .I3(_0473_[3]),
    .I4(_0440_[1]),
    .O(_0000_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1246_ (
    .I0(_0493_[1]),
    .I1(_0440_[1]),
    .O(_0000_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h000d)
  ) _1247_ (
    .I0(_0163_[3]),
    .I1(_0403_[2]),
    .I2(_0163_[5]),
    .I3(_0179_[2]),
    .O(\u_cpu.u_ALU8.adder_CI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1248_ (
    .I0(_0163_[4]),
    .I1(_0163_[5]),
    .O(\u_cpu.u_ALU8.temp_logic [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1249_ (
    .I0(_0504_[0]),
    .I1(_0490_[1]),
    .O(_0311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1250_ (
    .I0(_0442_[4]),
    .I1(_0482_[0]),
    .O(_0504_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1251_ (
    .I0(_0480_[1]),
    .I1(_0442_[3]),
    .O(_0490_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffff0f0ffff33aa)
  ) _1252_ (
    .I0(\u_cpu.u_ALU8.OUT [2]),
    .I1(\u_cpu.cli ),
    .I2(\u_cpu.DIMUX [2]),
    .I3(_0425_[5]),
    .I4(_0425_[3]),
    .I5(_0423_[0]),
    .O(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1253_ (
    .I0(_0483_[0]),
    .I1(_0486_[1]),
    .O(_0310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1254_ (
    .I0(_0482_[0]),
    .I1(_0442_[4]),
    .O(_0483_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1255_ (
    .I0(_0442_[3]),
    .I1(_0480_[1]),
    .O(_0486_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1256_ (
    .I0(_0504_[0]),
    .I1(_0486_[1]),
    .O(_0309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1257_ (
    .I0(_0235_[5]),
    .I1(_0383_[0]),
    .I2(\u_cpu.D ),
    .O(_0292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1258_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.D ),
    .O(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcc550c0f33aaf3f0)
  ) _1259_ (
    .I0(\u_cpu.PC [0]),
    .I1(_0502_[1]),
    .I2(\u_cpu.u_ALU8.OUT [0]),
    .I3(_0140_[6]),
    .I4(_0140_[1]),
    .I5(\u_cpu.PC_inc ),
    .O(_0330_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3355fffff0f0f0f0)
  ) _1260_ (
    .I0(\u_cpu.ABL [0]),
    .I1(\u_cpu.PC [0]),
    .I2(_0500_[2]),
    .I3(_0077_[4]),
    .I4(_0326_[0]),
    .I5(_0140_[0]),
    .O(_0502_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _1261_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.PC [0]),
    .I2(\u_cpu.state [0]),
    .O(_0500_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1262_ (
    .I0(_0163_[1]),
    .I1(_0163_[0]),
    .I2(_0163_[3]),
    .I3(_0163_[4]),
    .I4(_0163_[6]),
    .O(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1263_ (
    .I0(_0163_[2]),
    .I1(_0163_[3]),
    .I2(_0163_[6]),
    .O(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1264_ (
    .I0(_0240_),
    .I1(_0241_),
    .O(_0347_[0]),
    .S(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1265_ (
    .I0(_0167_[1]),
    .I1(_0167_[0]),
    .I2(_0163_[3]),
    .I3(_0163_[2]),
    .I4(_0167_[6]),
    .O(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1266_ (
    .I0(_0167_[2]),
    .I1(_0163_[3]),
    .I2(_0167_[6]),
    .O(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1267_ (
    .I0(_0242_),
    .I1(_0243_),
    .O(_0347_[1]),
    .S(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1268_ (
    .I0(_0169_[1]),
    .I1(_0169_[0]),
    .I2(_0163_[3]),
    .I3(_0167_[2]),
    .I4(_0169_[6]),
    .O(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1269_ (
    .I0(_0169_[2]),
    .I1(_0163_[3]),
    .I2(_0169_[6]),
    .O(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1270_ (
    .I0(_0244_),
    .I1(_0245_),
    .O(_0347_[2]),
    .S(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1271_ (
    .I0(_0171_[1]),
    .I1(_0171_[0]),
    .I2(_0163_[3]),
    .I3(_0169_[2]),
    .I4(_0171_[6]),
    .O(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1272_ (
    .I0(_0171_[2]),
    .I1(_0163_[3]),
    .I2(_0171_[6]),
    .O(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1273_ (
    .I0(_0246_),
    .I1(_0247_),
    .O(_0347_[3]),
    .S(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1274_ (
    .I0(_0173_[1]),
    .I1(_0173_[0]),
    .I2(_0163_[3]),
    .I3(_0171_[2]),
    .I4(_0173_[6]),
    .O(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1275_ (
    .I0(_0173_[2]),
    .I1(_0163_[3]),
    .I2(_0173_[6]),
    .O(_0249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1276_ (
    .I0(_0248_),
    .I1(_0249_),
    .O(_0343_[0]),
    .S(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1277_ (
    .I0(_0175_[1]),
    .I1(_0175_[0]),
    .I2(_0163_[3]),
    .I3(_0173_[2]),
    .I4(_0175_[6]),
    .O(_0250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1278_ (
    .I0(_0175_[2]),
    .I1(_0163_[3]),
    .I2(_0175_[6]),
    .O(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1279_ (
    .I0(_0250_),
    .I1(_0251_),
    .O(_0343_[1]),
    .S(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00550055003300f0)
  ) _1280_ (
    .I0(\u_cpu.u_ALU8.AI [7]),
    .I1(_0177_[1]),
    .I2(_0177_[0]),
    .I3(_0163_[3]),
    .I4(_0175_[2]),
    .I5(_0163_[5]),
    .O(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2863320079)
  ) _1281_ (
    .I0(\u_cpu.u_ALU8.AI [7]),
    .I1(_0177_[1]),
    .I2(_0177_[0]),
    .I3(_0175_[2]),
    .I4(_0163_[5]),
    .O(_0253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1282_ (
    .I0(_0252_),
    .I1(_0253_),
    .O(_0343_[2]),
    .S(_0177_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd1439435267)
  ) _1283_ (
    .I0(_0179_[1]),
    .I1(_0179_[0]),
    .I2(_0163_[3]),
    .I3(\u_cpu.u_ALU8.AI [7]),
    .I4(_0179_[6]),
    .O(_0254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1284_ (
    .I0(_0179_[2]),
    .I1(_0163_[3]),
    .I2(_0179_[6]),
    .O(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1285_ (
    .I0(_0254_),
    .I1(_0255_),
    .O(_0343_[3]),
    .S(_0163_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1286_ (
    .I0(_0503_[0]),
    .I1(_0503_[1]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .O(_0338_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1287_ (
    .I0(_0487_[0]),
    .I1(\u_cpu.u_ALU8.CO ),
    .O(_0503_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1288_ (
    .I0(\u_cpu.adj_bcd ),
    .I1(\u_cpu.adc_bcd ),
    .O(_0487_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1289_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(_0488_[1]),
    .O(_0503_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1290_ (
    .I0(\u_cpu.adc_bcd ),
    .I1(\u_cpu.adj_bcd ),
    .O(_0488_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1291_ (
    .I0(_0503_[0]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .O(_0338_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1292_ (
    .I0(_0503_[1]),
    .I1(\u_cpu.AN ),
    .O(_0338_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1293_ (
    .I0(_0489_[0]),
    .I1(_0489_[1]),
    .I2(\u_cpu.u_ALU8.OUT [1]),
    .O(_0333_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1294_ (
    .I0(_0487_[0]),
    .I1(\u_cpu.u_ALU8.HC ),
    .O(_0489_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1295_ (
    .I0(\u_cpu.u_ALU8.HC ),
    .I1(_0488_[1]),
    .O(_0489_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1296_ (
    .I0(_0489_[0]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .O(_0333_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1297_ (
    .I0(_0489_[1]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .O(_0333_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1298_ (
    .I0(_0504_[0]),
    .I1(_0483_[1]),
    .O(_0313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1299_ (
    .I0(_0442_[3]),
    .I1(_0480_[1]),
    .O(_0483_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1300_ (
    .I0(_0483_[0]),
    .I1(_0483_[1]),
    .O(_0314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1301_ (
    .I0(_0483_[0]),
    .I1(_0490_[1]),
    .O(_0312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1302_ (
    .I0(\u_cpu.u_ALU8.temp_l [1]),
    .I1(\u_cpu.u_ALU8.temp_l [2]),
    .I2(\u_cpu.u_ALU8.temp_l [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.u_ALU8.temp_l [3]),
    .I5(_0400_[0]),
    .O(\u_cpu.u_ALU8.temp_HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1303_ (
    .I0(\u_cpu.u_ALU8.temp_h [1]),
    .I1(\u_cpu.u_ALU8.temp_h [2]),
    .I2(\u_cpu.u_ALU8.temp_h [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.u_ALU8.temp_h [3]),
    .I5(_0400_[0]),
    .O(_0308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1304_ (
    .I(\u_cpu.state [1]),
    .O(_0318_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1305_ (
    .I(\u_cpu.state [3]),
    .O(_0325_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1306_ (
    .I(\u_cpu.state [5]),
    .O(_0320_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1307_ (
    .I(\u_cpu.state [0]),
    .O(_0320_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1308_ (
    .I(\u_cpu.state [4]),
    .O(_0320_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffefff2000)
  ) _1309_ (
    .I0(_0441_[0]),
    .I1(AB[0]),
    .I2(AB[1]),
    .I3(_0441_[3]),
    .I4(_0441_[4]),
    .I5(_0458_[5]),
    .O(_0362_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1310_ (
    .I(counter[0]),
    .O(_0316_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1311_ (
    .CI(1'h0),
    .CO(_0315_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0317_),
    .S({ counter[3:1], _0316_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1312_ (
    .CI(1'h0),
    .CO(_0319_[3:0]),
    .CYINIT(1'h1),
    .DI({ _0318_[3], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] }),
    .O(_0321_[3:0]),
    .S({ \u_cpu.state [1], _0320_[2:1], \u_cpu.state [3] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1313_ (
    .CI(_0319_[3]),
    .CO({ _0322_[7:5], _0319_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [4] }),
    .O({ _0323_[7:5], _0321_[4] }),
    .S({ 3'h0, _0320_[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1314_ (
    .CI(1'h0),
    .CO(_0324_[3:0]),
    .CYINIT(1'h1),
    .DI(\u_cpu.state [4:1]),
    .O({ _0326_[3:2], _0140_[0], _0326_[0] }),
    .S({ _0320_[4], _0325_[2], \u_cpu.state [2:1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1315_ (
    .CI(_0324_[3]),
    .CO({ _0327_[7:5], _0324_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [5] }),
    .O({ _0328_[7:5], _0326_[4] }),
    .S({ 3'h0, _0320_[1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1316_ (
    .CI(1'h0),
    .CO(_0329_[3:0]),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.PC_inc  }),
    .O(_0331_[3:0]),
    .S({ \u_cpu.PC_temp [3:1], _0330_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1317_ (
    .CI(_0329_[3]),
    .CO(_0329_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0331_[7:4]),
    .S(\u_cpu.PC_temp [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1318_ (
    .CI(_0329_[7]),
    .CO(_0329_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0331_[11:8]),
    .S(\u_cpu.PC_temp [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1319_ (
    .CI(_0329_[11]),
    .CO(_0329_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0331_[15:12]),
    .S(\u_cpu.PC_temp [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1320_ (
    .CI(1'h0),
    .CO({ _0335_[3], _0332_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.u_ALU8.OUT [3:1] }),
    .O({ _0336_[3], _0334_ }),
    .S({ 1'h0, _0333_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1321_ (
    .CI(1'h0),
    .CO({ _0340_[3], _0337_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:5] }),
    .O({ _0341_[3], _0339_ }),
    .S({ 1'h0, _0338_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1322_ (
    .CI(1'h0),
    .CO(_0342_[3:0]),
    .CYINIT(\u_cpu.u_ALU8.temp_HC ),
    .DI(\u_cpu.u_ALU8.temp_BI [7:4]),
    .O(\u_cpu.u_ALU8.temp_h [3:0]),
    .S(_0343_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1323_ (
    .CI(_0342_[3]),
    .CO({ _0344_[7:5], _0342_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0345_[7:5], \u_cpu.u_ALU8.temp_h [4] }),
    .S({ 3'h0, \u_cpu.u_ALU8.temp_logic [8] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1324_ (
    .CI(1'h0),
    .CO(_0346_[3:0]),
    .CYINIT(\u_cpu.u_ALU8.adder_CI ),
    .DI(\u_cpu.u_ALU8.temp_BI [3:0]),
    .O(\u_cpu.u_ALU8.temp_l [3:0]),
    .S(_0347_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1325_ (
    .CI(_0346_[3]),
    .CO({ _0348_[7:5], _0346_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0349_[7:5], \u_cpu.u_ALU8.temp_l [4] }),
    .S(4'h0)
  );
  BUFG _1326_ (
    .I(_0350_),
    .O(_0361_)
  );
  BUFG _1327_ (
    .I(_0351_),
    .O(_Clk)
  );
  BUFG _1328_ (
    .I(_0352_),
    .O(\u_cpu.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1329_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[8]),
    .Q(\u_cpu.ABH [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1330_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[9]),
    .Q(\u_cpu.ABH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1331_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[10]),
    .Q(\u_cpu.ABH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1332_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[11]),
    .Q(\u_cpu.ABH [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1333_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[12]),
    .Q(\u_cpu.ABH [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1334_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[13]),
    .Q(\u_cpu.ABH [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1335_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[14]),
    .Q(\u_cpu.ABH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1336_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[15]),
    .Q(\u_cpu.ABH [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1337_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.0.DO_A [0]),
    .Q(\vectOut[3] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1338_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.1.DO_A [0]),
    .Q(\vectOut[3] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1339_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.2.DO_A [0]),
    .Q(\vectOut[3] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1340_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.3.DO_A [0]),
    .Q(\vectOut[3] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1341_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.4.DO_A [0]),
    .Q(\vectOut[3] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1342_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.5.DO_A [0]),
    .Q(\vectOut[3] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1343_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.6.DO_A [0]),
    .Q(\vectOut[3] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1344_ (
    .C(_0361_),
    .CE(_0258_),
    .D(\Memory.0.7.DO_A [0]),
    .Q(\vectOut[3] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1345_ (
    .C(_0361_),
    .CE(_0309_),
    .D(_0359_[0]),
    .Q(\stimIn[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1346_ (
    .C(_0361_),
    .CE(_0309_),
    .D(_0359_[1]),
    .Q(\stimIn[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1347_ (
    .C(_0361_),
    .CE(_0309_),
    .D(_0359_[2]),
    .Q(\stimIn[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1348_ (
    .C(_0361_),
    .CE(_0309_),
    .D(_0359_[3]),
    .Q(\stimIn[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1349_ (
    .C(_0361_),
    .CE(_0309_),
    .D(_0359_[4]),
    .Q(\stimIn[0] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1350_ (
    .C(_0361_),
    .CE(_0309_),
    .D(_0359_[5]),
    .Q(\stimIn[0] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1351_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[0]),
    .Q(\stimIn[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1352_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[1]),
    .Q(\stimIn[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1353_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[2]),
    .Q(\stimIn[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1354_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[3]),
    .Q(\stimIn[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1355_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[4]),
    .Q(\stimIn[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1356_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[5]),
    .Q(\stimIn[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1357_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[6]),
    .Q(\stimIn[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1358_ (
    .C(_0361_),
    .CE(_0310_),
    .D(_0359_[7]),
    .Q(\stimIn[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1359_ (
    .C(_0361_),
    .CE(_0311_),
    .D(_0359_[0]),
    .Q(\stimIn[2] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1360_ (
    .C(_0361_),
    .CE(_0311_),
    .D(_0359_[1]),
    .Q(\stimIn[2] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1361_ (
    .C(_0361_),
    .CE(_0311_),
    .D(_0359_[2]),
    .Q(\stimIn[2] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1362_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[0]),
    .Q(\stimIn[3] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1363_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[1]),
    .Q(\stimIn[3] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1364_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[2]),
    .Q(\stimIn[3] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1365_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[3]),
    .Q(\stimIn[3] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1366_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[4]),
    .Q(\stimIn[3] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1367_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[5]),
    .Q(\stimIn[3] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1368_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[6]),
    .Q(\stimIn[3] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1369_ (
    .C(_0361_),
    .CE(_0312_),
    .D(_0359_[7]),
    .Q(\stimIn[3] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1370_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[0]),
    .Q(\stimIn[4] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1371_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[1]),
    .Q(\stimIn[4] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1372_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[2]),
    .Q(\stimIn[4] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1373_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[3]),
    .Q(\stimIn[4] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1374_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[4]),
    .Q(\stimIn[4] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1375_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[5]),
    .Q(\stimIn[4] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1376_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[6]),
    .Q(\stimIn[4] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1377_ (
    .C(_0361_),
    .CE(_0313_),
    .D(_0359_[7]),
    .Q(\stimIn[4] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1378_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[0]),
    .Q(\stimIn[5] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1379_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[1]),
    .Q(\stimIn[5] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1380_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[2]),
    .Q(\stimIn[5] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1381_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[3]),
    .Q(\stimIn[5] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1382_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[4]),
    .Q(\stimIn[5] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1383_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[5]),
    .Q(\stimIn[5] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1384_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[6]),
    .Q(\stimIn[5] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1385_ (
    .C(_0361_),
    .CE(_0314_),
    .D(_0359_[7]),
    .Q(\stimIn[5] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1386_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[0] [0]),
    .Q(reset),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1387_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[0] [1]),
    .Q(IRQ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1388_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[0] [2]),
    .Q(NMI),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1389_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[0] [3]),
    .Q(RDY),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1390_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[0] [4]),
    .Q(Kbd_Wr),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1391_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[0] [5]),
    .Q(Dsp_Rd),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1392_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [0]),
    .Q(Kbd_In[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1393_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [1]),
    .Q(Kbd_In[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1394_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [2]),
    .Q(Kbd_In[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1395_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [3]),
    .Q(Kbd_In[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1396_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [4]),
    .Q(Kbd_In[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1397_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [5]),
    .Q(Kbd_In[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1398_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [6]),
    .Q(Kbd_In[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1399_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[1] [7]),
    .Q(Kbd_In[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1400_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[2] [0]),
    .Q(Mem_Emu_Ena),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1401_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[2] [1]),
    .Q(Mem_Emu_Wen),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1402_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[2] [2]),
    .Q(Mem_Emu_Clk),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1403_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [0]),
    .Q(Mem_Emu_Adr[8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1404_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [1]),
    .Q(Mem_Emu_Adr[9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1405_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [2]),
    .Q(Mem_Emu_Adr[10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1406_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [3]),
    .Q(Mem_Emu_Adr[11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1407_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [4]),
    .Q(Mem_Emu_Adr[12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1408_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [5]),
    .Q(Mem_Emu_Adr[13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1409_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [6]),
    .Q(Mem_Emu_Adr[14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1410_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[3] [7]),
    .Q(Mem_Emu_Adr[15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1411_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [0]),
    .Q(Mem_Emu_Adr[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1412_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [1]),
    .Q(Mem_Emu_Adr[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1413_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [2]),
    .Q(Mem_Emu_Adr[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1414_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [3]),
    .Q(Mem_Emu_Adr[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1415_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [4]),
    .Q(Mem_Emu_Adr[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1416_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [5]),
    .Q(Mem_Emu_Adr[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1417_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [6]),
    .Q(Mem_Emu_Adr[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1418_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[4] [7]),
    .Q(Mem_Emu_Adr[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1419_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [0]),
    .Q(Mem_Emu_Din[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1420_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [1]),
    .Q(Mem_Emu_Din[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1421_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [2]),
    .Q(Mem_Emu_Din[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1422_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [3]),
    .Q(Mem_Emu_Din[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1423_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [4]),
    .Q(Mem_Emu_Din[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1424_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [5]),
    .Q(Mem_Emu_Din[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1425_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [6]),
    .Q(Mem_Emu_Din[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1426_ (
    .C(_0361_),
    .CE(_0462_[1]),
    .D(\stimIn[5] [7]),
    .Q(Mem_Emu_Din[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1427_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0362_[0]),
    .PRE(reset),
    .Q(state[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1428_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0362_[1]),
    .Q(state[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1429_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_BI [7]),
    .Q(\u_cpu.u_ALU8.BI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1430_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[0]),
    .Q(Kbd_Reg[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1431_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[1]),
    .Q(Kbd_Reg[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1432_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[2]),
    .Q(Kbd_Reg[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1433_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[3]),
    .Q(Kbd_Reg[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1434_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[4]),
    .Q(Kbd_Reg[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1435_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[5]),
    .Q(Kbd_Reg[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1436_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[6]),
    .Q(Kbd_Reg[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1437_ (
    .C(\u_cpu.clk ),
    .CE(Set_Kbd_Ctl),
    .CLR(reset),
    .D(Kbd_In[7]),
    .Q(Kbd_Reg[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:188.5-205.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1438_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(Kbd_Wr),
    .Q(Kbd_Wr0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:188.5-205.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1439_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(Kbd_Wr0),
    .Q(Kbd_Wr1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:188.5-205.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1440_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0004_),
    .Q(Set_Kbd_Ctl)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:115.5-132.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1441_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0003_),
    .Q(Kbd_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:115.5-132.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1442_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0002_),
    .Q(Kbd_Ctl_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:115.5-132.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1443_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0001_),
    .Q(Dsp_Reg_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1444_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[0]),
    .Q(Dsp_Reg[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1445_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[1]),
    .Q(Dsp_Reg[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1446_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[2]),
    .Q(Dsp_Reg[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1447_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[3]),
    .Q(Dsp_Reg[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1448_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[4]),
    .Q(Dsp_Reg[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1449_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[5]),
    .Q(Dsp_Reg[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1450_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[6]),
    .Q(Dsp_Reg[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:149.5-184.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1451_ (
    .C(\u_cpu.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0000_[7]),
    .Q(Dsp_Reg[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1452_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[0]),
    .Q(_0360_[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1453_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[1]),
    .Q(_0360_[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1454_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[2]),
    .Q(_0360_[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1455_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[3]),
    .Q(_0360_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1456_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[4]),
    .Q(_0360_[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1457_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[5]),
    .Q(_0360_[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1458_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[6]),
    .Q(_0360_[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1459_ (
    .C(_0361_),
    .CE(_0482_[0]),
    .D(_0354_[7]),
    .Q(_0360_[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1460_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[0]),
    .Q(\vectOut[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1461_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[1]),
    .Q(\vectOut[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1462_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[2]),
    .Q(\vectOut[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1463_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[3]),
    .Q(\vectOut[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1464_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[4]),
    .Q(\vectOut[0] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1465_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[5]),
    .Q(\vectOut[0] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1466_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[6]),
    .Q(\vectOut[0] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1467_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Dsp_Reg[7]),
    .Q(\vectOut[0] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1468_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[0]),
    .Q(\vectOut[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1469_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[1]),
    .Q(\vectOut[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1470_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[2]),
    .Q(\vectOut[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1471_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[3]),
    .Q(\vectOut[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1472_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[4]),
    .Q(\vectOut[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1473_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[5]),
    .Q(\vectOut[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1474_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[6]),
    .Q(\vectOut[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1475_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Reg[7]),
    .Q(\vectOut[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1476_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0317_[0]),
    .Q(counter[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1477_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0317_[1]),
    .Q(counter[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1478_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0317_[2]),
    .Q(counter[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1479_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0317_[3]),
    .Q(counter[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:61.5-92.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1480_ (
    .C(_0361_),
    .CE(_0258_),
    .D(Kbd_Ctl[7]),
    .Q(\vectOut[2] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1481_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0353_[0]),
    .Q(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1482_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0353_[1]),
    .Q(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1483_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0353_[2]),
    .Q(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1484_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0353_[3]),
    .PRE(reset),
    .Q(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1485_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0353_[4]),
    .Q(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1486_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0353_[5]),
    .Q(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1487_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[0]),
    .Q(\u_cpu.PC [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1488_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[1]),
    .Q(\u_cpu.PC [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1489_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[2]),
    .Q(\u_cpu.PC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1490_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[3]),
    .Q(\u_cpu.PC [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1491_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[4]),
    .Q(\u_cpu.PC [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1492_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[5]),
    .Q(\u_cpu.PC [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1493_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[6]),
    .Q(\u_cpu.PC [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1494_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[7]),
    .Q(\u_cpu.PC [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1495_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[8]),
    .Q(\u_cpu.PC [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1496_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[9]),
    .Q(\u_cpu.PC [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1497_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[10]),
    .Q(\u_cpu.PC [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1498_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[11]),
    .Q(\u_cpu.PC [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1499_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[12]),
    .Q(\u_cpu.PC [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1500_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[13]),
    .Q(\u_cpu.PC [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1501_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[14]),
    .Q(\u_cpu.PC [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1502_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0331_[15]),
    .Q(\u_cpu.PC [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1503_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0308_),
    .Q(\u_cpu.u_ALU8.CO )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1504_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_HC ),
    .Q(\u_cpu.u_ALU8.HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1505_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [0]),
    .Q(\u_cpu.u_ALU8.OUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1506_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [1]),
    .Q(\u_cpu.u_ALU8.OUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1507_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [2]),
    .Q(\u_cpu.u_ALU8.OUT [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1508_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [3]),
    .Q(\u_cpu.u_ALU8.OUT [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1509_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [0]),
    .Q(\u_cpu.u_ALU8.OUT [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1510_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [1]),
    .Q(\u_cpu.u_ALU8.OUT [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1511_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [2]),
    .Q(\u_cpu.u_ALU8.OUT [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1512_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [3]),
    .Q(\u_cpu.AN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1513_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.AI [7]),
    .Q(\u_cpu.u_ALU8.AI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1514_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[0]),
    .Q(\u_cpu.ABL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1515_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[1]),
    .Q(\u_cpu.ABL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1516_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[2]),
    .Q(\u_cpu.ABL [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1517_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[3]),
    .Q(\u_cpu.ABL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1518_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[4]),
    .Q(\u_cpu.ABL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1519_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[5]),
    .Q(\u_cpu.ABL [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1520_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[6]),
    .Q(\u_cpu.ABL [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1521_ (
    .C(\u_cpu.clk ),
    .CE(_0289_),
    .CLR(reset),
    .D(AB[7]),
    .Q(\u_cpu.ABL [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1522_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0300_),
    .Q(\u_cpu.AXYS[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1523_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1524_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1525_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1526_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1527_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1528_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1529_ (
    .C(\u_cpu.clk ),
    .CE(_0260_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:500.1-504.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1530_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0278_),
    .Q(\u_cpu.adj_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1531_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0300_),
    .Q(\u_cpu.AXYS[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1532_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1533_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1534_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1535_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1536_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1537_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1538_ (
    .C(\u_cpu.clk ),
    .CE(_0261_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1539_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0300_),
    .Q(\u_cpu.AXYS[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1540_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1541_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1542_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1543_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1544_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1545_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1546_ (
    .C(\u_cpu.clk ),
    .CE(_0262_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1547_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0300_),
    .Q(\u_cpu.AXYS[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1548_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1549_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1550_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1551_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1552_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1553_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1554_ (
    .C(\u_cpu.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:646.1-650.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1555_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.backwards )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:768.1-784.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1556_ (
    .C(\u_cpu.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0272_),
    .Q(\u_cpu.C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:790.1-802.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1557_ (
    .C(\u_cpu.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0277_),
    .Q(\u_cpu.Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:804.1-817.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1558_ (
    .C(\u_cpu.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0275_),
    .Q(\u_cpu.N )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:823.1-834.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1559_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(_0274_),
    .Q(\u_cpu.I )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:839.1-848.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1560_ (
    .C(\u_cpu.clk ),
    .CE(_0268_),
    .CLR(reset),
    .D(_0273_),
    .Q(\u_cpu.D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:853.1-863.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1561_ (
    .C(\u_cpu.clk ),
    .CE(_0269_),
    .CLR(reset),
    .D(_0276_),
    .Q(\u_cpu.V )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1562_ (
    .C(\u_cpu.clk ),
    .CE(_0270_),
    .CLR(reset),
    .D(_0422_[2]),
    .Q(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1563_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.IRHOLD [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1564_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.IRHOLD [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1565_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.IRHOLD [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1566_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.IRHOLD [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1567_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.IRHOLD [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1568_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.IRHOLD [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1569_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.IRHOLD [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1570_ (
    .C(\u_cpu.clk ),
    .CE(_0271_),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.IRHOLD [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1007.1-1011.19|/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1571_ (
    .C(\u_cpu.clk ),
    .CE(_0092_[0]),
    .D(1'h0),
    .PRE(reset),
    .Q(\u_cpu.res )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1572_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.DIHOLD [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1573_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.DIHOLD [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1574_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.DIHOLD [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1575_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.DIHOLD [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1576_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.DIHOLD [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1577_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.DIHOLD [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1578_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.DIHOLD [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1579_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.DIHOLD [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1013.1-1032.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1580_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0299_),
    .Q(\u_cpu.load_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1581_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0358_[0]),
    .Q(\u_cpu.dst_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1582_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0358_[1]),
    .Q(\u_cpu.dst_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1583_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0357_[0]),
    .Q(\u_cpu.src_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1584_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0357_[1]),
    .Q(\u_cpu.src_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1081.1-1092.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1585_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0298_),
    .Q(\u_cpu.index_y )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1095.1-1106.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1586_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0297_),
    .Q(\u_cpu.store )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1108.1-1118.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1587_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0296_),
    .Q(\u_cpu.write_back )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1121.1-1129.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1588_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0295_),
    .Q(\u_cpu.load_only )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1131.1-1141.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1589_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0294_),
    .Q(\u_cpu.inc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1143.1-1152.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1590_ (
    .C(\u_cpu.clk ),
    .CE(_0288_),
    .CLR(reset),
    .D(_0293_),
    .Q(\u_cpu.adc_sbc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1154.1-1163.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1591_ (
    .C(\u_cpu.clk ),
    .CE(_0288_),
    .CLR(reset),
    .D(_0292_),
    .Q(\u_cpu.adc_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1165.1-1175.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1592_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0509_[0]),
    .Q(\u_cpu.shift )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1177.1-1188.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1593_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0291_),
    .Q(\u_cpu.compare )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1190.1-1199.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1594_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0355_[11]),
    .Q(\u_cpu.shift_right )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1201.1-1211.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1595_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0290_),
    .Q(\u_cpu.rotate )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1596_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0356_[0]),
    .Q(\u_cpu.op [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1597_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0356_[1]),
    .Q(\u_cpu.op [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1598_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0356_[2]),
    .Q(\u_cpu.op [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1599_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0356_[3]),
    .Q(\u_cpu.op [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1241.1-1250.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1600_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0355_[15]),
    .Q(\u_cpu.bit_ins )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1601_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0285_),
    .Q(\u_cpu.clv )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1602_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0284_),
    .Q(\u_cpu.sei )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1603_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0283_),
    .Q(\u_cpu.cli )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1604_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0287_),
    .Q(\u_cpu.sed )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1605_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0286_),
    .Q(\u_cpu.cld )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1606_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0282_),
    .Q(\u_cpu.sec )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1607_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0280_),
    .Q(\u_cpu.clc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1608_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0279_),
    .Q(\u_cpu.php )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1609_ (
    .C(\u_cpu.clk ),
    .CE(_0181_[7]),
    .CLR(reset),
    .D(_0281_),
    .Q(\u_cpu.plp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1610_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [5]),
    .Q(\u_cpu.cond_code [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1611_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [6]),
    .Q(\u_cpu.cond_code [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1612_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [7]),
    .Q(\u_cpu.cond_code [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1309.1-1315.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1613_ (
    .C(\u_cpu.clk ),
    .CE(_0257_),
    .CLR(reset),
    .D(_0511_[2]),
    .Q(\u_cpu.NMI_edge )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1303.1-1307.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1614_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(NMI),
    .Q(\u_cpu.NMI_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT2.v:209.5-229.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1615_ (
    .C(\u_cpu.clk ),
    .CE(_0256_),
    .CLR(reset),
    .D(Set_Kbd_Ctl),
    .Q(Kbd_Ctl[7])
  );
  (* keep = 32'd1 *)
  IBUF _1616_ (
    .I(Addr_emu[0]),
    .O(_0442_[4])
  );
  (* keep = 32'd1 *)
  IBUF _1617_ (
    .I(Addr_emu[1]),
    .O(_0442_[3])
  );
  (* keep = 32'd1 *)
  IBUF _1618_ (
    .I(Addr_emu[2]),
    .O(_0480_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1619_ (
    .I(Din_emu[0]),
    .O(_0359_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1620_ (
    .I(Din_emu[1]),
    .O(_0359_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1621_ (
    .I(Din_emu[2]),
    .O(_0359_[2])
  );
  (* keep = 32'd1 *)
  IBUF _1622_ (
    .I(Din_emu[3]),
    .O(_0359_[3])
  );
  (* keep = 32'd1 *)
  IBUF _1623_ (
    .I(Din_emu[4]),
    .O(_0359_[4])
  );
  (* keep = 32'd1 *)
  IBUF _1624_ (
    .I(Din_emu[5]),
    .O(_0359_[5])
  );
  (* keep = 32'd1 *)
  IBUF _1625_ (
    .I(Din_emu[6]),
    .O(_0359_[6])
  );
  (* keep = 32'd1 *)
  IBUF _1626_ (
    .I(Din_emu[7]),
    .O(_0359_[7])
  );
  (* keep = 32'd1 *)
  OBUF _1627_ (
    .I(_0360_[0]),
    .O(Dout_emu[0])
  );
  (* keep = 32'd1 *)
  OBUF _1628_ (
    .I(_0360_[1]),
    .O(Dout_emu[1])
  );
  (* keep = 32'd1 *)
  OBUF _1629_ (
    .I(_0360_[2]),
    .O(Dout_emu[2])
  );
  (* keep = 32'd1 *)
  OBUF _1630_ (
    .I(_0360_[3]),
    .O(Dout_emu[3])
  );
  (* keep = 32'd1 *)
  OBUF _1631_ (
    .I(_0360_[4]),
    .O(Dout_emu[4])
  );
  (* keep = 32'd1 *)
  OBUF _1632_ (
    .I(_0360_[5]),
    .O(Dout_emu[5])
  );
  (* keep = 32'd1 *)
  OBUF _1633_ (
    .I(_0360_[6]),
    .O(Dout_emu[6])
  );
  (* keep = 32'd1 *)
  OBUF _1634_ (
    .I(_0360_[7]),
    .O(Dout_emu[7])
  );
  (* keep = 32'd1 *)
  OBUF _1635_ (
    .I(1'hx),
    .O(IO_Req)
  );
  (* keep = 32'd1 *)
  OBUF _1636_ (
    .I(counter[3]),
    .O(clk_LED)
  );
  (* keep = 32'd1 *)
  IBUF _1637_ (
    .I(clk_dut),
    .O(_0352_)
  );
  (* keep = 32'd1 *)
  IBUF _1638_ (
    .I(clk_emu),
    .O(_0350_)
  );
  (* keep = 32'd1 *)
  IBUF _1639_ (
    .I(get_emu),
    .O(_0462_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1640_ (
    .I(load_emu),
    .O(_0462_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.0.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.0.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.0.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[0] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h281822ec0360bd68e7319ec9f9094294010025149132099631e2662de65db788),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.0.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.0.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.0.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[0] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.0.DO_A [31:0]),
    .DOBDO(\Memory.0.0.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.1.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.1.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.1.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[1] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h28295449e21900386350860b17099c1502b7c8a24b5410459068210c62552128),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.1.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.1.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.1.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[1] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.1.DO_A [31:0]),
    .DOBDO(\Memory.0.1.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.2.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.2.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.2.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[2] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h2810c04c02f31ddd631bdea8f83fdc8c80a800802a0055021560430d6a011318),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.2.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.2.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.2.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[2] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.2.DO_A [31:0]),
    .DOBDO(\Memory.0.2.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.3.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.3.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.3.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[3] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h2818a6f9f900222c6778c6c2011a01111b53cf34d536199db1e2624dee99929b),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.3.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.3.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.3.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[3] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.3.DO_A [31:0]),
    .DOBDO(\Memory.0.3.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.4.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.4.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.4.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[4] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h206f0d080404400c4258c43ca88860662c00384881cde6101643bd8849376c6b),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.4.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.4.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.4.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[4] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.4.DO_A [31:0]),
    .DOBDO(\Memory.0.4.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.5.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.5.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.5.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[5] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h208ca53e01f37eebfff7bf495bb9dd9b49e40908d59dd214b870639ef422018c),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.5.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.5.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.5.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[5] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.5.DO_A [31:0]),
    .DOBDO(\Memory.0.5.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.6.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.6.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.6.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[6] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h20ca221df815910c6318c61e001ea822fe000d1400fbce8816e1290c68abc84b),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.6.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.6.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.6.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[6] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.6.DO_A [31:0]),
    .DOBDO(\Memory.0.6.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.7.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.7.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.7.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[7] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h205a0f0c0855d55cef79cedeaa08ea86fe041e58aaffff9abfe36b5decbbdbd5),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.7.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.7.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.7.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(_Clk),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[7] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.7.DO_A [31:0]),
    .DOBDO(\Memory.0.7.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  assign _0434_[3:0] = { \u_cpu.DIMUX [6], _0005_[2], \u_cpu.PC [14], _0020_[1] };
  assign _0411_[2:0] = { _0165_[2:1], \u_cpu.AXYS[1] [7] };
  assign { _0463_[5], _0463_[3:0] } = { _0140_[0], _0077_[4], _0326_[0], \u_cpu.PC [2], \u_cpu.ABL [2] };
  assign _0143_[6:1] = { _0140_[6], \u_cpu.u_ALU8.OUT [2], \u_cpu.state [0], _0140_[0], \u_cpu.PC [2], _0140_[1] };
  assign _0369_[2] = RDY;
  assign _0179_[5:3] = { _0163_[5], \u_cpu.u_ALU8.AI [7], _0163_[3] };
  assign _0374_[5:1] = { RDY, _0367_[4], _0367_[1], _0371_[1], _0371_[2] };
  assign _0118_[5:0] = { _0005_[2], \u_cpu.DIMUX [5], \u_cpu.ABH [5], _0020_[2:1], \u_cpu.PC [13] };
  assign { _0146_[6], _0146_[4:0] } = { _0140_[6], \u_cpu.u_ALU8.OUT [3], \u_cpu.state [0], \u_cpu.PC [3], _0140_[1:0] };
  assign { _0505_[5], _0505_[1:0] } = { _0424_[5], _0400_[0], \u_cpu.bit_ins  };
  assign { _0412_[2], _0412_[0] } = { RDY, _0374_[0] };
  assign _0127_[5:0] = { AB[4], AB[7:5], AB[3:2] };
  assign { _0506_[4:3], _0506_[1:0] } = { _0231_[4], \u_cpu.IR [5], _0181_[6], _0181_[0] };
  assign _0464_[2:0] = { \u_cpu.PC [1], \u_cpu.Z , \u_cpu.u_ALU8.OUT [1] };
  assign { _0507_[4], _0507_[2], _0507_[0] } = { _0459_[3], _0498_[0], _0392_[1] };
  assign _0465_[0] = \u_cpu.PC [9];
  assign _0435_[2:1] = { state[0], state[1] };
  assign { _0413_[2], _0413_[0] } = { _0403_[2], _0163_[3] };
  assign { _0238_[5:3], _0238_[1:0] } = { _0165_[5], _0165_[3], _0165_[4], _0165_[1], \u_cpu.AXYS[1] [1] };
  assign _0508_[3:1] = { _0453_[1], _0470_[1], _0386_[4] };
  assign _0436_[1:0] = { _0020_[1], \u_cpu.PC [0] };
  assign _0092_[3:1] = { \u_cpu.AXYS[2] [7], \u_cpu.dst_reg [0], \u_cpu.AXYS[0] [7] };
  assign _0437_[1:0] = { _0395_[3], \u_cpu.AXYS[1] [0] };
  assign _0375_[1] = _0221_[4];
  assign _0466_[3:0] = { _0238_[2], \u_cpu.PC [5], _0464_[3], _0417_[3] };
  assign _0509_[1] = \u_cpu.IR [5];
  assign _0209_[4:0] = { _0181_[6], _0181_[7], _0181_[1:0], _0200_[0] };
  assign _0438_[1:0] = { _0020_[1], \u_cpu.PC [1] };
  assign { _0510_[3], _0510_[1:0] } = { _0423_[0], _0505_[4], \u_cpu.shift  };
  assign { _0149_[6], _0149_[4:0] } = { _0140_[6], \u_cpu.u_ALU8.OUT [4], \u_cpu.state [0], \u_cpu.PC [4], _0140_[1:0] };
  assign _0439_[1:0] = { _0395_[3], \u_cpu.AXYS[1] [1] };
  assign _0364_[3:1] = { _0140_[1], \u_cpu.DIMUX [7], \u_cpu.PC [15] };
  assign _0414_[2:0] = { _0165_[2], \u_cpu.u_ALU8.OUT [3], _0410_[0] };
  assign _0440_[0] = Dsp_Rd;
  assign { _0152_[6], _0152_[4:0] } = { _0140_[6], \u_cpu.u_ALU8.OUT [5], \u_cpu.state [0], \u_cpu.PC [5], _0140_[1:0] };
  assign _0441_[2:1] = AB[1:0];
  assign { _0467_[2], _0467_[0] } = { Mem_Emu_Ena, Mem_Emu_Din[5] };
  assign _0442_[2:0] = { \vectOut[3] [0], \vectOut[0] [0], \vectOut[1] [0] };
  assign _0511_[1:0] = { NMI, \u_cpu.NMI_1  };
  assign { _0367_[5], _0367_[2] } = { RDY, \u_cpu.write_back  };
  assign _0415_[2:0] = { _0165_[2], \u_cpu.u_ALU8.OUT [4], _0410_[0] };
  assign _0512_[5:3] = { _0449_[3], _0375_[4], _0375_[0] };
  assign _0396_[3:0] = { \u_cpu.DIMUX [0], _0005_[2], \u_cpu.PC [8], _0020_[1] };
  assign { _0235_[6], _0235_[4], _0235_[2:1] } = { \u_cpu.IR [5], \u_cpu.IR [6], _0200_[1], _0231_[0] };
  assign { _0468_[2], _0468_[0] } = { _0235_[3], _0366_[1] };
  assign _0171_[5:3] = { _0163_[5], _0169_[2], _0163_[3] };
  assign _0376_[1:0] = { _0368_[0], RDY };
  assign { _0385_[4], _0385_[1:0] } = { RDY, _0367_[4], \u_cpu.write_back  };
  assign { _0416_[2], _0416_[0] } = { _0403_[2], _0163_[3] };
  assign { _0469_[3:2], _0469_[0] } = { _0453_[1], _0181_[1], \u_cpu.IR [5] };
  assign { _0470_[5], _0470_[2], _0470_[0] } = { _0468_[1], _0459_[3], _0392_[2] };
  assign _0386_[3:0] = { _0181_[0], _0181_[7], _0200_[1], _0366_[0] };
  assign { _0443_[3], _0443_[1] } = { \u_cpu.AXYS[0] [0], \u_cpu.AXYS[2] [0] };
  assign _0397_[3:0] = { \u_cpu.DIMUX [1], _0005_[2], \u_cpu.PC [9], _0020_[1] };
  assign _0417_[2:0] = { _0165_[2], \u_cpu.u_ALU8.OUT [5], _0410_[0] };
  assign _0444_[2:0] = { _0165_[2:1], \u_cpu.AXYS[1] [0] };
  assign _0370_[3:1] = { \u_cpu.state [4], \u_cpu.state [5], RDY };
  assign _0471_[5:1] = { _0181_[1], _0447_[2], _0092_[0], RDY, _0389_[1] };
  assign _0173_[5:3] = { _0163_[5], _0171_[2], _0163_[3] };
  assign _0513_[4:0] = { \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:3] };
  assign { _0514_[5:3], _0514_[1:0] } = { _0423_[0], _0505_[4], \u_cpu.plp , \u_cpu.DIMUX [1], \u_cpu.u_ALU8.OUT [1] };
  assign _0387_[3:1] = { \u_cpu.state [4], \u_cpu.state [5], _0372_[2] };
  assign { _0205_[4:3], _0205_[1:0] } = { _0181_[7], _0200_[1:0], \u_cpu.IR [7] };
  assign { _0515_[4], _0515_[2:0] } = { _0092_[0], \u_cpu.DIMUX [6], \u_cpu.u_ALU8.OUT [6], \u_cpu.plp  };
  assign _0418_[2:0] = { _0165_[2], \u_cpu.u_ALU8.OUT [6], _0410_[0] };
  assign _0165_[0] = \u_cpu.AXYS[1] [1];
  assign _0388_[1:0] = { _0192_[2], _0369_[1] };
  assign _0419_[1] = _0408_[1];
  assign _0105_[3:0] = { \u_cpu.DIMUX [2], \u_cpu.PC [10], _0020_[1], _0005_[2] };
  assign _0473_[5:4] = { Mem_Emu_Ena, Mem_Emu_Din[6] };
  assign _0389_[0] = _0181_[7];
  assign _0474_[1:0] = { _0465_[1], \u_cpu.PC [15] };
  assign _0140_[4:2] = { \u_cpu.u_ALU8.OUT [1], \u_cpu.state [0], \u_cpu.PC [1] };
  assign _0377_[4:0] = { _0181_[7], _0181_[0], _0205_[2], _0200_[1], \u_cpu.IR [7] };
  assign _0475_[4:0] = { _0411_[4:3], _0238_[2], _0165_[1], \u_cpu.AXYS[1] [7] };
  assign { _0155_[6], _0155_[4:0] } = { _0140_[6], \u_cpu.u_ALU8.OUT [6], \u_cpu.state [0], \u_cpu.PC [6], _0140_[1:0] };
  assign _0390_[0] = _0353_[0];
  assign _0445_[1] = _0408_[1];
  assign _0177_[5:2] = { _0163_[5], _0175_[2], _0163_[3], \u_cpu.u_ALU8.AI [7] };
  assign _0516_[3:0] = { _0364_[0], \u_cpu.PC [10], \u_cpu.DIMUX [2], _0140_[1] };
  assign { _0517_[4:3], _0517_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [11], \u_cpu.ABH [3] };
  assign _0518_[3:0] = { _0364_[0], \u_cpu.PC [11], \u_cpu.DIMUX [3], _0140_[1] };
  assign _0110_[5:0] = { _0005_[2], \u_cpu.DIMUX [3], \u_cpu.ABH [3], _0020_[2:1], \u_cpu.PC [11] };
  assign { _0519_[4:3], _0519_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [12], \u_cpu.ABH [4] };
  assign _0476_[5:4] = { Mem_Emu_Ena, Mem_Emu_Din[2] };
  assign _0520_[3:0] = { _0364_[0], \u_cpu.PC [12], \u_cpu.DIMUX [4], _0140_[1] };
  assign { _0521_[4:3], _0521_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [13], \u_cpu.ABH [5] };
  assign { _0446_[5], _0446_[3:1] } = { _0105_[4], _0165_[2], \u_cpu.u_ALU8.OUT [2], _0410_[0] };
  assign _0522_[3:0] = { _0364_[0], \u_cpu.PC [13], \u_cpu.DIMUX [5], _0140_[1] };
  assign { _0192_[3], _0192_[1] } = { RDY, _0181_[6] };
  assign _0477_[1:0] = { _0465_[1], \u_cpu.PC [8] };
  assign _0478_[4:0] = { _0444_[4:3], _0238_[2], _0165_[1], \u_cpu.AXYS[1] [0] };
  assign _0420_[3:0] = { \u_cpu.ABL [3], \u_cpu.DIMUX [3], _0393_[2], _0394_[2] };
  assign { _0479_[2], _0479_[0] } = { Mem_Emu_Ena, Mem_Emu_Din[0] };
  assign _0167_[5:3] = { _0163_[5], _0163_[2], _0163_[3] };
  assign _0391_[1] = _0389_[2];
  assign { _0421_[2], _0421_[0] } = { _0395_[3], \u_cpu.AXYS[1] [3] };
  assign _0480_[0] = _0442_[3];
  assign { _0398_[4:3], _0398_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [14], \u_cpu.ABH [6] };
  assign _0399_[3:0] = { _0364_[0], \u_cpu.PC [14], \u_cpu.DIMUX [6], _0140_[1] };
  assign _0169_[5:3] = { _0163_[5], _0167_[2], _0163_[3] };
  assign _0481_[4:3] = { Mem_Emu_Ena, Mem_Emu_Din[3] };
  assign _0482_[1] = _0442_[4];
  assign _0378_[4:0] = { _0200_[1], _0181_[7], _0209_[5], _0366_[1:0] };
  assign { _0077_[7:5], _0077_[3:0] } = { \u_cpu.IRHOLD_valid , RDY, \u_cpu.DIMUX [6], \u_cpu.IRHOLD [6], \u_cpu.IRHOLD [7], _0005_[1], \u_cpu.DIHOLD [7] };
  assign _0422_[1:0] = { RDY, reset };
  assign { _0447_[4:3], _0447_[0] } = { _0205_[5], _0181_[7], _0205_[2] };
  assign _0484_[3:1] = { \u_cpu.PC [4], _0464_[3], _0464_[5] };
  assign { _0485_[4], _0485_[1:0] } = { _0440_[1], \u_cpu.PC [12], _0465_[1] };
  assign _0379_[0] = _0369_[0];
  assign _0486_[0] = _0483_[0];
  assign _0401_[2:0] = { \u_cpu.op [2], _0020_[2], \u_cpu.backwards  };
  assign _0448_[1] = _0375_[5];
  assign _0423_[1] = _0092_[0];
  assign _0487_[1] = \u_cpu.u_ALU8.HC ;
  assign _0449_[2:0] = { RDY, _0388_[3], _0369_[1] };
  assign { _0424_[4:3], _0424_[1:0] } = { _0400_[0], \u_cpu.bit_ins , \u_cpu.adc_sbc , \u_cpu.clv  };
  assign _0488_[0] = \u_cpu.u_ALU8.HC ;
  assign _0402_[3:1] = { \u_cpu.PC [0], _0200_[4], \u_cpu.DIMUX [0] };
  assign _0489_[2] = \u_cpu.u_ALU8.OUT [1];
  assign _0450_[4] = _0381_[5];
  assign { _0231_[6:5], _0231_[3], _0231_[1] } = { \u_cpu.IR [5], _0200_[1], _0181_[6], \u_cpu.IR [7] };
  assign _0490_[0] = _0483_[0];
  assign { _0363_[4:3], _0363_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [15], \u_cpu.ABH [7] };
  assign _0451_[1:0] = { _0424_[2], \u_cpu.load_reg  };
  assign { _0425_[4], _0425_[2:0] } = { _0424_[2], _0424_[5], \u_cpu.cli , \u_cpu.sei  };
  assign _0452_[2:1] = { RDY, _0443_[0] };
  assign { _0158_[6], _0158_[4:0] } = { _0140_[6], \u_cpu.AN , \u_cpu.state [0], \u_cpu.PC [7], _0140_[1:0] };
  assign _0403_[0] = _0163_[3];
  assign { _0380_[5:3], _0380_[0] } = { RDY, _0200_[4], \u_cpu.cond_code [0], _0365_[1] };
  assign { _0453_[2], _0453_[0] } = { _0181_[6], _0392_[0] };
  assign { _0491_[4:3], _0491_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [8], \u_cpu.ABH [0] };
  assign _0181_[3] = \u_cpu.IR [7];
  assign _0492_[3:0] = { _0364_[0], \u_cpu.PC [8], \u_cpu.DIMUX [0], _0140_[1] };
  assign _0366_[4:2] = { _0181_[7], _0200_[1:0] };
  assign { _0404_[3:2], _0404_[0] } = { \u_cpu.op [1:0], _0401_[3] };
  assign { _0493_[2], _0493_[0] } = { Mem_Emu_Ena, Mem_Emu_Din[7] };
  assign _0454_[2] = _0181_[6];
  assign _0392_[4] = _0181_[6];
  assign _0426_[3:0] = { \u_cpu.ABL [4], \u_cpu.DIMUX [4], _0393_[2], _0394_[2] };
  assign { _0381_[4:2], _0381_[0] } = { _0221_[2:1], _0221_[3], _0221_[0] };
  assign { _0427_[2], _0427_[0] } = { _0395_[3], \u_cpu.AXYS[1] [4] };
  assign { _0405_[5], _0405_[3:0] } = { _0092_[6], \u_cpu.AXYS[0] [4], \u_cpu.AXYS[2] [4], \u_cpu.AXYS[1] [4], \u_cpu.AXYS[3] [4] };
  assign _0494_[1] = _0440_[1];
  assign { _0406_[5:4], _0406_[2:0] } = { \u_cpu.rotate , _0400_[1], \u_cpu.C , \u_cpu.inc , \u_cpu.shift  };
  assign _0428_[3:0] = { \u_cpu.ABL [2], \u_cpu.DIMUX [2], _0393_[2], _0394_[2] };
  assign { _0429_[2], _0429_[0] } = { _0395_[3], \u_cpu.AXYS[1] [2] };
  assign { _0495_[4:3], _0495_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [9], \u_cpu.ABH [1] };
  assign _0496_[3:0] = { _0364_[0], \u_cpu.PC [9], \u_cpu.DIMUX [1], _0140_[1] };
  assign _0455_[3:0] = { _0392_[1], _0181_[7], _0231_[2], _0366_[0] };
  assign _0382_[4:0] = { _0192_[4], RDY, _0192_[2], _0181_[6], _0192_[0] };
  assign { _0497_[4:3], _0497_[1:0] } = { _0326_[0], _0077_[4], \u_cpu.PC [10], \u_cpu.ABH [2] };
  assign _0407_[2:0] = { \u_cpu.u_ALU8.CO , _0367_[3], _0020_[2] };
  assign { _0200_[6], _0200_[3:2] } = { RDY, _0181_[6], _0092_[0] };
  assign _0498_[2:1] = { _0459_[5], _0392_[1] };
  assign _0365_[0] = RDY;
  assign { _0456_[2], _0456_[0] } = { _0403_[2], _0163_[3] };
  assign { _0499_[4], _0499_[2:0] } = { _0392_[3], _0459_[3], _0459_[4], _0181_[0] };
  assign _0383_[3:1] = { _0181_[7], _0366_[0], _0200_[1] };
  assign _0430_[3:0] = { \u_cpu.ABL [5], \u_cpu.DIMUX [5], _0393_[2], _0394_[2] };
  assign { _0393_[3], _0393_[1:0] } = { RDY, _0005_[1], \u_cpu.DIHOLD [7] };
  assign { _0500_[5:3], _0500_[1:0] } = { _0140_[0], _0326_[0], _0077_[4], \u_cpu.PC [0], \u_cpu.ABL [0] };
  assign { _0431_[2], _0431_[0] } = { _0395_[3], \u_cpu.AXYS[1] [5] };
  assign _0432_[3:0] = { \u_cpu.ABL [6], \u_cpu.DIMUX [6], _0393_[2], _0394_[2] };
  assign _0175_[5:3] = { _0163_[5], _0173_[2], _0163_[3] };
  assign { _0433_[2], _0433_[0] } = { _0395_[3], \u_cpu.AXYS[1] [6] };
  assign _0501_[3:0] = { _0472_[0], _0200_[4], _0092_[0], _0077_[4] };
  assign _0368_[3:2] = \u_cpu.state [3:2];
  assign { _0502_[5:2], _0502_[0] } = { \u_cpu.PC_inc , _0140_[1], _0140_[6], \u_cpu.u_ALU8.OUT [0], \u_cpu.PC [0] };
  assign { _0372_[3], _0372_[1:0] } = { _0368_[0], _0371_[2], RDY };
  assign { _0020_[5:3], _0020_[0] } = { _0005_[2], \u_cpu.DIMUX [4], \u_cpu.ABH [4], \u_cpu.PC [12] };
  assign _0503_[2] = \u_cpu.u_ALU8.OUT [5];
  assign _0504_[1] = _0486_[1];
  assign _0458_[4:0] = { _0441_[4:3], AB[1:0], _0441_[0] };
  assign { _0394_[5], _0394_[3], _0394_[1:0] } = { \u_cpu.AN , \u_cpu.ABL [7], _0020_[1], \u_cpu.PC [7] };
  assign _0409_[1] = \u_cpu.AXYS[3] [7];
  assign _0459_[2:0] = { _0392_[2], _0386_[4], _0200_[0] };
  assign _0373_[4:0] = { _0181_[7], _0181_[0], _0366_[0], _0200_[1], \u_cpu.IR [5] };
  assign _0395_[0] = \u_cpu.AXYS[1] [7];
  assign { _0005_[3], _0005_[0] } = { RDY, \u_cpu.DIHOLD [7] };
  assign _0460_[3:0] = { \u_cpu.plp , \u_cpu.u_ALU8.CO , \u_cpu.clc , \u_cpu.u_ALU8.OUT [0] };
  assign { _0384_[4:3], _0384_[0] } = { _0209_[5], _0200_[1], _0205_[2] };
  assign _0461_[2:1] = { _0423_[0], \u_cpu.DIMUX [0] };
  assign { _0410_[5], _0410_[3:1] } = { \u_cpu.DIMUX [7], \u_cpu.ABH [7], _0020_[2], \u_cpu.AN  };
  assign _0316_[3:1] = counter[3:1];
  assign { _0318_[4], _0318_[2:0] } = { \u_cpu.state [4], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] };
  assign { _0320_[3], _0320_[0] } = { \u_cpu.state [1], \u_cpu.state [3] };
  assign _0322_[4:0] = _0319_;
  assign _0323_[4:0] = _0321_;
  assign { _0325_[4:3], _0325_[1:0] } = { _0320_[1], _0320_[4], \u_cpu.state [2:1] };
  assign _0326_[1] = _0140_[0];
  assign _0327_[4:0] = _0324_;
  assign _0328_[4:0] = { _0326_[4:2], _0140_[0], _0326_[0] };
  assign _0330_[15:1] = \u_cpu.PC_temp [15:1];
  assign _0335_[2:0] = _0332_;
  assign _0336_[2:0] = _0334_;
  assign _0340_[2:0] = _0337_;
  assign _0341_[2:0] = _0339_;
  assign _0343_[4] = \u_cpu.u_ALU8.temp_logic [8];
  assign _0344_[4:0] = _0342_;
  assign _0345_[4:0] = \u_cpu.u_ALU8.temp_h ;
  assign _0347_[4] = 1'h0;
  assign _0348_[4:0] = _0346_;
  assign _0349_[4:0] = \u_cpu.u_ALU8.temp_l ;
  assign { _0355_[18:16], _0355_[14:12], _0355_[10:7], _0355_[5:4], _0355_[2] } = { 1'h0, _0355_[19], _0355_[19], _0355_[15], 1'h0, _0355_[15], _0355_[11], _0355_[11], _0355_[11], 1'h0, _0355_[6], _0355_[6], _0355_[3] };
  assign DI_M = { \Memory.0.7.DO_A [0], \Memory.0.6.DO_A [0], \Memory.0.5.DO_A [0], \Memory.0.4.DO_A [0], \Memory.0.3.DO_A [0], \Memory.0.2.DO_A [0], \Memory.0.1.DO_A [0], \Memory.0.0.DO_A [0] };
  assign Dsp_Reg_Out = Dsp_Reg;
  assign Kbd_Ctl[6:0] = 7'h00;
  assign Kbd_Ctl_Out = { Kbd_Ctl[7], 7'h00 };
  assign Kbd_Reg_Out = Kbd_Reg;
  assign Mem_Emu_Dout = { \Memory.0.7.DO_A [0], \Memory.0.6.DO_A [0], \Memory.0.5.DO_A [0], \Memory.0.4.DO_A [0], \Memory.0.3.DO_A [0], \Memory.0.2.DO_A [0], \Memory.0.1.DO_A [0], \Memory.0.0.DO_A [0] };
  assign \Memory.0.0.CLK_C  = 1'hx;
  assign \Memory.0.0.DIP_A  = 8'h00;
  assign \Memory.0.0.DIP_B  = 8'h00;
  assign \Memory.0.0.DI_A  = { 63'h0000000000000000, _Din[0] };
  assign \Memory.0.0.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.0.DOP_A  = 8'hxx;
  assign \Memory.0.0.DOP_B  = 8'hxx;
  assign \Memory.0.0.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.0.PORT_A_CLK  = 1'hx;
  assign \Memory.0.0.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.0.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.0.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.0.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.0.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.0.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.0.PORT_B_CLK  = 1'hx;
  assign \Memory.0.0.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.0.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.0.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.0.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.0.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.0.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.0.WE_B  = 4'h0;
  assign \Memory.0.1.CLK_C  = 1'hx;
  assign \Memory.0.1.DIP_A  = 8'h00;
  assign \Memory.0.1.DIP_B  = 8'h00;
  assign \Memory.0.1.DI_A  = { 63'h0000000000000000, _Din[1] };
  assign \Memory.0.1.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.1.DOP_A  = 8'hxx;
  assign \Memory.0.1.DOP_B  = 8'hxx;
  assign \Memory.0.1.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.1.PORT_A_CLK  = 1'hx;
  assign \Memory.0.1.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.1.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.1.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.1.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.1.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.1.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.1.PORT_B_CLK  = 1'hx;
  assign \Memory.0.1.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.1.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.1.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.1.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.1.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.1.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.1.WE_B  = 4'h0;
  assign \Memory.0.2.CLK_C  = 1'hx;
  assign \Memory.0.2.DIP_A  = 8'h00;
  assign \Memory.0.2.DIP_B  = 8'h00;
  assign \Memory.0.2.DI_A  = { 63'h0000000000000000, _Din[2] };
  assign \Memory.0.2.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.2.DOP_A  = 8'hxx;
  assign \Memory.0.2.DOP_B  = 8'hxx;
  assign \Memory.0.2.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.2.PORT_A_CLK  = 1'hx;
  assign \Memory.0.2.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.2.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.2.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.2.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.2.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.2.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.2.PORT_B_CLK  = 1'hx;
  assign \Memory.0.2.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.2.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.2.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.2.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.2.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.2.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.2.WE_B  = 4'h0;
  assign \Memory.0.3.CLK_C  = 1'hx;
  assign \Memory.0.3.DIP_A  = 8'h00;
  assign \Memory.0.3.DIP_B  = 8'h00;
  assign \Memory.0.3.DI_A  = { 63'h0000000000000000, _Din[3] };
  assign \Memory.0.3.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.3.DOP_A  = 8'hxx;
  assign \Memory.0.3.DOP_B  = 8'hxx;
  assign \Memory.0.3.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.3.PORT_A_CLK  = 1'hx;
  assign \Memory.0.3.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.3.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.3.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.3.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.3.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.3.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.3.PORT_B_CLK  = 1'hx;
  assign \Memory.0.3.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.3.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.3.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.3.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.3.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.3.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.3.WE_B  = 4'h0;
  assign \Memory.0.4.CLK_C  = 1'hx;
  assign \Memory.0.4.DIP_A  = 8'h00;
  assign \Memory.0.4.DIP_B  = 8'h00;
  assign \Memory.0.4.DI_A  = { 63'h0000000000000000, _Din[4] };
  assign \Memory.0.4.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.4.DOP_A  = 8'hxx;
  assign \Memory.0.4.DOP_B  = 8'hxx;
  assign \Memory.0.4.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.4.PORT_A_CLK  = 1'hx;
  assign \Memory.0.4.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.4.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.4.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.4.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.4.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.4.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.4.PORT_B_CLK  = 1'hx;
  assign \Memory.0.4.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.4.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.4.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.4.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.4.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.4.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.4.WE_B  = 4'h0;
  assign \Memory.0.5.CLK_C  = 1'hx;
  assign \Memory.0.5.DIP_A  = 8'h00;
  assign \Memory.0.5.DIP_B  = 8'h00;
  assign \Memory.0.5.DI_A  = { 63'h0000000000000000, _Din[5] };
  assign \Memory.0.5.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.5.DOP_A  = 8'hxx;
  assign \Memory.0.5.DOP_B  = 8'hxx;
  assign \Memory.0.5.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.5.PORT_A_CLK  = 1'hx;
  assign \Memory.0.5.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.5.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.5.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.5.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.5.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.5.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.5.PORT_B_CLK  = 1'hx;
  assign \Memory.0.5.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.5.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.5.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.5.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.5.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.5.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.5.WE_B  = 4'h0;
  assign \Memory.0.6.CLK_C  = 1'hx;
  assign \Memory.0.6.DIP_A  = 8'h00;
  assign \Memory.0.6.DIP_B  = 8'h00;
  assign \Memory.0.6.DI_A  = { 63'h0000000000000000, _Din[6] };
  assign \Memory.0.6.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.6.DOP_A  = 8'hxx;
  assign \Memory.0.6.DOP_B  = 8'hxx;
  assign \Memory.0.6.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.6.PORT_A_CLK  = 1'hx;
  assign \Memory.0.6.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.6.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.6.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.6.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.6.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.6.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.6.PORT_B_CLK  = 1'hx;
  assign \Memory.0.6.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.6.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.6.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.6.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.6.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.6.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.6.WE_B  = 4'h0;
  assign \Memory.0.7.CLK_C  = 1'hx;
  assign \Memory.0.7.DIP_A  = 8'h00;
  assign \Memory.0.7.DIP_B  = 8'h00;
  assign \Memory.0.7.DI_A  = { 63'h0000000000000000, _Din[7] };
  assign \Memory.0.7.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.7.DOP_A  = 8'hxx;
  assign \Memory.0.7.DOP_B  = 8'hxx;
  assign \Memory.0.7.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.7.PORT_A_CLK  = 1'hx;
  assign \Memory.0.7.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.7.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.7.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.7.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.7.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.7.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.7.PORT_B_CLK  = 1'hx;
  assign \Memory.0.7.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.7.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.7.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.7.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.7.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.7.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.7.WE_B  = 4'h0;
  assign state[3:2] = 2'h0;
  assign \u_cpu.AB  = AB;
  assign \u_cpu.ADD  = { \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:0] };
  assign \u_cpu.ADJH [0] = 1'h0;
  assign \u_cpu.ADJL [0] = 1'h0;
  assign \u_cpu.AI [7] = \u_cpu.u_ALU8.AI [7];
  assign \u_cpu.CO  = \u_cpu.u_ALU8.CO ;
  assign \u_cpu.HC  = \u_cpu.u_ALU8.HC ;
  assign \u_cpu.IRQ  = IRQ;
  assign \u_cpu.NMI  = NMI;
  assign \u_cpu.P  = { \u_cpu.N , \u_cpu.V , 2'h3, \u_cpu.D , \u_cpu.I , \u_cpu.Z , \u_cpu.C  };
  assign \u_cpu.PCH  = \u_cpu.PC [15:8];
  assign \u_cpu.PCL  = \u_cpu.PC [7:0];
  assign \u_cpu.RDY  = RDY;
  assign \u_cpu.reset  = reset;
  assign \u_cpu.u_ALU8.AI [6:0] = \u_cpu.AI [6:0];
  assign \u_cpu.u_ALU8.N  = \u_cpu.AN ;
  assign \u_cpu.u_ALU8.OUT [7] = \u_cpu.AN ;
  assign \u_cpu.u_ALU8.RDY  = RDY;
  assign \u_cpu.u_ALU8.clk  = \u_cpu.clk ;
  assign \u_cpu.u_ALU8.reset  = reset;
  assign \u_cpu.u_ALU8.temp  = { \u_cpu.u_ALU8.temp_h , \u_cpu.u_ALU8.temp_l [3:0] };
  assign \vectOut[2] [6:0] = 7'h00;
  assign \Memory.0.0.DO_A [63:32] = 32'd0;
  assign \Memory.0.0.DO_B [63:32] = 32'd0;
  assign \Memory.0.1.DO_A [63:32] = 32'd0;
  assign \Memory.0.1.DO_B [63:32] = 32'd0;
  assign \Memory.0.2.DO_A [63:32] = 32'd0;
  assign \Memory.0.2.DO_B [63:32] = 32'd0;
  assign \Memory.0.3.DO_A [63:32] = 32'd0;
  assign \Memory.0.3.DO_B [63:32] = 32'd0;
  assign \Memory.0.4.DO_A [63:32] = 32'd0;
  assign \Memory.0.4.DO_B [63:32] = 32'd0;
  assign \Memory.0.5.DO_A [63:32] = 32'd0;
  assign \Memory.0.5.DO_B [63:32] = 32'd0;
  assign \Memory.0.6.DO_A [63:32] = 32'd0;
  assign \Memory.0.6.DO_B [63:32] = 32'd0;
  assign \Memory.0.7.DO_A [63:32] = 32'd0;
  assign \Memory.0.7.DO_B [63:32] = 32'd0;
endmodule
