// Seed: 1816311732
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  tri  id_3;
  wire id_4;
  wor  id_5;
  always @(id_5++
  or posedge id_3)
  begin : LABEL_0
    wait (id_5 && 1'd0);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire id_9;
endmodule
