#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\va_math.vpi";
S_000001fcabe0e8c0 .scope module, "REGISTERFILE_tb" "REGISTERFILE_tb" 2 4;
 .timescale -12 -12;
P_000001fcabe071b0 .param/l "a_width" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001fcabe071e8 .param/l "d_width" 0 2 6, +C4<00000000000000000000000000100000>;
v000001fcabd40fb0_0 .var "clk", 0 0;
v000001fcabd41910_0 .var "raddr1", 4 0;
v000001fcabd41230_0 .var "raddr2", 4 0;
v000001fcabd412d0_0 .net "rdata1", 31 0, L_000001fcabcee810;  1 drivers
v000001fcabd41370_0 .net "rdata2", 31 0, L_000001fcabcee880;  1 drivers
v000001fcabd40d30_0 .var "rst_n", 0 0;
v000001fcabd40a10_0 .var "waddr", 4 0;
v000001fcabd40bf0_0 .var "wdata", 31 0;
v000001fcabd414b0_0 .var "wen", 0 0;
S_000001fcabe0ea50 .scope module, "dut" "REGISTERFILE" 2 22, 3 1 0, S_000001fcabe0e8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 5 "raddr1";
    .port_info 4 /INPUT 5 "raddr2";
    .port_info 5 /INPUT 5 "waddr";
    .port_info 6 /INPUT 32 "wdata";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /OUTPUT 32 "rdata2";
P_000001fcabe07030 .param/l "a_width" 0 3 3, +C4<00000000000000000000000000000101>;
P_000001fcabe07068 .param/l "d_width" 0 3 2, +C4<00000000000000000000000000100000>;
L_000001fcabcee810 .functor BUFZ 32, L_000001fcabd41690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fcabcee880 .functor BUFZ 32, L_000001fcabd41730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fcabcda630_0 .net *"_ivl_0", 31 0, L_000001fcabd41690;  1 drivers
v000001fcabe06e40_0 .net *"_ivl_10", 6 0, L_000001fcabd415f0;  1 drivers
L_000001fcabd41b30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fcabe0ebe0_0 .net *"_ivl_13", 1 0, L_000001fcabd41b30;  1 drivers
v000001fcabe0ec80_0 .net *"_ivl_2", 6 0, L_000001fcabd41550;  1 drivers
L_000001fcabd41ae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fcabd40880_0 .net *"_ivl_5", 1 0, L_000001fcabd41ae8;  1 drivers
v000001fcabd40920_0 .net *"_ivl_8", 31 0, L_000001fcabd41730;  1 drivers
v000001fcabd410f0_0 .net "clk", 0 0, v000001fcabd40fb0_0;  1 drivers
v000001fcabd41050_0 .var/i "i", 31 0;
v000001fcabd40f10 .array "mem", 31 0, 31 0;
v000001fcabd40e70_0 .net "raddr1", 4 0, v000001fcabd41910_0;  1 drivers
v000001fcabd40c90_0 .net "raddr2", 4 0, v000001fcabd41230_0;  1 drivers
v000001fcabd417d0_0 .net "rdata1", 31 0, L_000001fcabcee810;  alias, 1 drivers
v000001fcabd41870_0 .net "rdata2", 31 0, L_000001fcabcee880;  alias, 1 drivers
v000001fcabd41190_0 .net "rst_n", 0 0, v000001fcabd40d30_0;  1 drivers
v000001fcabd40b50_0 .net "waddr", 4 0, v000001fcabd40a10_0;  1 drivers
v000001fcabd40ab0_0 .net "wdata", 31 0, v000001fcabd40bf0_0;  1 drivers
v000001fcabd41410_0 .net "wen", 0 0, v000001fcabd414b0_0;  1 drivers
E_000001fcabcd6940/0 .event negedge, v000001fcabd41190_0;
E_000001fcabcd6940/1 .event posedge, v000001fcabd410f0_0;
E_000001fcabcd6940 .event/or E_000001fcabcd6940/0, E_000001fcabcd6940/1;
L_000001fcabd41690 .array/port v000001fcabd40f10, L_000001fcabd41550;
L_000001fcabd41550 .concat [ 5 2 0 0], v000001fcabd41910_0, L_000001fcabd41ae8;
L_000001fcabd41730 .array/port v000001fcabd40f10, L_000001fcabd415f0;
L_000001fcabd415f0 .concat [ 5 2 0 0], v000001fcabd41230_0, L_000001fcabd41b30;
    .scope S_000001fcabe0ea50;
T_0 ;
    %wait E_000001fcabcd6940;
    %load/vec4 v000001fcabd41190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fcabd41050_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001fcabd41050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fcabd41050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcabd40f10, 0, 4;
    %load/vec4 v000001fcabd41050_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fcabd41050_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fcabd41410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001fcabd40ab0_0;
    %load/vec4 v000001fcabd40b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcabd40f10, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fcabe0e8c0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001fcabd40fb0_0;
    %inv;
    %store/vec4 v000001fcabd40fb0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fcabe0e8c0;
T_2 ;
    %vpi_call 2 38 "$dumpfile", "REGISTERFILE_tb.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fcabe0e8c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fcabd40fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fcabd40d30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fcabd41910_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fcabd41230_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fcabd40a10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fcabd414b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fcabd40bf0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fcabd40d30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fcabd40d30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fcabd414b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001fcabd40a10_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001fcabd40bf0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001fcabd40a10_0, 0, 5;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001fcabd40bf0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001fcabd40a10_0, 0, 5;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001fcabd40bf0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fcabd414b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001fcabd41910_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001fcabd41230_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001fcabd41910_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "REGISTERFILE_tb.v";
    "./REGISTERFILE.v";
