// Seed: 1642264400
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply0 id_9,
    output wire id_10,
    input wand id_11,
    output supply0 id_12,
    input supply1 id_13,
    input uwire id_14,
    input wand id_15,
    output tri0 id_16,
    input wire id_17,
    output supply0 id_18,
    output uwire id_19,
    input wand id_20,
    input supply0 id_21,
    output tri1 id_22
);
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input tri id_2,
    output wire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    inout tri id_11,
    input tri0 id_12,
    input tri id_13,
    input uwire id_14,
    output tri1 id_15,
    output supply1 id_16,
    input tri id_17,
    output logic id_18,
    id_24,
    output uwire id_19,
    output tri0 id_20,
    input wor id_21,
    id_25 = -(id_25 == ""),
    input tri1 id_22
);
  assign id_19 = id_2;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_12,
      id_22,
      id_9,
      id_2,
      id_17,
      id_16,
      id_9,
      id_3,
      id_5,
      id_16,
      id_7,
      id_22,
      id_21,
      id_8,
      id_5,
      id_19,
      id_19,
      id_10,
      id_10,
      id_11
  );
  assign modCall_1.type_27 = 0;
  wire id_26;
  wire id_27;
  assign id_9  = -1;
  assign id_18 = 1;
  always begin : LABEL_0
    if (-1) if (1) id_18 <= -1;
  end
endmodule
