// Copyright (c) 2016 Fabian Schuiki
// This is the SystemVerilog module.
pub mod lexer;
