// Seed: 1921991891
module module_0 (
    output wire id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    output wand id_6
);
  wire id_8;
  tri  id_9 = 1'h0 - 1;
  assign id_9 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4
    , id_14,
    output supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    output wire id_8,
    output tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply0 id_12
);
  wire id_15, id_16;
  module_0(
      id_9, id_12, id_2, id_3, id_0, id_3, id_11
  );
  wire id_17, id_18, id_19;
endmodule
