

================================================================
== Vivado HLS Report for 'NeuralNetwork'
================================================================
* Date:           Tue Nov 30 08:52:49 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  88104|    3|  88105|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_run_classification_fu_170  |run_classification  |  37222|  88102|  37222|  88102|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    300|    300|         2|          -|          -|    150|    no    |
        |- Loop 2  |  22400|  22400|         2|          -|          -|  11200|    no    |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     76|     95|
|FIFO             |        -|      -|      -|      -|
|Instance         |       12|      9|   1972|   1593|
|Memory           |        9|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    158|
|Register         |        -|      -|     84|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       21|      9|   2132|   1846|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       17|     11|      6|     10|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+------+------+
    |            Instance           |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+--------------------------+---------+-------+------+------+
    |NeuralNetwork_NNIO_s_axi_U     |NeuralNetwork_NNIO_s_axi  |       10|      0|   246|   244|
    |grp_run_classification_fu_170  |run_classification        |        2|      9|  1726|  1349|
    +-------------------------------+--------------------------+---------+-------+------+------+
    |Total                          |                          |       12|      9|  1972|  1593|
    +-------------------------------+--------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |bias_s_U     |NeuralNetwork_biag8j  |        1|  0|   0|    150|    8|     1|         1200|
    |weights_s_U  |NeuralNetwork_weifYi  |        8|  0|   0|  11200|    8|     1|        89600|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total        |                      |        9|  0|   0|  11350|   16|     2|        90800|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_2_fu_264_p2       |     +    |      0|  47|  19|          14|           1|
    |i_fu_281_p2         |     +    |      0|  29|  13|           8|           1|
    |or_cond1_fu_204_p2  |    and   |      0|   0|   2|           1|           1|
    |or_cond3_fu_228_p2  |    and   |      0|   0|   2|           1|           1|
    |or_cond5_fu_252_p2  |    and   |      0|   0|   2|           1|           1|
    |tmp1_fu_222_p2      |    and   |      0|   0|   2|           1|           1|
    |tmp_2_fu_240_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_3_fu_246_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_4_fu_198_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_7_fu_186_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_8_fu_210_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_9_fu_216_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_i3_fu_258_p2    |   icmp   |      0|   0|   7|          14|          14|
    |tmp_i_fu_275_p2     |   icmp   |      0|   0|   4|           8|           8|
    |tmp_s_fu_180_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_1_fu_234_p2     |    or    |      0|   0|   8|           8|           8|
    |tmp_fu_192_p2       |    or    |      0|   0|   8|           8|           8|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  76|  95|         120|          51|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  50|          9|    1|          9|
    |biasWeight_input_r_address0  |  15|          3|   14|         42|
    |bias_s_address0              |  15|          3|    8|         24|
    |bias_s_ce0                   |  15|          3|    1|          3|
    |i_i2_reg_130                 |   9|          2|   14|         28|
    |i_i_reg_141                  |   9|          2|    8|         16|
    |res_2_reg_152                |  15|          3|    8|         24|
    |weights_s_address0           |  15|          3|   14|         42|
    |weights_s_ce0                |  15|          3|    1|          3|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 158|         31|   69|        191|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   8|   0|    8|          0|
    |ap_reg_grp_run_classification_fu_170_ap_start  |   1|   0|    1|          0|
    |i_2_reg_305                                    |  14|   0|   14|          0|
    |i_i2_reg_130                                   |  14|   0|   14|          0|
    |i_i_reg_141                                    |   8|   0|    8|          0|
    |i_reg_323                                      |   8|   0|    8|          0|
    |or_cond5_reg_298                               |   1|   0|    1|          0|
    |res_2_reg_152                                  |   8|   0|    8|          0|
    |tmp_4_i_reg_310                                |  14|   0|   32|         18|
    |tmp_6_i_reg_328                                |   8|   0|   32|         24|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |  84|   0|  126|         42|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_NNIO_AWVALID  |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_AWREADY  | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_AWADDR   |  in |   16|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WVALID   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WREADY   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WDATA    |  in |   32|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WSTRB    |  in |    4|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARVALID  |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARREADY  | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARADDR   |  in |   16|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RVALID   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RREADY   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RDATA    | out |   32|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RRESP    | out |    2|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BVALID   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BREADY   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BRESP    | out |    2|    s_axi   |      NNIO     |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | NeuralNetwork | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | NeuralNetwork | return value |
|interrupt           | out |    1| ap_ctrl_hs | NeuralNetwork | return value |
+--------------------+-----+-----+------------+---------------+--------------+

