[
    {
        "age": null,
        "album": "",
        "author": "/u/zubergu",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-14T23:48:11.340038+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-14T23:28:06+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m reading the specification and wondering, is it possible to configure PMP to give access to every possible memory location with just one TOR entry?</p> <p>Let&#39;s say I have paging enabled so there are 34-bit physical addresses available.</p> <p>If I set pmpaddr0 to 0xFFFF_FFFF then I make my highest physical address accessible 0x3_FFFF_FFFB (0xFFFFFFFF &lt;&lt; 2 - 1) as available address must be 0 &lt;= addr &lt; pmpaddr0, so it makes last 4 bytes unavailable.</p> <p>Am I right or am I missing something here?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/zubergu\"> /u/zubergu </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kmtr8o/how_to_set_up_pmp_for_rv32i_to_give_access_to/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kmtr8o/how_to_set_up_pmp_for_rv32i_to_give_access_to/\">[comments]</a></span>",
        "id": 2681986,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kmtr8o/how_to_set_up_pmp_for_rv32i_to_give_access_to",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How to set up PMP for RV32I to give access to every available address?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/self",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-14T22:43:09.322846+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-14T22:14:15+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kms5rm/efficient_sign_extension_on_riscv/\"> <img src=\"https://external-preview.redd.it/YimEomJ04b2GcDGFx7FMWw1Htdp9K54a_K3hr8q3oe0.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=6d60f731eb6d1b40edc5acd1e565d6696f60e438\" alt=\"Efficient sign extension on RISC-V\" title=\"Efficient sign extension on RISC-V\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/self\"> /u/self </a> <br/> <span><a href=\"https://needlesscomplexity.substack.com/p/efficient-sign-extension-on-risc\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kms5rm/efficient_sign_extension_on_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2681656,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kms5rm/efficient_sign_extension_on_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/YimEomJ04b2GcDGFx7FMWw1Htdp9K54a_K3hr8q3oe0.jpg?width=640&crop=smart&auto=webp&s=6d60f731eb6d1b40edc5acd1e565d6696f60e438",
        "title": "Efficient sign extension on RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/archanox",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-14T08:20:10.537388+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-14T08:13:04+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://www.hackster.io/news/m5stack-launches-the-tablet-like-tab5-hmi-module-powered-by-espressif-s-esp32-p4-f39b216a79f6.amp\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1km9va7/m5stack_launches_the_tabletlike_tab5_hmi_module/\">[comments]</a></span>",
        "id": 2674588,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1km9va7/m5stack_launches_the_tabletlike_tab5_hmi_module",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "M5Stack Launches the Tablet-Like Tab5 HMI Module \u2014 Powered by Espressif's ESP32-P4",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/archanox",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-14T08:20:10.736557+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-14T08:09:26+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://www.hackster.io/news/sifive-partners-with-kinara-to-put-two-risc-v-cores-and-40-tops-of-ara-2-compute-on-a-usb-stick-5557cbb067ac.amp\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1km9thp/sifive_partners_with_kinara_to_put_two_riscv/\">[comments]</a></span>",
        "id": 2674589,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1km9thp/sifive_partners_with_kinara_to_put_two_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "SiFive Partners with Kinara to Put Two RISC-V Cores and 40 TOPS of Ara-2 Compute on a USB Stick",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/CrumbChuck",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-14T01:51:26.074835+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-14T01:20:27+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1km303k/alphaone_leverages_riscv_starpro64_for_compact/\"> <img src=\"https://external-preview.redd.it/DdLpwayxpQTPvt2wbwZMx0LUNVtr6IFqWRCJGvPnvbA.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=93440bc35d2920d902174b50db4f3968a2b3ba59\" alt=\"ALPHA-One Leverages RISC-V StarPro64 for Compact Local LLM Deployment\" title=\"ALPHA-One Leverages RISC-V StarPro64 for Compact Local LLM Deployment\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>The ALPHA-One is built on the StarPro64 SBC, which features the ESWIN EIC7700X SoC. This quad-core SiFive P550 processor runs at up to 1.4GHz and is paired with a 256-core Imagination AXM-8-256 GPU and a 19.95 TOPS INT8-capable NPU.</p> <p>64GB eMMC and fanless enclosure.</p> <p>The ALPHA-One is listed at $329.99\u2014about $80 more than the base StarPro64 SBC, which starts at $249.99. However, PINE64 has not yet provided details regarding availability.</p> </div><!-- SC_ON --> &#32; submit",
        "id": 2673097,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1km303k/alphaone_leverages_riscv_starpro64_for_compact",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/DdLpwayxpQTPvt2wbwZMx0LUNVtr6IFqWRCJGvPnvbA.jpeg?width=320&crop=smart&auto=webp&s=93440bc35d2920d902174b50db4f3968a2b3ba59",
        "title": "ALPHA-One Leverages RISC-V StarPro64 for Compact Local LLM Deployment",
        "vote": 0
    }
]