// Seed: 3506182140
`define pp_4 0
`celldefine `timescale 1 ps / 1ps `default_nettype id_3
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  initial begin
    SystemTFIdentifier(id_3, id_3 ^ 1);
    SystemTFIdentifier;
  end
  logic id_5, id_6;
  assign id_4 = 1;
  logic id_7;
  type_10(
      1, 1'b0, 1
  );
endmodule
