This is a Verilog project implementing WISC-S18 ISA.
