-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv11_2B : STD_LOGIC_VECTOR (10 downto 0) := "00000101011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln17_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln17_fu_783_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_reg_1349_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_fu_791_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_1_reg_1356_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln20_fu_805_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_reg_1363_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_fu_815_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln20_1_reg_1368_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln17_fu_840_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln17_reg_1373 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln17_reg_1373_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln17_reg_1373_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln17_reg_1373_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_reg_1381 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_reg_1386 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_fu_896_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln18_reg_1391 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln18_reg_1391_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln18_reg_1391_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln18_reg_1391_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln20_4_fu_1005_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln20_4_reg_1401 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln20_4_reg_1401_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln20_4_reg_1401_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln20_7_fu_1109_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln20_7_reg_1496 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln21_1_fu_1115_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln21_1_reg_1501 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln20_fu_1167_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln20_reg_1506 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln21_fu_1252_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_reg_1601 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln21_2_reg_1611 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln20_12_fu_1046_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln20_13_fu_1065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_16_fu_1173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln21_fu_1185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_9_fu_1276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_116 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln18_fu_819_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (4 downto 0);
    signal y_fu_120 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_sig_allocacmp_y_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten13_fu_124 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln17_2_fu_759_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten13_load : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0_local : STD_LOGIC;
    signal select_ln21_fu_1309_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local : STD_LOGIC;
    signal grp_fu_621_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_640_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_659_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_678_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_697_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_716_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln18_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_fu_771_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_799_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_809_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_799_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln20_fu_844_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln20_fu_853_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln20_fu_853_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln20_fu_853_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln_fu_869_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_fu_880_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_fu_880_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln18_fu_880_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_809_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln17_fu_912_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln17_fu_912_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln17_fu_912_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_15_fu_918_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_928_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_938_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_fu_946_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln20_fu_954_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln20_1_fu_967_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln20_1_fu_967_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln20_2_fu_976_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln20_2_fu_976_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_1_fu_985_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln18_1_fu_985_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln18_1_fu_985_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_21_fu_991_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln17_fu_958_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln20_8_fu_1001_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln20_1_fu_1011_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln20_3_fu_1020_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln20_3_fu_1020_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln20_3_fu_1020_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_22_fu_1026_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln20_1_fu_967_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln20_11_fu_1036_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln20_5_fu_1040_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln20_2_fu_976_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln20_6_fu_1059_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1_fu_1078_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln20_4_fu_1089_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln20_4_fu_1089_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln20_4_fu_1089_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_1095_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln20_15_fu_1105_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_621_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_640_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_659_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_1121_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_1121_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1144_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1144_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_1_fu_1163_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln20_fu_1140_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_678_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_697_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_716_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1200_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1200_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_2_fu_1197_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln20_3_fu_1219_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_14_fu_1229_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1229_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln20_1_fu_1223_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln21_fu_1248_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln21_fu_1288_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln21_1_fu_1293_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln21_1_fu_1303_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal mul_ln17_fu_912_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln18_1_fu_985_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln18_fu_880_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln20_1_fu_967_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln20_2_fu_976_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln20_3_fu_1020_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln20_4_fu_1089_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln20_fu_853_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_1177 : BOOLEAN;
    signal ap_condition_1180 : BOOLEAN;
    signal ap_condition_1183 : BOOLEAN;
    signal ap_condition_1186 : BOOLEAN;
    signal ap_condition_1189 : BOOLEAN;
    signal ap_condition_1192 : BOOLEAN;
    signal grp_fu_621_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_621_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_621_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_640_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_640_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_640_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_659_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_659_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_659_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_678_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_678_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_678_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_697_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_697_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_697_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_716_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_716_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_716_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1121_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1121_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1121_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1144_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1144_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1144_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1200_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1200_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1200_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_1229_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_1229_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_1229_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pyramidal_hs_sparsemux_7_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_urem_5ns_3ns_2_9_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component pyramidal_hs_mul_5ns_7ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component pyramidal_hs_mul_4ns_5ns_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component pyramidal_hs_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_7_2_16_1_1_U22 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q1,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q1,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q1,
        def => grp_fu_621_p7,
        sel => trunc_ln18_reg_1391_pp0_iter9_reg,
        dout => grp_fu_621_p9);

    sparsemux_7_2_16_1_1_U23 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q1,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q1,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q1,
        def => grp_fu_640_p7,
        sel => trunc_ln18_reg_1391_pp0_iter9_reg,
        dout => grp_fu_640_p9);

    sparsemux_7_2_16_1_1_U24 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q1,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q1,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q1,
        def => grp_fu_659_p7,
        sel => trunc_ln18_reg_1391_pp0_iter9_reg,
        dout => grp_fu_659_p9);

    sparsemux_7_2_16_1_1_U25 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        def => grp_fu_678_p7,
        sel => trunc_ln18_reg_1391_pp0_iter10_reg,
        dout => grp_fu_678_p9);

    sparsemux_7_2_16_1_1_U26 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        def => grp_fu_697_p7,
        sel => trunc_ln18_reg_1391_pp0_iter10_reg,
        dout => grp_fu_697_p9);

    sparsemux_7_2_16_1_1_U27 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        def => grp_fu_716_p7,
        sel => trunc_ln18_reg_1391_pp0_iter10_reg,
        dout => grp_fu_716_p9);

    urem_5ns_3ns_2_9_1_U28 : component pyramidal_hs_urem_5ns_3ns_2_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln17_1_fu_791_p3,
        din1 => grp_fu_799_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_799_p2);

    urem_5ns_3ns_2_9_1_U29 : component pyramidal_hs_urem_5ns_3ns_2_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln17_fu_783_p3,
        din1 => grp_fu_809_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_809_p2);

    mul_5ns_7ns_11_1_1_U30 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln20_fu_853_p0,
        din1 => mul_ln20_fu_853_p1,
        dout => mul_ln20_fu_853_p2);

    mul_5ns_7ns_11_1_1_U31 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln18_fu_880_p0,
        din1 => mul_ln18_fu_880_p1,
        dout => mul_ln18_fu_880_p2);

    mul_5ns_7ns_11_1_1_U32 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln17_fu_912_p0,
        din1 => mul_ln17_fu_912_p1,
        dout => mul_ln17_fu_912_p2);

    mul_4ns_5ns_7_1_1_U33 : component pyramidal_hs_mul_4ns_5ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        din0 => mul_ln20_1_fu_967_p0,
        din1 => mul_ln20_1_fu_967_p1,
        dout => mul_ln20_1_fu_967_p2);

    mul_4ns_5ns_7_1_1_U34 : component pyramidal_hs_mul_4ns_5ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        din0 => mul_ln20_2_fu_976_p0,
        din1 => mul_ln20_2_fu_976_p1,
        dout => mul_ln20_2_fu_976_p2);

    mul_5ns_7ns_11_1_1_U35 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln18_1_fu_985_p0,
        din1 => mul_ln18_1_fu_985_p1,
        dout => mul_ln18_1_fu_985_p2);

    mul_5ns_7ns_11_1_1_U36 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln20_3_fu_1020_p0,
        din1 => mul_ln20_3_fu_1020_p1,
        dout => mul_ln20_3_fu_1020_p2);

    mul_5ns_7ns_11_1_1_U37 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln20_4_fu_1089_p0,
        din1 => mul_ln20_4_fu_1089_p1,
        dout => mul_ln20_4_fu_1089_p2);

    sparsemux_7_2_16_1_1_U38 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_621_p9,
        din1 => grp_fu_640_p9,
        din2 => grp_fu_659_p9,
        def => tmp_3_fu_1121_p7,
        sel => trunc_ln17_reg_1373_pp0_iter9_reg,
        dout => tmp_3_fu_1121_p9);

    sparsemux_7_2_16_1_1_U39 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_621_p9,
        din1 => grp_fu_640_p9,
        din2 => grp_fu_659_p9,
        def => tmp_7_fu_1144_p7,
        sel => trunc_ln17_reg_1373_pp0_iter9_reg,
        dout => tmp_7_fu_1144_p9);

    sparsemux_7_2_16_1_1_U40 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_678_p9,
        din1 => grp_fu_697_p9,
        din2 => grp_fu_716_p9,
        def => tmp_10_fu_1200_p7,
        sel => trunc_ln17_reg_1373_pp0_iter10_reg,
        dout => tmp_10_fu_1200_p9);

    sparsemux_7_2_16_1_1_U41 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_678_p9,
        din1 => grp_fu_697_p9,
        din2 => grp_fu_716_p9,
        def => tmp_14_fu_1229_p7,
        sel => trunc_ln17_reg_1373_pp0_iter10_reg,
        dout => tmp_14_fu_1229_p9);

    flow_control_loop_pipe_sequential_init_U : component pyramidal_hs_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten13_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln17_fu_753_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten13_fu_124 <= add_ln17_2_fu_759_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten13_fu_124 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln17_fu_753_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_116 <= add_ln18_fu_819_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_116 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    y_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln17_fu_753_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    y_fu_120 <= select_ln17_1_fu_791_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_120 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln20_4_reg_1401 <= add_ln20_4_fu_1005_p2;
                add_ln20_4_reg_1401_pp0_iter10_reg <= add_ln20_4_reg_1401;
                add_ln20_4_reg_1401_pp0_iter11_reg <= add_ln20_4_reg_1401_pp0_iter10_reg;
                add_ln20_7_reg_1496 <= add_ln20_7_fu_1109_p2;
                add_ln20_reg_1506 <= add_ln20_fu_1167_p2;
                add_ln21_1_reg_1501 <= add_ln21_1_fu_1115_p2;
                add_ln21_reg_1601 <= add_ln21_fu_1252_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                select_ln17_1_reg_1356_pp0_iter2_reg <= select_ln17_1_reg_1356_pp0_iter1_reg;
                select_ln17_1_reg_1356_pp0_iter3_reg <= select_ln17_1_reg_1356_pp0_iter2_reg;
                select_ln17_1_reg_1356_pp0_iter4_reg <= select_ln17_1_reg_1356_pp0_iter3_reg;
                select_ln17_1_reg_1356_pp0_iter5_reg <= select_ln17_1_reg_1356_pp0_iter4_reg;
                select_ln17_1_reg_1356_pp0_iter6_reg <= select_ln17_1_reg_1356_pp0_iter5_reg;
                select_ln17_1_reg_1356_pp0_iter7_reg <= select_ln17_1_reg_1356_pp0_iter6_reg;
                select_ln17_1_reg_1356_pp0_iter8_reg <= select_ln17_1_reg_1356_pp0_iter7_reg;
                select_ln17_reg_1349_pp0_iter2_reg <= select_ln17_reg_1349_pp0_iter1_reg;
                select_ln17_reg_1349_pp0_iter3_reg <= select_ln17_reg_1349_pp0_iter2_reg;
                select_ln17_reg_1349_pp0_iter4_reg <= select_ln17_reg_1349_pp0_iter3_reg;
                select_ln17_reg_1349_pp0_iter5_reg <= select_ln17_reg_1349_pp0_iter4_reg;
                select_ln17_reg_1349_pp0_iter6_reg <= select_ln17_reg_1349_pp0_iter5_reg;
                select_ln17_reg_1349_pp0_iter7_reg <= select_ln17_reg_1349_pp0_iter6_reg;
                select_ln17_reg_1349_pp0_iter8_reg <= select_ln17_reg_1349_pp0_iter7_reg;
                tmp_19_reg_1381 <= mul_ln20_fu_853_p2(10 downto 7);
                tmp_20_reg_1386 <= mul_ln18_fu_880_p2(10 downto 7);
                tmp_24_reg_1606 <= add_ln21_fu_1252_p2(17 downto 17);
                trunc_ln17_reg_1373 <= trunc_ln17_fu_840_p1;
                trunc_ln17_reg_1373_pp0_iter10_reg <= trunc_ln17_reg_1373_pp0_iter9_reg;
                trunc_ln17_reg_1373_pp0_iter11_reg <= trunc_ln17_reg_1373_pp0_iter10_reg;
                trunc_ln17_reg_1373_pp0_iter9_reg <= trunc_ln17_reg_1373;
                trunc_ln18_reg_1391 <= trunc_ln18_fu_896_p1;
                trunc_ln18_reg_1391_pp0_iter10_reg <= trunc_ln18_reg_1391_pp0_iter9_reg;
                trunc_ln18_reg_1391_pp0_iter11_reg <= trunc_ln18_reg_1391_pp0_iter10_reg;
                trunc_ln18_reg_1391_pp0_iter9_reg <= trunc_ln18_reg_1391;
                trunc_ln20_1_reg_1368_pp0_iter2_reg <= trunc_ln20_1_reg_1368_pp0_iter1_reg;
                trunc_ln20_1_reg_1368_pp0_iter3_reg <= trunc_ln20_1_reg_1368_pp0_iter2_reg;
                trunc_ln20_1_reg_1368_pp0_iter4_reg <= trunc_ln20_1_reg_1368_pp0_iter3_reg;
                trunc_ln20_1_reg_1368_pp0_iter5_reg <= trunc_ln20_1_reg_1368_pp0_iter4_reg;
                trunc_ln20_1_reg_1368_pp0_iter6_reg <= trunc_ln20_1_reg_1368_pp0_iter5_reg;
                trunc_ln20_1_reg_1368_pp0_iter7_reg <= trunc_ln20_1_reg_1368_pp0_iter6_reg;
                trunc_ln20_1_reg_1368_pp0_iter8_reg <= trunc_ln20_1_reg_1368_pp0_iter7_reg;
                trunc_ln20_reg_1363_pp0_iter2_reg <= trunc_ln20_reg_1363_pp0_iter1_reg;
                trunc_ln20_reg_1363_pp0_iter3_reg <= trunc_ln20_reg_1363_pp0_iter2_reg;
                trunc_ln20_reg_1363_pp0_iter4_reg <= trunc_ln20_reg_1363_pp0_iter3_reg;
                trunc_ln20_reg_1363_pp0_iter5_reg <= trunc_ln20_reg_1363_pp0_iter4_reg;
                trunc_ln20_reg_1363_pp0_iter6_reg <= trunc_ln20_reg_1363_pp0_iter5_reg;
                trunc_ln20_reg_1363_pp0_iter7_reg <= trunc_ln20_reg_1363_pp0_iter6_reg;
                trunc_ln21_2_reg_1611 <= add_ln21_fu_1252_p2(17 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                select_ln17_1_reg_1356 <= select_ln17_1_fu_791_p3;
                select_ln17_1_reg_1356_pp0_iter1_reg <= select_ln17_1_reg_1356;
                select_ln17_reg_1349 <= select_ln17_fu_783_p3;
                select_ln17_reg_1349_pp0_iter1_reg <= select_ln17_reg_1349;
                trunc_ln20_1_reg_1368 <= trunc_ln20_1_fu_815_p1;
                trunc_ln20_1_reg_1368_pp0_iter1_reg <= trunc_ln20_1_reg_1368;
                trunc_ln20_reg_1363 <= trunc_ln20_fu_805_p1;
                trunc_ln20_reg_1363_pp0_iter1_reg <= trunc_ln20_reg_1363;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln17_2_fu_759_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten13_load) + unsigned(ap_const_lv9_1));
    add_ln17_fu_771_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv5_1));
    add_ln18_fu_819_p2 <= std_logic_vector(unsigned(select_ln17_fu_783_p3) + unsigned(ap_const_lv5_1));
    add_ln20_1_fu_1223_p2 <= std_logic_vector(signed(sext_ln20_2_fu_1197_p1) + signed(sext_ln20_3_fu_1219_p1));
    add_ln20_4_fu_1005_p2 <= std_logic_vector(unsigned(sub_ln17_fu_958_p2) + unsigned(zext_ln20_8_fu_1001_p1));
    add_ln20_5_fu_1040_p2 <= std_logic_vector(unsigned(mul_ln20_1_fu_967_p2) + unsigned(zext_ln20_11_fu_1036_p1));
    add_ln20_6_fu_1059_p2 <= std_logic_vector(unsigned(mul_ln20_2_fu_976_p2) + unsigned(zext_ln20_11_fu_1036_p1));
    add_ln20_7_fu_1109_p2 <= std_logic_vector(unsigned(mul_ln20_1_fu_967_p2) + unsigned(zext_ln20_15_fu_1105_p1));
    add_ln20_fu_1167_p2 <= std_logic_vector(signed(sext_ln20_1_fu_1163_p1) + signed(sext_ln20_fu_1140_p1));
    add_ln21_1_fu_1115_p2 <= std_logic_vector(unsigned(mul_ln20_2_fu_976_p2) + unsigned(zext_ln20_15_fu_1105_p1));
    add_ln21_fu_1252_p2 <= std_logic_vector(unsigned(add_ln20_1_fu_1223_p2) + unsigned(sext_ln21_fu_1248_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1177_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln18_reg_1391_pp0_iter9_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1177 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_0));
    end process;


    ap_condition_1180_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln18_reg_1391, ap_block_pp0_stage0)
    begin
                ap_condition_1180 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_2));
    end process;


    ap_condition_1183_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln18_reg_1391_pp0_iter9_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1183 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_1));
    end process;


    ap_condition_1186_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln18_reg_1391, ap_block_pp0_stage0)
    begin
                ap_condition_1186 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_0));
    end process;


    ap_condition_1189_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln18_reg_1391_pp0_iter9_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1189 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_2));
    end process;


    ap_condition_1192_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln18_reg_1391, ap_block_pp0_stage0)
    begin
                ap_condition_1192 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln17_fu_753_p2)
    begin
        if (((icmp_ln17_fu_753_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten13_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten13_fu_124)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten13_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten13_load <= indvar_flatten13_fu_124;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_116, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_x_load <= x_fu_116;
        end if; 
    end process;


    ap_sig_allocacmp_y_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, y_fu_120)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_y_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_y_load <= y_fu_120;
        end if; 
    end process;

    grp_fu_621_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_640_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_659_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_678_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_697_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_716_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_799_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    grp_fu_809_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    icmp_ln17_fu_753_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten13_load = ap_const_lv9_100) else "0";
    icmp_ln18_fu_777_p2 <= "1" when (ap_sig_allocacmp_x_load = ap_const_lv5_10) else "0";
    mul_ln17_fu_912_p0 <= mul_ln17_fu_912_p00(5 - 1 downto 0);
    mul_ln17_fu_912_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_1_reg_1356_pp0_iter8_reg),11));
    mul_ln17_fu_912_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln18_1_fu_985_p0 <= mul_ln18_1_fu_985_p00(5 - 1 downto 0);
    mul_ln18_1_fu_985_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_reg_1349_pp0_iter8_reg),11));
    mul_ln18_1_fu_985_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln18_fu_880_p0 <= mul_ln18_fu_880_p00(5 - 1 downto 0);
    mul_ln18_fu_880_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_869_p3),11));
    mul_ln18_fu_880_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln20_1_fu_967_p0 <= mul_ln20_1_fu_967_p00(4 - 1 downto 0);
    mul_ln20_1_fu_967_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_1381),7));
    mul_ln20_1_fu_967_p1 <= ap_const_lv7_B(5 - 1 downto 0);
    mul_ln20_2_fu_976_p0 <= mul_ln20_2_fu_976_p00(4 - 1 downto 0);
    mul_ln20_2_fu_976_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_reg_1386),7));
    mul_ln20_2_fu_976_p1 <= ap_const_lv7_B(5 - 1 downto 0);
    mul_ln20_3_fu_1020_p0 <= mul_ln20_3_fu_1020_p00(5 - 1 downto 0);
    mul_ln20_3_fu_1020_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln20_1_fu_1011_p2),11));
    mul_ln20_3_fu_1020_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln20_4_fu_1089_p0 <= mul_ln20_4_fu_1089_p00(5 - 1 downto 0);
    mul_ln20_4_fu_1089_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_1078_p3),11));
    mul_ln20_4_fu_1089_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln20_fu_853_p0 <= mul_ln20_fu_853_p00(5 - 1 downto 0);
    mul_ln20_fu_853_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln20_fu_844_p2),11));
    mul_ln20_fu_853_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    or_ln1_fu_1078_p3 <= (trunc_ln20_1_reg_1368_pp0_iter8_reg & ap_const_lv1_1);
    or_ln_fu_869_p3 <= (trunc_ln20_reg_1363_pp0_iter7_reg & ap_const_lv1_1);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if ((not((trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_0)) and not((trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if ((not((trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_0)) and not((trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_0))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if ((not((trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_0)) and not((trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if ((not((trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_0)) and not((trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_0))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_0))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_0))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1177)
    begin
        if ((ap_const_boolean_1 = ap_condition_1177)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1180)
    begin
        if ((ap_const_boolean_1 = ap_condition_1180)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_2) and (trunc_ln17_reg_1373 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_2) and (trunc_ln17_reg_1373 = ap_const_lv2_1)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1183)
    begin
        if ((ap_const_boolean_1 = ap_condition_1183)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1186)
    begin
        if ((ap_const_boolean_1 = ap_condition_1186)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_0) and (trunc_ln17_reg_1373 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_0) and (trunc_ln17_reg_1373 = ap_const_lv2_1)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1189)
    begin
        if ((ap_const_boolean_1 = ap_condition_1189)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1192)
    begin
        if ((ap_const_boolean_1 = ap_condition_1192)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_2) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_2) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_1) and (trunc_ln17_reg_1373 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_1) and (trunc_ln17_reg_1373 = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1177)
    begin
        if ((ap_const_boolean_1 = ap_condition_1177)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1180)
    begin
        if ((ap_const_boolean_1 = ap_condition_1180)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_2) and (trunc_ln17_reg_1373 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_2) and (trunc_ln17_reg_1373 = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1183)
    begin
        if ((ap_const_boolean_1 = ap_condition_1183)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1186)
    begin
        if ((ap_const_boolean_1 = ap_condition_1186)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_0) and (trunc_ln17_reg_1373 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_0) and (trunc_ln17_reg_1373 = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1189)
    begin
        if ((ap_const_boolean_1 = ap_condition_1189)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1192)
    begin
        if ((ap_const_boolean_1 = ap_condition_1192)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_2) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_2) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_1) and (trunc_ln17_reg_1373 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_1) and (trunc_ln17_reg_1373 = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1177)
    begin
        if ((ap_const_boolean_1 = ap_condition_1177)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1180)
    begin
        if ((ap_const_boolean_1 = ap_condition_1180)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_0) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_2) and (trunc_ln17_reg_1373 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_2) and (trunc_ln17_reg_1373 = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1183)
    begin
        if ((ap_const_boolean_1 = ap_condition_1183)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1186)
    begin
        if ((ap_const_boolean_1 = ap_condition_1186)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_0)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_1) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_0) and (trunc_ln17_reg_1373 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_0) and (trunc_ln17_reg_1373 = ap_const_lv2_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 <= zext_ln20_9_fu_1276_p1(6 - 1 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_d0 <= select_ln21_fu_1309_p3;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter11_reg, trunc_ln18_reg_1391_pp0_iter11_reg)
    begin
        if ((not((trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_0)) and not((trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_0)) and not((trunc_ln18_reg_1391_pp0_iter11_reg = ap_const_lv2_1)) and not((trunc_ln17_reg_1373_pp0_iter11_reg = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local_assign_proc : process(trunc_ln17_reg_1373_pp0_iter9_reg, zext_ln20_16_fu_1173_p1, zext_ln21_fu_1185_p1, ap_condition_1189)
    begin
        if ((ap_const_boolean_1 = ap_condition_1189)) then
            if ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= zext_ln21_fu_1185_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= zext_ln20_16_fu_1173_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1_local_assign_proc : process(trunc_ln17_reg_1373, zext_ln20_12_fu_1046_p1, zext_ln20_13_fu_1065_p1, ap_condition_1192)
    begin
        if ((ap_const_boolean_1 = ap_condition_1192)) then
            if ((trunc_ln17_reg_1373 = ap_const_lv2_2)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1_local <= zext_ln20_13_fu_1065_p1(7 - 1 downto 0);
            elsif ((trunc_ln17_reg_1373 = ap_const_lv2_1)) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1_local <= zext_ln20_12_fu_1046_p1(7 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1_local <= "XXXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1_local <= "XXXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373_pp0_iter9_reg, trunc_ln18_reg_1391_pp0_iter9_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_2) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln18_reg_1391_pp0_iter9_reg = ap_const_lv2_2) and (trunc_ln17_reg_1373_pp0_iter9_reg = ap_const_lv2_1)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln17_reg_1373, trunc_ln18_reg_1391)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_1) and (trunc_ln17_reg_1373 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln18_reg_1391 = ap_const_lv2_1) and (trunc_ln17_reg_1373 = ap_const_lv2_1)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln17_1_fu_791_p3 <= 
        add_ln17_fu_771_p2 when (icmp_ln18_fu_777_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    select_ln17_fu_783_p3 <= 
        ap_const_lv5_0 when (icmp_ln18_fu_777_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
    select_ln21_fu_1309_p3 <= 
        sub_ln21_1_fu_1303_p2 when (tmp_24_reg_1606(0) = '1') else 
        trunc_ln21_2_reg_1611;
        sext_ln20_1_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_1144_p9),17));

        sext_ln20_2_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_reg_1506),18));

        sext_ln20_3_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_1200_p9),18));

        sext_ln20_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_1121_p9),17));

        sext_ln21_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_1229_p9),18));

    shl_ln20_1_fu_1011_p2 <= std_logic_vector(shift_left(unsigned(select_ln17_reg_1349_pp0_iter8_reg),to_integer(unsigned('0' & ap_const_lv5_1(5-1 downto 0)))));
    shl_ln20_fu_844_p2 <= std_logic_vector(shift_left(unsigned(select_ln17_1_reg_1356_pp0_iter7_reg),to_integer(unsigned('0' & ap_const_lv5_1(5-1 downto 0)))));
    sub_ln17_fu_958_p2 <= std_logic_vector(unsigned(tmp_18_fu_946_p3) - unsigned(zext_ln20_fu_954_p1));
    sub_ln21_1_fu_1303_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln21_1_fu_1293_p4));
    sub_ln21_fu_1288_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(add_ln21_reg_1601));
    tmp_10_fu_1200_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_14_fu_1229_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_15_fu_918_p4 <= mul_ln17_fu_912_p2(10 downto 7);
    tmp_16_fu_928_p4 <= mul_ln17_fu_912_p2(9 downto 7);
    tmp_17_fu_938_p3 <= (tmp_15_fu_918_p4 & ap_const_lv1_0);
    tmp_18_fu_946_p3 <= (tmp_16_fu_928_p4 & ap_const_lv3_0);
    tmp_21_fu_991_p4 <= mul_ln18_1_fu_985_p2(10 downto 7);
    tmp_22_fu_1026_p4 <= mul_ln20_3_fu_1020_p2(10 downto 7);
    tmp_23_fu_1095_p4 <= mul_ln20_4_fu_1089_p2(10 downto 7);
    tmp_3_fu_1121_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_7_fu_1144_p7 <= "XXXXXXXXXXXXXXXX";
    trunc_ln17_fu_840_p1 <= grp_fu_799_p2(2 - 1 downto 0);
    trunc_ln18_fu_896_p1 <= grp_fu_809_p2(2 - 1 downto 0);
    trunc_ln20_1_fu_815_p1 <= select_ln17_fu_783_p3(4 - 1 downto 0);
    trunc_ln20_fu_805_p1 <= select_ln17_1_fu_791_p3(4 - 1 downto 0);
    trunc_ln21_1_fu_1293_p4 <= sub_ln21_fu_1288_p2(17 downto 2);
    zext_ln20_11_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_1026_p4),7));
    zext_ln20_12_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_5_fu_1040_p2),64));
    zext_ln20_13_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_6_fu_1059_p2),64));
    zext_ln20_15_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_1095_p4),7));
    zext_ln20_16_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_7_reg_1496),64));
    zext_ln20_8_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_991_p4),6));
    zext_ln20_9_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_4_reg_1401_pp0_iter11_reg),64));
    zext_ln20_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_938_p3),6));
    zext_ln21_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln21_1_reg_1501),64));
end behav;
