
WifiDataLogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce9c  08000260  08000260  00001260  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  0800d0fc  0800d0fc  0000e0fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d3b0  0800d3b0  0000f088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d3b0  0800d3b0  0000e3b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d3b8  0800d3b8  0000f088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d3b8  0800d3b8  0000e3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d3bc  0800d3bc  0000e3bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800d3c0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003188  20000088  0800d448  0000f088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003210  0800d448  0000f210  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000f088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a488  00000000  00000000  0000f0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c07  00000000  00000000  00039546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002400  00000000  00000000  0003f150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c2b  00000000  00000000  00041550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002896a  00000000  00000000  0004317b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002de68  00000000  00000000  0006bae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb070  00000000  00000000  0009994d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001849bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009dac  00000000  00000000  00184a00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a8  00000000  00000000  0018e7ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000260 <__do_global_dtors_aux>:
 8000260:	b510      	push	{r4, lr}
 8000262:	4c05      	ldr	r4, [pc, #20]	@ (8000278 <__do_global_dtors_aux+0x18>)
 8000264:	7823      	ldrb	r3, [r4, #0]
 8000266:	b933      	cbnz	r3, 8000276 <__do_global_dtors_aux+0x16>
 8000268:	4b04      	ldr	r3, [pc, #16]	@ (800027c <__do_global_dtors_aux+0x1c>)
 800026a:	b113      	cbz	r3, 8000272 <__do_global_dtors_aux+0x12>
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <__do_global_dtors_aux+0x20>)
 800026e:	f3af 8000 	nop.w
 8000272:	2301      	movs	r3, #1
 8000274:	7023      	strb	r3, [r4, #0]
 8000276:	bd10      	pop	{r4, pc}
 8000278:	20000088 	.word	0x20000088
 800027c:	00000000 	.word	0x00000000
 8000280:	0800d0e4 	.word	0x0800d0e4

08000284 <frame_dummy>:
 8000284:	b508      	push	{r3, lr}
 8000286:	4b03      	ldr	r3, [pc, #12]	@ (8000294 <frame_dummy+0x10>)
 8000288:	b11b      	cbz	r3, 8000292 <frame_dummy+0xe>
 800028a:	4903      	ldr	r1, [pc, #12]	@ (8000298 <frame_dummy+0x14>)
 800028c:	4803      	ldr	r0, [pc, #12]	@ (800029c <frame_dummy+0x18>)
 800028e:	f3af 8000 	nop.w
 8000292:	bd08      	pop	{r3, pc}
 8000294:	00000000 	.word	0x00000000
 8000298:	2000008c 	.word	0x2000008c
 800029c:	0800d0e4 	.word	0x0800d0e4

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b9b0 	b.w	8000618 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002d4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002d6:	4688      	mov	r8, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	468e      	mov	lr, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d95f      	bls.n	80003a6 <__udivmoddi4+0xd6>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 fe06 	lsl.w	lr, r1, r6
 80002f4:	40b7      	lsls	r7, r6
 80002f6:	40b4      	lsls	r4, r6
 80002f8:	fa20 f303 	lsr.w	r3, r0, r3
 80002fc:	ea43 0e0e 	orr.w	lr, r3, lr
 8000300:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	0c23      	lsrs	r3, r4, #16
 800030a:	fbbe f1f8 	udiv	r1, lr, r8
 800030e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000312:	fb01 f20c 	mul.w	r2, r1, ip
 8000316:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x5e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x5c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 8154 	bhi.w	80005d4 <__udivmoddi4+0x304>
 800032c:	4601      	mov	r1, r0
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	b2a2      	uxth	r2, r4
 8000332:	fbb3 f0f8 	udiv	r0, r3, r8
 8000336:	fb08 3310 	mls	r3, r8, r0, r3
 800033a:	fb00 fc0c 	mul.w	ip, r0, ip
 800033e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000342:	4594      	cmp	ip, r2
 8000344:	d90b      	bls.n	800035e <__udivmoddi4+0x8e>
 8000346:	18ba      	adds	r2, r7, r2
 8000348:	f100 33ff 	add.w	r3, r0, #4294967295
 800034c:	bf2c      	ite	cs
 800034e:	2401      	movcs	r4, #1
 8000350:	2400      	movcc	r4, #0
 8000352:	4594      	cmp	ip, r2
 8000354:	d902      	bls.n	800035c <__udivmoddi4+0x8c>
 8000356:	2c00      	cmp	r4, #0
 8000358:	f000 813f 	beq.w	80005da <__udivmoddi4+0x30a>
 800035c:	4618      	mov	r0, r3
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba2 020c 	sub.w	r2, r2, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f2      	lsrs	r2, r6
 800036c:	2300      	movs	r3, #0
 800036e:	e9c5 2300 	strd	r2, r3, [r5]
 8000372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d14e      	bne.n	800042c <__udivmoddi4+0x15c>
 800038e:	4543      	cmp	r3, r8
 8000390:	f0c0 8112 	bcc.w	80005b8 <__udivmoddi4+0x2e8>
 8000394:	4282      	cmp	r2, r0
 8000396:	f240 810f 	bls.w	80005b8 <__udivmoddi4+0x2e8>
 800039a:	4608      	mov	r0, r1
 800039c:	2d00      	cmp	r5, #0
 800039e:	d0e8      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a0:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a4:	e7e5      	b.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	f000 80ac 	beq.w	8000504 <__udivmoddi4+0x234>
 80003ac:	fab2 f682 	clz	r6, r2
 80003b0:	2e00      	cmp	r6, #0
 80003b2:	f040 80bb 	bne.w	800052c <__udivmoddi4+0x25c>
 80003b6:	1a8b      	subs	r3, r1, r2
 80003b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003bc:	b2bc      	uxth	r4, r7
 80003be:	2101      	movs	r1, #1
 80003c0:	0c02      	lsrs	r2, r0, #16
 80003c2:	b280      	uxth	r0, r0
 80003c4:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c8:	fb0e 331c 	mls	r3, lr, ip, r3
 80003cc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003d0:	fb04 f20c 	mul.w	r2, r4, ip
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d90e      	bls.n	80003f6 <__udivmoddi4+0x126>
 80003d8:	18fb      	adds	r3, r7, r3
 80003da:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003de:	bf2c      	ite	cs
 80003e0:	f04f 0901 	movcs.w	r9, #1
 80003e4:	f04f 0900 	movcc.w	r9, #0
 80003e8:	429a      	cmp	r2, r3
 80003ea:	d903      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003ec:	f1b9 0f00 	cmp.w	r9, #0
 80003f0:	f000 80ec 	beq.w	80005cc <__udivmoddi4+0x2fc>
 80003f4:	46c4      	mov	ip, r8
 80003f6:	1a9b      	subs	r3, r3, r2
 80003f8:	fbb3 f8fe 	udiv	r8, r3, lr
 80003fc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000400:	fb04 f408 	mul.w	r4, r4, r8
 8000404:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000408:	4294      	cmp	r4, r2
 800040a:	d90b      	bls.n	8000424 <__udivmoddi4+0x154>
 800040c:	18ba      	adds	r2, r7, r2
 800040e:	f108 33ff 	add.w	r3, r8, #4294967295
 8000412:	bf2c      	ite	cs
 8000414:	2001      	movcs	r0, #1
 8000416:	2000      	movcc	r0, #0
 8000418:	4294      	cmp	r4, r2
 800041a:	d902      	bls.n	8000422 <__udivmoddi4+0x152>
 800041c:	2800      	cmp	r0, #0
 800041e:	f000 80d1 	beq.w	80005c4 <__udivmoddi4+0x2f4>
 8000422:	4698      	mov	r8, r3
 8000424:	1b12      	subs	r2, r2, r4
 8000426:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 800042a:	e79d      	b.n	8000368 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa08 f401 	lsl.w	r4, r8, r1
 8000436:	fa00 f901 	lsl.w	r9, r0, r1
 800043a:	fa22 f706 	lsr.w	r7, r2, r6
 800043e:	fa28 f806 	lsr.w	r8, r8, r6
 8000442:	408a      	lsls	r2, r1
 8000444:	431f      	orrs	r7, r3
 8000446:	fa20 f306 	lsr.w	r3, r0, r6
 800044a:	0c38      	lsrs	r0, r7, #16
 800044c:	4323      	orrs	r3, r4
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	fbb8 fef0 	udiv	lr, r8, r0
 8000458:	fb00 881e 	mls	r8, r0, lr, r8
 800045c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000460:	fb0e f80c 	mul.w	r8, lr, ip
 8000464:	45a0      	cmp	r8, r4
 8000466:	d90e      	bls.n	8000486 <__udivmoddi4+0x1b6>
 8000468:	193c      	adds	r4, r7, r4
 800046a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800046e:	bf2c      	ite	cs
 8000470:	f04f 0b01 	movcs.w	fp, #1
 8000474:	f04f 0b00 	movcc.w	fp, #0
 8000478:	45a0      	cmp	r8, r4
 800047a:	d903      	bls.n	8000484 <__udivmoddi4+0x1b4>
 800047c:	f1bb 0f00 	cmp.w	fp, #0
 8000480:	f000 80b8 	beq.w	80005f4 <__udivmoddi4+0x324>
 8000484:	46d6      	mov	lr, sl
 8000486:	eba4 0408 	sub.w	r4, r4, r8
 800048a:	fa1f f883 	uxth.w	r8, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	fb03 fc0c 	mul.w	ip, r3, ip
 800049a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d90e      	bls.n	80004c0 <__udivmoddi4+0x1f0>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	bf2c      	ite	cs
 80004aa:	f04f 0801 	movcs.w	r8, #1
 80004ae:	f04f 0800 	movcc.w	r8, #0
 80004b2:	45a4      	cmp	ip, r4
 80004b4:	d903      	bls.n	80004be <__udivmoddi4+0x1ee>
 80004b6:	f1b8 0f00 	cmp.w	r8, #0
 80004ba:	f000 809f 	beq.w	80005fc <__udivmoddi4+0x32c>
 80004be:	4603      	mov	r3, r0
 80004c0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c4:	eba4 040c 	sub.w	r4, r4, ip
 80004c8:	fba0 ec02 	umull	lr, ip, r0, r2
 80004cc:	4564      	cmp	r4, ip
 80004ce:	4673      	mov	r3, lr
 80004d0:	46e0      	mov	r8, ip
 80004d2:	d302      	bcc.n	80004da <__udivmoddi4+0x20a>
 80004d4:	d107      	bne.n	80004e6 <__udivmoddi4+0x216>
 80004d6:	45f1      	cmp	r9, lr
 80004d8:	d205      	bcs.n	80004e6 <__udivmoddi4+0x216>
 80004da:	ebbe 0302 	subs.w	r3, lr, r2
 80004de:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e2:	3801      	subs	r0, #1
 80004e4:	46e0      	mov	r8, ip
 80004e6:	b15d      	cbz	r5, 8000500 <__udivmoddi4+0x230>
 80004e8:	ebb9 0203 	subs.w	r2, r9, r3
 80004ec:	eb64 0408 	sbc.w	r4, r4, r8
 80004f0:	fa04 f606 	lsl.w	r6, r4, r6
 80004f4:	fa22 f301 	lsr.w	r3, r2, r1
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	431e      	orrs	r6, r3
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e736      	b.n	8000372 <__udivmoddi4+0xa2>
 8000504:	fbb1 fcf2 	udiv	ip, r1, r2
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	4614      	mov	r4, r2
 800050c:	b280      	uxth	r0, r0
 800050e:	4696      	mov	lr, r2
 8000510:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000514:	2620      	movs	r6, #32
 8000516:	4690      	mov	r8, r2
 8000518:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 800051c:	4610      	mov	r0, r2
 800051e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000522:	eba3 0308 	sub.w	r3, r3, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e74b      	b.n	80003c4 <__udivmoddi4+0xf4>
 800052c:	40b7      	lsls	r7, r6
 800052e:	f1c6 0320 	rsb	r3, r6, #32
 8000532:	fa01 f206 	lsl.w	r2, r1, r6
 8000536:	fa21 f803 	lsr.w	r8, r1, r3
 800053a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800053e:	fa20 f303 	lsr.w	r3, r0, r3
 8000542:	b2bc      	uxth	r4, r7
 8000544:	40b0      	lsls	r0, r6
 8000546:	4313      	orrs	r3, r2
 8000548:	0c02      	lsrs	r2, r0, #16
 800054a:	0c19      	lsrs	r1, r3, #16
 800054c:	b280      	uxth	r0, r0
 800054e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000552:	fb0e 8819 	mls	r8, lr, r9, r8
 8000556:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800055a:	fb09 f804 	mul.w	r8, r9, r4
 800055e:	4588      	cmp	r8, r1
 8000560:	d951      	bls.n	8000606 <__udivmoddi4+0x336>
 8000562:	1879      	adds	r1, r7, r1
 8000564:	f109 3cff 	add.w	ip, r9, #4294967295
 8000568:	bf2c      	ite	cs
 800056a:	f04f 0a01 	movcs.w	sl, #1
 800056e:	f04f 0a00 	movcc.w	sl, #0
 8000572:	4588      	cmp	r8, r1
 8000574:	d902      	bls.n	800057c <__udivmoddi4+0x2ac>
 8000576:	f1ba 0f00 	cmp.w	sl, #0
 800057a:	d031      	beq.n	80005e0 <__udivmoddi4+0x310>
 800057c:	eba1 0108 	sub.w	r1, r1, r8
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	fb0e 1119 	mls	r1, lr, r9, r1
 800058c:	b29b      	uxth	r3, r3
 800058e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000592:	4543      	cmp	r3, r8
 8000594:	d235      	bcs.n	8000602 <__udivmoddi4+0x332>
 8000596:	18fb      	adds	r3, r7, r3
 8000598:	f109 31ff 	add.w	r1, r9, #4294967295
 800059c:	bf2c      	ite	cs
 800059e:	f04f 0a01 	movcs.w	sl, #1
 80005a2:	f04f 0a00 	movcc.w	sl, #0
 80005a6:	4543      	cmp	r3, r8
 80005a8:	d2bb      	bcs.n	8000522 <__udivmoddi4+0x252>
 80005aa:	f1ba 0f00 	cmp.w	sl, #0
 80005ae:	d1b8      	bne.n	8000522 <__udivmoddi4+0x252>
 80005b0:	f1a9 0102 	sub.w	r1, r9, #2
 80005b4:	443b      	add	r3, r7
 80005b6:	e7b4      	b.n	8000522 <__udivmoddi4+0x252>
 80005b8:	1a84      	subs	r4, r0, r2
 80005ba:	eb68 0203 	sbc.w	r2, r8, r3
 80005be:	2001      	movs	r0, #1
 80005c0:	4696      	mov	lr, r2
 80005c2:	e6eb      	b.n	800039c <__udivmoddi4+0xcc>
 80005c4:	443a      	add	r2, r7
 80005c6:	f1a8 0802 	sub.w	r8, r8, #2
 80005ca:	e72b      	b.n	8000424 <__udivmoddi4+0x154>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e710      	b.n	80003f6 <__udivmoddi4+0x126>
 80005d4:	3902      	subs	r1, #2
 80005d6:	443b      	add	r3, r7
 80005d8:	e6a9      	b.n	800032e <__udivmoddi4+0x5e>
 80005da:	443a      	add	r2, r7
 80005dc:	3802      	subs	r0, #2
 80005de:	e6be      	b.n	800035e <__udivmoddi4+0x8e>
 80005e0:	eba7 0808 	sub.w	r8, r7, r8
 80005e4:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e8:	4441      	add	r1, r8
 80005ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ee:	fb09 f804 	mul.w	r8, r9, r4
 80005f2:	e7c9      	b.n	8000588 <__udivmoddi4+0x2b8>
 80005f4:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f8:	443c      	add	r4, r7
 80005fa:	e744      	b.n	8000486 <__udivmoddi4+0x1b6>
 80005fc:	3b02      	subs	r3, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e75e      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000602:	4649      	mov	r1, r9
 8000604:	e78d      	b.n	8000522 <__udivmoddi4+0x252>
 8000606:	eba1 0108 	sub.w	r1, r1, r8
 800060a:	46cc      	mov	ip, r9
 800060c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000610:	fb09 f804 	mul.w	r8, r9, r4
 8000614:	e7b8      	b.n	8000588 <__udivmoddi4+0x2b8>
 8000616:	bf00      	nop

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <wifi_cb>:

/**
 * @brief Wi-Fi event callback.
 */
void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af02      	add	r7, sp, #8
 8000622:	4603      	mov	r3, r0
 8000624:	6039      	str	r1, [r7, #0]
 8000626:	71fb      	strb	r3, [r7, #7]
    switch (u8MsgType) {
 8000628:	79fb      	ldrb	r3, [r7, #7]
 800062a:	2b2c      	cmp	r3, #44	@ 0x2c
 800062c:	d002      	beq.n	8000634 <wifi_cb+0x18>
 800062e:	2b32      	cmp	r3, #50	@ 0x32
 8000630:	d00e      	beq.n	8000650 <wifi_cb+0x34>
                ip[0], ip[1], ip[2], ip[3]);
        break;
    }

    default:
        break;
 8000632:	e024      	b.n	800067e <wifi_cb+0x62>
        tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	60bb      	str	r3, [r7, #8]
        if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d01d      	beq.n	800067c <wifi_cb+0x60>
        } else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d119      	bne.n	800067c <wifi_cb+0x60>
            printf("Station disconnected\r\n");
 8000648:	480f      	ldr	r0, [pc, #60]	@ (8000688 <wifi_cb+0x6c>)
 800064a:	f00b ff79 	bl	800c540 <puts>
        break;
 800064e:	e015      	b.n	800067c <wifi_cb+0x60>
        uint8_t *ip = (uint8_t*)pvMsg;
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	60fb      	str	r3, [r7, #12]
                ip[0], ip[1], ip[2], ip[3]);
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	781b      	ldrb	r3, [r3, #0]
        printf("DHCP - IP address is %u.%u.%u.%u\r\n",
 8000658:	4619      	mov	r1, r3
                ip[0], ip[1], ip[2], ip[3]);
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3301      	adds	r3, #1
 800065e:	781b      	ldrb	r3, [r3, #0]
        printf("DHCP - IP address is %u.%u.%u.%u\r\n",
 8000660:	461a      	mov	r2, r3
                ip[0], ip[1], ip[2], ip[3]);
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3302      	adds	r3, #2
 8000666:	781b      	ldrb	r3, [r3, #0]
        printf("DHCP - IP address is %u.%u.%u.%u\r\n",
 8000668:	4618      	mov	r0, r3
                ip[0], ip[1], ip[2], ip[3]);
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	3303      	adds	r3, #3
 800066e:	781b      	ldrb	r3, [r3, #0]
        printf("DHCP - IP address is %u.%u.%u.%u\r\n",
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	4603      	mov	r3, r0
 8000674:	4805      	ldr	r0, [pc, #20]	@ (800068c <wifi_cb+0x70>)
 8000676:	f00b fefb 	bl	800c470 <iprintf>
        break;
 800067a:	e000      	b.n	800067e <wifi_cb+0x62>
        break;
 800067c:	bf00      	nop
    }
}
 800067e:	bf00      	nop
 8000680:	3710      	adds	r7, #16
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	0800d0fc 	.word	0x0800d0fc
 800068c:	0800d114 	.word	0x0800d114

08000690 <WifiApp_InitAP>:
//    }
//
//    printf("AP mode started. You can connect to %s.\r\n", MAIN_WLAN_SSID);
//}
void WifiApp_InitAP(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08a      	sub	sp, #40	@ 0x28
 8000694:	af02      	add	r7, sp, #8
    /* 1. Bring up HAL/BSP */
    nm_bsp_init();
 8000696:	f008 fead 	bl	80093f4 <nm_bsp_init>

    /* 2. Initialise driver and register wifi_cb() */
    tstrWifiInitParam initParam;
    memset(&initParam, 0, sizeof(initParam));
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	2218      	movs	r2, #24
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f00c f82d 	bl	800c700 <memset>
    initParam.pfAppWifiCb = wifi_cb;
 80006a6:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <WifiApp_InitAP+0x6c>)
 80006a8:	607b      	str	r3, [r7, #4]
    if (m2m_wifi_init(&initParam) != M2M_SUCCESS) {
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	4618      	mov	r0, r3
 80006ae:	f009 feb7 	bl	800a420 <m2m_wifi_init>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d004      	beq.n	80006c2 <WifiApp_InitAP+0x32>
        printf("WINC init failed\r\n");
 80006b8:	4811      	ldr	r0, [pc, #68]	@ (8000700 <WifiApp_InitAP+0x70>)
 80006ba:	f00b ff41 	bl	800c540 <puts>
        Error_Handler();
 80006be:	f000 fb29 	bl	8000d14 <Error_Handler>
    }

    /* 3. Ask WINC to join the router */
    sint8 ret = m2m_wifi_connect(
 80006c2:	23ff      	movs	r3, #255	@ 0xff
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <WifiApp_InitAP+0x74>)
 80006c8:	2202      	movs	r2, #2
 80006ca:	2111      	movs	r1, #17
 80006cc:	480e      	ldr	r0, [pc, #56]	@ (8000708 <WifiApp_InitAP+0x78>)
 80006ce:	f00a f91b 	bl	800a908 <m2m_wifi_connect>
 80006d2:	4603      	mov	r3, r0
 80006d4:	77fb      	strb	r3, [r7, #31]
            MAIN_WLAN_SSID,
            strlen(MAIN_WLAN_SSID),
            MAIN_WLAN_AUTH,
            (void*)MAIN_WLAN_PSK,
            MAIN_WLAN_CHANNEL);
    if (ret != M2M_SUCCESS) {
 80006d6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d006      	beq.n	80006ec <WifiApp_InitAP+0x5c>
        printf("m2m_wifi_connect error %d\r\n", ret);
 80006de:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80006e2:	4619      	mov	r1, r3
 80006e4:	4809      	ldr	r0, [pc, #36]	@ (800070c <WifiApp_InitAP+0x7c>)
 80006e6:	f00b fec3 	bl	800c470 <iprintf>
    } else {
        printf("Connecting to %s …\r\n", MAIN_WLAN_SSID);
    }
}
 80006ea:	e003      	b.n	80006f4 <WifiApp_InitAP+0x64>
        printf("Connecting to %s …\r\n", MAIN_WLAN_SSID);
 80006ec:	4906      	ldr	r1, [pc, #24]	@ (8000708 <WifiApp_InitAP+0x78>)
 80006ee:	4808      	ldr	r0, [pc, #32]	@ (8000710 <WifiApp_InitAP+0x80>)
 80006f0:	f00b febe 	bl	800c470 <iprintf>
}
 80006f4:	bf00      	nop
 80006f6:	3720      	adds	r7, #32
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	0800061d 	.word	0x0800061d
 8000700:	0800d138 	.word	0x0800d138
 8000704:	0800d14c 	.word	0x0800d14c
 8000708:	0800d15c 	.word	0x0800d15c
 800070c:	0800d170 	.word	0x0800d170
 8000710:	0800d18c 	.word	0x0800d18c

08000714 <EXTI4_IRQHandler>:

/**
 * @brief EXTI line 4 interrupt handler for WINC IRQ.
 */
void EXTI4_IRQHandler(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
    /* Clear and handle interrupt */
    if (__HAL_GPIO_EXTI_GET_IT(WINC_INT_PIN) != RESET) {
 8000718:	4b0d      	ldr	r3, [pc, #52]	@ (8000750 <EXTI4_IRQHandler+0x3c>)
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	f003 0310 	and.w	r3, r3, #16
 8000720:	2b00      	cmp	r3, #0
 8000722:	d105      	bne.n	8000730 <EXTI4_IRQHandler+0x1c>
 8000724:	4b0a      	ldr	r3, [pc, #40]	@ (8000750 <EXTI4_IRQHandler+0x3c>)
 8000726:	691b      	ldr	r3, [r3, #16]
 8000728:	f003 0310 	and.w	r3, r3, #16
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <EXTI4_IRQHandler+0x20>
 8000730:	2301      	movs	r3, #1
 8000732:	e000      	b.n	8000736 <EXTI4_IRQHandler+0x22>
 8000734:	2300      	movs	r3, #0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d008      	beq.n	800074c <EXTI4_IRQHandler+0x38>
        __HAL_GPIO_EXTI_CLEAR_IT(WINC_INT_PIN);
 800073a:	4b05      	ldr	r3, [pc, #20]	@ (8000750 <EXTI4_IRQHandler+0x3c>)
 800073c:	2210      	movs	r2, #16
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	4b03      	ldr	r3, [pc, #12]	@ (8000750 <EXTI4_IRQHandler+0x3c>)
 8000742:	2210      	movs	r2, #16
 8000744:	611a      	str	r2, [r3, #16]
        HAL_GPIO_EXTI_IRQHandler(WINC_INT_PIN);
 8000746:	2010      	movs	r0, #16
 8000748:	f001 fc78 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
    }
}
 800074c:	bf00      	nop
 800074e:	bd80      	pop	{r7, pc}
 8000750:	44022000 	.word	0x44022000

08000754 <WifiTask>:
#include "WifiApp.h"        // your init functions & callback registration
#include "m2m_wifi.h"       // WINC1500 driver
#include <stdio.h>          // for printf()

void WifiTask(void *argument)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
    // 1) Initialize the WINC1500 driver in AP or STA mode:
    //    this will call m2m_wifi_init() under the hood.
    WifiApp_InitAP();    // or WifiApp_InitSTA()
 800075c:	f7ff ff98 	bl	8000690 <WifiApp_InitAP>

    // 2) Enter the driver event loop
    for (;;)
    {
        m2m_wifi_handle_events(NULL);
 8000760:	2000      	movs	r0, #0
 8000762:	f009 fe76 	bl	800a452 <m2m_wifi_handle_events>
        osDelay(1);      // yield for 1 ms
 8000766:	2001      	movs	r0, #1
 8000768:	f006 fc3b 	bl	8006fe2 <osDelay>
        m2m_wifi_handle_events(NULL);
 800076c:	bf00      	nop
 800076e:	e7f7      	b.n	8000760 <WifiTask+0xc>

08000770 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b08a      	sub	sp, #40	@ 0x28
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	  // … existing threads, mutexes, etc …

	  /* Create WIFI task */
	  const osThreadAttr_t wifiTask_attributes = {
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	2224      	movs	r2, #36	@ 0x24
 800077a:	2100      	movs	r1, #0
 800077c:	4618      	mov	r0, r3
 800077e:	f00b ffbf 	bl	800c700 <memset>
 8000782:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <MX_FREERTOS_Init+0x44>)
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800078a:	61bb      	str	r3, [r7, #24]
 800078c:	2318      	movs	r3, #24
 800078e:	61fb      	str	r3, [r7, #28]
	    .name = "wifiTask",
	    .priority = (osPriority_t) osPriorityNormal,
	    .stack_size = 512
	  };
	  osThreadNew(WifiTask, NULL, &wifiTask_attributes);
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	461a      	mov	r2, r3
 8000794:	2100      	movs	r1, #0
 8000796:	4808      	ldr	r0, [pc, #32]	@ (80007b8 <MX_FREERTOS_Init+0x48>)
 8000798:	f006 fb92 	bl	8006ec0 <osThreadNew>

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800079c:	4a07      	ldr	r2, [pc, #28]	@ (80007bc <MX_FREERTOS_Init+0x4c>)
 800079e:	2100      	movs	r1, #0
 80007a0:	4807      	ldr	r0, [pc, #28]	@ (80007c0 <MX_FREERTOS_Init+0x50>)
 80007a2:	f006 fb8d 	bl	8006ec0 <osThreadNew>
 80007a6:	4603      	mov	r3, r0
 80007a8:	4a06      	ldr	r2, [pc, #24]	@ (80007c4 <MX_FREERTOS_Init+0x54>)
 80007aa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80007ac:	bf00      	nop
 80007ae:	3728      	adds	r7, #40	@ 0x28
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	0800d1b0 	.word	0x0800d1b0
 80007b8:	08000755 	.word	0x08000755
 80007bc:	0800d210 	.word	0x0800d210
 80007c0:	080007c9 	.word	0x080007c9
 80007c4:	200000a4 	.word	0x200000a4

080007c8 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN defaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80007d0:	2001      	movs	r0, #1
 80007d2:	f006 fc06 	bl	8006fe2 <osDelay>
 80007d6:	e7fb      	b.n	80007d0 <StartDefaultTask+0x8>

080007d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007dc:	f001 f840 	bl	8001860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e0:	f000 f84a 	bl	8000878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e4:	f000 f9c8 	bl	8000b78 <MX_GPIO_Init>
  MX_SPI1_Init();
 80007e8:	f000 f8ce 	bl	8000988 <MX_SPI1_Init>
  MX_SPI2_Init();
 80007ec:	f000 f922 	bl	8000a34 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80007f0:	f000 f976 	bl	8000ae0 <MX_USART2_UART_Init>
  MX_ICACHE_Init();
 80007f4:	f000 f8b4 	bl	8000960 <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007f8:	f006 fb12 	bl	8006e20 <osKernelInitialize>
  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 80007fc:	f7ff ffb8 	bl	8000770 <MX_FREERTOS_Init>

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8000800:	2000      	movs	r0, #0
 8000802:	f000 fe41 	bl	8001488 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000806:	2101      	movs	r1, #1
 8000808:	2000      	movs	r0, #0
 800080a:	f000 febd 	bl	8001588 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800080e:	4b17      	ldr	r3, [pc, #92]	@ (800086c <main+0x94>)
 8000810:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000814:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <main+0x94>)
 8000818:	2200      	movs	r2, #0
 800081a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800081c:	4b13      	ldr	r3, [pc, #76]	@ (800086c <main+0x94>)
 800081e:	2200      	movs	r2, #0
 8000820:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000822:	4b12      	ldr	r3, [pc, #72]	@ (800086c <main+0x94>)
 8000824:	2200      	movs	r2, #0
 8000826:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000828:	4b10      	ldr	r3, [pc, #64]	@ (800086c <main+0x94>)
 800082a:	2200      	movs	r2, #0
 800082c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800082e:	490f      	ldr	r1, [pc, #60]	@ (800086c <main+0x94>)
 8000830:	2000      	movs	r0, #0
 8000832:	f000 ff37 	bl	80016a4 <BSP_COM_Init>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <main+0x68>
  {
    Error_Handler();
 800083c:	f000 fa6a 	bl	8000d14 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000840:	480b      	ldr	r0, [pc, #44]	@ (8000870 <main+0x98>)
 8000842:	f00b fe15 	bl	800c470 <iprintf>
  /* -- Sample board code to switch on led ---- */
  BSP_LED_On(LED_GREEN);
 8000846:	2000      	movs	r0, #0
 8000848:	f000 fe62 	bl	8001510 <BSP_LED_On>

  /* USER CODE END BSP */

  /* Start scheduler */
  osKernelStart();
 800084c:	f006 fb0e 	bl	8006e6c <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  m2m_wifi_handle_events(NULL);   /* must be called regularly */
 8000850:	2000      	movs	r0, #0
 8000852:	f009 fdfe 	bl	800a452 <m2m_wifi_handle_events>
	      /* … any other low-priority work … */

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 8000856:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <main+0x9c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d1f8      	bne.n	8000850 <main+0x78>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 800085e:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <main+0x9c>)
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle led ---- */
      BSP_LED_Toggle(LED_GREEN);
 8000864:	2000      	movs	r0, #0
 8000866:	f000 fe71 	bl	800154c <BSP_LED_Toggle>
	  m2m_wifi_handle_events(NULL);   /* must be called regularly */
 800086a:	e7f1      	b.n	8000850 <main+0x78>
 800086c:	200000a8 	.word	0x200000a8
 8000870:	0800d1bc 	.word	0x0800d1bc
 8000874:	200000b8 	.word	0x200000b8

08000878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b09c      	sub	sp, #112	@ 0x70
 800087c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087e:	f107 0320 	add.w	r3, r7, #32
 8000882:	2250      	movs	r2, #80	@ 0x50
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f00b ff3a 	bl	800c700 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800088c:	f107 0308 	add.w	r3, r7, #8
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
 800089c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800089e:	4b2e      	ldr	r3, [pc, #184]	@ (8000958 <SystemClock_Config+0xe0>)
 80008a0:	691b      	ldr	r3, [r3, #16]
 80008a2:	4a2d      	ldr	r2, [pc, #180]	@ (8000958 <SystemClock_Config+0xe0>)
 80008a4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80008a8:	6113      	str	r3, [r2, #16]
 80008aa:	4b2b      	ldr	r3, [pc, #172]	@ (8000958 <SystemClock_Config+0xe0>)
 80008ac:	691b      	ldr	r3, [r3, #16]
 80008ae:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008b6:	bf00      	nop
 80008b8:	4b27      	ldr	r3, [pc, #156]	@ (8000958 <SystemClock_Config+0xe0>)
 80008ba:	695b      	ldr	r3, [r3, #20]
 80008bc:	f003 0308 	and.w	r3, r3, #8
 80008c0:	2b08      	cmp	r3, #8
 80008c2:	d1f9      	bne.n	80008b8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c4:	2302      	movs	r3, #2
 80008c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c8:	2301      	movs	r3, #1
 80008ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d0:	2340      	movs	r3, #64	@ 0x40
 80008d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d4:	2302      	movs	r3, #2
 80008d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSI;
 80008d8:	2301      	movs	r3, #1
 80008da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008dc:	2304      	movs	r3, #4
 80008de:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 31;
 80008e0:	231f      	movs	r3, #31
 80008e2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008e4:	2302      	movs	r3, #2
 80008e6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008e8:	2304      	movs	r3, #4
 80008ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008ec:	2302      	movs	r3, #2
 80008ee:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 80008f0:	230c      	movs	r3, #12
 80008f2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80008f4:	2300      	movs	r3, #0
 80008f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fc:	f107 0320 	add.w	r3, r7, #32
 8000900:	4618      	mov	r0, r3
 8000902:	f001 fc07 	bl	8002114 <HAL_RCC_OscConfig>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800090c:	f000 fa02 	bl	8000d14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000910:	231f      	movs	r3, #31
 8000912:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000914:	2303      	movs	r3, #3
 8000916:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000918:	2300      	movs	r3, #0
 800091a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000928:	f107 0308 	add.w	r3, r7, #8
 800092c:	2105      	movs	r1, #5
 800092e:	4618      	mov	r0, r3
 8000930:	f002 f828 	bl	8002984 <HAL_RCC_ClockConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800093a:	f000 f9eb 	bl	8000d14 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 800093e:	4b07      	ldr	r3, [pc, #28]	@ (800095c <SystemClock_Config+0xe4>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000946:	4a05      	ldr	r2, [pc, #20]	@ (800095c <SystemClock_Config+0xe4>)
 8000948:	f043 0320 	orr.w	r3, r3, #32
 800094c:	6013      	str	r3, [r2, #0]
}
 800094e:	bf00      	nop
 8000950:	3770      	adds	r7, #112	@ 0x70
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	44020800 	.word	0x44020800
 800095c:	40022000 	.word	0x40022000

08000960 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000964:	2000      	movs	r0, #0
 8000966:	f001 fba5 	bl	80020b4 <HAL_ICACHE_ConfigAssociativityMode>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000970:	f000 f9d0 	bl	8000d14 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000974:	f001 fbbe 	bl	80020f4 <HAL_ICACHE_Enable>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800097e:	f000 f9c9 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800098c:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 800098e:	4a28      	ldr	r2, [pc, #160]	@ (8000a30 <MX_SPI1_Init+0xa8>)
 8000990:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000992:	4b26      	ldr	r3, [pc, #152]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 8000994:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000998:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800099a:	4b24      	ldr	r3, [pc, #144]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009a0:	4b22      	ldr	r3, [pc, #136]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009a2:	2207      	movs	r2, #7
 80009a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009a6:	4b21      	ldr	r3, [pc, #132]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009ac:	4b1f      	ldr	r3, [pc, #124]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009b2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80009b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009ba:	4b1c      	ldr	r3, [pc, #112]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009c6:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009cc:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80009d2:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009d4:	2207      	movs	r2, #7
 80009d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009d8:	4b14      	ldr	r3, [pc, #80]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009de:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009e0:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009e6:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009ec:	4b0f      	ldr	r3, [pc, #60]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009fe:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000a04:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a16:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <MX_SPI1_Init+0xa4>)
 8000a18:	f004 fc00 	bl	800521c <HAL_SPI_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8000a22:	f000 f977 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200000bc 	.word	0x200000bc
 8000a30:	40013000 	.word	0x40013000

08000a34 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a38:	4b27      	ldr	r3, [pc, #156]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a3a:	4a28      	ldr	r2, [pc, #160]	@ (8000adc <MX_SPI2_Init+0xa8>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a3e:	4b26      	ldr	r3, [pc, #152]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a40:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a44:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a46:	4b24      	ldr	r3, [pc, #144]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a4c:	4b22      	ldr	r3, [pc, #136]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a4e:	2207      	movs	r2, #7
 8000a50:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a52:	4b21      	ldr	r3, [pc, #132]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a58:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a60:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a64:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a66:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a72:	4b19      	ldr	r3, [pc, #100]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a78:	4b17      	ldr	r3, [pc, #92]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8000a7e:	4b16      	ldr	r3, [pc, #88]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a80:	2207      	movs	r2, #7
 8000a82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a84:	4b14      	ldr	r3, [pc, #80]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a8a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000a8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000a92:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000a98:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ab0:	4b09      	ldr	r3, [pc, #36]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000ab6:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000abc:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ac2:	4805      	ldr	r0, [pc, #20]	@ (8000ad8 <MX_SPI2_Init+0xa4>)
 8000ac4:	f004 fbaa 	bl	800521c <HAL_SPI_Init>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000ace:	f000 f921 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	2000014c 	.word	0x2000014c
 8000adc:	40003800 	.word	0x40003800

08000ae0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ae4:	4b22      	ldr	r3, [pc, #136]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000ae6:	4a23      	ldr	r2, [pc, #140]	@ (8000b74 <MX_USART2_UART_Init+0x94>)
 8000ae8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000aea:	4b21      	ldr	r3, [pc, #132]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000aec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000af0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000af2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000af8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000afe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b04:	4b1a      	ldr	r3, [pc, #104]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b06:	220c      	movs	r2, #12
 8000b08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0a:	4b19      	ldr	r3, [pc, #100]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b10:	4b17      	ldr	r3, [pc, #92]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b16:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b1c:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b22:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b28:	4811      	ldr	r0, [pc, #68]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b2a:	f005 fb81 	bl	8006230 <HAL_UART_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b34:	f000 f8ee 	bl	8000d14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b38:	2100      	movs	r1, #0
 8000b3a:	480d      	ldr	r0, [pc, #52]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b3c:	f006 f83c 	bl	8006bb8 <HAL_UARTEx_SetTxFifoThreshold>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b46:	f000 f8e5 	bl	8000d14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4808      	ldr	r0, [pc, #32]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b4e:	f006 f871 	bl	8006c34 <HAL_UARTEx_SetRxFifoThreshold>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b58:	f000 f8dc 	bl	8000d14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <MX_USART2_UART_Init+0x90>)
 8000b5e:	f005 fff2 	bl	8006b46 <HAL_UARTEx_DisableFifoMode>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b68:	f000 f8d4 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	200001dc 	.word	0x200001dc
 8000b74:	40004400 	.word	0x40004400

08000b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b088      	sub	sp, #32
 8000b7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7e:	f107 030c 	add.w	r3, r7, #12
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	60da      	str	r2, [r3, #12]
 8000b8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b94:	4a48      	ldr	r2, [pc, #288]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000b96:	f043 0304 	orr.w	r3, r3, #4
 8000b9a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b9e:	4b46      	ldr	r3, [pc, #280]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ba4:	f003 0304 	and.w	r3, r3, #4
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	4b42      	ldr	r3, [pc, #264]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000bae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bb2:	4a41      	ldr	r2, [pc, #260]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bbc:	4b3e      	ldr	r3, [pc, #248]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bca:	4b3b      	ldr	r3, [pc, #236]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bd0:	4a39      	ldr	r2, [pc, #228]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000bd2:	f043 0302 	orr.w	r3, r3, #2
 8000bd6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bda:	4b37      	ldr	r3, [pc, #220]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000bdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	603b      	str	r3, [r7, #0]
 8000be6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2120      	movs	r1, #32
 8000bec:	4833      	ldr	r0, [pc, #204]	@ (8000cbc <MX_GPIO_Init+0x144>)
 8000bee:	f001 f9f3 	bl	8001fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_WINC_GPIO_Port, CS_WINC_Pin, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2120      	movs	r1, #32
 8000bf6:	4832      	ldr	r0, [pc, #200]	@ (8000cc0 <MX_GPIO_Init+0x148>)
 8000bf8:	f001 f9ee 	bl	8001fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_WINC_Pin|CHIP_EN_WINC_Pin|SDCARD_CS_Pin, GPIO_PIN_RESET);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f240 1103 	movw	r1, #259	@ 0x103
 8000c02:	4830      	ldr	r0, [pc, #192]	@ (8000cc4 <MX_GPIO_Init+0x14c>)
 8000c04:	f001 f9e8 	bl	8001fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000c08:	2318      	movs	r3, #24
 8000c0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8000c18:	230d      	movs	r3, #13
 8000c1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1c:	f107 030c 	add.w	r3, r7, #12
 8000c20:	4619      	mov	r1, r3
 8000c22:	4826      	ldr	r0, [pc, #152]	@ (8000cbc <MX_GPIO_Init+0x144>)
 8000c24:	f001 f87a 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c28:	2320      	movs	r3, #32
 8000c2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	481f      	ldr	r0, [pc, #124]	@ (8000cbc <MX_GPIO_Init+0x144>)
 8000c40:	f001 f86c 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_WINC_PIN_Pin */
  GPIO_InitStruct.Pin = IRQ_WINC_PIN_Pin;
 8000c44:	2310      	movs	r3, #16
 8000c46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IRQ_WINC_PIN_GPIO_Port, &GPIO_InitStruct);
 8000c50:	f107 030c 	add.w	r3, r7, #12
 8000c54:	4619      	mov	r1, r3
 8000c56:	481a      	ldr	r0, [pc, #104]	@ (8000cc0 <MX_GPIO_Init+0x148>)
 8000c58:	f001 f860 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_WINC_Pin */
  GPIO_InitStruct.Pin = CS_WINC_Pin;
 8000c5c:	2320      	movs	r3, #32
 8000c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c60:	2301      	movs	r3, #1
 8000c62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS_WINC_GPIO_Port, &GPIO_InitStruct);
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	4619      	mov	r1, r3
 8000c72:	4813      	ldr	r0, [pc, #76]	@ (8000cc0 <MX_GPIO_Init+0x148>)
 8000c74:	f001 f852 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_WINC_Pin CHIP_EN_WINC_Pin SDCARD_CS_Pin */
  GPIO_InitStruct.Pin = RESET_WINC_Pin|CHIP_EN_WINC_Pin|SDCARD_CS_Pin;
 8000c78:	f240 1303 	movw	r3, #259	@ 0x103
 8000c7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8a:	f107 030c 	add.w	r3, r7, #12
 8000c8e:	4619      	mov	r1, r3
 8000c90:	480c      	ldr	r0, [pc, #48]	@ (8000cc4 <MX_GPIO_Init+0x14c>)
 8000c92:	f001 f843 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c96:	2310      	movs	r3, #16
 8000c98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca2:	f107 030c 	add.w	r3, r7, #12
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4806      	ldr	r0, [pc, #24]	@ (8000cc4 <MX_GPIO_Init+0x14c>)
 8000caa:	f001 f837 	bl	8001d1c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cae:	bf00      	nop
 8000cb0:	3720      	adds	r7, #32
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	44020c00 	.word	0x44020c00
 8000cbc:	42020000 	.word	0x42020000
 8000cc0:	42020800 	.word	0x42020800
 8000cc4:	42020400 	.word	0x42020400

08000cc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d101      	bne.n	8000cde <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000cda:	f000 fde9 	bl	80018b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40012c00 	.word	0x40012c00

08000cec <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d102      	bne.n	8000d02 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000cfc:	4b04      	ldr	r3, [pc, #16]	@ (8000d10 <BSP_PB_Callback+0x24>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	601a      	str	r2, [r3, #0]
  }
}
 8000d02:	bf00      	nop
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	200000b8 	.word	0x200000b8

08000d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d18:	b672      	cpsid	i
}
 8000d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <Error_Handler+0x8>

08000d20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d24:	2200      	movs	r2, #0
 8000d26:	210f      	movs	r1, #15
 8000d28:	f06f 0001 	mvn.w	r0, #1
 8000d2c:	f000 fee0 	bl	8001af0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b0b0      	sub	sp, #192	@ 0xc0
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
 8000d4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d4c:	f107 0320 	add.w	r3, r7, #32
 8000d50:	2288      	movs	r2, #136	@ 0x88
 8000d52:	2100      	movs	r1, #0
 8000d54:	4618      	mov	r0, r3
 8000d56:	f00b fcd3 	bl	800c700 <memset>
  if(hspi->Instance==SPI1)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a86      	ldr	r2, [pc, #536]	@ (8000f78 <HAL_SPI_MspInit+0x244>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d17f      	bne.n	8000e64 <HAL_SPI_MspInit+0x130>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000d64:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PLL1Q;
 8000d70:	2300      	movs	r3, #0
 8000d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d76:	f107 0320 	add.w	r3, r7, #32
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f002 f97c 	bl	8003078 <HAL_RCCEx_PeriphCLKConfig>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8000d86:	f7ff ffc5 	bl	8000d14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d8a:	4b7c      	ldr	r3, [pc, #496]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000d8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000d90:	4a7a      	ldr	r2, [pc, #488]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000d92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d96:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000d9a:	4b78      	ldr	r3, [pc, #480]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000d9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000da0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000da4:	61fb      	str	r3, [r7, #28]
 8000da6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da8:	4b74      	ldr	r3, [pc, #464]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000daa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000dae:	4a73      	ldr	r2, [pc, #460]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000db8:	4b70      	ldr	r3, [pc, #448]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000dba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	61bb      	str	r3, [r7, #24]
 8000dc4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	4b6d      	ldr	r3, [pc, #436]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000dcc:	4a6b      	ldr	r2, [pc, #428]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000dce:	f043 0302 	orr.w	r3, r3, #2
 8000dd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000dd6:	4b69      	ldr	r3, [pc, #420]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000dd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ddc:	f003 0302 	and.w	r3, r3, #2
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000de4:	2340      	movs	r3, #64	@ 0x40
 8000de6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df0:	2301      	movs	r3, #1
 8000df2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	2300      	movs	r3, #0
 8000df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dfc:	2305      	movs	r3, #5
 8000dfe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e02:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e06:	4619      	mov	r1, r3
 8000e08:	485d      	ldr	r0, [pc, #372]	@ (8000f80 <HAL_SPI_MspInit+0x24c>)
 8000e0a:	f000 ff87 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e0e:	2380      	movs	r3, #128	@ 0x80
 8000e10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e26:	2305      	movs	r3, #5
 8000e28:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e30:	4619      	mov	r1, r3
 8000e32:	4853      	ldr	r0, [pc, #332]	@ (8000f80 <HAL_SPI_MspInit+0x24c>)
 8000e34:	f000 ff72 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e38:	2308      	movs	r3, #8
 8000e3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e50:	2305      	movs	r3, #5
 8000e52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e56:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4849      	ldr	r0, [pc, #292]	@ (8000f84 <HAL_SPI_MspInit+0x250>)
 8000e5e:	f000 ff5d 	bl	8001d1c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000e62:	e084      	b.n	8000f6e <HAL_SPI_MspInit+0x23a>
  else if(hspi->Instance==SPI2)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a47      	ldr	r2, [pc, #284]	@ (8000f88 <HAL_SPI_MspInit+0x254>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d17f      	bne.n	8000f6e <HAL_SPI_MspInit+0x23a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000e6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e72:	f04f 0300 	mov.w	r3, #0
 8000e76:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL1Q;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e80:	f107 0320 	add.w	r3, r7, #32
 8000e84:	4618      	mov	r0, r3
 8000e86:	f002 f8f7 	bl	8003078 <HAL_RCCEx_PeriphCLKConfig>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <HAL_SPI_MspInit+0x160>
      Error_Handler();
 8000e90:	f7ff ff40 	bl	8000d14 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e94:	4b39      	ldr	r3, [pc, #228]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000e96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000e9a:	4a38      	ldr	r2, [pc, #224]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ea0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000ea4:	4b35      	ldr	r3, [pc, #212]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000ea6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eae:	613b      	str	r3, [r7, #16]
 8000eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb2:	4b32      	ldr	r3, [pc, #200]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000eb8:	4a30      	ldr	r2, [pc, #192]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000eba:	f043 0304 	orr.w	r3, r3, #4
 8000ebe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ec2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000ed2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ed6:	4a29      	ldr	r2, [pc, #164]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000ed8:	f043 0302 	orr.w	r3, r3, #2
 8000edc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ee0:	4b26      	ldr	r3, [pc, #152]	@ (8000f7c <HAL_SPI_MspInit+0x248>)
 8000ee2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	60bb      	str	r3, [r7, #8]
 8000eec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SDCARD_MOSI_Pin;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f06:	2305      	movs	r3, #5
 8000f08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(SDCARD_MOSI_GPIO_Port, &GPIO_InitStruct);
 8000f0c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000f10:	4619      	mov	r1, r3
 8000f12:	481e      	ldr	r0, [pc, #120]	@ (8000f8c <HAL_SPI_MspInit+0x258>)
 8000f14:	f000 ff02 	bl	8001d1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SDCARD_MISO_Pin;
 8000f18:	2304      	movs	r3, #4
 8000f1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f30:	2305      	movs	r3, #5
 8000f32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(SDCARD_MISO_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4813      	ldr	r0, [pc, #76]	@ (8000f8c <HAL_SPI_MspInit+0x258>)
 8000f3e:	f000 feed 	bl	8001d1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SDCARD_SCK_Pin;
 8000f42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f5c:	2305      	movs	r3, #5
 8000f5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(SDCARD_SCK_GPIO_Port, &GPIO_InitStruct);
 8000f62:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000f66:	4619      	mov	r1, r3
 8000f68:	4806      	ldr	r0, [pc, #24]	@ (8000f84 <HAL_SPI_MspInit+0x250>)
 8000f6a:	f000 fed7 	bl	8001d1c <HAL_GPIO_Init>
}
 8000f6e:	bf00      	nop
 8000f70:	37c0      	adds	r7, #192	@ 0xc0
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40013000 	.word	0x40013000
 8000f7c:	44020c00 	.word	0x44020c00
 8000f80:	42020000 	.word	0x42020000
 8000f84:	42020400 	.word	0x42020400
 8000f88:	40003800 	.word	0x40003800
 8000f8c:	42020800 	.word	0x42020800

08000f90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b0ae      	sub	sp, #184	@ 0xb8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f98:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fa8:	f107 0318 	add.w	r3, r7, #24
 8000fac:	2288      	movs	r2, #136	@ 0x88
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f00b fba5 	bl	800c700 <memset>
  if(huart->Instance==USART2)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a38      	ldr	r2, [pc, #224]	@ (800109c <HAL_UART_MspInit+0x10c>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d169      	bne.n	8001094 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000fc0:	f04f 0202 	mov.w	r2, #2
 8000fc4:	f04f 0300 	mov.w	r3, #0
 8000fc8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fd0:	f107 0318 	add.w	r3, r7, #24
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f002 f84f 	bl	8003078 <HAL_RCCEx_PeriphCLKConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000fe0:	f7ff fe98 	bl	8000d14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8000fe6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000fea:	4a2d      	ldr	r2, [pc, #180]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8000fec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ff0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000ff4:	4b2a      	ldr	r3, [pc, #168]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8000ff6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001002:	4b27      	ldr	r3, [pc, #156]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8001004:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001008:	4a25      	ldr	r2, [pc, #148]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 800100a:	f043 0304 	orr.w	r3, r3, #4
 800100e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001012:	4b23      	ldr	r3, [pc, #140]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8001014:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001018:	f003 0304 	and.w	r3, r3, #4
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001020:	4b1f      	ldr	r3, [pc, #124]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8001022:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001026:	4a1e      	ldr	r2, [pc, #120]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001030:	4b1b      	ldr	r3, [pc, #108]	@ (80010a0 <HAL_UART_MspInit+0x110>)
 8001032:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PC7     ------> USART2_RX
    PA8     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = DISPLAY_RX_Pin;
 800103e:	2380      	movs	r3, #128	@ 0x80
 8001040:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2300      	movs	r3, #0
 8001052:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF13_USART2;
 8001056:	230d      	movs	r3, #13
 8001058:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(DISPLAY_RX_GPIO_Port, &GPIO_InitStruct);
 800105c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001060:	4619      	mov	r1, r3
 8001062:	4810      	ldr	r0, [pc, #64]	@ (80010a4 <HAL_UART_MspInit+0x114>)
 8001064:	f000 fe5a 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPLAY_TX_Pin;
 8001068:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800106c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001082:	2304      	movs	r3, #4
 8001084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(DISPLAY_TX_GPIO_Port, &GPIO_InitStruct);
 8001088:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800108c:	4619      	mov	r1, r3
 800108e:	4806      	ldr	r0, [pc, #24]	@ (80010a8 <HAL_UART_MspInit+0x118>)
 8001090:	f000 fe44 	bl	8001d1c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001094:	bf00      	nop
 8001096:	37b8      	adds	r7, #184	@ 0xb8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40004400 	.word	0x40004400
 80010a0:	44020c00 	.word	0x44020c00
 80010a4:	42020800 	.word	0x42020800
 80010a8:	42020000 	.word	0x42020000

080010ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08e      	sub	sp, #56	@ 0x38
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80010b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001170 <HAL_InitTick+0xc4>)
 80010b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80010ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001170 <HAL_InitTick+0xc4>)
 80010bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010c0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80010c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001170 <HAL_InitTick+0xc4>)
 80010c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80010ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010d2:	f107 0210 	add.w	r2, r7, #16
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	4611      	mov	r1, r2
 80010dc:	4618      	mov	r0, r3
 80010de:	f001 ff93 	bl	8003008 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80010e2:	f001 ff65 	bl	8002fb0 <HAL_RCC_GetPCLK2Freq>
 80010e6:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM1 counter clock equal to 100KHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 80010e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010ea:	095b      	lsrs	r3, r3, #5
 80010ec:	4a21      	ldr	r2, [pc, #132]	@ (8001174 <HAL_InitTick+0xc8>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	09db      	lsrs	r3, r3, #7
 80010f4:	3b01      	subs	r3, #1
 80010f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80010f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <HAL_InitTick+0xcc>)
 80010fa:	4a20      	ldr	r2, [pc, #128]	@ (800117c <HAL_InitTick+0xd0>)
 80010fc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/100000 - 1) to have a 100KHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (100000U / 1000U) - 1U;
 80010fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <HAL_InitTick+0xcc>)
 8001100:	2263      	movs	r2, #99	@ 0x63
 8001102:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001104:	4a1c      	ldr	r2, [pc, #112]	@ (8001178 <HAL_InitTick+0xcc>)
 8001106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001108:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800110a:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <HAL_InitTick+0xcc>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_InitTick+0xcc>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001116:	4818      	ldr	r0, [pc, #96]	@ (8001178 <HAL_InitTick+0xcc>)
 8001118:	f004 fdb1 	bl	8005c7e <HAL_TIM_Base_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8001122:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001126:	2b00      	cmp	r3, #0
 8001128:	d118      	bne.n	800115c <HAL_InitTick+0xb0>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800112a:	4813      	ldr	r0, [pc, #76]	@ (8001178 <HAL_InitTick+0xcc>)
 800112c:	f004 fe08 	bl	8005d40 <HAL_TIM_Base_Start_IT>
 8001130:	4603      	mov	r3, r0
 8001132:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8001136:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800113a:	2b00      	cmp	r3, #0
 800113c:	d10e      	bne.n	800115c <HAL_InitTick+0xb0>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b0f      	cmp	r3, #15
 8001142:	d808      	bhi.n	8001156 <HAL_InitTick+0xaa>
      {
        /* Enable the TIM1 global Interrupt */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001144:	2200      	movs	r2, #0
 8001146:	6879      	ldr	r1, [r7, #4]
 8001148:	202a      	movs	r0, #42	@ 0x2a
 800114a:	f000 fcd1 	bl	8001af0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800114e:	4a0c      	ldr	r2, [pc, #48]	@ (8001180 <HAL_InitTick+0xd4>)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	e002      	b.n	800115c <HAL_InitTick+0xb0>
      }
      else
      {
        status = HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
}

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800115c:	202a      	movs	r0, #42	@ 0x2a
 800115e:	f000 fce1 	bl	8001b24 <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
 8001162:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001166:	4618      	mov	r0, r3
 8001168:	3738      	adds	r7, #56	@ 0x38
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	44020c00 	.word	0x44020c00
 8001174:	0a7c5ac5 	.word	0x0a7c5ac5
 8001178:	20000270 	.word	0x20000270
 800117c:	40012c00 	.word	0x40012c00
 8001180:	20000018 	.word	0x20000018

08001184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <NMI_Handler+0x4>

0800118c <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void) __attribute__((naked));
void HardFault_Handler(void)
{
    __asm volatile(
 800118c:	f01e 0f04 	tst.w	lr, #4
 8001190:	bf0c      	ite	eq
 8001192:	f3ef 8008 	mrseq	r0, MSP
 8001196:	f3ef 8009 	mrsne	r0, PSP
 800119a:	f000 b801 	b.w	80011a0 <hard_fault_c>
        "ITE EQ              \n"
        "MRSEQ r0, MSP       \n"
        "MRSNE r0, PSP       \n"
        "B hard_fault_c      \n"
    );
}
 800119e:	bf00      	nop

080011a0 <hard_fault_c>:

void hard_fault_c(uint32_t *regs)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
    uint32_t stacked_pc = regs[6];
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	60fb      	str	r3, [r7, #12]
    printf("\r\n*** HARDFAULT @ 0x%08lX ***\r\n", stacked_pc);
 80011ae:	68f9      	ldr	r1, [r7, #12]
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <hard_fault_c+0x1c>)
 80011b2:	f00b f95d 	bl	800c470 <iprintf>
    /* Optionally print other regs:
       printf(" LR = 0x%08lX  PSR = 0x%08lX\r\n", regs[5], regs[7]);
    */
    while (1) { __NOP(); }
 80011b6:	bf00      	nop
 80011b8:	e7fd      	b.n	80011b6 <hard_fault_c+0x16>
 80011ba:	bf00      	nop
 80011bc:	0800d1d8 	.word	0x0800d1d8

080011c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <MemManage_Handler+0x4>

080011c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <BusFault_Handler+0x4>

080011d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <UsageFault_Handler+0x4>

080011d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80011ea:	2000      	movs	r0, #0
 80011ec:	f000 fa44 	bl	8001678 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011f8:	4802      	ldr	r0, [pc, #8]	@ (8001204 <TIM1_UP_IRQHandler+0x10>)
 80011fa:	f004 fdf5 	bl	8005de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000270 	.word	0x20000270

08001208 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
 8001218:	e00a      	b.n	8001230 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800121a:	f3af 8000 	nop.w
 800121e:	4601      	mov	r1, r0
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	60ba      	str	r2, [r7, #8]
 8001226:	b2ca      	uxtb	r2, r1
 8001228:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	3301      	adds	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	697a      	ldr	r2, [r7, #20]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	429a      	cmp	r2, r3
 8001236:	dbf0      	blt.n	800121a <_read+0x12>
  }

  return len;
 8001238:	687b      	ldr	r3, [r7, #4]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b086      	sub	sp, #24
 8001246:	af00      	add	r7, sp, #0
 8001248:	60f8      	str	r0, [r7, #12]
 800124a:	60b9      	str	r1, [r7, #8]
 800124c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	e009      	b.n	8001268 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	1c5a      	adds	r2, r3, #1
 8001258:	60ba      	str	r2, [r7, #8]
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f000 fa85 	bl	800176c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	3301      	adds	r3, #1
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	429a      	cmp	r2, r3
 800126e:	dbf1      	blt.n	8001254 <_write+0x12>
  }
  return len;
 8001270:	687b      	ldr	r3, [r7, #4]
}
 8001272:	4618      	mov	r0, r3
 8001274:	3718      	adds	r7, #24
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <_close>:

int _close(int file)
{
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012a2:	605a      	str	r2, [r3, #4]
  return 0;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <_isatty>:

int _isatty(int file)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012ba:	2301      	movs	r3, #1
}
 80012bc:	4618      	mov	r0, r3
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
	...

080012e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012ec:	4a14      	ldr	r2, [pc, #80]	@ (8001340 <_sbrk+0x5c>)
 80012ee:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <_sbrk+0x60>)
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012f8:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <_sbrk+0x64>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d102      	bne.n	8001306 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001300:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <_sbrk+0x64>)
 8001302:	4a12      	ldr	r2, [pc, #72]	@ (800134c <_sbrk+0x68>)
 8001304:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001306:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <_sbrk+0x64>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	429a      	cmp	r2, r3
 8001312:	d207      	bcs.n	8001324 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001314:	f00b fa52 	bl	800c7bc <__errno>
 8001318:	4603      	mov	r3, r0
 800131a:	220c      	movs	r2, #12
 800131c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	e009      	b.n	8001338 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001324:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <_sbrk+0x64>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132a:	4b07      	ldr	r3, [pc, #28]	@ (8001348 <_sbrk+0x64>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	4a05      	ldr	r2, [pc, #20]	@ (8001348 <_sbrk+0x64>)
 8001334:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001336:	68fb      	ldr	r3, [r7, #12]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3718      	adds	r7, #24
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20008000 	.word	0x20008000
 8001344:	00000400 	.word	0x00000400
 8001348:	200002bc 	.word	0x200002bc
 800134c:	20003210 	.word	0x20003210

08001350 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001356:	4b30      	ldr	r3, [pc, #192]	@ (8001418 <SystemInit+0xc8>)
 8001358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800135c:	4a2e      	ldr	r2, [pc, #184]	@ (8001418 <SystemInit+0xc8>)
 800135e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001362:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001366:	4b2d      	ldr	r3, [pc, #180]	@ (800141c <SystemInit+0xcc>)
 8001368:	2201      	movs	r2, #1
 800136a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800136c:	4b2b      	ldr	r3, [pc, #172]	@ (800141c <SystemInit+0xcc>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001372:	4b2a      	ldr	r3, [pc, #168]	@ (800141c <SystemInit+0xcc>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001378:	4b28      	ldr	r3, [pc, #160]	@ (800141c <SystemInit+0xcc>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4927      	ldr	r1, [pc, #156]	@ (800141c <SystemInit+0xcc>)
 800137e:	4b28      	ldr	r3, [pc, #160]	@ (8001420 <SystemInit+0xd0>)
 8001380:	4013      	ands	r3, r2
 8001382:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001384:	4b25      	ldr	r3, [pc, #148]	@ (800141c <SystemInit+0xcc>)
 8001386:	2200      	movs	r2, #0
 8001388:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800138a:	4b24      	ldr	r3, [pc, #144]	@ (800141c <SystemInit+0xcc>)
 800138c:	2200      	movs	r2, #0
 800138e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001390:	4b22      	ldr	r3, [pc, #136]	@ (800141c <SystemInit+0xcc>)
 8001392:	4a24      	ldr	r2, [pc, #144]	@ (8001424 <SystemInit+0xd4>)
 8001394:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001396:	4b21      	ldr	r3, [pc, #132]	@ (800141c <SystemInit+0xcc>)
 8001398:	2200      	movs	r2, #0
 800139a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800139c:	4b1f      	ldr	r3, [pc, #124]	@ (800141c <SystemInit+0xcc>)
 800139e:	4a21      	ldr	r2, [pc, #132]	@ (8001424 <SystemInit+0xd4>)
 80013a0:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80013a2:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <SystemInit+0xcc>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80013a8:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <SystemInit+0xcc>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a1b      	ldr	r2, [pc, #108]	@ (800141c <SystemInit+0xcc>)
 80013ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80013b4:	4b19      	ldr	r3, [pc, #100]	@ (800141c <SystemInit+0xcc>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013ba:	4b17      	ldr	r3, [pc, #92]	@ (8001418 <SystemInit+0xc8>)
 80013bc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80013c0:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80013c2:	4b19      	ldr	r3, [pc, #100]	@ (8001428 <SystemInit+0xd8>)
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80013ca:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80013d2:	d003      	beq.n	80013dc <SystemInit+0x8c>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80013da:	d117      	bne.n	800140c <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80013dc:	4b12      	ldr	r3, [pc, #72]	@ (8001428 <SystemInit+0xd8>)
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d005      	beq.n	80013f4 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <SystemInit+0xd8>)
 80013ea:	4a10      	ldr	r2, [pc, #64]	@ (800142c <SystemInit+0xdc>)
 80013ec:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001428 <SystemInit+0xd8>)
 80013f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001430 <SystemInit+0xe0>)
 80013f2:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <SystemInit+0xd8>)
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001428 <SystemInit+0xd8>)
 80013fa:	f043 0302 	orr.w	r3, r3, #2
 80013fe:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001400:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <SystemInit+0xd8>)
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	4a08      	ldr	r2, [pc, #32]	@ (8001428 <SystemInit+0xd8>)
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	61d3      	str	r3, [r2, #28]
  }
}
 800140c:	bf00      	nop
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	e000ed00 	.word	0xe000ed00
 800141c:	44020c00 	.word	0x44020c00
 8001420:	fae2eae3 	.word	0xfae2eae3
 8001424:	01010280 	.word	0x01010280
 8001428:	40022000 	.word	0x40022000
 800142c:	08192a3b 	.word	0x08192a3b
 8001430:	4c5d6e7f 	.word	0x4c5d6e7f

08001434 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001434:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800146c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001438:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800143a:	e003      	b.n	8001444 <LoopCopyDataInit>

0800143c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800143c:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800143e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001440:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001442:	3104      	adds	r1, #4

08001444 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001444:	480b      	ldr	r0, [pc, #44]	@ (8001474 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001446:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001448:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800144a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800144c:	d3f6      	bcc.n	800143c <CopyDataInit>
	ldr	r2, =_sbss
 800144e:	4a0b      	ldr	r2, [pc, #44]	@ (800147c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001450:	e002      	b.n	8001458 <LoopFillZerobss>

08001452 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001452:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001454:	f842 3b04 	str.w	r3, [r2], #4

08001458 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001458:	4b09      	ldr	r3, [pc, #36]	@ (8001480 <LoopForever+0x16>)
	cmp	r2, r3
 800145a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800145c:	d3f9      	bcc.n	8001452 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800145e:	f7ff ff77 	bl	8001350 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001462:	f00b f9b1 	bl	800c7c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001466:	f7ff f9b7 	bl	80007d8 <main>

0800146a <LoopForever>:

LoopForever:
    b LoopForever
 800146a:	e7fe      	b.n	800146a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800146c:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8001470:	0800d3c0 	.word	0x0800d3c0
	ldr	r0, =_sdata
 8001474:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001478:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 800147c:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 8001480:	20003210 	.word	0x20003210

08001484 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001484:	e7fe      	b.n	8001484 <ADC1_IRQHandler>
	...

08001488 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	@ 0x28
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001492:	2300      	movs	r3, #0
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;

  if ((Led != LED2)
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d003      	beq.n	80014a4 <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800149c:	f06f 0301 	mvn.w	r3, #1
 80014a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80014a2:	e02c      	b.n	80014fe <BSP_LED_Init+0x76>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d10e      	bne.n	80014c8 <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 80014aa:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <BSP_LED_Init+0x80>)
 80014ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014b0:	4a15      	ldr	r2, [pc, #84]	@ (8001508 <BSP_LED_Init+0x80>)
 80014b2:	f043 0301 	orr.w	r3, r3, #1
 80014b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014ba:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <BSP_LED_Init+0x80>)
 80014bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]
      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */

    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80014c8:	2320      	movs	r3, #32
 80014ca:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80014cc:	2301      	movs	r3, #1
 80014ce:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	4a0c      	ldr	r2, [pc, #48]	@ (800150c <BSP_LED_Init+0x84>)
 80014dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e0:	f107 0210 	add.w	r2, r7, #16
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 fc18 	bl	8001d1c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	4a07      	ldr	r2, [pc, #28]	@ (800150c <BSP_LED_Init+0x84>)
 80014f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f4:	2120      	movs	r1, #32
 80014f6:	2200      	movs	r2, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f000 fd6d 	bl	8001fd8 <HAL_GPIO_WritePin>
  }

  return ret;
 80014fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001500:	4618      	mov	r0, r3
 8001502:	3728      	adds	r7, #40	@ 0x28
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	44020c00 	.word	0x44020c00
 800150c:	20000008 	.word	0x20000008

08001510 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]

  if ((Led != LED2)
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d003      	beq.n	800152c <BSP_LED_On+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001524:	f06f 0301 	mvn.w	r3, #1
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	e008      	b.n	800153e <BSP_LED_On+0x2e>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4a06      	ldr	r2, [pc, #24]	@ (8001548 <BSP_LED_On+0x38>)
 8001530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001534:	2120      	movs	r1, #32
 8001536:	2201      	movs	r2, #1
 8001538:	4618      	mov	r0, r3
 800153a:	f000 fd4d 	bl	8001fd8 <HAL_GPIO_WritePin>
  }

  return ret;
 800153e:	68fb      	ldr	r3, [r7, #12]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3710      	adds	r7, #16
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000008 	.word	0x20000008

0800154c <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]

  if ((Led != LED2)
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <BSP_LED_Toggle+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001560:	f06f 0301 	mvn.w	r3, #1
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	e008      	b.n	800157a <BSP_LED_Toggle+0x2e>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	4a06      	ldr	r2, [pc, #24]	@ (8001584 <BSP_LED_Toggle+0x38>)
 800156c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001570:	2220      	movs	r2, #32
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f000 fd47 	bl	8002008 <HAL_GPIO_TogglePin>
  }

  return ret;
 800157a:	68fb      	ldr	r3, [r7, #12]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000008 	.word	0x20000008

08001588 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	460a      	mov	r2, r1
 8001592:	71fb      	strb	r3, [r7, #7]
 8001594:	4613      	mov	r3, r2
 8001596:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTON_NBR] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTON_NBR] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTON_NBR] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001598:	4b30      	ldr	r3, [pc, #192]	@ (800165c <BSP_PB_Init+0xd4>)
 800159a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800159e:	4a2f      	ldr	r2, [pc, #188]	@ (800165c <BSP_PB_Init+0xd4>)
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015a8:	4b2c      	ldr	r3, [pc, #176]	@ (800165c <BSP_PB_Init+0xd4>)
 80015aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015ae:	f003 0304 	and.w	r3, r3, #4
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80015b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ba:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80015bc:	2302      	movs	r3, #2
 80015be:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c0:	2302      	movs	r3, #2
 80015c2:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80015c4:	79bb      	ldrb	r3, [r7, #6]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d10c      	bne.n	80015e4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	4a23      	ldr	r2, [pc, #140]	@ (8001660 <BSP_PB_Init+0xd8>)
 80015d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d6:	f107 020c 	add.w	r2, r7, #12
 80015da:	4611      	mov	r1, r2
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 fb9d 	bl	8001d1c <HAL_GPIO_Init>
 80015e2:	e036      	b.n	8001652 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80015e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <BSP_PB_Init+0xdc>)
 80015e6:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001660 <BSP_PB_Init+0xd8>)
 80015ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f0:	f107 020c 	add.w	r2, r7, #12
 80015f4:	4611      	mov	r1, r2
 80015f6:	4618      	mov	r0, r3
 80015f8:	f000 fb90 	bl	8001d1c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80015fc:	79fa      	ldrb	r2, [r7, #7]
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4a18      	ldr	r2, [pc, #96]	@ (8001668 <BSP_PB_Init+0xe0>)
 8001608:	441a      	add	r2, r3
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	4917      	ldr	r1, [pc, #92]	@ (800166c <BSP_PB_Init+0xe4>)
 800160e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001612:	4619      	mov	r1, r3
 8001614:	4610      	mov	r0, r2
 8001616:	f000 fb25 	bl	8001c64 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800161a:	79fa      	ldrb	r2, [r7, #7]
 800161c:	4613      	mov	r3, r2
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	4413      	add	r3, r2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	4a10      	ldr	r2, [pc, #64]	@ (8001668 <BSP_PB_Init+0xe0>)
 8001626:	1898      	adds	r0, r3, r2
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	4a11      	ldr	r2, [pc, #68]	@ (8001670 <BSP_PB_Init+0xe8>)
 800162c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001630:	461a      	mov	r2, r3
 8001632:	2100      	movs	r1, #0
 8001634:	f000 faea 	bl	8001c0c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001638:	2018      	movs	r0, #24
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	4a0d      	ldr	r2, [pc, #52]	@ (8001674 <BSP_PB_Init+0xec>)
 800163e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001642:	2200      	movs	r2, #0
 8001644:	4619      	mov	r1, r3
 8001646:	f000 fa53 	bl	8001af0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800164a:	2318      	movs	r3, #24
 800164c:	4618      	mov	r0, r3
 800164e:	f000 fa69 	bl	8001b24 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001652:	2300      	movs	r3, #0
}
 8001654:	4618      	mov	r0, r3
 8001656:	3720      	adds	r7, #32
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	44020c00 	.word	0x44020c00
 8001660:	2000000c 	.word	0x2000000c
 8001664:	10110000 	.word	0x10110000
 8001668:	200002c0 	.word	0x200002c0
 800166c:	0800d24c 	.word	0x0800d24c
 8001670:	20000010 	.word	0x20000010
 8001674:	20000014 	.word	0x20000014

08001678 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001682:	79fa      	ldrb	r2, [r7, #7]
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4a04      	ldr	r2, [pc, #16]	@ (80016a0 <BSP_PB_IRQHandler+0x28>)
 800168e:	4413      	add	r3, r2
 8001690:	4618      	mov	r0, r3
 8001692:	f000 fafb 	bl	8001c8c <HAL_EXTI_IRQHandler>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200002c0 	.word	0x200002c0

080016a4 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]

  if (COM >= COM_NBR)
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80016ba:	f06f 0301 	mvn.w	r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	e018      	b.n	80016f4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2294      	movs	r2, #148	@ 0x94
 80016c6:	fb02 f303 	mul.w	r3, r2, r3
 80016ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001700 <BSP_COM_Init+0x5c>)
 80016cc:	4413      	add	r3, r2
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f870 	bl	80017b4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	2294      	movs	r2, #148	@ 0x94
 80016d8:	fb02 f303 	mul.w	r3, r2, r3
 80016dc:	4a08      	ldr	r2, [pc, #32]	@ (8001700 <BSP_COM_Init+0x5c>)
 80016de:	4413      	add	r3, r2
 80016e0:	6839      	ldr	r1, [r7, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f000 f80e 	bl	8001704 <MX_USART_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d002      	beq.n	80016f4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80016ee:	f06f 0303 	mvn.w	r3, #3
 80016f2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80016f4:	68fb      	ldr	r3, [r7, #12]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200002cc 	.word	0x200002cc

08001704 <MX_USART_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800170e:	4b16      	ldr	r3, [pc, #88]	@ (8001768 <MX_USART_Init+0x64>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	220c      	movs	r2, #12
 8001722:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	895b      	ldrh	r3, [r3, #10]
 8001728:	461a      	mov	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685a      	ldr	r2, [r3, #4]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	891b      	ldrh	r3, [r3, #8]
 800173a:	461a      	mov	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	899b      	ldrh	r3, [r3, #12]
 8001744:	461a      	mov	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001750:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f004 fd69 	bl	8006230 <HAL_UART_Init>
 800175e:	4603      	mov	r3, r0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000004 	.word	0x20000004

0800176c <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001774:	4b09      	ldr	r3, [pc, #36]	@ (800179c <__io_putchar+0x30>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	2394      	movs	r3, #148	@ 0x94
 800177c:	fb02 f303 	mul.w	r3, r2, r3
 8001780:	4a07      	ldr	r2, [pc, #28]	@ (80017a0 <__io_putchar+0x34>)
 8001782:	1898      	adds	r0, r3, r2
 8001784:	1d39      	adds	r1, r7, #4
 8001786:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800178a:	2201      	movs	r2, #1
 800178c:	f004 fda0 	bl	80062d0 <HAL_UART_Transmit>
  return ch;
 8001790:	687b      	ldr	r3, [r7, #4]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000360 	.word	0x20000360
 80017a0:	200002cc 	.word	0x200002cc

080017a4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80017a8:	2000      	movs	r0, #0
 80017aa:	f7ff fa9f 	bl	8000cec <BSP_PB_Callback>
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08a      	sub	sp, #40	@ 0x28
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80017bc:	4b26      	ldr	r3, [pc, #152]	@ (8001858 <COM1_MspInit+0xa4>)
 80017be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017c2:	4a25      	ldr	r2, [pc, #148]	@ (8001858 <COM1_MspInit+0xa4>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017cc:	4b22      	ldr	r3, [pc, #136]	@ (8001858 <COM1_MspInit+0xa4>)
 80017ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80017da:	4b1f      	ldr	r3, [pc, #124]	@ (8001858 <COM1_MspInit+0xa4>)
 80017dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017e0:	4a1d      	ldr	r2, [pc, #116]	@ (8001858 <COM1_MspInit+0xa4>)
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <COM1_MspInit+0xa4>)
 80017ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80017f8:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <COM1_MspInit+0xa4>)
 80017fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80017fe:	4a16      	ldr	r2, [pc, #88]	@ (8001858 <COM1_MspInit+0xa4>)
 8001800:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001804:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001808:	4b13      	ldr	r3, [pc, #76]	@ (8001858 <COM1_MspInit+0xa4>)
 800180a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800180e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001816:	2310      	movs	r3, #16
 8001818:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800181a:	2302      	movs	r3, #2
 800181c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800181e:	2302      	movs	r3, #2
 8001820:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001822:	2301      	movs	r3, #1
 8001824:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001826:	230d      	movs	r3, #13
 8001828:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	480a      	ldr	r0, [pc, #40]	@ (800185c <COM1_MspInit+0xa8>)
 8001832:	f000 fa73 	bl	8001d1c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8001836:	2308      	movs	r3, #8
 8001838:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800183a:	2302      	movs	r3, #2
 800183c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800183e:	230d      	movs	r3, #13
 8001840:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	4619      	mov	r1, r3
 8001848:	4804      	ldr	r0, [pc, #16]	@ (800185c <COM1_MspInit+0xa8>)
 800184a:	f000 fa67 	bl	8001d1c <HAL_GPIO_Init>
}
 800184e:	bf00      	nop
 8001850:	3728      	adds	r7, #40	@ 0x28
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	44020c00 	.word	0x44020c00
 800185c:	42020000 	.word	0x42020000

08001860 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001864:	2003      	movs	r0, #3
 8001866:	f000 f938 	bl	8001ada <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800186a:	f001 fa43 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 800186e:	4602      	mov	r2, r0
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <HAL_Init+0x44>)
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	f003 030f 	and.w	r3, r3, #15
 8001878:	490b      	ldr	r1, [pc, #44]	@ (80018a8 <HAL_Init+0x48>)
 800187a:	5ccb      	ldrb	r3, [r1, r3]
 800187c:	fa22 f303 	lsr.w	r3, r2, r3
 8001880:	4a0a      	ldr	r2, [pc, #40]	@ (80018ac <HAL_Init+0x4c>)
 8001882:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001884:	2004      	movs	r0, #4
 8001886:	f000 f969 	bl	8001b5c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800188a:	200f      	movs	r0, #15
 800188c:	f7ff fc0e 	bl	80010ac <HAL_InitTick>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e002      	b.n	80018a0 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800189a:	f7ff fa41 	bl	8000d20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	44020c00 	.word	0x44020c00
 80018a8:	0800d234 	.word	0x0800d234
 80018ac:	20000000 	.word	0x20000000

080018b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018b4:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <HAL_IncTick+0x20>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <HAL_IncTick+0x24>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4413      	add	r3, r2
 80018c0:	4a04      	ldr	r2, [pc, #16]	@ (80018d4 <HAL_IncTick+0x24>)
 80018c2:	6013      	str	r3, [r2, #0]
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	2000001c 	.word	0x2000001c
 80018d4:	20000364 	.word	0x20000364

080018d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  return uwTick;
 80018dc:	4b03      	ldr	r3, [pc, #12]	@ (80018ec <HAL_GetTick+0x14>)
 80018de:	681b      	ldr	r3, [r3, #0]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	20000364 	.word	0x20000364

080018f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f8:	f7ff ffee 	bl	80018d8 <HAL_GetTick>
 80018fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001908:	d005      	beq.n	8001916 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800190a:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <HAL_Delay+0x44>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	461a      	mov	r2, r3
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	4413      	add	r3, r2
 8001914:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001916:	bf00      	nop
 8001918:	f7ff ffde 	bl	80018d8 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	429a      	cmp	r2, r3
 8001926:	d8f7      	bhi.n	8001918 <HAL_Delay+0x28>
  {
  }
}
 8001928:	bf00      	nop
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	2000001c 	.word	0x2000001c

08001938 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001948:	4b0c      	ldr	r3, [pc, #48]	@ (800197c <__NVIC_SetPriorityGrouping+0x44>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001954:	4013      	ands	r3, r2
 8001956:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001960:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001968:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800196a:	4a04      	ldr	r2, [pc, #16]	@ (800197c <__NVIC_SetPriorityGrouping+0x44>)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	60d3      	str	r3, [r2, #12]
}
 8001970:	bf00      	nop
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001984:	4b04      	ldr	r3, [pc, #16]	@ (8001998 <__NVIC_GetPriorityGrouping+0x18>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	0a1b      	lsrs	r3, r3, #8
 800198a:	f003 0307 	and.w	r3, r3, #7
}
 800198e:	4618      	mov	r0, r3
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	e000ed00 	.word	0xe000ed00

0800199c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	db0b      	blt.n	80019c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ae:	88fb      	ldrh	r3, [r7, #6]
 80019b0:	f003 021f 	and.w	r2, r3, #31
 80019b4:	4907      	ldr	r1, [pc, #28]	@ (80019d4 <__NVIC_EnableIRQ+0x38>)
 80019b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019ba:	095b      	lsrs	r3, r3, #5
 80019bc:	2001      	movs	r0, #1
 80019be:	fa00 f202 	lsl.w	r2, r0, r2
 80019c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	e000e100 	.word	0xe000e100

080019d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	db12      	blt.n	8001a10 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	f003 021f 	and.w	r2, r3, #31
 80019f0:	490a      	ldr	r1, [pc, #40]	@ (8001a1c <__NVIC_DisableIRQ+0x44>)
 80019f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f6:	095b      	lsrs	r3, r3, #5
 80019f8:	2001      	movs	r0, #1
 80019fa:	fa00 f202 	lsl.w	r2, r0, r2
 80019fe:	3320      	adds	r3, #32
 8001a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a04:	f3bf 8f4f 	dsb	sy
}
 8001a08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a0a:	f3bf 8f6f 	isb	sy
}
 8001a0e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	e000e100 	.word	0xe000e100

08001a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	6039      	str	r1, [r7, #0]
 8001a2a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	db0a      	blt.n	8001a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	490c      	ldr	r1, [pc, #48]	@ (8001a6c <__NVIC_SetPriority+0x4c>)
 8001a3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a3e:	0112      	lsls	r2, r2, #4
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	440b      	add	r3, r1
 8001a44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a48:	e00a      	b.n	8001a60 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	4908      	ldr	r1, [pc, #32]	@ (8001a70 <__NVIC_SetPriority+0x50>)
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	3b04      	subs	r3, #4
 8001a58:	0112      	lsls	r2, r2, #4
 8001a5a:	b2d2      	uxtb	r2, r2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	761a      	strb	r2, [r3, #24]
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	e000e100 	.word	0xe000e100
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b089      	sub	sp, #36	@ 0x24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f1c3 0307 	rsb	r3, r3, #7
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	bf28      	it	cs
 8001a92:	2304      	movcs	r3, #4
 8001a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3304      	adds	r3, #4
 8001a9a:	2b06      	cmp	r3, #6
 8001a9c:	d902      	bls.n	8001aa4 <NVIC_EncodePriority+0x30>
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3b03      	subs	r3, #3
 8001aa2:	e000      	b.n	8001aa6 <NVIC_EncodePriority+0x32>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43da      	mvns	r2, r3
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001abc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac6:	43d9      	mvns	r1, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001acc:	4313      	orrs	r3, r2
         );
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3724      	adds	r7, #36	@ 0x24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr

08001ada <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7ff ff28 	bl	8001938 <__NVIC_SetPriorityGrouping>
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	4603      	mov	r3, r0
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
 8001afc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001afe:	f7ff ff3f 	bl	8001980 <__NVIC_GetPriorityGrouping>
 8001b02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	68b9      	ldr	r1, [r7, #8]
 8001b08:	6978      	ldr	r0, [r7, #20]
 8001b0a:	f7ff ffb3 	bl	8001a74 <NVIC_EncodePriority>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b14:	4611      	mov	r1, r2
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff ff82 	bl	8001a20 <__NVIC_SetPriority>
}
 8001b1c:	bf00      	nop
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff ff32 	bl	800199c <__NVIC_EnableIRQ>
}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001b4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff ff42 	bl	80019d8 <__NVIC_DisableIRQ>
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	d844      	bhi.n	8001bf4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001b70 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b70:	08001b93 	.word	0x08001b93
 8001b74:	08001bb1 	.word	0x08001bb1
 8001b78:	08001bd3 	.word	0x08001bd3
 8001b7c:	08001bf5 	.word	0x08001bf5
 8001b80:	08001b85 	.word	0x08001b85
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001b84:	4b1f      	ldr	r3, [pc, #124]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a1e      	ldr	r2, [pc, #120]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b8a:	f043 0304 	orr.w	r3, r3, #4
 8001b8e:	6013      	str	r3, [r2, #0]
      break;
 8001b90:	e031      	b.n	8001bf6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001b92:	4b1c      	ldr	r3, [pc, #112]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a1b      	ldr	r2, [pc, #108]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b98:	f023 0304 	bic.w	r3, r3, #4
 8001b9c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ba0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001ba4:	4a18      	ldr	r2, [pc, #96]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ba6:	f023 030c 	bic.w	r3, r3, #12
 8001baa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001bae:	e022      	b.n	8001bf6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a13      	ldr	r2, [pc, #76]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bb6:	f023 0304 	bic.w	r3, r3, #4
 8001bba:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001bbc:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001bbe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001bc2:	f023 030c 	bic.w	r3, r3, #12
 8001bc6:	4a10      	ldr	r2, [pc, #64]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001bc8:	f043 0304 	orr.w	r3, r3, #4
 8001bcc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001bd0:	e011      	b.n	8001bf6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a0b      	ldr	r2, [pc, #44]	@ (8001c04 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bd8:	f023 0304 	bic.w	r3, r3, #4
 8001bdc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001bde:	4b0a      	ldr	r3, [pc, #40]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001be0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001be4:	f023 030c 	bic.w	r3, r3, #12
 8001be8:	4a07      	ldr	r2, [pc, #28]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001bea:	f043 0308 	orr.w	r3, r3, #8
 8001bee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001bf2:	e000      	b.n	8001bf6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001bf4:	bf00      	nop
  }
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000e010 	.word	0xe000e010
 8001c08:	44020c00 	.word	0x44020c00

08001c0c <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b087      	sub	sp, #28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	460b      	mov	r3, r1
 8001c16:	607a      	str	r2, [r7, #4]
 8001c18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8001c1e:	7afb      	ldrb	r3, [r7, #11]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d011      	beq.n	8001c48 <HAL_EXTI_RegisterCallback+0x3c>
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	dc13      	bgt.n	8001c50 <HAL_EXTI_RegisterCallback+0x44>
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d002      	beq.n	8001c32 <HAL_EXTI_RegisterCallback+0x26>
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d007      	beq.n	8001c40 <HAL_EXTI_RegisterCallback+0x34>
 8001c30:	e00e      	b.n	8001c50 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
      break;
 8001c3e:	e00a      	b.n	8001c56 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	605a      	str	r2, [r3, #4]
      break;
 8001c46:	e006      	b.n	8001c56 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
      break;
 8001c4e:	e002      	b.n	8001c56 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	75fb      	strb	r3, [r7, #23]
      break;
 8001c54:	bf00      	nop
  }

  return status;
 8001c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	371c      	adds	r7, #28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e003      	b.n	8001c80 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
  }
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	0c1b      	lsrs	r3, r3, #16
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 031f 	and.w	r3, r3, #31
 8001ca8:	2201      	movs	r2, #1
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	015a      	lsls	r2, r3, #5
 8001cb4:	4b17      	ldr	r3, [pc, #92]	@ (8001d14 <HAL_EXTI_IRQHandler+0x88>)
 8001cb6:	4413      	add	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d009      	beq.n	8001cde <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d002      	beq.n	8001cde <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	015a      	lsls	r2, r3, #5
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d18 <HAL_EXTI_IRQHandler+0x8c>)
 8001ce4:	4413      	add	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d009      	beq.n	8001d0c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d002      	beq.n	8001d0c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	4798      	blx	r3
    }
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	4402200c 	.word	0x4402200c
 8001d18:	44022010 	.word	0x44022010

08001d1c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b087      	sub	sp, #28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d2a:	e142      	b.n	8001fb2 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2101      	movs	r1, #1
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	fa01 f303 	lsl.w	r3, r1, r3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8134 	beq.w	8001fac <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x38>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b12      	cmp	r3, #18
 8001d52:	d125      	bne.n	8001da0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	08da      	lsrs	r2, r3, #3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3208      	adds	r2, #8
 8001d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d60:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	220f      	movs	r2, #15
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	4013      	ands	r3, r2
 8001d76:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	f003 020f 	and.w	r2, r3, #15
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	08da      	lsrs	r2, r3, #3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3208      	adds	r2, #8
 8001d9a:	6979      	ldr	r1, [r7, #20]
 8001d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	2203      	movs	r2, #3
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	4013      	ands	r3, r2
 8001db6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0203 	and.w	r2, r3, #3
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d00b      	beq.n	8001df4 <HAL_GPIO_Init+0xd8>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d007      	beq.n	8001df4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001de8:	2b11      	cmp	r3, #17
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b12      	cmp	r3, #18
 8001df2:	d130      	bne.n	8001e56 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	68da      	ldr	r2, [r3, #12]
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43db      	mvns	r3, r3
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	4013      	ands	r3, r2
 8001e38:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	091b      	lsrs	r3, r3, #4
 8001e40:	f003 0201 	and.w	r2, r3, #1
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 0303 	and.w	r3, r3, #3
 8001e5e:	2b03      	cmp	r3, #3
 8001e60:	d109      	bne.n	8001e76 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d11b      	bne.n	8001ea6 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d017      	beq.n	8001ea6 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	2203      	movs	r2, #3
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	697a      	ldr	r2, [r7, #20]
 8001ea4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d07c      	beq.n	8001fac <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001eb2:	4a47      	ldr	r2, [pc, #284]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	089b      	lsrs	r3, r3, #2
 8001eb8:	3318      	adds	r3, #24
 8001eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ebe:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	220f      	movs	r2, #15
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	0a9a      	lsrs	r2, r3, #10
 8001eda:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd4 <HAL_GPIO_Init+0x2b8>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	f002 0203 	and.w	r2, r2, #3
 8001ee4:	00d2      	lsls	r2, r2, #3
 8001ee6:	4093      	lsls	r3, r2
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001eee:	4938      	ldr	r1, [pc, #224]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	3318      	adds	r3, #24
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001efc:	4b34      	ldr	r3, [pc, #208]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	43db      	mvns	r3, r3
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001f20:	4a2b      	ldr	r2, [pc, #172]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001f26:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	4013      	ands	r3, r2
 8001f34:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001f4a:	4a21      	ldr	r2, [pc, #132]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001f50:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f56:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001f76:	4a16      	ldr	r2, [pc, #88]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001f7e:	4b14      	ldr	r3, [pc, #80]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001f80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f84:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	697a      	ldr	r2, [r7, #20]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <HAL_GPIO_Init+0x2b4>)
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f47f aeb5 	bne.w	8001d2c <HAL_GPIO_Init+0x10>
  }
}
 8001fc2:	bf00      	nop
 8001fc4:	bf00      	nop
 8001fc6:	371c      	adds	r7, #28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	44022000 	.word	0x44022000
 8001fd4:	002f7f7f 	.word	0x002f7f7f

08001fd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	807b      	strh	r3, [r7, #2]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fe8:	787b      	ldrb	r3, [r7, #1]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fee:	887a      	ldrh	r2, [r7, #2]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ff4:	e002      	b.n	8001ffc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ff6:	887a      	ldrh	r2, [r7, #2]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	460b      	mov	r3, r1
 8002012:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	695b      	ldr	r3, [r3, #20]
 8002018:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800201a:	887a      	ldrh	r2, [r7, #2]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	4013      	ands	r3, r2
 8002020:	041a      	lsls	r2, r3, #16
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	43d9      	mvns	r1, r3
 8002026:	887b      	ldrh	r3, [r7, #2]
 8002028:	400b      	ands	r3, r1
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	619a      	str	r2, [r3, #24]
}
 8002030:	bf00      	nop
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	4603      	mov	r3, r0
 8002044:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002046:	4b0f      	ldr	r3, [pc, #60]	@ (8002084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002048:	68da      	ldr	r2, [r3, #12]
 800204a:	88fb      	ldrh	r3, [r7, #6]
 800204c:	4013      	ands	r3, r2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d006      	beq.n	8002060 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002052:	4a0c      	ldr	r2, [pc, #48]	@ (8002084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002054:	88fb      	ldrh	r3, [r7, #6]
 8002056:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002058:	88fb      	ldrh	r3, [r7, #6]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f814 	bl	8002088 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002060:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	88fb      	ldrh	r3, [r7, #6]
 8002066:	4013      	ands	r3, r2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d006      	beq.n	800207a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800206c:	4a05      	ldr	r2, [pc, #20]	@ (8002084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800206e:	88fb      	ldrh	r3, [r7, #6]
 8002070:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	4618      	mov	r0, r3
 8002076:	f000 f812 	bl	800209e <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	44022000 	.word	0x44022000

08002088 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	4603      	mov	r3, r0
 80020a6:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80020c0:	4b0b      	ldr	r3, [pc, #44]	@ (80020f0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	73fb      	strb	r3, [r7, #15]
 80020d0:	e007      	b.n	80020e2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80020d2:	4b07      	ldr	r3, [pc, #28]	@ (80020f0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f023 0204 	bic.w	r2, r3, #4
 80020da:	4905      	ldr	r1, [pc, #20]	@ (80020f0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4313      	orrs	r3, r2
 80020e0:	600b      	str	r3, [r1, #0]
  }

  return status;
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr
 80020f0:	40030400 	.word	0x40030400

080020f4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80020f8:	4b05      	ldr	r3, [pc, #20]	@ (8002110 <HAL_ICACHE_Enable+0x1c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a04      	ldr	r2, [pc, #16]	@ (8002110 <HAL_ICACHE_Enable+0x1c>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	40030400 	.word	0x40030400

08002114 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d102      	bne.n	8002128 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	f000 bc28 	b.w	8002978 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002128:	4b94      	ldr	r3, [pc, #592]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800212a:	69db      	ldr	r3, [r3, #28]
 800212c:	f003 0318 	and.w	r3, r3, #24
 8002130:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8002132:	4b92      	ldr	r3, [pc, #584]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0310 	and.w	r3, r3, #16
 8002144:	2b00      	cmp	r3, #0
 8002146:	d05b      	beq.n	8002200 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	2b08      	cmp	r3, #8
 800214c:	d005      	beq.n	800215a <HAL_RCC_OscConfig+0x46>
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	2b18      	cmp	r3, #24
 8002152:	d114      	bne.n	800217e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	2b02      	cmp	r3, #2
 8002158:	d111      	bne.n	800217e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d102      	bne.n	8002168 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	f000 bc08 	b.w	8002978 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002168:	4b84      	ldr	r3, [pc, #528]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	041b      	lsls	r3, r3, #16
 8002176:	4981      	ldr	r1, [pc, #516]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002178:	4313      	orrs	r3, r2
 800217a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800217c:	e040      	b.n	8002200 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d023      	beq.n	80021ce <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002186:	4b7d      	ldr	r3, [pc, #500]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a7c      	ldr	r2, [pc, #496]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800218c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002192:	f7ff fba1 	bl	80018d8 <HAL_GetTick>
 8002196:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800219a:	f7ff fb9d 	bl	80018d8 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e3e5      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80021ac:	4b73      	ldr	r3, [pc, #460]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0f0      	beq.n	800219a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80021b8:	4b70      	ldr	r3, [pc, #448]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	041b      	lsls	r3, r3, #16
 80021c6:	496d      	ldr	r1, [pc, #436]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	618b      	str	r3, [r1, #24]
 80021cc:	e018      	b.n	8002200 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80021ce:	4b6b      	ldr	r3, [pc, #428]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a6a      	ldr	r2, [pc, #424]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80021d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021da:	f7ff fb7d 	bl	80018d8 <HAL_GetTick>
 80021de:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80021e2:	f7ff fb79 	bl	80018d8 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e3c1      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80021f4:	4b61      	ldr	r3, [pc, #388]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1f0      	bne.n	80021e2 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 80a0 	beq.w	800234e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	2b10      	cmp	r3, #16
 8002212:	d005      	beq.n	8002220 <HAL_RCC_OscConfig+0x10c>
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	2b18      	cmp	r3, #24
 8002218:	d109      	bne.n	800222e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	2b03      	cmp	r3, #3
 800221e:	d106      	bne.n	800222e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	f040 8092 	bne.w	800234e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e3a4      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002236:	d106      	bne.n	8002246 <HAL_RCC_OscConfig+0x132>
 8002238:	4b50      	ldr	r3, [pc, #320]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a4f      	ldr	r2, [pc, #316]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800223e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	e058      	b.n	80022f8 <HAL_RCC_OscConfig+0x1e4>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d112      	bne.n	8002274 <HAL_RCC_OscConfig+0x160>
 800224e:	4b4b      	ldr	r3, [pc, #300]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a4a      	ldr	r2, [pc, #296]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002254:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	4b48      	ldr	r3, [pc, #288]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a47      	ldr	r2, [pc, #284]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002260:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	4b45      	ldr	r3, [pc, #276]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a44      	ldr	r2, [pc, #272]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800226c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	e041      	b.n	80022f8 <HAL_RCC_OscConfig+0x1e4>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800227c:	d112      	bne.n	80022a4 <HAL_RCC_OscConfig+0x190>
 800227e:	4b3f      	ldr	r3, [pc, #252]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a3e      	ldr	r2, [pc, #248]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b3c      	ldr	r3, [pc, #240]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a3b      	ldr	r2, [pc, #236]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002290:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	4b39      	ldr	r3, [pc, #228]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a38      	ldr	r2, [pc, #224]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800229c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a0:	6013      	str	r3, [r2, #0]
 80022a2:	e029      	b.n	80022f8 <HAL_RCC_OscConfig+0x1e4>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80022ac:	d112      	bne.n	80022d4 <HAL_RCC_OscConfig+0x1c0>
 80022ae:	4b33      	ldr	r3, [pc, #204]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a32      	ldr	r2, [pc, #200]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	4b30      	ldr	r3, [pc, #192]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a2f      	ldr	r2, [pc, #188]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	4b2d      	ldr	r3, [pc, #180]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a2c      	ldr	r2, [pc, #176]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	e011      	b.n	80022f8 <HAL_RCC_OscConfig+0x1e4>
 80022d4:	4b29      	ldr	r3, [pc, #164]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a28      	ldr	r2, [pc, #160]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	4b26      	ldr	r3, [pc, #152]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a25      	ldr	r2, [pc, #148]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	4b23      	ldr	r3, [pc, #140]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a22      	ldr	r2, [pc, #136]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 80022f2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80022f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d013      	beq.n	8002328 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002300:	f7ff faea 	bl	80018d8 <HAL_GetTick>
 8002304:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002308:	f7ff fae6 	bl	80018d8 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b64      	cmp	r3, #100	@ 0x64
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e32e      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800231a:	4b18      	ldr	r3, [pc, #96]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d0f0      	beq.n	8002308 <HAL_RCC_OscConfig+0x1f4>
 8002326:	e012      	b.n	800234e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002328:	f7ff fad6 	bl	80018d8 <HAL_GetTick>
 800232c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002330:	f7ff fad2 	bl	80018d8 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b64      	cmp	r3, #100	@ 0x64
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e31a      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002342:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <HAL_RCC_OscConfig+0x268>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1f0      	bne.n	8002330 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 809a 	beq.w	8002490 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d005      	beq.n	800236e <HAL_RCC_OscConfig+0x25a>
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	2b18      	cmp	r3, #24
 8002366:	d149      	bne.n	80023fc <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d146      	bne.n	80023fc <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d104      	bne.n	8002380 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e2fe      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
 800237a:	bf00      	nop
 800237c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d11c      	bne.n	80023c0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8002386:	4b9a      	ldr	r3, [pc, #616]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0218 	and.w	r2, r3, #24
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	429a      	cmp	r2, r3
 8002394:	d014      	beq.n	80023c0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002396:	4b96      	ldr	r3, [pc, #600]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 0218 	bic.w	r2, r3, #24
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	4993      	ldr	r1, [pc, #588]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80023a8:	f000 fdd0 	bl	8002f4c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80023ac:	4b91      	ldr	r3, [pc, #580]	@ (80025f4 <HAL_RCC_OscConfig+0x4e0>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe fe7b 	bl	80010ac <HAL_InitTick>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e2db      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c0:	f7ff fa8a 	bl	80018d8 <HAL_GetTick>
 80023c4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80023c8:	f7ff fa86 	bl	80018d8 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e2ce      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023da:	4b85      	ldr	r3, [pc, #532]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0f0      	beq.n	80023c8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80023e6:	4b82      	ldr	r3, [pc, #520]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	041b      	lsls	r3, r3, #16
 80023f4:	497e      	ldr	r1, [pc, #504]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80023fa:	e049      	b.n	8002490 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d02c      	beq.n	800245e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002404:	4b7a      	ldr	r3, [pc, #488]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f023 0218 	bic.w	r2, r3, #24
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	691b      	ldr	r3, [r3, #16]
 8002410:	4977      	ldr	r1, [pc, #476]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002416:	4b76      	ldr	r3, [pc, #472]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a75      	ldr	r2, [pc, #468]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002422:	f7ff fa59 	bl	80018d8 <HAL_GetTick>
 8002426:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800242a:	f7ff fa55 	bl	80018d8 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e29d      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800243c:	4b6c      	ldr	r3, [pc, #432]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f0      	beq.n	800242a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002448:	4b69      	ldr	r3, [pc, #420]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	695b      	ldr	r3, [r3, #20]
 8002454:	041b      	lsls	r3, r3, #16
 8002456:	4966      	ldr	r1, [pc, #408]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002458:	4313      	orrs	r3, r2
 800245a:	610b      	str	r3, [r1, #16]
 800245c:	e018      	b.n	8002490 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800245e:	4b64      	ldr	r3, [pc, #400]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a63      	ldr	r2, [pc, #396]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002464:	f023 0301 	bic.w	r3, r3, #1
 8002468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246a:	f7ff fa35 	bl	80018d8 <HAL_GetTick>
 800246e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002472:	f7ff fa31 	bl	80018d8 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e279      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002484:	4b5a      	ldr	r3, [pc, #360]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d1f0      	bne.n	8002472 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0308 	and.w	r3, r3, #8
 8002498:	2b00      	cmp	r3, #0
 800249a:	d03c      	beq.n	8002516 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d01c      	beq.n	80024de <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024a4:	4b52      	ldr	r3, [pc, #328]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80024a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024aa:	4a51      	ldr	r2, [pc, #324]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80024ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80024b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b4:	f7ff fa10 	bl	80018d8 <HAL_GetTick>
 80024b8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80024bc:	f7ff fa0c 	bl	80018d8 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e254      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80024ce:	4b48      	ldr	r3, [pc, #288]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80024d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0ef      	beq.n	80024bc <HAL_RCC_OscConfig+0x3a8>
 80024dc:	e01b      	b.n	8002516 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024de:	4b44      	ldr	r3, [pc, #272]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80024e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024e4:	4a42      	ldr	r2, [pc, #264]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80024e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80024ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ee:	f7ff f9f3 	bl	80018d8 <HAL_GetTick>
 80024f2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80024f6:	f7ff f9ef 	bl	80018d8 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e237      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002508:	4b39      	ldr	r3, [pc, #228]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 800250a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800250e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1ef      	bne.n	80024f6 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 80d2 	beq.w	80026c8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002524:	4b34      	ldr	r3, [pc, #208]	@ (80025f8 <HAL_RCC_OscConfig+0x4e4>)
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b00      	cmp	r3, #0
 800252e:	d118      	bne.n	8002562 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002530:	4b31      	ldr	r3, [pc, #196]	@ (80025f8 <HAL_RCC_OscConfig+0x4e4>)
 8002532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002534:	4a30      	ldr	r2, [pc, #192]	@ (80025f8 <HAL_RCC_OscConfig+0x4e4>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800253c:	f7ff f9cc 	bl	80018d8 <HAL_GetTick>
 8002540:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002544:	f7ff f9c8 	bl	80018d8 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e210      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002556:	4b28      	ldr	r3, [pc, #160]	@ (80025f8 <HAL_RCC_OscConfig+0x4e4>)
 8002558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d108      	bne.n	800257c <HAL_RCC_OscConfig+0x468>
 800256a:	4b21      	ldr	r3, [pc, #132]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 800256c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002570:	4a1f      	ldr	r2, [pc, #124]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800257a:	e074      	b.n	8002666 <HAL_RCC_OscConfig+0x552>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d118      	bne.n	80025b6 <HAL_RCC_OscConfig+0x4a2>
 8002584:	4b1a      	ldr	r3, [pc, #104]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002586:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800258a:	4a19      	ldr	r2, [pc, #100]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 800258c:	f023 0301 	bic.w	r3, r3, #1
 8002590:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002594:	4b16      	ldr	r3, [pc, #88]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 8002596:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800259a:	4a15      	ldr	r2, [pc, #84]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 800259c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025a4:	4b12      	ldr	r3, [pc, #72]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025aa:	4a11      	ldr	r2, [pc, #68]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025ac:	f023 0304 	bic.w	r3, r3, #4
 80025b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025b4:	e057      	b.n	8002666 <HAL_RCC_OscConfig+0x552>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	2b05      	cmp	r3, #5
 80025bc:	d11e      	bne.n	80025fc <HAL_RCC_OscConfig+0x4e8>
 80025be:	4b0c      	ldr	r3, [pc, #48]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025c4:	4a0a      	ldr	r2, [pc, #40]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025c6:	f043 0304 	orr.w	r3, r3, #4
 80025ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025ce:	4b08      	ldr	r3, [pc, #32]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025d4:	4a06      	ldr	r2, [pc, #24]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025de:	4b04      	ldr	r3, [pc, #16]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025e4:	4a02      	ldr	r2, [pc, #8]	@ (80025f0 <HAL_RCC_OscConfig+0x4dc>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025ee:	e03a      	b.n	8002666 <HAL_RCC_OscConfig+0x552>
 80025f0:	44020c00 	.word	0x44020c00
 80025f4:	20000018 	.word	0x20000018
 80025f8:	44020800 	.word	0x44020800
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	2b85      	cmp	r3, #133	@ 0x85
 8002602:	d118      	bne.n	8002636 <HAL_RCC_OscConfig+0x522>
 8002604:	4ba2      	ldr	r3, [pc, #648]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002606:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800260a:	4aa1      	ldr	r2, [pc, #644]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800260c:	f043 0304 	orr.w	r3, r3, #4
 8002610:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002614:	4b9e      	ldr	r3, [pc, #632]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002616:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800261a:	4a9d      	ldr	r2, [pc, #628]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800261c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002620:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002624:	4b9a      	ldr	r3, [pc, #616]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002626:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800262a:	4a99      	ldr	r2, [pc, #612]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002634:	e017      	b.n	8002666 <HAL_RCC_OscConfig+0x552>
 8002636:	4b96      	ldr	r3, [pc, #600]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002638:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800263c:	4a94      	ldr	r2, [pc, #592]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800263e:	f023 0301 	bic.w	r3, r3, #1
 8002642:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002646:	4b92      	ldr	r3, [pc, #584]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002648:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800264c:	4a90      	ldr	r2, [pc, #576]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800264e:	f023 0304 	bic.w	r3, r3, #4
 8002652:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002656:	4b8e      	ldr	r3, [pc, #568]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002658:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800265c:	4a8c      	ldr	r2, [pc, #560]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800265e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002662:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d016      	beq.n	800269c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266e:	f7ff f933 	bl	80018d8 <HAL_GetTick>
 8002672:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002674:	e00a      	b.n	800268c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002676:	f7ff f92f 	bl	80018d8 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002684:	4293      	cmp	r3, r2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e175      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800268c:	4b80      	ldr	r3, [pc, #512]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800268e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0ed      	beq.n	8002676 <HAL_RCC_OscConfig+0x562>
 800269a:	e015      	b.n	80026c8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7ff f91c 	bl	80018d8 <HAL_GetTick>
 80026a0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026a2:	e00a      	b.n	80026ba <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a4:	f7ff f918 	bl	80018d8 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e15e      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026ba:	4b75      	ldr	r3, [pc, #468]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80026bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1ed      	bne.n	80026a4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0320 	and.w	r3, r3, #32
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d036      	beq.n	8002742 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d019      	beq.n	8002710 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80026e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e8:	f7ff f8f6 	bl	80018d8 <HAL_GetTick>
 80026ec:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80026f0:	f7ff f8f2 	bl	80018d8 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e13a      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002702:	4b63      	ldr	r3, [pc, #396]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d0f0      	beq.n	80026f0 <HAL_RCC_OscConfig+0x5dc>
 800270e:	e018      	b.n	8002742 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002710:	4b5f      	ldr	r3, [pc, #380]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a5e      	ldr	r2, [pc, #376]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002716:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800271a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800271c:	f7ff f8dc 	bl	80018d8 <HAL_GetTick>
 8002720:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002724:	f7ff f8d8 	bl	80018d8 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e120      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002736:	4b56      	ldr	r3, [pc, #344]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 8115 	beq.w	8002976 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	2b18      	cmp	r3, #24
 8002750:	f000 80af 	beq.w	80028b2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002758:	2b02      	cmp	r3, #2
 800275a:	f040 8086 	bne.w	800286a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800275e:	4b4c      	ldr	r3, [pc, #304]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a4b      	ldr	r2, [pc, #300]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002764:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276a:	f7ff f8b5 	bl	80018d8 <HAL_GetTick>
 800276e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002770:	e008      	b.n	8002784 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002772:	f7ff f8b1 	bl	80018d8 <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d901      	bls.n	8002784 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e0f9      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002784:	4b42      	ldr	r3, [pc, #264]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1f0      	bne.n	8002772 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002790:	4b3f      	ldr	r3, [pc, #252]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002794:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002798:	f023 0303 	bic.w	r3, r3, #3
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80027a4:	0212      	lsls	r2, r2, #8
 80027a6:	430a      	orrs	r2, r1
 80027a8:	4939      	ldr	r1, [pc, #228]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	628b      	str	r3, [r1, #40]	@ 0x28
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027b2:	3b01      	subs	r3, #1
 80027b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027bc:	3b01      	subs	r3, #1
 80027be:	025b      	lsls	r3, r3, #9
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027c8:	3b01      	subs	r3, #1
 80027ca:	041b      	lsls	r3, r3, #16
 80027cc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80027d0:	431a      	orrs	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	3b01      	subs	r3, #1
 80027d8:	061b      	lsls	r3, r3, #24
 80027da:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80027de:	492c      	ldr	r1, [pc, #176]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80027e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80027e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e8:	4a29      	ldr	r2, [pc, #164]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80027ea:	f023 0310 	bic.w	r3, r3, #16
 80027ee:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f4:	4a26      	ldr	r2, [pc, #152]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80027fa:	4b25      	ldr	r3, [pc, #148]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 80027fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fe:	4a24      	ldr	r2, [pc, #144]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002800:	f043 0310 	orr.w	r3, r3, #16
 8002804:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002806:	4b22      	ldr	r3, [pc, #136]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280a:	f023 020c 	bic.w	r2, r3, #12
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	491f      	ldr	r1, [pc, #124]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002814:	4313      	orrs	r3, r2
 8002816:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002818:	4b1d      	ldr	r3, [pc, #116]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800281a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281c:	f023 0220 	bic.w	r2, r3, #32
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002824:	491a      	ldr	r1, [pc, #104]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002826:	4313      	orrs	r3, r2
 8002828:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800282a:	4b19      	ldr	r3, [pc, #100]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800282c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282e:	4a18      	ldr	r2, [pc, #96]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002834:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002836:	4b16      	ldr	r3, [pc, #88]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a15      	ldr	r2, [pc, #84]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800283c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002842:	f7ff f849 	bl	80018d8 <HAL_GetTick>
 8002846:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800284a:	f7ff f845 	bl	80018d8 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e08d      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800285c:	4b0c      	ldr	r3, [pc, #48]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x736>
 8002868:	e085      	b.n	8002976 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800286a:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a08      	ldr	r2, [pc, #32]	@ (8002890 <HAL_RCC_OscConfig+0x77c>)
 8002870:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002874:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002876:	f7ff f82f 	bl	80018d8 <HAL_GetTick>
 800287a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800287c:	e00a      	b.n	8002894 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800287e:	f7ff f82b 	bl	80018d8 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d903      	bls.n	8002894 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e073      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
 8002890:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002894:	4b3a      	ldr	r3, [pc, #232]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1ee      	bne.n	800287e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80028a0:	4b37      	ldr	r3, [pc, #220]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 80028a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a4:	4a36      	ldr	r2, [pc, #216]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 80028a6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80028aa:	f023 0303 	bic.w	r3, r3, #3
 80028ae:	6293      	str	r3, [r2, #40]	@ 0x28
 80028b0:	e061      	b.n	8002976 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80028b2:	4b33      	ldr	r3, [pc, #204]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 80028b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80028b8:	4b31      	ldr	r3, [pc, #196]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 80028ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028bc:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d031      	beq.n	800292a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	f003 0203 	and.w	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d12a      	bne.n	800292a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	0a1b      	lsrs	r3, r3, #8
 80028d8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d122      	bne.n	800292a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ee:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d11a      	bne.n	800292a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	0a5b      	lsrs	r3, r3, #9
 80028f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002900:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002902:	429a      	cmp	r2, r3
 8002904:	d111      	bne.n	800292a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	0c1b      	lsrs	r3, r3, #16
 800290a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002912:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d108      	bne.n	800292a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	0e1b      	lsrs	r3, r3, #24
 800291c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002926:	429a      	cmp	r2, r3
 8002928:	d001      	beq.n	800292e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e024      	b.n	8002978 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800292e:	4b14      	ldr	r3, [pc, #80]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 8002930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002932:	08db      	lsrs	r3, r3, #3
 8002934:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800293c:	429a      	cmp	r2, r3
 800293e:	d01a      	beq.n	8002976 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002940:	4b0f      	ldr	r3, [pc, #60]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 8002942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002944:	4a0e      	ldr	r2, [pc, #56]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 8002946:	f023 0310 	bic.w	r3, r3, #16
 800294a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294c:	f7fe ffc4 	bl	80018d8 <HAL_GetTick>
 8002950:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002952:	bf00      	nop
 8002954:	f7fe ffc0 	bl	80018d8 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	4293      	cmp	r3, r2
 800295e:	d0f9      	beq.n	8002954 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002964:	4a06      	ldr	r2, [pc, #24]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800296a:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 800296c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296e:	4a04      	ldr	r2, [pc, #16]	@ (8002980 <HAL_RCC_OscConfig+0x86c>)
 8002970:	f043 0310 	orr.w	r3, r3, #16
 8002974:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3720      	adds	r7, #32
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	44020c00 	.word	0x44020c00

08002984 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e19e      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002998:	4b83      	ldr	r3, [pc, #524]	@ (8002ba8 <HAL_RCC_ClockConfig+0x224>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 030f 	and.w	r3, r3, #15
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d910      	bls.n	80029c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	4b80      	ldr	r3, [pc, #512]	@ (8002ba8 <HAL_RCC_ClockConfig+0x224>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 020f 	bic.w	r2, r3, #15
 80029ae:	497e      	ldr	r1, [pc, #504]	@ (8002ba8 <HAL_RCC_ClockConfig+0x224>)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b6:	4b7c      	ldr	r3, [pc, #496]	@ (8002ba8 <HAL_RCC_ClockConfig+0x224>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d001      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e186      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0310 	and.w	r3, r3, #16
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d012      	beq.n	80029fa <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	695a      	ldr	r2, [r3, #20]
 80029d8:	4b74      	ldr	r3, [pc, #464]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	0a1b      	lsrs	r3, r3, #8
 80029de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d909      	bls.n	80029fa <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80029e6:	4b71      	ldr	r3, [pc, #452]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	496d      	ldr	r1, [pc, #436]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d012      	beq.n	8002a2c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691a      	ldr	r2, [r3, #16]
 8002a0a:	4b68      	ldr	r3, [pc, #416]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a0c:	6a1b      	ldr	r3, [r3, #32]
 8002a0e:	091b      	lsrs	r3, r3, #4
 8002a10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d909      	bls.n	8002a2c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002a18:	4b64      	ldr	r3, [pc, #400]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	011b      	lsls	r3, r3, #4
 8002a26:	4961      	ldr	r1, [pc, #388]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d010      	beq.n	8002a5a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68da      	ldr	r2, [r3, #12]
 8002a3c:	4b5b      	ldr	r3, [pc, #364]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d908      	bls.n	8002a5a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002a48:	4b58      	ldr	r3, [pc, #352]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a4a:	6a1b      	ldr	r3, [r3, #32]
 8002a4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4955      	ldr	r1, [pc, #340]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d010      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689a      	ldr	r2, [r3, #8]
 8002a6a:	4b50      	ldr	r3, [pc, #320]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a6c:	6a1b      	ldr	r3, [r3, #32]
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d908      	bls.n	8002a88 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002a76:	4b4d      	ldr	r3, [pc, #308]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a78:	6a1b      	ldr	r3, [r3, #32]
 8002a7a:	f023 020f 	bic.w	r2, r3, #15
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	494a      	ldr	r1, [pc, #296]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 8093 	beq.w	8002bbc <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	d107      	bne.n	8002aae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002a9e:	4b43      	ldr	r3, [pc, #268]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d121      	bne.n	8002aee <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e113      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d107      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d115      	bne.n	8002aee <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e107      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d107      	bne.n	8002ade <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002ace:	4b37      	ldr	r3, [pc, #220]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e0fb      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ade:	4b33      	ldr	r3, [pc, #204]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e0f3      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002aee:	4b2f      	ldr	r3, [pc, #188]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002af0:	69db      	ldr	r3, [r3, #28]
 8002af2:	f023 0203 	bic.w	r2, r3, #3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	492c      	ldr	r1, [pc, #176]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b00:	f7fe feea 	bl	80018d8 <HAL_GetTick>
 8002b04:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d112      	bne.n	8002b34 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b0e:	e00a      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002b10:	f7fe fee2 	bl	80018d8 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e0d7      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b26:	4b21      	ldr	r3, [pc, #132]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	f003 0318 	and.w	r3, r3, #24
 8002b2e:	2b18      	cmp	r3, #24
 8002b30:	d1ee      	bne.n	8002b10 <HAL_RCC_ClockConfig+0x18c>
 8002b32:	e043      	b.n	8002bbc <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d112      	bne.n	8002b62 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b3c:	e00a      	b.n	8002b54 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002b3e:	f7fe fecb 	bl	80018d8 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e0c0      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b54:	4b15      	ldr	r3, [pc, #84]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002b56:	69db      	ldr	r3, [r3, #28]
 8002b58:	f003 0318 	and.w	r3, r3, #24
 8002b5c:	2b10      	cmp	r3, #16
 8002b5e:	d1ee      	bne.n	8002b3e <HAL_RCC_ClockConfig+0x1ba>
 8002b60:	e02c      	b.n	8002bbc <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d122      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002b6a:	e00a      	b.n	8002b82 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002b6c:	f7fe feb4 	bl	80018d8 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e0a9      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002b82:	4b0a      	ldr	r3, [pc, #40]	@ (8002bac <HAL_RCC_ClockConfig+0x228>)
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	f003 0318 	and.w	r3, r3, #24
 8002b8a:	2b08      	cmp	r3, #8
 8002b8c:	d1ee      	bne.n	8002b6c <HAL_RCC_ClockConfig+0x1e8>
 8002b8e:	e015      	b.n	8002bbc <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002b90:	f7fe fea2 	bl	80018d8 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d906      	bls.n	8002bb0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e097      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
 8002ba6:	bf00      	nop
 8002ba8:	40022000 	.word	0x40022000
 8002bac:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bb0:	4b4b      	ldr	r3, [pc, #300]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	f003 0318 	and.w	r3, r3, #24
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1e9      	bne.n	8002b90 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d010      	beq.n	8002bea <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	4b44      	ldr	r3, [pc, #272]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	f003 030f 	and.w	r3, r3, #15
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d208      	bcs.n	8002bea <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002bd8:	4b41      	ldr	r3, [pc, #260]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002bda:	6a1b      	ldr	r3, [r3, #32]
 8002bdc:	f023 020f 	bic.w	r2, r3, #15
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	493e      	ldr	r1, [pc, #248]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bea:	4b3e      	ldr	r3, [pc, #248]	@ (8002ce4 <HAL_RCC_ClockConfig+0x360>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d210      	bcs.n	8002c1a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf8:	4b3a      	ldr	r3, [pc, #232]	@ (8002ce4 <HAL_RCC_ClockConfig+0x360>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f023 020f 	bic.w	r2, r3, #15
 8002c00:	4938      	ldr	r1, [pc, #224]	@ (8002ce4 <HAL_RCC_ClockConfig+0x360>)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c08:	4b36      	ldr	r3, [pc, #216]	@ (8002ce4 <HAL_RCC_ClockConfig+0x360>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 030f 	and.w	r3, r3, #15
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d001      	beq.n	8002c1a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e05d      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d010      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d208      	bcs.n	8002c48 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002c36:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	4927      	ldr	r1, [pc, #156]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0308 	and.w	r3, r3, #8
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d012      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	4b21      	ldr	r3, [pc, #132]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	091b      	lsrs	r3, r3, #4
 8002c5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d209      	bcs.n	8002c7a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002c66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	011b      	lsls	r3, r3, #4
 8002c74:	491a      	ldr	r1, [pc, #104]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d012      	beq.n	8002cac <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695a      	ldr	r2, [r3, #20]
 8002c8a:	4b15      	ldr	r3, [pc, #84]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	0a1b      	lsrs	r3, r3, #8
 8002c90:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d209      	bcs.n	8002cac <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002c98:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	021b      	lsls	r3, r3, #8
 8002ca6:	490e      	ldr	r1, [pc, #56]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002cac:	f000 f822 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <HAL_RCC_ClockConfig+0x35c>)
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	f003 030f 	and.w	r3, r3, #15
 8002cba:	490b      	ldr	r1, [pc, #44]	@ (8002ce8 <HAL_RCC_ClockConfig+0x364>)
 8002cbc:	5ccb      	ldrb	r3, [r1, r3]
 8002cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002cec <HAL_RCC_ClockConfig+0x368>)
 8002cc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <HAL_RCC_ClockConfig+0x36c>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fe f9ee 	bl	80010ac <HAL_InitTick>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002cd4:	7afb      	ldrb	r3, [r7, #11]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	44020c00 	.word	0x44020c00
 8002ce4:	40022000 	.word	0x40022000
 8002ce8:	0800d234 	.word	0x0800d234
 8002cec:	20000000 	.word	0x20000000
 8002cf0:	20000018 	.word	0x20000018

08002cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b089      	sub	sp, #36	@ 0x24
 8002cf8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002cfa:	4b8c      	ldr	r3, [pc, #560]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f003 0318 	and.w	r3, r3, #24
 8002d02:	2b08      	cmp	r3, #8
 8002d04:	d102      	bne.n	8002d0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002d06:	4b8a      	ldr	r3, [pc, #552]	@ (8002f30 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	e107      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d0c:	4b87      	ldr	r3, [pc, #540]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	f003 0318 	and.w	r3, r3, #24
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d112      	bne.n	8002d3e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002d18:	4b84      	ldr	r3, [pc, #528]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0320 	and.w	r3, r3, #32
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d009      	beq.n	8002d38 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002d24:	4b81      	ldr	r3, [pc, #516]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	08db      	lsrs	r3, r3, #3
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	4a81      	ldr	r2, [pc, #516]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x240>)
 8002d30:	fa22 f303 	lsr.w	r3, r2, r3
 8002d34:	61fb      	str	r3, [r7, #28]
 8002d36:	e0f1      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002d38:	4b7e      	ldr	r3, [pc, #504]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x240>)
 8002d3a:	61fb      	str	r3, [r7, #28]
 8002d3c:	e0ee      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d3e:	4b7b      	ldr	r3, [pc, #492]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	f003 0318 	and.w	r3, r3, #24
 8002d46:	2b10      	cmp	r3, #16
 8002d48:	d102      	bne.n	8002d50 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d4a:	4b7b      	ldr	r3, [pc, #492]	@ (8002f38 <HAL_RCC_GetSysClockFreq+0x244>)
 8002d4c:	61fb      	str	r3, [r7, #28]
 8002d4e:	e0e5      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d50:	4b76      	ldr	r3, [pc, #472]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	f003 0318 	and.w	r3, r3, #24
 8002d58:	2b18      	cmp	r3, #24
 8002d5a:	f040 80dd 	bne.w	8002f18 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002d5e:	4b73      	ldr	r3, [pc, #460]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d62:	f003 0303 	and.w	r3, r3, #3
 8002d66:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002d68:	4b70      	ldr	r3, [pc, #448]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6c:	0a1b      	lsrs	r3, r3, #8
 8002d6e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d72:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002d74:	4b6d      	ldr	r3, [pc, #436]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d78:	091b      	lsrs	r3, r3, #4
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002d80:	4b6a      	ldr	r3, [pc, #424]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002d84:	08db      	lsrs	r3, r3, #3
 8002d86:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	fb02 f303 	mul.w	r3, r2, r3
 8002d90:	ee07 3a90 	vmov	s15, r3
 8002d94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d98:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 80b7 	beq.w	8002f12 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d003      	beq.n	8002db2 <HAL_RCC_GetSysClockFreq+0xbe>
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	d056      	beq.n	8002e5e <HAL_RCC_GetSysClockFreq+0x16a>
 8002db0:	e077      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002db2:	4b5e      	ldr	r3, [pc, #376]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0320 	and.w	r3, r3, #32
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d02d      	beq.n	8002e1a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002dbe:	4b5b      	ldr	r3, [pc, #364]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	08db      	lsrs	r3, r3, #3
 8002dc4:	f003 0303 	and.w	r3, r3, #3
 8002dc8:	4a5a      	ldr	r2, [pc, #360]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x240>)
 8002dca:	fa22 f303 	lsr.w	r3, r2, r3
 8002dce:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	ee07 3a90 	vmov	s15, r3
 8002dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	ee07 3a90 	vmov	s15, r3
 8002de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002de4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002de8:	4b50      	ldr	r3, [pc, #320]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df0:	ee07 3a90 	vmov	s15, r3
 8002df4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002df8:	ed97 6a02 	vldr	s12, [r7, #8]
 8002dfc:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002f3c <HAL_RCC_GetSysClockFreq+0x248>
 8002e00:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e04:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e14:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002e18:	e065      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	ee07 3a90 	vmov	s15, r3
 8002e20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e24:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002f40 <HAL_RCC_GetSysClockFreq+0x24c>
 8002e28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e2c:	4b3f      	ldr	r3, [pc, #252]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e34:	ee07 3a90 	vmov	s15, r3
 8002e38:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e3c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e40:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002f3c <HAL_RCC_GetSysClockFreq+0x248>
 8002e44:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e48:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e50:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e58:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002e5c:	e043      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	ee07 3a90 	vmov	s15, r3
 8002e64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e68:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002f44 <HAL_RCC_GetSysClockFreq+0x250>
 8002e6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e70:	4b2e      	ldr	r3, [pc, #184]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e78:	ee07 3a90 	vmov	s15, r3
 8002e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e80:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e84:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002f3c <HAL_RCC_GetSysClockFreq+0x248>
 8002e88:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e94:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002e98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e9c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002ea0:	e021      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	ee07 3a90 	vmov	s15, r3
 8002ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eac:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002f48 <HAL_RCC_GetSysClockFreq+0x254>
 8002eb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ec4:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ec8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002f3c <HAL_RCC_GetSysClockFreq+0x248>
 8002ecc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002ed0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ed4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ed8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ee0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002ee4:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8002ee6:	4b11      	ldr	r3, [pc, #68]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x238>)
 8002ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eea:	0a5b      	lsrs	r3, r3, #9
 8002eec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	ee07 3a90 	vmov	s15, r3
 8002efa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002efe:	edd7 6a06 	vldr	s13, [r7, #24]
 8002f02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f0a:	ee17 3a90 	vmov	r3, s15
 8002f0e:	61fb      	str	r3, [r7, #28]
 8002f10:	e004      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61fb      	str	r3, [r7, #28]
 8002f16:	e001      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002f18:	4b06      	ldr	r3, [pc, #24]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x240>)
 8002f1a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002f1c:	69fb      	ldr	r3, [r7, #28]
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3724      	adds	r7, #36	@ 0x24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	44020c00 	.word	0x44020c00
 8002f30:	003d0900 	.word	0x003d0900
 8002f34:	03d09000 	.word	0x03d09000
 8002f38:	016e3600 	.word	0x016e3600
 8002f3c:	46000000 	.word	0x46000000
 8002f40:	4c742400 	.word	0x4c742400
 8002f44:	4bb71b00 	.word	0x4bb71b00
 8002f48:	4a742400 	.word	0x4a742400

08002f4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002f50:	f7ff fed0 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8002f54:	4602      	mov	r2, r0
 8002f56:	4b08      	ldr	r3, [pc, #32]	@ (8002f78 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002f58:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002f5a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002f5e:	4907      	ldr	r1, [pc, #28]	@ (8002f7c <HAL_RCC_GetHCLKFreq+0x30>)
 8002f60:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002f62:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002f66:	fa22 f303 	lsr.w	r3, r2, r3
 8002f6a:	4a05      	ldr	r2, [pc, #20]	@ (8002f80 <HAL_RCC_GetHCLKFreq+0x34>)
 8002f6c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8002f6e:	4b04      	ldr	r3, [pc, #16]	@ (8002f80 <HAL_RCC_GetHCLKFreq+0x34>)
 8002f70:	681b      	ldr	r3, [r3, #0]
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	44020c00 	.word	0x44020c00
 8002f7c:	0800d234 	.word	0x0800d234
 8002f80:	20000000 	.word	0x20000000

08002f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8002f88:	f7ff ffe0 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	091b      	lsrs	r3, r3, #4
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	4904      	ldr	r1, [pc, #16]	@ (8002fac <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f9a:	5ccb      	ldrb	r3, [r1, r3]
 8002f9c:	f003 031f 	and.w	r3, r3, #31
 8002fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	44020c00 	.word	0x44020c00
 8002fac:	0800d244 	.word	0x0800d244

08002fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8002fb4:	f7ff ffca 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	0a1b      	lsrs	r3, r3, #8
 8002fc0:	f003 0307 	and.w	r3, r3, #7
 8002fc4:	4904      	ldr	r1, [pc, #16]	@ (8002fd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fc6:	5ccb      	ldrb	r3, [r1, r3]
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	44020c00 	.word	0x44020c00
 8002fd8:	0800d244 	.word	0x0800d244

08002fdc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002fe0:	f7ff ffb4 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	4b06      	ldr	r3, [pc, #24]	@ (8003000 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	0b1b      	lsrs	r3, r3, #12
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	4904      	ldr	r1, [pc, #16]	@ (8003004 <HAL_RCC_GetPCLK3Freq+0x28>)
 8002ff2:	5ccb      	ldrb	r3, [r1, r3]
 8002ff4:	f003 031f 	and.w	r3, r3, #31
 8002ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	44020c00 	.word	0x44020c00
 8003004:	0800d244 	.word	0x0800d244

08003008 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t *pFLatency)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	221f      	movs	r2, #31
 8003016:	601a      	str	r2, [r3, #0]
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8003018:	4b15      	ldr	r3, [pc, #84]	@ (8003070 <HAL_RCC_GetClockConfig+0x68>)
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	f003 0203 	and.w	r2, r3, #3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 8003024:	4b12      	ldr	r3, [pc, #72]	@ (8003070 <HAL_RCC_GetClockConfig+0x68>)
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	60fb      	str	r3, [r7, #12]
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f003 020f 	and.w	r2, r3, #15
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	0a1b      	lsrs	r3, r3, #8
 800304e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003056:	4b07      	ldr	r3, [pc, #28]	@ (8003074 <HAL_RCC_GetClockConfig+0x6c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 020f 	and.w	r2, r3, #15
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	601a      	str	r2, [r3, #0]
}
 8003062:	bf00      	nop
 8003064:	3714      	adds	r7, #20
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	44020c00 	.word	0x44020c00
 8003074:	40022000 	.word	0x40022000

08003078 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800307c:	b0aa      	sub	sp, #168	@ 0xa8
 800307e:	af00      	add	r7, sp, #0
 8003080:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003084:	2300      	movs	r3, #0
 8003086:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800308a:	2300      	movs	r3, #0
 800308c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003090:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003098:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800309c:	2500      	movs	r5, #0
 800309e:	ea54 0305 	orrs.w	r3, r4, r5
 80030a2:	d00b      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80030a4:	4bb8      	ldr	r3, [pc, #736]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80030a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80030aa:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80030ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b4:	4ab4      	ldr	r2, [pc, #720]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80030b6:	430b      	orrs	r3, r1
 80030b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c4:	f002 0801 	and.w	r8, r2, #1
 80030c8:	f04f 0900 	mov.w	r9, #0
 80030cc:	ea58 0309 	orrs.w	r3, r8, r9
 80030d0:	d038      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80030d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030d8:	2b05      	cmp	r3, #5
 80030da:	d819      	bhi.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80030dc:	a201      	add	r2, pc, #4	@ (adr r2, 80030e4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	08003119 	.word	0x08003119
 80030e8:	080030fd 	.word	0x080030fd
 80030ec:	08003111 	.word	0x08003111
 80030f0:	08003119 	.word	0x08003119
 80030f4:	08003119 	.word	0x08003119
 80030f8:	08003119 	.word	0x08003119
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80030fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003100:	3308      	adds	r3, #8
 8003102:	4618      	mov	r0, r3
 8003104:	f001 fff2 	bl	80050ec <RCCEx_PLL2_Config>
 8003108:	4603      	mov	r3, r0
 800310a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 800310e:	e004      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003116:	e000      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8003118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800311a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10c      	bne.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003122:	4b99      	ldr	r3, [pc, #612]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003124:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003128:	f023 0107 	bic.w	r1, r3, #7
 800312c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003132:	4a95      	ldr	r2, [pc, #596]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003134:	430b      	orrs	r3, r1
 8003136:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800313a:	e003      	b.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800313c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003140:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003144:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314c:	f002 0a02 	and.w	sl, r2, #2
 8003150:	f04f 0b00 	mov.w	fp, #0
 8003154:	ea5a 030b 	orrs.w	r3, sl, fp
 8003158:	d03c      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800315a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800315e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003160:	2b28      	cmp	r3, #40	@ 0x28
 8003162:	d01b      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x124>
 8003164:	2b28      	cmp	r3, #40	@ 0x28
 8003166:	d815      	bhi.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003168:	2b20      	cmp	r3, #32
 800316a:	d019      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800316c:	2b20      	cmp	r3, #32
 800316e:	d811      	bhi.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003170:	2b18      	cmp	r3, #24
 8003172:	d017      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003174:	2b18      	cmp	r3, #24
 8003176:	d80d      	bhi.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003178:	2b00      	cmp	r3, #0
 800317a:	d015      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800317c:	2b08      	cmp	r3, #8
 800317e:	d109      	bne.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003180:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003184:	3308      	adds	r3, #8
 8003186:	4618      	mov	r0, r3
 8003188:	f001 ffb0 	bl	80050ec <RCCEx_PLL2_Config>
 800318c:	4603      	mov	r3, r0
 800318e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8003192:	e00a      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800319a:	e006      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800319c:	bf00      	nop
 800319e:	e004      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80031a0:	bf00      	nop
 80031a2:	e002      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80031a4:	bf00      	nop
 80031a6:	e000      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80031a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031aa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10c      	bne.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80031b2:	4b75      	ldr	r3, [pc, #468]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80031b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80031b8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80031bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c2:	4a71      	ldr	r2, [pc, #452]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80031c4:	430b      	orrs	r3, r1
 80031c6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80031ca:	e003      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031cc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031d0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031dc:	f002 0304 	and.w	r3, r2, #4
 80031e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80031e4:	2300      	movs	r3, #0
 80031e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80031ea:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80031ee:	460b      	mov	r3, r1
 80031f0:	4313      	orrs	r3, r2
 80031f2:	d040      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80031f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031fa:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80031fe:	d01e      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8003200:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003204:	d817      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800320a:	d01a      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 800320c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003210:	d811      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003212:	2bc0      	cmp	r3, #192	@ 0xc0
 8003214:	d017      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003216:	2bc0      	cmp	r3, #192	@ 0xc0
 8003218:	d80d      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800321a:	2b00      	cmp	r3, #0
 800321c:	d015      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800321e:	2b40      	cmp	r3, #64	@ 0x40
 8003220:	d109      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003222:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003226:	3308      	adds	r3, #8
 8003228:	4618      	mov	r0, r3
 800322a:	f001 ff5f 	bl	80050ec <RCCEx_PLL2_Config>
 800322e:	4603      	mov	r3, r0
 8003230:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003234:	e00a      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800323c:	e006      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800323e:	bf00      	nop
 8003240:	e004      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003242:	bf00      	nop
 8003244:	e002      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003246:	bf00      	nop
 8003248:	e000      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800324a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800324c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10c      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003254:	4b4c      	ldr	r3, [pc, #304]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003256:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800325a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800325e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003264:	4a48      	ldr	r2, [pc, #288]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003266:	430b      	orrs	r3, r1
 8003268:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800326c:	e003      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800326e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003272:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003276:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800327a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003282:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003286:	2300      	movs	r3, #0
 8003288:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800328c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003290:	460b      	mov	r3, r1
 8003292:	4313      	orrs	r3, r2
 8003294:	d043      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003296:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80032a0:	d021      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80032a2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80032a6:	d81a      	bhi.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x266>
 80032a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032ac:	d01d      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x272>
 80032ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032b2:	d814      	bhi.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x266>
 80032b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80032b8:	d019      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x276>
 80032ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80032be:	d80e      	bhi.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x266>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d016      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80032c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032c8:	d109      	bne.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032ce:	3308      	adds	r3, #8
 80032d0:	4618      	mov	r0, r3
 80032d2:	f001 ff0b 	bl	80050ec <RCCEx_PLL2_Config>
 80032d6:	4603      	mov	r3, r0
 80032d8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80032dc:	e00a      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80032e4:	e006      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80032e6:	bf00      	nop
 80032e8:	e004      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80032ea:	bf00      	nop
 80032ec:	e002      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80032ee:	bf00      	nop
 80032f0:	e000      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80032f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032f4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d10c      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80032fc:	4b22      	ldr	r3, [pc, #136]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003302:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003306:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800330a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330c:	4a1e      	ldr	r2, [pc, #120]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800330e:	430b      	orrs	r3, r1
 8003310:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003314:	e003      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003316:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800331a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800331e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003326:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800332a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800332c:	2300      	movs	r3, #0
 800332e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003330:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003334:	460b      	mov	r3, r1
 8003336:	4313      	orrs	r3, r2
 8003338:	d03e      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800333a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800333e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003340:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003344:	d01b      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003346:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800334a:	d814      	bhi.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800334c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003350:	d017      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8003352:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003356:	d80e      	bhi.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003358:	2b00      	cmp	r3, #0
 800335a:	d017      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x314>
 800335c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003360:	d109      	bne.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003362:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003366:	3308      	adds	r3, #8
 8003368:	4618      	mov	r0, r3
 800336a:	f001 febf 	bl	80050ec <RCCEx_PLL2_Config>
 800336e:	4603      	mov	r3, r0
 8003370:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003374:	e00b      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800337c:	e007      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800337e:	bf00      	nop
 8003380:	e005      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003382:	bf00      	nop
 8003384:	e003      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003386:	bf00      	nop
 8003388:	44020c00 	.word	0x44020c00
        break;
 800338c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800338e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10c      	bne.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003396:	4ba5      	ldr	r3, [pc, #660]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003398:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800339c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80033a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a6:	4aa1      	ldr	r2, [pc, #644]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80033a8:	430b      	orrs	r3, r1
 80033aa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80033ae:	e003      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033b4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80033c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80033c6:	2300      	movs	r3, #0
 80033c8:	677b      	str	r3, [r7, #116]	@ 0x74
 80033ca:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80033ce:	460b      	mov	r3, r1
 80033d0:	4313      	orrs	r3, r2
 80033d2:	d03b      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80033d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033da:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80033de:	d01b      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80033e0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80033e4:	d814      	bhi.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80033e6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80033ea:	d017      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80033ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80033f0:	d80e      	bhi.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d014      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80033f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033fa:	d109      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80033fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003400:	3308      	adds	r3, #8
 8003402:	4618      	mov	r0, r3
 8003404:	f001 fe72 	bl	80050ec <RCCEx_PLL2_Config>
 8003408:	4603      	mov	r3, r0
 800340a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800340e:	e008      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003416:	e004      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003418:	bf00      	nop
 800341a:	e002      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 800341c:	bf00      	nop
 800341e:	e000      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003420:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003422:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10c      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800342a:	4b80      	ldr	r3, [pc, #512]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800342c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003430:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003434:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800343a:	4a7c      	ldr	r2, [pc, #496]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800343c:	430b      	orrs	r3, r1
 800343e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003442:	e003      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003444:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003448:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800344c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003454:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003458:	66bb      	str	r3, [r7, #104]	@ 0x68
 800345a:	2300      	movs	r3, #0
 800345c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800345e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003462:	460b      	mov	r3, r1
 8003464:	4313      	orrs	r3, r2
 8003466:	d033      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003468:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800346c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800346e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003472:	d015      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003474:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003478:	d80e      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800347a:	2b00      	cmp	r3, #0
 800347c:	d012      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800347e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003482:	d109      	bne.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003484:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003488:	3308      	adds	r3, #8
 800348a:	4618      	mov	r0, r3
 800348c:	f001 fe2e 	bl	80050ec <RCCEx_PLL2_Config>
 8003490:	4603      	mov	r3, r0
 8003492:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003496:	e006      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800349e:	e002      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80034a0:	bf00      	nop
 80034a2:	e000      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80034a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034a6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10c      	bne.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80034ae:	4b5f      	ldr	r3, [pc, #380]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80034b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80034b4:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80034b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034be:	4a5b      	ldr	r2, [pc, #364]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80034c0:	430b      	orrs	r3, r1
 80034c2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80034c6:	e003      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034cc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80034d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d8:	2100      	movs	r1, #0
 80034da:	6639      	str	r1, [r7, #96]	@ 0x60
 80034dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80034e2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80034e6:	460b      	mov	r3, r1
 80034e8:	4313      	orrs	r3, r2
 80034ea:	d033      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80034ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034f6:	d015      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80034f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034fc:	d80e      	bhi.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d012      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003502:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003506:	d109      	bne.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003508:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800350c:	3308      	adds	r3, #8
 800350e:	4618      	mov	r0, r3
 8003510:	f001 fdec 	bl	80050ec <RCCEx_PLL2_Config>
 8003514:	4603      	mov	r3, r0
 8003516:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 800351a:	e006      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003522:	e002      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003524:	bf00      	nop
 8003526:	e000      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003528:	bf00      	nop
    }
    if (ret == HAL_OK)
 800352a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d10c      	bne.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003532:	4b3e      	ldr	r3, [pc, #248]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003534:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003538:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800353c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003542:	4a3a      	ldr	r2, [pc, #232]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003544:	430b      	orrs	r3, r1
 8003546:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800354a:	e003      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800354c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003550:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003554:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800355c:	2100      	movs	r1, #0
 800355e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003564:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003566:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800356a:	460b      	mov	r3, r1
 800356c:	4313      	orrs	r3, r2
 800356e:	d00e      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003570:	4b2e      	ldr	r3, [pc, #184]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	4a2d      	ldr	r2, [pc, #180]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003576:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800357a:	61d3      	str	r3, [r2, #28]
 800357c:	4b2b      	ldr	r3, [pc, #172]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800357e:	69d9      	ldr	r1, [r3, #28]
 8003580:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003584:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003588:	4a28      	ldr	r2, [pc, #160]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800358a:	430b      	orrs	r3, r1
 800358c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800358e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003596:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800359a:	653b      	str	r3, [r7, #80]	@ 0x50
 800359c:	2300      	movs	r3, #0
 800359e:	657b      	str	r3, [r7, #84]	@ 0x54
 80035a0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80035a4:	460b      	mov	r3, r1
 80035a6:	4313      	orrs	r3, r2
 80035a8:	d046      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80035aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80035b4:	d021      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x582>
 80035b6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80035ba:	d81a      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80035bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c0:	d01d      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x586>
 80035c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c6:	d814      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80035c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035cc:	d019      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80035ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035d2:	d80e      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d016      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80035d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035dc:	d109      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035e2:	3308      	adds	r3, #8
 80035e4:	4618      	mov	r0, r3
 80035e6:	f001 fd81 	bl	80050ec <RCCEx_PLL2_Config>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80035f0:	e00a      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80035f8:	e006      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80035fa:	bf00      	nop
 80035fc:	e004      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80035fe:	bf00      	nop
 8003600:	e002      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003602:	bf00      	nop
 8003604:	e000      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003606:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003608:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10f      	bne.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003612:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003616:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800361a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800361e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003620:	4a02      	ldr	r2, [pc, #8]	@ (800362c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003622:	430b      	orrs	r3, r1
 8003624:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003628:	e006      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800362a:	bf00      	nop
 800362c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003630:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003634:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003638:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800363c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003640:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003644:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003646:	2300      	movs	r3, #0
 8003648:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800364a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800364e:	460b      	mov	r3, r1
 8003650:	4313      	orrs	r3, r2
 8003652:	d043      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003654:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800365e:	d021      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003660:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003664:	d81a      	bhi.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003666:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800366a:	d01d      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x630>
 800366c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003670:	d814      	bhi.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003672:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003676:	d019      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003678:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800367c:	d80e      	bhi.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x624>
 800367e:	2b00      	cmp	r3, #0
 8003680:	d016      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003686:	d109      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003688:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800368c:	3308      	adds	r3, #8
 800368e:	4618      	mov	r0, r3
 8003690:	f001 fd2c 	bl	80050ec <RCCEx_PLL2_Config>
 8003694:	4603      	mov	r3, r0
 8003696:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800369a:	e00a      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80036a2:	e006      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80036a4:	bf00      	nop
 80036a6:	e004      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80036a8:	bf00      	nop
 80036aa:	e002      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80036ac:	bf00      	nop
 80036ae:	e000      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80036b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036b2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10c      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80036ba:	4bb6      	ldr	r3, [pc, #728]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80036bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80036c0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80036c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ca:	4ab2      	ldr	r2, [pc, #712]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80036cc:	430b      	orrs	r3, r1
 80036ce:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80036d2:	e003      	b.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036d8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80036dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80036e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80036ea:	2300      	movs	r3, #0
 80036ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80036ee:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80036f2:	460b      	mov	r3, r1
 80036f4:	4313      	orrs	r3, r2
 80036f6:	d030      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80036f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036fe:	2b05      	cmp	r3, #5
 8003700:	d80f      	bhi.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003702:	2b03      	cmp	r3, #3
 8003704:	d211      	bcs.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003706:	2b01      	cmp	r3, #1
 8003708:	d911      	bls.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800370a:	2b02      	cmp	r3, #2
 800370c:	d109      	bne.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800370e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003712:	3308      	adds	r3, #8
 8003714:	4618      	mov	r0, r3
 8003716:	f001 fce9 	bl	80050ec <RCCEx_PLL2_Config>
 800371a:	4603      	mov	r3, r0
 800371c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003720:	e006      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003728:	e002      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800372a:	bf00      	nop
 800372c:	e000      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800372e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003730:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10c      	bne.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003738:	4b96      	ldr	r3, [pc, #600]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800373a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800373e:	f023 0107 	bic.w	r1, r3, #7
 8003742:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003748:	4a92      	ldr	r2, [pc, #584]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800374a:	430b      	orrs	r3, r1
 800374c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003750:	e003      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003752:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003756:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800375a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800375e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003762:	2100      	movs	r1, #0
 8003764:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003766:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800376a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800376c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003770:	460b      	mov	r3, r1
 8003772:	4313      	orrs	r3, r2
 8003774:	d022      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003776:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800377a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800377c:	2b00      	cmp	r3, #0
 800377e:	d005      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003780:	2b08      	cmp	r3, #8
 8003782:	d005      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800378a:	e002      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 800378c:	bf00      	nop
 800378e:	e000      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003792:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10c      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800379a:	4b7e      	ldr	r3, [pc, #504]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800379c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037a0:	f023 0108 	bic.w	r1, r3, #8
 80037a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037aa:	4a7a      	ldr	r2, [pc, #488]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80037ac:	430b      	orrs	r3, r1
 80037ae:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80037b2:	e003      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037b8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80037c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80037ca:	2300      	movs	r3, #0
 80037cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80037ce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80037d2:	460b      	mov	r3, r1
 80037d4:	4313      	orrs	r3, r2
 80037d6:	f000 80b0 	beq.w	800393a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80037da:	4b6f      	ldr	r3, [pc, #444]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80037dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037de:	4a6e      	ldr	r2, [pc, #440]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037e6:	f7fe f877 	bl	80018d8 <HAL_GetTick>
 80037ea:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80037ee:	e00b      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f0:	f7fe f872 	bl	80018d8 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d903      	bls.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003806:	e005      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003808:	4b63      	ldr	r3, [pc, #396]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800380a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b00      	cmp	r3, #0
 8003812:	d0ed      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003814:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003818:	2b00      	cmp	r3, #0
 800381a:	f040 808a 	bne.w	8003932 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800381e:	4b5d      	ldr	r3, [pc, #372]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003824:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003828:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800382c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003830:	2b00      	cmp	r3, #0
 8003832:	d022      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003834:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800383a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800383e:	429a      	cmp	r2, r3
 8003840:	d01b      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003842:	4b54      	ldr	r3, [pc, #336]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003844:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003848:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800384c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003850:	4b50      	ldr	r3, [pc, #320]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003856:	4a4f      	ldr	r2, [pc, #316]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800385c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003860:	4b4c      	ldr	r3, [pc, #304]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003862:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003866:	4a4b      	ldr	r2, [pc, #300]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800386c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003870:	4a48      	ldr	r2, [pc, #288]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003872:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003876:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800387a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d019      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003886:	f7fe f827 	bl	80018d8 <HAL_GetTick>
 800388a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388e:	e00d      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003890:	f7fe f822 	bl	80018d8 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d903      	bls.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80038aa:	e006      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ac:	4b39      	ldr	r3, [pc, #228]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d0ea      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80038ba:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d132      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80038c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038d0:	d10f      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80038d2:	4b30      	ldr	r3, [pc, #192]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80038da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038e0:	091b      	lsrs	r3, r3, #4
 80038e2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80038e6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80038ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038ec:	430b      	orrs	r3, r1
 80038ee:	61d3      	str	r3, [r2, #28]
 80038f0:	e005      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x886>
 80038f2:	4b28      	ldr	r3, [pc, #160]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	4a27      	ldr	r2, [pc, #156]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80038fc:	61d3      	str	r3, [r2, #28]
 80038fe:	4b25      	ldr	r3, [pc, #148]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003900:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003904:	4a23      	ldr	r2, [pc, #140]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003906:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800390a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800390e:	4b21      	ldr	r3, [pc, #132]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003910:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003914:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003918:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800391a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800391e:	4a1d      	ldr	r2, [pc, #116]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003920:	430b      	orrs	r3, r1
 8003922:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003926:	e008      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003928:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800392c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003930:	e003      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003932:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003936:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800393a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800393e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003942:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003946:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003948:	2300      	movs	r3, #0
 800394a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800394c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003950:	460b      	mov	r3, r1
 8003952:	4313      	orrs	r3, r2
 8003954:	d038      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003956:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800395a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395c:	2b30      	cmp	r3, #48	@ 0x30
 800395e:	d014      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003960:	2b30      	cmp	r3, #48	@ 0x30
 8003962:	d80e      	bhi.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003964:	2b20      	cmp	r3, #32
 8003966:	d012      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003968:	2b20      	cmp	r3, #32
 800396a:	d80a      	bhi.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800396c:	2b00      	cmp	r3, #0
 800396e:	d015      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003970:	2b10      	cmp	r3, #16
 8003972:	d106      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003974:	4b07      	ldr	r3, [pc, #28]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003978:	4a06      	ldr	r2, [pc, #24]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800397a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800397e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003980:	e00d      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003988:	e009      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800398a:	bf00      	nop
 800398c:	e007      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800398e:	bf00      	nop
 8003990:	e005      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003992:	bf00      	nop
 8003994:	44020c00 	.word	0x44020c00
 8003998:	44020800 	.word	0x44020800
        break;
 800399c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800399e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80039a6:	4bb5      	ldr	r3, [pc, #724]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80039a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80039ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80039b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039b6:	49b1      	ldr	r1, [pc, #708]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80039be:	e003      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039c4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80039c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80039d4:	623b      	str	r3, [r7, #32]
 80039d6:	2300      	movs	r3, #0
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039da:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80039de:	460b      	mov	r3, r1
 80039e0:	4313      	orrs	r3, r2
 80039e2:	d03c      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80039e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d81d      	bhi.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 80039ee:	a201      	add	r2, pc, #4	@ (adr r2, 80039f4 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80039f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f4:	08003a09 	.word	0x08003a09
 80039f8:	08003a17 	.word	0x08003a17
 80039fc:	08003a2b 	.word	0x08003a2b
 8003a00:	08003a33 	.word	0x08003a33
 8003a04:	08003a33 	.word	0x08003a33
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a08:	4b9c      	ldr	r3, [pc, #624]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	4a9b      	ldr	r2, [pc, #620]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003a0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a12:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003a14:	e00e      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a1a:	3308      	adds	r3, #8
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f001 fb65 	bl	80050ec <RCCEx_PLL2_Config>
 8003a22:	4603      	mov	r3, r0
 8003a24:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003a28:	e004      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a30:	e000      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003a32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a34:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d10c      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003a3c:	4b8f      	ldr	r3, [pc, #572]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a42:	f023 0207 	bic.w	r2, r3, #7
 8003a46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a4c:	498b      	ldr	r1, [pc, #556]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003a54:	e003      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a56:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a5a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003a5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a66:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003a6a:	61bb      	str	r3, [r7, #24]
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003a74:	460b      	mov	r3, r1
 8003a76:	4313      	orrs	r3, r2
 8003a78:	d03c      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003a7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a80:	2b20      	cmp	r3, #32
 8003a82:	d01f      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003a84:	2b20      	cmp	r3, #32
 8003a86:	d819      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003a88:	2b18      	cmp	r3, #24
 8003a8a:	d01d      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003a8c:	2b18      	cmp	r3, #24
 8003a8e:	d815      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d007      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003a98:	e010      	b.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a9a:	4b78      	ldr	r3, [pc, #480]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a9e:	4a77      	ldr	r2, [pc, #476]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aa4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003aa6:	e010      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003aa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aac:	3308      	adds	r3, #8
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f001 fb1c 	bl	80050ec <RCCEx_PLL2_Config>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003aba:	e006      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ac2:	e002      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003ac4:	bf00      	nop
 8003ac6:	e000      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003ac8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aca:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003ad2:	4b6a      	ldr	r3, [pc, #424]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ad8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003adc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae2:	4966      	ldr	r1, [pc, #408]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003aea:	e003      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aec:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003af0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003af4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]
 8003b06:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	d03e      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003b10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b1a:	d020      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b20:	d819      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003b22:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b24:	d01d      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003b26:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b28:	d815      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8003b2e:	2b40      	cmp	r3, #64	@ 0x40
 8003b30:	d007      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8003b32:	e010      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b34:	4b51      	ldr	r3, [pc, #324]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b38:	4a50      	ldr	r2, [pc, #320]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b3e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003b40:	e010      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b46:	3308      	adds	r3, #8
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f001 facf 	bl	80050ec <RCCEx_PLL2_Config>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003b54:	e006      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b5c:	e002      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003b5e:	bf00      	nop
 8003b60:	e000      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b64:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10c      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003b6c:	4b43      	ldr	r3, [pc, #268]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b72:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8003b76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b7c:	493f      	ldr	r1, [pc, #252]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003b84:	e003      	b.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b86:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b8a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b96:	2100      	movs	r1, #0
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	d038      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8003baa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bb4:	d00e      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8003bb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bba:	d815      	bhi.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d017      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003bc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bc4:	d110      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bc6:	4b2d      	ldr	r3, [pc, #180]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bca:	4a2c      	ldr	r2, [pc, #176]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bd0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003bd2:	e00e      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003bd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bd8:	3308      	adds	r3, #8
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f001 fa86 	bl	80050ec <RCCEx_PLL2_Config>
 8003be0:	4603      	mov	r3, r0
 8003be2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003be6:	e004      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003bee:	e000      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8003bf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bf2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003bfa:	4b20      	ldr	r3, [pc, #128]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003bfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0a:	491c      	ldr	r1, [pc, #112]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003c12:	e003      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c14:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c18:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c24:	2100      	movs	r1, #0
 8003c26:	6039      	str	r1, [r7, #0]
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	607b      	str	r3, [r7, #4]
 8003c2e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003c32:	460b      	mov	r3, r1
 8003c34:	4313      	orrs	r3, r2
 8003c36:	d039      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003c38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c3e:	2b30      	cmp	r3, #48	@ 0x30
 8003c40:	d01e      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003c42:	2b30      	cmp	r3, #48	@ 0x30
 8003c44:	d815      	bhi.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8003c46:	2b10      	cmp	r3, #16
 8003c48:	d002      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8003c4a:	2b20      	cmp	r3, #32
 8003c4c:	d007      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003c4e:	e010      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c50:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c54:	4a09      	ldr	r2, [pc, #36]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c5a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003c5c:	e011      	b.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c62:	3308      	adds	r3, #8
 8003c64:	4618      	mov	r0, r3
 8003c66:	f001 fa41 	bl	80050ec <RCCEx_PLL2_Config>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003c70:	e007      	b.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c78:	e003      	b.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8003c7a:	bf00      	nop
 8003c7c:	44020c00 	.word	0x44020c00
        break;
 8003c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c82:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10c      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003cbc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003c8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c90:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c9a:	4908      	ldr	r1, [pc, #32]	@ (8003cbc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003ca2:	e003      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ca8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8003cac:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	37a8      	adds	r7, #168	@ 0xa8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cba:	bf00      	nop
 8003cbc:	44020c00 	.word	0x44020c00

08003cc0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b08b      	sub	sp, #44	@ 0x2c
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003cc8:	4bae      	ldr	r3, [pc, #696]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ccc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003cd2:	4bac      	ldr	r3, [pc, #688]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003cdc:	4ba9      	ldr	r3, [pc, #676]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce0:	0a1b      	lsrs	r3, r3, #8
 8003ce2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ce6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003ce8:	4ba6      	ldr	r3, [pc, #664]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cec:	091b      	lsrs	r3, r3, #4
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003cf4:	4ba3      	ldr	r3, [pc, #652]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf8:	08db      	lsrs	r3, r3, #3
 8003cfa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	fb02 f303 	mul.w	r3, r2, r3
 8003d04:	ee07 3a90 	vmov	s15, r3
 8003d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d0c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 8126 	beq.w	8003f64 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	2b03      	cmp	r3, #3
 8003d1c:	d053      	beq.n	8003dc6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	2b03      	cmp	r3, #3
 8003d22:	d86f      	bhi.n	8003e04 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d003      	beq.n	8003d32 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d02b      	beq.n	8003d88 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003d30:	e068      	b.n	8003e04 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003d32:	4b94      	ldr	r3, [pc, #592]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	08db      	lsrs	r3, r3, #3
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	4a92      	ldr	r2, [pc, #584]	@ (8003f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d42:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	ee07 3a90 	vmov	s15, r3
 8003d4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	ee07 3a90 	vmov	s15, r3
 8003d54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d5c:	6a3b      	ldr	r3, [r7, #32]
 8003d5e:	ee07 3a90 	vmov	s15, r3
 8003d62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d66:	ed97 6a04 	vldr	s12, [r7, #16]
 8003d6a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003f8c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003d6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d82:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003d86:	e068      	b.n	8003e5a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	ee07 3a90 	vmov	s15, r3
 8003d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d92:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003f90 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8003d96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	ee07 3a90 	vmov	s15, r3
 8003da0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003da4:	ed97 6a04 	vldr	s12, [r7, #16]
 8003da8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003f8c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003dac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003db0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003db4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003db8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dc0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003dc4:	e049      	b.n	8003e5a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	ee07 3a90 	vmov	s15, r3
 8003dcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dd0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003f94 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8003dd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	ee07 3a90 	vmov	s15, r3
 8003dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003de2:	ed97 6a04 	vldr	s12, [r7, #16]
 8003de6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003f8c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003df2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dfe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003e02:	e02a      	b.n	8003e5a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003e04:	4b5f      	ldr	r3, [pc, #380]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	08db      	lsrs	r3, r3, #3
 8003e0a:	f003 0303 	and.w	r3, r3, #3
 8003e0e:	4a5e      	ldr	r2, [pc, #376]	@ (8003f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003e10:	fa22 f303 	lsr.w	r3, r2, r3
 8003e14:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	ee07 3a90 	vmov	s15, r3
 8003e1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	ee07 3a90 	vmov	s15, r3
 8003e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	ee07 3a90 	vmov	s15, r3
 8003e34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e38:	ed97 6a04 	vldr	s12, [r7, #16]
 8003e3c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003f8c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003e40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e54:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003e58:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003e5a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e66:	d121      	bne.n	8003eac <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003e68:	4b46      	ldr	r3, [pc, #280]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d017      	beq.n	8003ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003e74:	4b43      	ldr	r3, [pc, #268]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e78:	0a5b      	lsrs	r3, r3, #9
 8003e7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e7e:	ee07 3a90 	vmov	s15, r3
 8003e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8003e86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e8a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003e8e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003e92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e9a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	e006      	b.n	8003eb2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	e002      	b.n	8003eb2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003eb2:	4b34      	ldr	r3, [pc, #208]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ebe:	d121      	bne.n	8003f04 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8003ec0:	4b30      	ldr	r3, [pc, #192]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d017      	beq.n	8003efc <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed0:	0c1b      	lsrs	r3, r3, #16
 8003ed2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ed6:	ee07 3a90 	vmov	s15, r3
 8003eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8003ede:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003ee2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003ee6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003eea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003eee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ef2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	605a      	str	r2, [r3, #4]
 8003efa:	e006      	b.n	8003f0a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	605a      	str	r2, [r3, #4]
 8003f02:	e002      	b.n	8003f0a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f16:	d121      	bne.n	8003f5c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003f18:	4b1a      	ldr	r3, [pc, #104]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d017      	beq.n	8003f54 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003f24:	4b17      	ldr	r3, [pc, #92]	@ (8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f28:	0e1b      	lsrs	r3, r3, #24
 8003f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f2e:	ee07 3a90 	vmov	s15, r3
 8003f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8003f36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f3a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003f3e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003f42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f4a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8003f52:	e010      	b.n	8003f76 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	609a      	str	r2, [r3, #8]
}
 8003f5a:	e00c      	b.n	8003f76 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	609a      	str	r2, [r3, #8]
}
 8003f62:	e008      	b.n	8003f76 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	609a      	str	r2, [r3, #8]
}
 8003f76:	bf00      	nop
 8003f78:	372c      	adds	r7, #44	@ 0x2c
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	44020c00 	.word	0x44020c00
 8003f88:	03d09000 	.word	0x03d09000
 8003f8c:	46000000 	.word	0x46000000
 8003f90:	4a742400 	.word	0x4a742400
 8003f94:	4bb71b00 	.word	0x4bb71b00

08003f98 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b08b      	sub	sp, #44	@ 0x2c
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003fa0:	4bae      	ldr	r3, [pc, #696]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003faa:	4bac      	ldr	r3, [pc, #688]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fae:	f003 0303 	and.w	r3, r3, #3
 8003fb2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8003fb4:	4ba9      	ldr	r3, [pc, #676]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	0a1b      	lsrs	r3, r3, #8
 8003fba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fbe:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003fc0:	4ba6      	ldr	r3, [pc, #664]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc4:	091b      	lsrs	r3, r3, #4
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003fcc:	4ba3      	ldr	r3, [pc, #652]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd0:	08db      	lsrs	r3, r3, #3
 8003fd2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	fb02 f303 	mul.w	r3, r2, r3
 8003fdc:	ee07 3a90 	vmov	s15, r3
 8003fe0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fe4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f000 8126 	beq.w	800423c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d053      	beq.n	800409e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	2b03      	cmp	r3, #3
 8003ffa:	d86f      	bhi.n	80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d003      	beq.n	800400a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	2b02      	cmp	r3, #2
 8004006:	d02b      	beq.n	8004060 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004008:	e068      	b.n	80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800400a:	4b94      	ldr	r3, [pc, #592]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	08db      	lsrs	r3, r3, #3
 8004010:	f003 0303 	and.w	r3, r3, #3
 8004014:	4a92      	ldr	r2, [pc, #584]	@ (8004260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004016:	fa22 f303 	lsr.w	r3, r2, r3
 800401a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	ee07 3a90 	vmov	s15, r3
 8004022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	ee07 3a90 	vmov	s15, r3
 800402c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004030:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	ee07 3a90 	vmov	s15, r3
 800403a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800403e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004042:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004264 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800404a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800404e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800405a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800405e:	e068      	b.n	8004132 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	ee07 3a90 	vmov	s15, r3
 8004066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800406a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800406e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	ee07 3a90 	vmov	s15, r3
 8004078:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800407c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004080:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004264 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004084:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004088:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800408c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004090:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004098:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800409c:	e049      	b.n	8004132 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	ee07 3a90 	vmov	s15, r3
 80040a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800426c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80040ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040ba:	ed97 6a04 	vldr	s12, [r7, #16]
 80040be:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004264 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80040c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80040da:	e02a      	b.n	8004132 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80040dc:	4b5f      	ldr	r3, [pc, #380]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	08db      	lsrs	r3, r3, #3
 80040e2:	f003 0303 	and.w	r3, r3, #3
 80040e6:	4a5e      	ldr	r2, [pc, #376]	@ (8004260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80040e8:	fa22 f303 	lsr.w	r3, r2, r3
 80040ec:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	ee07 3a90 	vmov	s15, r3
 80040f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	ee07 3a90 	vmov	s15, r3
 80040fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	ee07 3a90 	vmov	s15, r3
 800410c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004110:	ed97 6a04 	vldr	s12, [r7, #16]
 8004114:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004264 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004118:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800411c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004120:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004124:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800412c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004130:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004132:	4b4a      	ldr	r3, [pc, #296]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800413a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800413e:	d121      	bne.n	8004184 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004140:	4b46      	ldr	r3, [pc, #280]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d017      	beq.n	800417c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800414c:	4b43      	ldr	r3, [pc, #268]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800414e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004150:	0a5b      	lsrs	r3, r3, #9
 8004152:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004156:	ee07 3a90 	vmov	s15, r3
 800415a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800415e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004162:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004166:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800416a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800416e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004172:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	601a      	str	r2, [r3, #0]
 800417a:	e006      	b.n	800418a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	e002      	b.n	800418a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800418a:	4b34      	ldr	r3, [pc, #208]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004192:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004196:	d121      	bne.n	80041dc <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004198:	4b30      	ldr	r3, [pc, #192]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800419a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800419c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d017      	beq.n	80041d4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80041a4:	4b2d      	ldr	r3, [pc, #180]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a8:	0c1b      	lsrs	r3, r3, #16
 80041aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041ae:	ee07 3a90 	vmov	s15, r3
 80041b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80041b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80041ba:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80041be:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80041c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041ca:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	605a      	str	r2, [r3, #4]
 80041d2:	e006      	b.n	80041e2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	e002      	b.n	80041e2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80041e2:	4b1e      	ldr	r3, [pc, #120]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041ee:	d121      	bne.n	8004234 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80041f0:	4b1a      	ldr	r3, [pc, #104]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d017      	beq.n	800422c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80041fc:	4b17      	ldr	r3, [pc, #92]	@ (800425c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004200:	0e1b      	lsrs	r3, r3, #24
 8004202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004206:	ee07 3a90 	vmov	s15, r3
 800420a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800420e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004212:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004216:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800421a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800421e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004222:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800422a:	e010      	b.n	800424e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	609a      	str	r2, [r3, #8]
}
 8004232:	e00c      	b.n	800424e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	609a      	str	r2, [r3, #8]
}
 800423a:	e008      	b.n	800424e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	609a      	str	r2, [r3, #8]
}
 800424e:	bf00      	nop
 8004250:	372c      	adds	r7, #44	@ 0x2c
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	44020c00 	.word	0x44020c00
 8004260:	03d09000 	.word	0x03d09000
 8004264:	46000000 	.word	0x46000000
 8004268:	4a742400 	.word	0x4a742400
 800426c:	4bb71b00 	.word	0x4bb71b00

08004270 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b08c      	sub	sp, #48	@ 0x30
 8004274:	af00      	add	r7, sp, #0
 8004276:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800427a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800427e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8004282:	430b      	orrs	r3, r1
 8004284:	d14b      	bne.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004286:	4bc4      	ldr	r3, [pc, #784]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004288:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800428c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004290:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004292:	4bc1      	ldr	r3, [pc, #772]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004294:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b02      	cmp	r3, #2
 800429e:	d108      	bne.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042a6:	d104      	bne.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80042a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042ae:	f000 bf14 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80042b2:	4bb9      	ldr	r3, [pc, #740]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80042b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042c0:	d108      	bne.n	80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80042c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042c8:	d104      	bne.n	80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80042ca:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80042ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042d0:	f000 bf03 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80042d4:	4bb0      	ldr	r3, [pc, #704]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042e0:	d119      	bne.n	8004316 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80042e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042e8:	d115      	bne.n	8004316 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80042ea:	4bab      	ldr	r3, [pc, #684]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80042f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042f6:	d30a      	bcc.n	800430e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80042f8:	4ba7      	ldr	r3, [pc, #668]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	0a1b      	lsrs	r3, r3, #8
 80042fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004302:	4aa6      	ldr	r2, [pc, #664]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004304:	fbb2 f3f3 	udiv	r3, r2, r3
 8004308:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800430a:	f000 bee6 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 800430e:	2300      	movs	r3, #0
 8004310:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004312:	f000 bee2 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004316:	2300      	movs	r3, #0
 8004318:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800431a:	f000 bede 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800431e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004322:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8004326:	ea52 0301 	orrs.w	r3, r2, r1
 800432a:	f000 838e 	beq.w	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 800432e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004332:	2a01      	cmp	r2, #1
 8004334:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004338:	f080 86cc 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800433c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004340:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004344:	ea52 0301 	orrs.w	r3, r2, r1
 8004348:	f000 82aa 	beq.w	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800434c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004350:	2a01      	cmp	r2, #1
 8004352:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004356:	f080 86bd 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800435a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800435e:	f1a3 0110 	sub.w	r1, r3, #16
 8004362:	ea52 0301 	orrs.w	r3, r2, r1
 8004366:	f000 8681 	beq.w	800506c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800436a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800436e:	2a01      	cmp	r2, #1
 8004370:	f173 0310 	sbcs.w	r3, r3, #16
 8004374:	f080 86ae 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800437c:	1f19      	subs	r1, r3, #4
 800437e:	ea52 0301 	orrs.w	r3, r2, r1
 8004382:	f000 84b1 	beq.w	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8004386:	e9d7 2300 	ldrd	r2, r3, [r7]
 800438a:	2a01      	cmp	r2, #1
 800438c:	f173 0304 	sbcs.w	r3, r3, #4
 8004390:	f080 86a0 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004394:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004398:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 800439c:	430b      	orrs	r3, r1
 800439e:	f000 85aa 	beq.w	8004ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 80043a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043a6:	497e      	ldr	r1, [pc, #504]	@ (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80043a8:	428a      	cmp	r2, r1
 80043aa:	f173 0300 	sbcs.w	r3, r3, #0
 80043ae:	f080 8691 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80043b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043b6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80043ba:	430b      	orrs	r3, r1
 80043bc:	f000 8532 	beq.w	8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 80043c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043c4:	4977      	ldr	r1, [pc, #476]	@ (80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 80043c6:	428a      	cmp	r2, r1
 80043c8:	f173 0300 	sbcs.w	r3, r3, #0
 80043cc:	f080 8682 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80043d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043d4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80043d8:	430b      	orrs	r3, r1
 80043da:	f000 84bc 	beq.w	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80043de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043e2:	4971      	ldr	r1, [pc, #452]	@ (80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80043e4:	428a      	cmp	r2, r1
 80043e6:	f173 0300 	sbcs.w	r3, r3, #0
 80043ea:	f080 8673 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80043ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043f2:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80043f6:	430b      	orrs	r3, r1
 80043f8:	f000 85f2 	beq.w	8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 80043fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004400:	496a      	ldr	r1, [pc, #424]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8004402:	428a      	cmp	r2, r1
 8004404:	f173 0300 	sbcs.w	r3, r3, #0
 8004408:	f080 8664 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800440c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004410:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004414:	430b      	orrs	r3, r1
 8004416:	f000 81e5 	beq.w	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 800441a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800441e:	4964      	ldr	r1, [pc, #400]	@ (80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8004420:	428a      	cmp	r2, r1
 8004422:	f173 0300 	sbcs.w	r3, r3, #0
 8004426:	f080 8655 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800442a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800442e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004432:	430b      	orrs	r3, r1
 8004434:	f000 83cc 	beq.w	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800443c:	495d      	ldr	r1, [pc, #372]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 800443e:	428a      	cmp	r2, r1
 8004440:	f173 0300 	sbcs.w	r3, r3, #0
 8004444:	f080 8646 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004448:	e9d7 2300 	ldrd	r2, r3, [r7]
 800444c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004450:	430b      	orrs	r3, r1
 8004452:	f000 8331 	beq.w	8004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004456:	e9d7 2300 	ldrd	r2, r3, [r7]
 800445a:	4957      	ldr	r1, [pc, #348]	@ (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 800445c:	428a      	cmp	r2, r1
 800445e:	f173 0300 	sbcs.w	r3, r3, #0
 8004462:	f080 8637 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004466:	e9d7 2300 	ldrd	r2, r3, [r7]
 800446a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800446e:	430b      	orrs	r3, r1
 8004470:	f000 82bb 	beq.w	80049ea <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004478:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800447c:	f173 0300 	sbcs.w	r3, r3, #0
 8004480:	f080 8628 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004484:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004488:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800448c:	430b      	orrs	r3, r1
 800448e:	f000 826d 	beq.w	800496c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8004492:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004496:	f244 0101 	movw	r1, #16385	@ 0x4001
 800449a:	428a      	cmp	r2, r1
 800449c:	f173 0300 	sbcs.w	r3, r3, #0
 80044a0:	f080 8618 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80044a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044a8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80044ac:	430b      	orrs	r3, r1
 80044ae:	f000 821e 	beq.w	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 80044b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044b6:	f242 0101 	movw	r1, #8193	@ 0x2001
 80044ba:	428a      	cmp	r2, r1
 80044bc:	f173 0300 	sbcs.w	r3, r3, #0
 80044c0:	f080 8608 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80044c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044c8:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80044cc:	430b      	orrs	r3, r1
 80044ce:	f000 8137 	beq.w	8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80044d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044d6:	f241 0101 	movw	r1, #4097	@ 0x1001
 80044da:	428a      	cmp	r2, r1
 80044dc:	f173 0300 	sbcs.w	r3, r3, #0
 80044e0:	f080 85f8 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80044e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044e8:	1f11      	subs	r1, r2, #4
 80044ea:	430b      	orrs	r3, r1
 80044ec:	f000 80d2 	beq.w	8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 80044f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044f4:	2a05      	cmp	r2, #5
 80044f6:	f173 0300 	sbcs.w	r3, r3, #0
 80044fa:	f080 85eb 	bcs.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80044fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004502:	1e51      	subs	r1, r2, #1
 8004504:	430b      	orrs	r3, r1
 8004506:	d006      	beq.n	8004516 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800450c:	1e91      	subs	r1, r2, #2
 800450e:	430b      	orrs	r3, r1
 8004510:	d06c      	beq.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8004512:	f000 bddf 	b.w	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004516:	4b20      	ldr	r3, [pc, #128]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004518:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004524:	2b00      	cmp	r3, #0
 8004526:	d104      	bne.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004528:	f7fe fd42 	bl	8002fb0 <HAL_RCC_GetPCLK2Freq>
 800452c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800452e:	f000 bdd4 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004532:	4b19      	ldr	r3, [pc, #100]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800453a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800453e:	d10a      	bne.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8004540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004542:	2b01      	cmp	r3, #1
 8004544:	d107      	bne.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004546:	f107 030c 	add.w	r3, r7, #12
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff fd24 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004554:	e048      	b.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004556:	4b10      	ldr	r3, [pc, #64]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b02      	cmp	r3, #2
 8004560:	d10c      	bne.n	800457c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004564:	2b03      	cmp	r3, #3
 8004566:	d109      	bne.n	800457c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004568:	4b0b      	ldr	r3, [pc, #44]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	08db      	lsrs	r3, r3, #3
 800456e:	f003 0303 	and.w	r3, r3, #3
 8004572:	4a12      	ldr	r2, [pc, #72]	@ (80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004574:	fa22 f303 	lsr.w	r3, r2, r3
 8004578:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800457a:	e035      	b.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800457c:	4b06      	ldr	r3, [pc, #24]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004588:	d11c      	bne.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800458a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800458c:	2b04      	cmp	r3, #4
 800458e:	d119      	bne.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004590:	4b0b      	ldr	r3, [pc, #44]	@ (80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004592:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004594:	e028      	b.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004596:	bf00      	nop
 8004598:	44020c00 	.word	0x44020c00
 800459c:	016e3600 	.word	0x016e3600
 80045a0:	20000001 	.word	0x20000001
 80045a4:	10000001 	.word	0x10000001
 80045a8:	08000001 	.word	0x08000001
 80045ac:	04000001 	.word	0x04000001
 80045b0:	00200001 	.word	0x00200001
 80045b4:	00040001 	.word	0x00040001
 80045b8:	00020001 	.word	0x00020001
 80045bc:	03d09000 	.word	0x03d09000
 80045c0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80045c4:	4b9f      	ldr	r3, [pc, #636]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80045c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d106      	bne.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80045d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d4:	2b05      	cmp	r3, #5
 80045d6:	d103      	bne.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80045d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045de:	e003      	b.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80045e4:	f000 bd79 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80045e8:	f000 bd77 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80045ec:	4b95      	ldr	r3, [pc, #596]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80045ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045f6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80045f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d104      	bne.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80045fe:	f7fe fcc1 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8004602:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004604:	f000 bd69 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004608:	4b8e      	ldr	r3, [pc, #568]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004610:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004614:	d10a      	bne.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004618:	2b08      	cmp	r3, #8
 800461a:	d107      	bne.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800461c:	f107 030c 	add.w	r3, r7, #12
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff fcb9 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800462a:	e031      	b.n	8004690 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800462c:	4b85      	ldr	r3, [pc, #532]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b02      	cmp	r3, #2
 8004636:	d10c      	bne.n	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463a:	2b18      	cmp	r3, #24
 800463c:	d109      	bne.n	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800463e:	4b81      	ldr	r3, [pc, #516]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	08db      	lsrs	r3, r3, #3
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	4a7f      	ldr	r2, [pc, #508]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800464a:	fa22 f303 	lsr.w	r3, r2, r3
 800464e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004650:	e01e      	b.n	8004690 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004652:	4b7c      	ldr	r3, [pc, #496]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800465a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800465e:	d105      	bne.n	800466c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004662:	2b20      	cmp	r3, #32
 8004664:	d102      	bne.n	800466c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004666:	4b79      	ldr	r3, [pc, #484]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004668:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800466a:	e011      	b.n	8004690 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800466c:	4b75      	ldr	r3, [pc, #468]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800466e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b02      	cmp	r3, #2
 8004678:	d106      	bne.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800467a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467c:	2b28      	cmp	r3, #40	@ 0x28
 800467e:	d103      	bne.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004680:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004686:	e003      	b.n	8004690 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004688:	2300      	movs	r3, #0
 800468a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800468c:	f000 bd25 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004690:	f000 bd23 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004694:	4b6b      	ldr	r3, [pc, #428]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004696:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800469a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800469e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80046a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d104      	bne.n	80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80046a6:	f7fe fc6d 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 80046aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80046ac:	f000 bd15 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80046b0:	4b64      	ldr	r3, [pc, #400]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046bc:	d10a      	bne.n	80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80046be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c0:	2b40      	cmp	r3, #64	@ 0x40
 80046c2:	d107      	bne.n	80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046c4:	f107 030c 	add.w	r3, r7, #12
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7ff fc65 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046d2:	e033      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80046d4:	4b5b      	ldr	r3, [pc, #364]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d10c      	bne.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80046e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80046e4:	d109      	bne.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80046e6:	4b57      	ldr	r3, [pc, #348]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	08db      	lsrs	r3, r3, #3
 80046ec:	f003 0303 	and.w	r3, r3, #3
 80046f0:	4a55      	ldr	r2, [pc, #340]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80046f2:	fa22 f303 	lsr.w	r3, r2, r3
 80046f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046f8:	e020      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80046fa:	4b52      	ldr	r3, [pc, #328]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004702:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004706:	d106      	bne.n	8004716 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800470e:	d102      	bne.n	8004716 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004710:	4b4e      	ldr	r3, [pc, #312]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004712:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004714:	e012      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004716:	4b4b      	ldr	r3, [pc, #300]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004718:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b02      	cmp	r3, #2
 8004722:	d107      	bne.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004726:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800472a:	d103      	bne.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 800472c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004730:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004732:	e003      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004738:	f000 bccf 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800473c:	f000 bccd 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004740:	4b40      	ldr	r3, [pc, #256]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004746:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800474a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800474c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474e:	2b00      	cmp	r3, #0
 8004750:	d104      	bne.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004752:	f7fe fc43 	bl	8002fdc <HAL_RCC_GetPCLK3Freq>
 8004756:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004758:	f000 bcbf 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800475c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004762:	d108      	bne.n	8004776 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004764:	f107 030c 	add.w	r3, r7, #12
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff fc15 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004772:	f000 bcb2 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004776:	4b33      	ldr	r3, [pc, #204]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	2b02      	cmp	r3, #2
 8004780:	d10d      	bne.n	800479e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004784:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004788:	d109      	bne.n	800479e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800478a:	4b2e      	ldr	r3, [pc, #184]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	08db      	lsrs	r3, r3, #3
 8004790:	f003 0303 	and.w	r3, r3, #3
 8004794:	4a2c      	ldr	r2, [pc, #176]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004796:	fa22 f303 	lsr.w	r3, r2, r3
 800479a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800479c:	e020      	b.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800479e:	4b29      	ldr	r3, [pc, #164]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047aa:	d106      	bne.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80047ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047b2:	d102      	bne.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80047b4:	4b25      	ldr	r3, [pc, #148]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80047b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047b8:	e012      	b.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80047ba:	4b22      	ldr	r3, [pc, #136]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d107      	bne.n	80047d8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80047c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ca:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80047ce:	d103      	bne.n	80047d8 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80047d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d6:	e003      	b.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80047dc:	f000 bc7d 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80047e0:	f000 bc7b 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80047e4:	4b17      	ldr	r3, [pc, #92]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047ea:	f003 0307 	and.w	r3, r3, #7
 80047ee:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80047f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d104      	bne.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80047f6:	f7fe fba9 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 80047fa:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80047fc:	f000 bc6d 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004802:	2b01      	cmp	r3, #1
 8004804:	d104      	bne.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004806:	f7fe fa75 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 800480a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 800480c:	f000 bc65 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004812:	2b02      	cmp	r3, #2
 8004814:	d108      	bne.n	8004828 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004816:	f107 030c 	add.w	r3, r7, #12
 800481a:	4618      	mov	r0, r3
 800481c:	f7ff fbbc 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004824:	f000 bc59 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004828:	4b06      	ldr	r3, [pc, #24]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004830:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004834:	d10e      	bne.n	8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8004836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004838:	2b03      	cmp	r3, #3
 800483a:	d10b      	bne.n	8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 800483c:	4b04      	ldr	r3, [pc, #16]	@ (8004850 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800483e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004840:	e02c      	b.n	800489c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8004842:	bf00      	nop
 8004844:	44020c00 	.word	0x44020c00
 8004848:	03d09000 	.word	0x03d09000
 800484c:	003d0900 	.word	0x003d0900
 8004850:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004854:	4b95      	ldr	r3, [pc, #596]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b02      	cmp	r3, #2
 800485e:	d10c      	bne.n	800487a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004862:	2b04      	cmp	r3, #4
 8004864:	d109      	bne.n	800487a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004866:	4b91      	ldr	r3, [pc, #580]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	08db      	lsrs	r3, r3, #3
 800486c:	f003 0303 	and.w	r3, r3, #3
 8004870:	4a8f      	ldr	r2, [pc, #572]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004872:	fa22 f303 	lsr.w	r3, r2, r3
 8004876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004878:	e010      	b.n	800489c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800487a:	4b8c      	ldr	r3, [pc, #560]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004882:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004886:	d105      	bne.n	8004894 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488a:	2b05      	cmp	r3, #5
 800488c:	d102      	bne.n	8004894 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 800488e:	4b89      	ldr	r3, [pc, #548]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004890:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004892:	e003      	b.n	800489c <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004898:	f000 bc1f 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800489c:	f000 bc1d 	b.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80048a0:	4b82      	ldr	r3, [pc, #520]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80048a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048a6:	f003 0308 	and.w	r3, r3, #8
 80048aa:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80048ac:	4b7f      	ldr	r3, [pc, #508]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80048ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d106      	bne.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80048ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d103      	bne.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80048c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c6:	e011      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80048c8:	4b78      	ldr	r3, [pc, #480]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80048ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048d6:	d106      	bne.n	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80048d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d103      	bne.n	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80048de:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80048e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048e4:	e002      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80048ea:	e3f6      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80048ec:	e3f5      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80048ee:	4b6f      	ldr	r3, [pc, #444]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80048f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80048f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048f8:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80048fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d103      	bne.n	8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004900:	f7fe fb40 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8004904:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004906:	e3e8      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800490e:	d107      	bne.n	8004920 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004910:	f107 030c 	add.w	r3, r7, #12
 8004914:	4618      	mov	r0, r3
 8004916:	f7ff fb3f 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800491e:	e3dc      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004920:	4b62      	ldr	r3, [pc, #392]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b02      	cmp	r3, #2
 800492a:	d10d      	bne.n	8004948 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800492c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004932:	d109      	bne.n	8004948 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004934:	4b5d      	ldr	r3, [pc, #372]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	08db      	lsrs	r3, r3, #3
 800493a:	f003 0303 	and.w	r3, r3, #3
 800493e:	4a5c      	ldr	r2, [pc, #368]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004940:	fa22 f303 	lsr.w	r3, r2, r3
 8004944:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004946:	e010      	b.n	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004948:	4b58      	ldr	r3, [pc, #352]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004954:	d106      	bne.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004958:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800495c:	d102      	bne.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800495e:	4b55      	ldr	r3, [pc, #340]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004960:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004962:	e002      	b.n	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004968:	e3b7      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800496a:	e3b6      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800496c:	4b4f      	ldr	r3, [pc, #316]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800496e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004972:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004976:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800497a:	2b00      	cmp	r3, #0
 800497c:	d103      	bne.n	8004986 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800497e:	f7fe fb01 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8004982:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004984:	e3a9      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8004986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004988:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800498c:	d107      	bne.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800498e:	f107 030c 	add.w	r3, r7, #12
 8004992:	4618      	mov	r0, r3
 8004994:	f7ff fb00 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800499c:	e39d      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800499e:	4b43      	ldr	r3, [pc, #268]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d10d      	bne.n	80049c6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80049aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049b0:	d109      	bne.n	80049c6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80049b2:	4b3e      	ldr	r3, [pc, #248]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	08db      	lsrs	r3, r3, #3
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	4a3c      	ldr	r2, [pc, #240]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80049be:	fa22 f303 	lsr.w	r3, r2, r3
 80049c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049c4:	e010      	b.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80049c6:	4b39      	ldr	r3, [pc, #228]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049d2:	d106      	bne.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80049d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80049da:	d102      	bne.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80049dc:	4b35      	ldr	r3, [pc, #212]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80049de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049e0:	e002      	b.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049e6:	e378      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80049e8:	e377      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80049ea:	4b30      	ldr	r3, [pc, #192]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80049ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80049f0:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80049f4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80049f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d103      	bne.n	8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80049fc:	f7fe fac2 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8004a00:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004a02:	e36a      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8004a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a0a:	d107      	bne.n	8004a1c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a0c:	f107 030c 	add.w	r3, r7, #12
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff fac1 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a1a:	e35e      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004a1c:	4b23      	ldr	r3, [pc, #140]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d10d      	bne.n	8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a2e:	d109      	bne.n	8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a30:	4b1e      	ldr	r3, [pc, #120]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	08db      	lsrs	r3, r3, #3
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a42:	e34a      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004a44:	2300      	movs	r3, #0
 8004a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a48:	e347      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004a4a:	4b18      	ldr	r3, [pc, #96]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a50:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004a54:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8004a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d103      	bne.n	8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004a5c:	f7fe fabe 	bl	8002fdc <HAL_RCC_GetPCLK3Freq>
 8004a60:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004a62:	e33a      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8004a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a6a:	d107      	bne.n	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a6c:	f107 030c 	add.w	r3, r7, #12
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7ff fa91 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a7a:	e32e      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d10d      	bne.n	8004aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8004a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a8e:	d109      	bne.n	8004aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a90:	4b06      	ldr	r3, [pc, #24]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	08db      	lsrs	r3, r3, #3
 8004a96:	f003 0303 	and.w	r3, r3, #3
 8004a9a:	4a05      	ldr	r2, [pc, #20]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004aa2:	e31a      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004aa8:	e317      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004aaa:	bf00      	nop
 8004aac:	44020c00 	.word	0x44020c00
 8004ab0:	03d09000 	.word	0x03d09000
 8004ab4:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004ab8:	4b9b      	ldr	r3, [pc, #620]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004aba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004abe:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ac2:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8004ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004aca:	d044      	beq.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ace:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004ad2:	d879      	bhi.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ada:	d02d      	beq.n	8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8004adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae2:	d871      	bhi.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aea:	d017      	beq.n	8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8004aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004af2:	d869      	bhi.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d004      	beq.n	8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8004afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b00:	d004      	beq.n	8004b0c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8004b02:	e061      	b.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8004b04:	f7fe fa6a 	bl	8002fdc <HAL_RCC_GetPCLK3Freq>
 8004b08:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004b0a:	e060      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b0c:	f107 030c 	add.w	r3, r7, #12
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff fa41 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004b1a:	e058      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b1c:	4b82      	ldr	r3, [pc, #520]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004b1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d103      	bne.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8004b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004b30:	e04d      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004b32:	2300      	movs	r3, #0
 8004b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004b36:	e04a      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004b38:	4b7b      	ldr	r3, [pc, #492]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004b3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b46:	d103      	bne.n	8004b50 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8004b48:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004b4e:	e03e      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004b50:	2300      	movs	r3, #0
 8004b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004b54:	e03b      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004b56:	4b74      	ldr	r3, [pc, #464]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004b58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b5c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004b60:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004b62:	4b71      	ldr	r3, [pc, #452]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d10c      	bne.n	8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d109      	bne.n	8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b74:	4b6c      	ldr	r3, [pc, #432]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	08db      	lsrs	r3, r3, #3
 8004b7a:	f003 0303 	and.w	r3, r3, #3
 8004b7e:	4a6b      	ldr	r2, [pc, #428]	@ (8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004b80:	fa22 f303 	lsr.w	r3, r2, r3
 8004b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b86:	e01e      	b.n	8004bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004b88:	4b67      	ldr	r3, [pc, #412]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b94:	d106      	bne.n	8004ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b9c:	d102      	bne.n	8004ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004b9e:	4b64      	ldr	r3, [pc, #400]	@ (8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ba2:	e010      	b.n	8004bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004ba4:	4b60      	ldr	r3, [pc, #384]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004bb0:	d106      	bne.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bb8:	d102      	bne.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004bba:	4b5e      	ldr	r3, [pc, #376]	@ (8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bbe:	e002      	b.n	8004bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004bc4:	e003      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8004bc6:	e002      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004bcc:	bf00      	nop
          }
        }
        break;
 8004bce:	e284      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004bd0:	4b55      	ldr	r3, [pc, #340]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004bd2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004bd6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004bda:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8004bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bde:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004be2:	d044      	beq.n	8004c6e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8004be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004bea:	d879      	bhi.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bf2:	d02d      	beq.n	8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8004bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bfa:	d871      	bhi.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c02:	d017      	beq.n	8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8004c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c0a:	d869      	bhi.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d004      	beq.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8004c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c18:	d004      	beq.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004c1a:	e061      	b.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8004c1c:	f7fe f9b2 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8004c20:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004c22:	e060      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c24:	f107 030c 	add.w	r3, r7, #12
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff f9b5 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004c32:	e058      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c34:	4b3c      	ldr	r3, [pc, #240]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004c36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d103      	bne.n	8004c4a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8004c42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004c48:	e04d      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004c4e:	e04a      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004c50:	4b35      	ldr	r3, [pc, #212]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004c52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c5e:	d103      	bne.n	8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8004c60:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004c66:	e03e      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004c6c:	e03b      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004c6e:	4b2e      	ldr	r3, [pc, #184]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004c70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c74:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004c78:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004c7a:	4b2b      	ldr	r3, [pc, #172]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d10c      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d109      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c8c:	4b26      	ldr	r3, [pc, #152]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	08db      	lsrs	r3, r3, #3
 8004c92:	f003 0303 	and.w	r3, r3, #3
 8004c96:	4a25      	ldr	r2, [pc, #148]	@ (8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004c98:	fa22 f303 	lsr.w	r3, r2, r3
 8004c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c9e:	e01e      	b.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004ca0:	4b21      	ldr	r3, [pc, #132]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cac:	d106      	bne.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cb4:	d102      	bne.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cba:	e010      	b.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cc8:	d106      	bne.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8004cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ccc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cd0:	d102      	bne.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004cd2:	4b18      	ldr	r3, [pc, #96]	@ (8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cd6:	e002      	b.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004cdc:	e003      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8004cde:	e002      	b.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004ce4:	bf00      	nop
          }
        }
        break;
 8004ce6:	e1f8      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8004cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d00:	d105      	bne.n	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8004d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d102      	bne.n	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8004d08:	4b0a      	ldr	r3, [pc, #40]	@ (8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8004d0c:	e1e5      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8004d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d14:	d110      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004d16:	f107 0318 	add.w	r3, r7, #24
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe ffd0 	bl	8003cc0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d24:	e1d9      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004d26:	bf00      	nop
 8004d28:	44020c00 	.word	0x44020c00
 8004d2c:	03d09000 	.word	0x03d09000
 8004d30:	003d0900 	.word	0x003d0900
 8004d34:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8004d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d3e:	d107      	bne.n	8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d40:	f107 030c 	add.w	r3, r7, #12
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7ff f927 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d4e:	e1c4      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d54:	e1c1      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004d56:	4b9d      	ldr	r3, [pc, #628]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004d58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d64:	2b04      	cmp	r3, #4
 8004d66:	d859      	bhi.n	8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8004d68:	a201      	add	r2, pc, #4	@ (adr r2, 8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6e:	bf00      	nop
 8004d70:	08004d85 	.word	0x08004d85
 8004d74:	08004d95 	.word	0x08004d95
 8004d78:	08004e1d 	.word	0x08004e1d
 8004d7c:	08004da5 	.word	0x08004da5
 8004d80:	08004dab 	.word	0x08004dab
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004d84:	f107 0318 	add.w	r3, r7, #24
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fe ff99 	bl	8003cc0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004d92:	e046      	b.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d94:	f107 030c 	add.w	r3, r7, #12
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7ff f8fd 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004da2:	e03e      	b.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004da4:	4b8a      	ldr	r3, [pc, #552]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004da8:	e03b      	b.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004daa:	4b88      	ldr	r3, [pc, #544]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004dac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004db0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004db4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004db6:	4b85      	ldr	r3, [pc, #532]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d10c      	bne.n	8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d109      	bne.n	8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004dc8:	4b80      	ldr	r3, [pc, #512]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	08db      	lsrs	r3, r3, #3
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	4a80      	ldr	r2, [pc, #512]	@ (8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8004dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dda:	e01e      	b.n	8004e1a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004ddc:	4b7b      	ldr	r3, [pc, #492]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004de8:	d106      	bne.n	8004df8 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8004dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004df0:	d102      	bne.n	8004df8 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004df2:	4b79      	ldr	r3, [pc, #484]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004df6:	e010      	b.n	8004e1a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004df8:	4b74      	ldr	r3, [pc, #464]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e04:	d106      	bne.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e0c:	d102      	bne.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004e0e:	4b73      	ldr	r3, [pc, #460]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e12:	e002      	b.n	8004e1a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004e14:	2300      	movs	r3, #0
 8004e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004e18:	e003      	b.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8004e1a:	e002      	b.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e20:	bf00      	nop
          }
        }
        break;
 8004e22:	e15a      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8004e24:	4b69      	ldr	r3, [pc, #420]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8004e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e32:	2b20      	cmp	r3, #32
 8004e34:	d022      	beq.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8004e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e38:	2b20      	cmp	r3, #32
 8004e3a:	d858      	bhi.n	8004eee <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3e:	2b18      	cmp	r3, #24
 8004e40:	d019      	beq.n	8004e76 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8004e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e44:	2b18      	cmp	r3, #24
 8004e46:	d852      	bhi.n	8004eee <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8004e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d008      	beq.n	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004e54:	e04b      	b.n	8004eee <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004e56:	f107 0318 	add.w	r3, r7, #24
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7fe ff30 	bl	8003cc0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e64:	e046      	b.n	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e66:	f107 030c 	add.w	r3, r7, #12
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7ff f894 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e74:	e03e      	b.n	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004e76:	4b56      	ldr	r3, [pc, #344]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e7a:	e03b      	b.n	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004e7c:	4b53      	ldr	r3, [pc, #332]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004e7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e82:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004e86:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004e88:	4b50      	ldr	r3, [pc, #320]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d10c      	bne.n	8004eae <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8004e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d109      	bne.n	8004eae <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	08db      	lsrs	r3, r3, #3
 8004ea0:	f003 0303 	and.w	r3, r3, #3
 8004ea4:	4a4b      	ldr	r2, [pc, #300]	@ (8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eac:	e01e      	b.n	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004eae:	4b47      	ldr	r3, [pc, #284]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eba:	d106      	bne.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ec2:	d102      	bne.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004ec4:	4b44      	ldr	r3, [pc, #272]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ec8:	e010      	b.n	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004eca:	4b40      	ldr	r3, [pc, #256]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ed6:	d106      	bne.n	8004ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ede:	d102      	bne.n	8004ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004ee0:	4b3e      	ldr	r3, [pc, #248]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ee4:	e002      	b.n	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004eea:	e003      	b.n	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8004eec:	e002      	b.n	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004ef2:	bf00      	nop
          }
        }
        break;
 8004ef4:	e0f1      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8004ef6:	4b35      	ldr	r3, [pc, #212]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004efc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004f00:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8004f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f08:	d023      	beq.n	8004f52 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f10:	d858      	bhi.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8004f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f14:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f16:	d019      	beq.n	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8004f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f1c:	d852      	bhi.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8004f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d003      	beq.n	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8004f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f26:	2b40      	cmp	r3, #64	@ 0x40
 8004f28:	d008      	beq.n	8004f3c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8004f2a:	e04b      	b.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f2c:	f107 0318 	add.w	r3, r7, #24
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7fe fec5 	bl	8003cc0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f3a:	e046      	b.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f3c:	f107 030c 	add.w	r3, r7, #12
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7ff f829 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f4a:	e03e      	b.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004f4c:	4b20      	ldr	r3, [pc, #128]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f50:	e03b      	b.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004f52:	4b1e      	ldr	r3, [pc, #120]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f58:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004f5c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d10c      	bne.n	8004f84 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d109      	bne.n	8004f84 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f70:	4b16      	ldr	r3, [pc, #88]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	08db      	lsrs	r3, r3, #3
 8004f76:	f003 0303 	and.w	r3, r3, #3
 8004f7a:	4a16      	ldr	r2, [pc, #88]	@ (8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f82:	e01e      	b.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004f84:	4b11      	ldr	r3, [pc, #68]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f90:	d106      	bne.n	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f98:	d102      	bne.n	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f9e:	e010      	b.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fac:	d106      	bne.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004fb4:	d102      	bne.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004fb6:	4b09      	ldr	r3, [pc, #36]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fba:	e002      	b.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004fc0:	e003      	b.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8004fc2:	e002      	b.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004fc8:	bf00      	nop
          }
        }
        break;
 8004fca:	e086      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004fcc:	44020c00 	.word	0x44020c00
 8004fd0:	00bb8000 	.word	0x00bb8000
 8004fd4:	03d09000 	.word	0x03d09000
 8004fd8:	003d0900 	.word	0x003d0900
 8004fdc:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004fe0:	4b40      	ldr	r3, [pc, #256]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004fe2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fe6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fea:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8004fec:	4b3d      	ldr	r3, [pc, #244]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ff8:	d105      	bne.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8004ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d102      	bne.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8005000:	4b39      	ldr	r3, [pc, #228]	@ (80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005002:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005004:	e031      	b.n	800506a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8005006:	4b37      	ldr	r3, [pc, #220]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800500e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005012:	d10a      	bne.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8005014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005016:	2b10      	cmp	r3, #16
 8005018:	d107      	bne.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800501a:	f107 0318 	add.w	r3, r7, #24
 800501e:	4618      	mov	r0, r3
 8005020:	f7fe fe4e 	bl	8003cc0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005028:	e01f      	b.n	800506a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800502a:	4b2e      	ldr	r3, [pc, #184]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800502c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b02      	cmp	r3, #2
 8005036:	d106      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503a:	2b20      	cmp	r3, #32
 800503c:	d103      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 800503e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005042:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005044:	e011      	b.n	800506a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005046:	4b27      	ldr	r3, [pc, #156]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005048:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800504c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005050:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005054:	d106      	bne.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8005056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005058:	2b30      	cmp	r3, #48	@ 0x30
 800505a:	d103      	bne.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 800505c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005060:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005062:	e002      	b.n	800506a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005068:	e037      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800506a:	e036      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800506c:	4b1d      	ldr	r3, [pc, #116]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800506e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005072:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005076:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507a:	2b10      	cmp	r3, #16
 800507c:	d107      	bne.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800507e:	f107 0318 	add.w	r3, r7, #24
 8005082:	4618      	mov	r0, r3
 8005084:	f7fe fe1c 	bl	8003cc0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 800508c:	e025      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 800508e:	4b15      	ldr	r3, [pc, #84]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005096:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800509a:	d10a      	bne.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 800509c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509e:	2b20      	cmp	r3, #32
 80050a0:	d107      	bne.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050a2:	f107 030c 	add.w	r3, r7, #12
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7fe ff76 	bl	8003f98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050b0:	e00f      	b.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80050b2:	4b0c      	ldr	r3, [pc, #48]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050be:	d105      	bne.n	80050cc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 80050c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c2:	2b30      	cmp	r3, #48	@ 0x30
 80050c4:	d102      	bne.n	80050cc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 80050c6:	4b08      	ldr	r3, [pc, #32]	@ (80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80050c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050ca:	e002      	b.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 80050d0:	e003      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80050d2:	e002      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050d8:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80050da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3730      	adds	r7, #48	@ 0x30
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	44020c00 	.word	0x44020c00
 80050e8:	02dc6c00 	.word	0x02dc6c00

080050ec <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80050f4:	4b48      	ldr	r3, [pc, #288]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a47      	ldr	r2, [pc, #284]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80050fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80050fe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005100:	f7fc fbea 	bl	80018d8 <HAL_GetTick>
 8005104:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005106:	e008      	b.n	800511a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005108:	f7fc fbe6 	bl	80018d8 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e07a      	b.n	8005210 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800511a:	4b3f      	ldr	r3, [pc, #252]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1f0      	bne.n	8005108 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005126:	4b3c      	ldr	r3, [pc, #240]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 8005128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800512e:	f023 0303 	bic.w	r3, r3, #3
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	6811      	ldr	r1, [r2, #0]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	6852      	ldr	r2, [r2, #4]
 800513a:	0212      	lsls	r2, r2, #8
 800513c:	430a      	orrs	r2, r1
 800513e:	4936      	ldr	r1, [pc, #216]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 8005140:	4313      	orrs	r3, r2
 8005142:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	3b01      	subs	r3, #1
 800514a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	3b01      	subs	r3, #1
 8005154:	025b      	lsls	r3, r3, #9
 8005156:	b29b      	uxth	r3, r3
 8005158:	431a      	orrs	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	3b01      	subs	r3, #1
 8005160:	041b      	lsls	r3, r3, #16
 8005162:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005166:	431a      	orrs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	3b01      	subs	r3, #1
 800516e:	061b      	lsls	r3, r3, #24
 8005170:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005174:	4928      	ldr	r1, [pc, #160]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 8005176:	4313      	orrs	r3, r2
 8005178:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800517a:	4b27      	ldr	r3, [pc, #156]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 800517c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517e:	f023 020c 	bic.w	r2, r3, #12
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	4924      	ldr	r1, [pc, #144]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 8005188:	4313      	orrs	r3, r2
 800518a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800518c:	4b22      	ldr	r3, [pc, #136]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 800518e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005190:	f023 0220 	bic.w	r2, r3, #32
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	491f      	ldr	r1, [pc, #124]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 800519a:	4313      	orrs	r3, r2
 800519c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800519e:	4b1e      	ldr	r3, [pc, #120]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a6:	491c      	ldr	r1, [pc, #112]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80051ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b0:	4a19      	ldr	r2, [pc, #100]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051b2:	f023 0310 	bic.w	r3, r3, #16
 80051b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80051b8:	4b17      	ldr	r3, [pc, #92]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051c0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6a12      	ldr	r2, [r2, #32]
 80051c8:	00d2      	lsls	r2, r2, #3
 80051ca:	4913      	ldr	r1, [pc, #76]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80051d0:	4b11      	ldr	r3, [pc, #68]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d4:	4a10      	ldr	r2, [pc, #64]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051d6:	f043 0310 	orr.w	r3, r3, #16
 80051da:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80051dc:	4b0e      	ldr	r3, [pc, #56]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 80051e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051e6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80051e8:	f7fc fb76 	bl	80018d8 <HAL_GetTick>
 80051ec:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80051ee:	e008      	b.n	8005202 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80051f0:	f7fc fb72 	bl	80018d8 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e006      	b.n	8005210 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005202:	4b05      	ldr	r3, [pc, #20]	@ (8005218 <RCCEx_PLL2_Config+0x12c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0f0      	beq.n	80051f0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800520e:	2300      	movs	r3, #0

}
 8005210:	4618      	mov	r0, r3
 8005212:	3710      	adds	r7, #16
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	44020c00 	.word	0x44020c00

0800521c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e0e9      	b.n	8005402 <HAL_SPI_Init+0x1e6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a74      	ldr	r2, [pc, #464]	@ (800540c <HAL_SPI_Init+0x1f0>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d105      	bne.n	800524a <HAL_SPI_Init+0x2e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	2b0f      	cmp	r3, #15
 8005244:	d901      	bls.n	800524a <HAL_SPI_Init+0x2e>
  {
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e0db      	b.n	8005402 <HAL_SPI_Init+0x1e6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fcfc 	bl	8005c48 <SPI_GetPacketSize>
 8005250:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a6d      	ldr	r2, [pc, #436]	@ (800540c <HAL_SPI_Init+0x1f0>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d102      	bne.n	8005262 <HAL_SPI_Init+0x46>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2b08      	cmp	r3, #8
 8005260:	d811      	bhi.n	8005286 <HAL_SPI_Init+0x6a>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005266:	4a6a      	ldr	r2, [pc, #424]	@ (8005410 <HAL_SPI_Init+0x1f4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d009      	beq.n	8005280 <HAL_SPI_Init+0x64>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a68      	ldr	r2, [pc, #416]	@ (8005414 <HAL_SPI_Init+0x1f8>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d004      	beq.n	8005280 <HAL_SPI_Init+0x64>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a67      	ldr	r2, [pc, #412]	@ (8005418 <HAL_SPI_Init+0x1fc>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d104      	bne.n	800528a <HAL_SPI_Init+0x6e>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2b10      	cmp	r3, #16
 8005284:	d901      	bls.n	800528a <HAL_SPI_Init+0x6e>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e0bb      	b.n	8005402 <HAL_SPI_Init+0x1e6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <HAL_SPI_Init+0x88>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7fb fd48 	bl	8000d34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2202      	movs	r2, #2
 80052a8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 0201 	bic.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80052c6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052d0:	d119      	bne.n	8005306 <HAL_SPI_Init+0xea>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052da:	d103      	bne.n	80052e4 <HAL_SPI_Init+0xc8>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d008      	beq.n	80052f6 <HAL_SPI_Init+0xda>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d10c      	bne.n	8005306 <HAL_SPI_Init+0xea>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80052f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052f4:	d107      	bne.n	8005306 <HAL_SPI_Init+0xea>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005304:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00f      	beq.n	8005332 <HAL_SPI_Init+0x116>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	2b06      	cmp	r3, #6
 8005318:	d90b      	bls.n	8005332 <HAL_SPI_Init+0x116>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	601a      	str	r2, [r3, #0]
 8005330:	e007      	b.n	8005342 <HAL_SPI_Init+0x126>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005340:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	69da      	ldr	r2, [r3, #28]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534a:	431a      	orrs	r2, r3
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	431a      	orrs	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005354:	ea42 0103 	orr.w	r1, r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68da      	ldr	r2, [r3, #12]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536c:	431a      	orrs	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	431a      	orrs	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	431a      	orrs	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	431a      	orrs	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	431a      	orrs	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053a2:	431a      	orrs	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a8:	431a      	orrs	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ae:	ea42 0103 	orr.w	r1, r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f022 0201 	bic.w	r2, r2, #1
 80053cc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00a      	beq.n	80053f0 <HAL_SPI_Init+0x1d4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	deaddead 	.word	0xdeaddead
 8005410:	40013000 	.word	0x40013000
 8005414:	40003800 	.word	0x40003800
 8005418:	40003c00 	.word	0x40003c00

0800541c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08e      	sub	sp, #56	@ 0x38
 8005420:	af02      	add	r7, sp, #8
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]
 8005428:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3320      	adds	r3, #32
 8005430:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	3330      	adds	r3, #48	@ 0x30
 8005438:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800543e:	095b      	lsrs	r3, r3, #5
 8005440:	b29b      	uxth	r3, r3
 8005442:	3301      	adds	r3, #1
 8005444:	83fb      	strh	r3, [r7, #30]
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005446:	f7fc fa47 	bl	80018d8 <HAL_GetTick>
 800544a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800544c:	887b      	ldrh	r3, [r7, #2]
 800544e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8005450:	887b      	ldrh	r3, [r7, #2]
 8005452:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b01      	cmp	r3, #1
 800545e:	d001      	beq.n	8005464 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8005460:	2302      	movs	r3, #2
 8005462:	e31e      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x686>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_SPI_TransmitReceive+0x5a>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d002      	beq.n	8005476 <HAL_SPI_TransmitReceive+0x5a>
 8005470:	887b      	ldrh	r3, [r7, #2]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e313      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x686>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_SPI_TransmitReceive+0x6c>
 8005484:	2302      	movs	r3, #2
 8005486:	e30c      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x686>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2205      	movs	r2, #5
 8005494:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	887a      	ldrh	r2, [r7, #2]
 80054aa:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	887a      	ldrh	r2, [r7, #2]
 80054b2:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	887a      	ldrh	r2, [r7, #2]
 80054c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	887a      	ldrh	r2, [r7, #2]
 80054c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2200      	movs	r2, #0
 80054d0:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68da      	ldr	r2, [r3, #12]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80054e6:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a78      	ldr	r2, [pc, #480]	@ (80056d0 <HAL_SPI_TransmitReceive+0x2b4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d009      	beq.n	8005506 <HAL_SPI_TransmitReceive+0xea>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a77      	ldr	r2, [pc, #476]	@ (80056d4 <HAL_SPI_TransmitReceive+0x2b8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d004      	beq.n	8005506 <HAL_SPI_TransmitReceive+0xea>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a75      	ldr	r2, [pc, #468]	@ (80056d8 <HAL_SPI_TransmitReceive+0x2bc>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d102      	bne.n	800550c <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8005506:	2310      	movs	r3, #16
 8005508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800550a:	e001      	b.n	8005510 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800550c:	2308      	movs	r3, #8
 800550e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	0c1b      	lsrs	r3, r3, #16
 8005518:	041b      	lsls	r3, r3, #16
 800551a:	8879      	ldrh	r1, [r7, #2]
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	6812      	ldr	r2, [r2, #0]
 8005520:	430b      	orrs	r3, r1
 8005522:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0201 	orr.w	r2, r2, #1
 8005532:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800553c:	d107      	bne.n	800554e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800554c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	2b0f      	cmp	r3, #15
 8005554:	f240 80b2 	bls.w	80056bc <HAL_SPI_TransmitReceive+0x2a0>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a5c      	ldr	r2, [pc, #368]	@ (80056d0 <HAL_SPI_TransmitReceive+0x2b4>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d00a      	beq.n	8005578 <HAL_SPI_TransmitReceive+0x15c>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a5b      	ldr	r2, [pc, #364]	@ (80056d4 <HAL_SPI_TransmitReceive+0x2b8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d005      	beq.n	8005578 <HAL_SPI_TransmitReceive+0x15c>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a59      	ldr	r2, [pc, #356]	@ (80056d8 <HAL_SPI_TransmitReceive+0x2bc>)
 8005572:	4293      	cmp	r3, r2
 8005574:	f040 80a2 	bne.w	80056bc <HAL_SPI_TransmitReceive+0x2a0>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8005578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557a:	089b      	lsrs	r3, r3, #2
 800557c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800557e:	e094      	b.n	80056aa <HAL_SPI_TransmitReceive+0x28e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b02      	cmp	r3, #2
 800558c:	d120      	bne.n	80055d0 <HAL_SPI_TransmitReceive+0x1b4>
 800558e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005590:	2b00      	cmp	r3, #0
 8005592:	d01d      	beq.n	80055d0 <HAL_SPI_TransmitReceive+0x1b4>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005594:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005596:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800559c:	429a      	cmp	r2, r3
 800559e:	d217      	bcs.n	80055d0 <HAL_SPI_TransmitReceive+0x1b4>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6812      	ldr	r2, [r2, #0]
 80055aa:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055b0:	1d1a      	adds	r2, r3, #4
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80055ce:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80055d8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d065      	beq.n	80056aa <HAL_SPI_TransmitReceive+0x28e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d118      	bne.n	800561e <HAL_SPI_TransmitReceive+0x202>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055f4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80055f6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055fc:	1d1a      	adds	r2, r3, #4
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8005608:	b29b      	uxth	r3, r3
 800560a:	3b01      	subs	r3, #1
 800560c:	b29a      	uxth	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800561a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800561c:	e045      	b.n	80056aa <HAL_SPI_TransmitReceive+0x28e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800561e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005620:	8bfb      	ldrh	r3, [r7, #30]
 8005622:	429a      	cmp	r2, r3
 8005624:	d21d      	bcs.n	8005662 <HAL_SPI_TransmitReceive+0x246>
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d018      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x246>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005638:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800563a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005640:	1d1a      	adds	r2, r3, #4
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800564c:	b29b      	uxth	r3, r3
 800564e:	3b01      	subs	r3, #1
 8005650:	b29a      	uxth	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800565e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005660:	e023      	b.n	80056aa <HAL_SPI_TransmitReceive+0x28e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005662:	f7fc f939 	bl	80018d8 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800566e:	429a      	cmp	r2, r3
 8005670:	d803      	bhi.n	800567a <HAL_SPI_TransmitReceive+0x25e>
 8005672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005678:	d102      	bne.n	8005680 <HAL_SPI_TransmitReceive+0x264>
 800567a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800567c:	2b00      	cmp	r3, #0
 800567e:	d114      	bne.n	80056aa <HAL_SPI_TransmitReceive+0x28e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 fa13 	bl	8005aac <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800568c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e1fb      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x686>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80056aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f47f af67 	bne.w	8005580 <HAL_SPI_TransmitReceive+0x164>
 80056b2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f47f af63 	bne.w	8005580 <HAL_SPI_TransmitReceive+0x164>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80056ba:	e1cc      	b.n	8005a56 <HAL_SPI_TransmitReceive+0x63a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	2b07      	cmp	r3, #7
 80056c2:	f240 81c0 	bls.w	8005a46 <HAL_SPI_TransmitReceive+0x62a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80056c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c8:	085b      	lsrs	r3, r3, #1
 80056ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80056cc:	e0c7      	b.n	800585e <HAL_SPI_TransmitReceive+0x442>
 80056ce:	bf00      	nop
 80056d0:	40013000 	.word	0x40013000
 80056d4:	40003800 	.word	0x40003800
 80056d8:	40003c00 	.word	0x40003c00
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d11f      	bne.n	800572a <HAL_SPI_TransmitReceive+0x30e>
 80056ea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d01c      	beq.n	800572a <HAL_SPI_TransmitReceive+0x30e>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80056f0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80056f2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80056f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056f6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d216      	bcs.n	800572a <HAL_SPI_TransmitReceive+0x30e>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005700:	881a      	ldrh	r2, [r3, #0]
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800570a:	1c9a      	adds	r2, r3, #2
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005728:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005732:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 8092 	beq.w	800585e <HAL_SPI_TransmitReceive+0x442>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	695b      	ldr	r3, [r3, #20]
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b01      	cmp	r3, #1
 8005746:	d118      	bne.n	800577a <HAL_SPI_TransmitReceive+0x35e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800574c:	6a3a      	ldr	r2, [r7, #32]
 800574e:	8812      	ldrh	r2, [r2, #0]
 8005750:	b292      	uxth	r2, r2
 8005752:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005758:	1c9a      	adds	r2, r3, #2
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8005764:	b29b      	uxth	r3, r3
 8005766:	3b01      	subs	r3, #1
 8005768:	b29a      	uxth	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8005776:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005778:	e071      	b.n	800585e <HAL_SPI_TransmitReceive+0x442>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800577a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800577c:	8bfb      	ldrh	r3, [r7, #30]
 800577e:	429a      	cmp	r2, r3
 8005780:	d228      	bcs.n	80057d4 <HAL_SPI_TransmitReceive+0x3b8>
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d023      	beq.n	80057d4 <HAL_SPI_TransmitReceive+0x3b8>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005790:	6a3a      	ldr	r2, [r7, #32]
 8005792:	8812      	ldrh	r2, [r2, #0]
 8005794:	b292      	uxth	r2, r2
 8005796:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800579c:	1c9a      	adds	r2, r3, #2
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057a6:	6a3a      	ldr	r2, [r7, #32]
 80057a8:	8812      	ldrh	r2, [r2, #0]
 80057aa:	b292      	uxth	r2, r2
 80057ac:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057b2:	1c9a      	adds	r2, r3, #2
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80057be:	b29b      	uxth	r3, r3
 80057c0:	3b02      	subs	r3, #2
 80057c2:	b29a      	uxth	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80057d0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80057d2:	e044      	b.n	800585e <HAL_SPI_TransmitReceive+0x442>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80057d4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d11d      	bne.n	8005816 <HAL_SPI_TransmitReceive+0x3fa>
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d018      	beq.n	8005816 <HAL_SPI_TransmitReceive+0x3fa>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057e8:	6a3a      	ldr	r2, [r7, #32]
 80057ea:	8812      	ldrh	r2, [r2, #0]
 80057ec:	b292      	uxth	r2, r2
 80057ee:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057f4:	1c9a      	adds	r2, r3, #2
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8005800:	b29b      	uxth	r3, r3
 8005802:	3b01      	subs	r3, #1
 8005804:	b29a      	uxth	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8005812:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005814:	e023      	b.n	800585e <HAL_SPI_TransmitReceive+0x442>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005816:	f7fc f85f 	bl	80018d8 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005822:	429a      	cmp	r2, r3
 8005824:	d803      	bhi.n	800582e <HAL_SPI_TransmitReceive+0x412>
 8005826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582c:	d102      	bne.n	8005834 <HAL_SPI_TransmitReceive+0x418>
 800582e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005830:	2b00      	cmp	r3, #0
 8005832:	d114      	bne.n	800585e <HAL_SPI_TransmitReceive+0x442>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f000 f939 	bl	8005aac <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005840:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2201      	movs	r2, #1
 800584e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e121      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x686>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800585e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005860:	2b00      	cmp	r3, #0
 8005862:	f47f af3b 	bne.w	80056dc <HAL_SPI_TransmitReceive+0x2c0>
 8005866:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005868:	2b00      	cmp	r3, #0
 800586a:	f47f af37 	bne.w	80056dc <HAL_SPI_TransmitReceive+0x2c0>
 800586e:	e0f2      	b.n	8005a56 <HAL_SPI_TransmitReceive+0x63a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b02      	cmp	r3, #2
 800587c:	d121      	bne.n	80058c2 <HAL_SPI_TransmitReceive+0x4a6>
 800587e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005880:	2b00      	cmp	r3, #0
 8005882:	d01e      	beq.n	80058c2 <HAL_SPI_TransmitReceive+0x4a6>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005884:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005886:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800588a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800588c:	429a      	cmp	r2, r3
 800588e:	d218      	bcs.n	80058c2 <HAL_SPI_TransmitReceive+0x4a6>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	3320      	adds	r3, #32
 800589a:	7812      	ldrb	r2, [r2, #0]
 800589c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058a2:	1c5a      	adds	r2, r3, #1
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80058c0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	695b      	ldr	r3, [r3, #20]
 80058c8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80058ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f000 80ba 	beq.w	8005a46 <HAL_SPI_TransmitReceive+0x62a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d11b      	bne.n	8005918 <HAL_SPI_TransmitReceive+0x4fc>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058ec:	7812      	ldrb	r2, [r2, #0]
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058f6:	1c5a      	adds	r2, r3, #1
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8005902:	b29b      	uxth	r3, r3
 8005904:	3b01      	subs	r3, #1
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8005914:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005916:	e096      	b.n	8005a46 <HAL_SPI_TransmitReceive+0x62a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005918:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800591a:	8bfb      	ldrh	r3, [r7, #30]
 800591c:	429a      	cmp	r2, r3
 800591e:	d24a      	bcs.n	80059b6 <HAL_SPI_TransmitReceive+0x59a>
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d045      	beq.n	80059b6 <HAL_SPI_TransmitReceive+0x59a>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005936:	7812      	ldrb	r2, [r2, #0]
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005940:	1c5a      	adds	r2, r3, #1
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005952:	7812      	ldrb	r2, [r2, #0]
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800596e:	7812      	ldrb	r2, [r2, #0]
 8005970:	b2d2      	uxtb	r2, r2
 8005972:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005978:	1c5a      	adds	r2, r3, #1
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800598a:	7812      	ldrb	r2, [r2, #0]
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005994:	1c5a      	adds	r2, r3, #1
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	3b04      	subs	r3, #4
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80059b2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80059b4:	e047      	b.n	8005a46 <HAL_SPI_TransmitReceive+0x62a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80059b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80059b8:	2b03      	cmp	r3, #3
 80059ba:	d820      	bhi.n	80059fe <HAL_SPI_TransmitReceive+0x5e2>
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d01b      	beq.n	80059fe <HAL_SPI_TransmitReceive+0x5e2>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059d2:	7812      	ldrb	r2, [r2, #0]
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059dc:	1c5a      	adds	r2, r3, #1
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80059fa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80059fc:	e023      	b.n	8005a46 <HAL_SPI_TransmitReceive+0x62a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059fe:	f7fb ff6b 	bl	80018d8 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d803      	bhi.n	8005a16 <HAL_SPI_TransmitReceive+0x5fa>
 8005a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a14:	d102      	bne.n	8005a1c <HAL_SPI_TransmitReceive+0x600>
 8005a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d114      	bne.n	8005a46 <HAL_SPI_TransmitReceive+0x62a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f845 	bl	8005aac <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a28:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e02d      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x686>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005a46:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f47f af11 	bne.w	8005870 <HAL_SPI_TransmitReceive+0x454>
 8005a4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f47f af0d 	bne.w	8005870 <HAL_SPI_TransmitReceive+0x454>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2108      	movs	r1, #8
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 f8c3 	bl	8005bec <SPI_WaitOnFlagUntilTimeout>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d007      	beq.n	8005a7c <HAL_SPI_TransmitReceive+0x660>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a72:	f043 0220 	orr.w	r2, r3, #32
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 f815 	bl	8005aac <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <HAL_SPI_TransmitReceive+0x684>
  {
    return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e000      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x686>
  }
  else
  {
    return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
  }
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3730      	adds	r7, #48	@ 0x30
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop

08005aac <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	699a      	ldr	r2, [r3, #24]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0208 	orr.w	r2, r2, #8
 8005aca:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	699a      	ldr	r2, [r3, #24]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f042 0210 	orr.w	r2, r2, #16
 8005ada:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f022 0201 	bic.w	r2, r2, #1
 8005aea:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	6812      	ldr	r2, [r2, #0]
 8005af6:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8005afa:	f023 0303 	bic.w	r3, r3, #3
 8005afe:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005b0e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d014      	beq.n	8005b46 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f003 0320 	and.w	r3, r3, #32
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00f      	beq.n	8005b46 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b2c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	699a      	ldr	r2, [r3, #24]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f042 0220 	orr.w	r2, r2, #32
 8005b44:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	2b03      	cmp	r3, #3
 8005b50:	d014      	beq.n	8005b7c <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00f      	beq.n	8005b7c <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b62:	f043 0204 	orr.w	r2, r3, #4
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	699a      	ldr	r2, [r3, #24]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b7a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00f      	beq.n	8005ba6 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b8c:	f043 0201 	orr.w	r2, r3, #1
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	699a      	ldr	r2, [r3, #24]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ba4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00f      	beq.n	8005bd0 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bb6:	f043 0208 	orr.w	r2, r3, #8
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	699a      	ldr	r2, [r3, #24]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bce:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8005be0:	bf00      	nop
 8005be2:	3714      	adds	r7, #20
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	603b      	str	r3, [r7, #0]
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005bfc:	e010      	b.n	8005c20 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bfe:	f7fb fe6b 	bl	80018d8 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	683a      	ldr	r2, [r7, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d803      	bhi.n	8005c16 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c14:	d102      	bne.n	8005c1c <SPI_WaitOnFlagUntilTimeout+0x30>
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e00f      	b.n	8005c40 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	695a      	ldr	r2, [r3, #20]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	4013      	ands	r3, r2
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	bf0c      	ite	eq
 8005c30:	2301      	moveq	r3, #1
 8005c32:	2300      	movne	r3, #0
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	461a      	mov	r2, r3
 8005c38:	79fb      	ldrb	r3, [r7, #7]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d0df      	beq.n	8005bfe <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c54:	095b      	lsrs	r3, r3, #5
 8005c56:	3301      	adds	r3, #1
 8005c58:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	3307      	adds	r3, #7
 8005c66:	08db      	lsrs	r3, r3, #3
 8005c68:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	fb02 f303 	mul.w	r3, r2, r3
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3714      	adds	r7, #20
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr

08005c7e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	b082      	sub	sp, #8
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d101      	bne.n	8005c90 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e049      	b.n	8005d24 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d106      	bne.n	8005caa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 f841 	bl	8005d2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	f000 fa0b 	bl	80060d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2201      	movs	r2, #1
 8005cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3708      	adds	r7, #8
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d001      	beq.n	8005d58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e03b      	b.n	8005dd0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68da      	ldr	r2, [r3, #12]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a19      	ldr	r2, [pc, #100]	@ (8005ddc <HAL_TIM_Base_Start_IT+0x9c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d009      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x4e>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d82:	d004      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x4e>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a15      	ldr	r2, [pc, #84]	@ (8005de0 <HAL_TIM_Base_Start_IT+0xa0>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d115      	bne.n	8005dba <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689a      	ldr	r2, [r3, #8]
 8005d94:	4b13      	ldr	r3, [pc, #76]	@ (8005de4 <HAL_TIM_Base_Start_IT+0xa4>)
 8005d96:	4013      	ands	r3, r2
 8005d98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2b06      	cmp	r3, #6
 8005d9e:	d015      	beq.n	8005dcc <HAL_TIM_Base_Start_IT+0x8c>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005da6:	d011      	beq.n	8005dcc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0201 	orr.w	r2, r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005db8:	e008      	b.n	8005dcc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f042 0201 	orr.w	r2, r2, #1
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	e000      	b.n	8005dce <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dcc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3714      	adds	r7, #20
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40000400 	.word	0x40000400
 8005de4:	00010007 	.word	0x00010007

08005de8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d020      	beq.n	8005e4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d01b      	beq.n	8005e4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f06f 0202 	mvn.w	r2, #2
 8005e1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f931 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005e38:	e005      	b.n	8005e46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f923 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 f934 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 0304 	and.w	r3, r3, #4
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d020      	beq.n	8005e98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f003 0304 	and.w	r3, r3, #4
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d01b      	beq.n	8005e98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f06f 0204 	mvn.w	r2, #4
 8005e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2202      	movs	r2, #2
 8005e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f90b 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005e84:	e005      	b.n	8005e92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f8fd 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f90e 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d020      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f003 0308 	and.w	r3, r3, #8
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d01b      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f06f 0208 	mvn.w	r2, #8
 8005eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2204      	movs	r2, #4
 8005eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	f003 0303 	and.w	r3, r3, #3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 f8e5 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005ed0:	e005      	b.n	8005ede <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f8d7 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 f8e8 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 0310 	and.w	r3, r3, #16
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d020      	beq.n	8005f30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 0310 	and.w	r3, r3, #16
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d01b      	beq.n	8005f30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f06f 0210 	mvn.w	r2, #16
 8005f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2208      	movs	r2, #8
 8005f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	69db      	ldr	r3, [r3, #28]
 8005f0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f8bf 	bl	800609a <HAL_TIM_IC_CaptureCallback>
 8005f1c:	e005      	b.n	8005f2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f8b1 	bl	8006086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 f8c2 	bl	80060ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00c      	beq.n	8005f54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d007      	beq.n	8005f54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f06f 0201 	mvn.w	r2, #1
 8005f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7fa feba 	bl	8000cc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d104      	bne.n	8005f68 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d00c      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d007      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 f91b 	bl	80061b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00c      	beq.n	8005fa6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d007      	beq.n	8005fa6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005f9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f913 	bl	80061cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00c      	beq.n	8005fca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d007      	beq.n	8005fca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 f87c 	bl	80060c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	f003 0320 	and.w	r3, r3, #32
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00c      	beq.n	8005fee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f003 0320 	and.w	r3, r3, #32
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d007      	beq.n	8005fee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f06f 0220 	mvn.w	r2, #32
 8005fe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 f8db 	bl	80061a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00c      	beq.n	8006012 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d007      	beq.n	8006012 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800600a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 f8e7 	bl	80061e0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00c      	beq.n	8006036 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d007      	beq.n	8006036 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800602e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 f8df 	bl	80061f4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00c      	beq.n	800605a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d007      	beq.n	800605a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 f8d7 	bl	8006208 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d00c      	beq.n	800607e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d007      	beq.n	800607e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 f8cf 	bl	800621c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800607e:	bf00      	nop
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}

08006086 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006086:	b480      	push	{r7}
 8006088:	b083      	sub	sp, #12
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800608e:	bf00      	nop
 8006090:	370c      	adds	r7, #12
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr

0800609a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800609a:	b480      	push	{r7}
 800609c:	b083      	sub	sp, #12
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060a2:	bf00      	nop
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr

080060ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b083      	sub	sp, #12
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr

080060c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060c2:	b480      	push	{r7}
 80060c4:	b083      	sub	sp, #12
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060ca:	bf00      	nop
 80060cc:	370c      	adds	r7, #12
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
	...

080060d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a2c      	ldr	r2, [pc, #176]	@ (800619c <TIM_Base_SetConfig+0xc4>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d007      	beq.n	8006100 <TIM_Base_SetConfig+0x28>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060f6:	d003      	beq.n	8006100 <TIM_Base_SetConfig+0x28>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a29      	ldr	r2, [pc, #164]	@ (80061a0 <TIM_Base_SetConfig+0xc8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d108      	bne.n	8006112 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006106:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	4313      	orrs	r3, r2
 8006110:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a21      	ldr	r2, [pc, #132]	@ (800619c <TIM_Base_SetConfig+0xc4>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d007      	beq.n	800612a <TIM_Base_SetConfig+0x52>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006120:	d003      	beq.n	800612a <TIM_Base_SetConfig+0x52>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a1e      	ldr	r2, [pc, #120]	@ (80061a0 <TIM_Base_SetConfig+0xc8>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d108      	bne.n	800613c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006130:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	4313      	orrs	r3, r2
 800613a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	4313      	orrs	r3, r2
 8006148:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	689a      	ldr	r2, [r3, #8]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a0e      	ldr	r2, [pc, #56]	@ (800619c <TIM_Base_SetConfig+0xc4>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d103      	bne.n	8006170 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	691a      	ldr	r2, [r3, #16]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b01      	cmp	r3, #1
 8006180:	d105      	bne.n	800618e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f023 0201 	bic.w	r2, r3, #1
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	611a      	str	r2, [r3, #16]
  }
}
 800618e:	bf00      	nop
 8006190:	3714      	adds	r7, #20
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	40012c00 	.word	0x40012c00
 80061a0:	40000400 	.word	0x40000400

080061a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061d4:	bf00      	nop
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e042      	b.n	80062c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006248:	2b00      	cmp	r3, #0
 800624a:	d106      	bne.n	800625a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7fa fe9b 	bl	8000f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2224      	movs	r2, #36	@ 0x24
 800625e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f022 0201 	bic.w	r2, r2, #1
 8006270:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006276:	2b00      	cmp	r3, #0
 8006278:	d002      	beq.n	8006280 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fa44 	bl	8006708 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 f8c3 	bl	800640c <UART_SetConfig>
 8006286:	4603      	mov	r3, r0
 8006288:	2b01      	cmp	r3, #1
 800628a:	d101      	bne.n	8006290 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e01b      	b.n	80062c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800629e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689a      	ldr	r2, [r3, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0201 	orr.w	r2, r2, #1
 80062be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fac3 	bl	800684c <UART_CheckIdleState>
 80062c6:	4603      	mov	r3, r0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b08a      	sub	sp, #40	@ 0x28
 80062d4:	af02      	add	r7, sp, #8
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	603b      	str	r3, [r7, #0]
 80062dc:	4613      	mov	r3, r2
 80062de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e6:	2b20      	cmp	r3, #32
 80062e8:	f040 808b 	bne.w	8006402 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d002      	beq.n	80062f8 <HAL_UART_Transmit+0x28>
 80062f2:	88fb      	ldrh	r3, [r7, #6]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d101      	bne.n	80062fc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e083      	b.n	8006404 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006306:	2b80      	cmp	r3, #128	@ 0x80
 8006308:	d107      	bne.n	800631a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	689a      	ldr	r2, [r3, #8]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006318:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2200      	movs	r2, #0
 800631e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2221      	movs	r2, #33	@ 0x21
 8006326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800632a:	f7fb fad5 	bl	80018d8 <HAL_GetTick>
 800632e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	88fa      	ldrh	r2, [r7, #6]
 8006334:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	88fa      	ldrh	r2, [r7, #6]
 800633c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006348:	d108      	bne.n	800635c <HAL_UART_Transmit+0x8c>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d104      	bne.n	800635c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8006352:	2300      	movs	r3, #0
 8006354:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	61bb      	str	r3, [r7, #24]
 800635a:	e003      	b.n	8006364 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006360:	2300      	movs	r3, #0
 8006362:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006364:	e030      	b.n	80063c8 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2200      	movs	r2, #0
 800636e:	2180      	movs	r1, #128	@ 0x80
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 fb15 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d005      	beq.n	8006388 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2220      	movs	r2, #32
 8006380:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e03d      	b.n	8006404 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10b      	bne.n	80063a6 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	881b      	ldrh	r3, [r3, #0]
 8006392:	461a      	mov	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800639c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	3302      	adds	r3, #2
 80063a2:	61bb      	str	r3, [r7, #24]
 80063a4:	e007      	b.n	80063b6 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	781a      	ldrb	r2, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	3301      	adds	r3, #1
 80063b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063bc:	b29b      	uxth	r3, r3
 80063be:	3b01      	subs	r3, #1
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1c8      	bne.n	8006366 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	2200      	movs	r2, #0
 80063dc:	2140      	movs	r1, #64	@ 0x40
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f000 fade 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d005      	beq.n	80063f6 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2220      	movs	r2, #32
 80063ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e006      	b.n	8006404 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80063fe:	2300      	movs	r3, #0
 8006400:	e000      	b.n	8006404 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8006402:	2302      	movs	r3, #2
  }
}
 8006404:	4618      	mov	r0, r3
 8006406:	3720      	adds	r7, #32
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800640c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006410:	b094      	sub	sp, #80	@ 0x50
 8006412:	af00      	add	r7, sp, #0
 8006414:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006416:	2300      	movs	r3, #0
 8006418:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800641c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800641e:	689a      	ldr	r2, [r3, #8]
 8006420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	431a      	orrs	r2, r3
 8006426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	431a      	orrs	r2, r3
 800642c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800642e:	69db      	ldr	r3, [r3, #28]
 8006430:	4313      	orrs	r3, r2
 8006432:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	498a      	ldr	r1, [pc, #552]	@ (8006664 <UART_SetConfig+0x258>)
 800643c:	4019      	ands	r1, r3
 800643e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006444:	430b      	orrs	r3, r1
 8006446:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006454:	68d9      	ldr	r1, [r3, #12]
 8006456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	ea40 0301 	orr.w	r3, r0, r1
 800645e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	4b7f      	ldr	r3, [pc, #508]	@ (8006668 <UART_SetConfig+0x25c>)
 800646c:	429a      	cmp	r2, r3
 800646e:	d004      	beq.n	800647a <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006472:	6a1a      	ldr	r2, [r3, #32]
 8006474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006476:	4313      	orrs	r3, r2
 8006478:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800647a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8006484:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8006488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800648e:	430b      	orrs	r3, r1
 8006490:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006498:	f023 000f 	bic.w	r0, r3, #15
 800649c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800649e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80064a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	ea40 0301 	orr.w	r3, r0, r1
 80064a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	4b6f      	ldr	r3, [pc, #444]	@ (800666c <UART_SetConfig+0x260>)
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d102      	bne.n	80064ba <UART_SetConfig+0xae>
 80064b4:	2301      	movs	r3, #1
 80064b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064b8:	e01a      	b.n	80064f0 <UART_SetConfig+0xe4>
 80064ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	4b6c      	ldr	r3, [pc, #432]	@ (8006670 <UART_SetConfig+0x264>)
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d102      	bne.n	80064ca <UART_SetConfig+0xbe>
 80064c4:	2302      	movs	r3, #2
 80064c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064c8:	e012      	b.n	80064f0 <UART_SetConfig+0xe4>
 80064ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	4b69      	ldr	r3, [pc, #420]	@ (8006674 <UART_SetConfig+0x268>)
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d102      	bne.n	80064da <UART_SetConfig+0xce>
 80064d4:	2304      	movs	r3, #4
 80064d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064d8:	e00a      	b.n	80064f0 <UART_SetConfig+0xe4>
 80064da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	4b62      	ldr	r3, [pc, #392]	@ (8006668 <UART_SetConfig+0x25c>)
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d103      	bne.n	80064ec <UART_SetConfig+0xe0>
 80064e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ea:	e001      	b.n	80064f0 <UART_SetConfig+0xe4>
 80064ec:	2300      	movs	r3, #0
 80064ee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	4b5c      	ldr	r3, [pc, #368]	@ (8006668 <UART_SetConfig+0x25c>)
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d171      	bne.n	80065de <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80064fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064fc:	2200      	movs	r2, #0
 80064fe:	623b      	str	r3, [r7, #32]
 8006500:	627a      	str	r2, [r7, #36]	@ 0x24
 8006502:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006506:	f7fd feb3 	bl	8004270 <HAL_RCCEx_GetPeriphCLKFreq>
 800650a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800650c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800650e:	2b00      	cmp	r3, #0
 8006510:	f000 80e2 	beq.w	80066d8 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006518:	4a57      	ldr	r2, [pc, #348]	@ (8006678 <UART_SetConfig+0x26c>)
 800651a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800651e:	461a      	mov	r2, r3
 8006520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006522:	fbb3 f3f2 	udiv	r3, r3, r2
 8006526:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800652a:	685a      	ldr	r2, [r3, #4]
 800652c:	4613      	mov	r3, r2
 800652e:	005b      	lsls	r3, r3, #1
 8006530:	4413      	add	r3, r2
 8006532:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006534:	429a      	cmp	r2, r3
 8006536:	d305      	bcc.n	8006544 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800653e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006540:	429a      	cmp	r2, r3
 8006542:	d903      	bls.n	800654c <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800654a:	e0c5      	b.n	80066d8 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800654c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800654e:	2200      	movs	r2, #0
 8006550:	61bb      	str	r3, [r7, #24]
 8006552:	61fa      	str	r2, [r7, #28]
 8006554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006558:	4a47      	ldr	r2, [pc, #284]	@ (8006678 <UART_SetConfig+0x26c>)
 800655a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800655e:	b29b      	uxth	r3, r3
 8006560:	2200      	movs	r2, #0
 8006562:	613b      	str	r3, [r7, #16]
 8006564:	617a      	str	r2, [r7, #20]
 8006566:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800656a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800656e:	f7f9 fe97 	bl	80002a0 <__aeabi_uldivmod>
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	4610      	mov	r0, r2
 8006578:	4619      	mov	r1, r3
 800657a:	f04f 0200 	mov.w	r2, #0
 800657e:	f04f 0300 	mov.w	r3, #0
 8006582:	020b      	lsls	r3, r1, #8
 8006584:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006588:	0202      	lsls	r2, r0, #8
 800658a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800658c:	6849      	ldr	r1, [r1, #4]
 800658e:	0849      	lsrs	r1, r1, #1
 8006590:	2000      	movs	r0, #0
 8006592:	460c      	mov	r4, r1
 8006594:	4605      	mov	r5, r0
 8006596:	eb12 0804 	adds.w	r8, r2, r4
 800659a:	eb43 0905 	adc.w	r9, r3, r5
 800659e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	60bb      	str	r3, [r7, #8]
 80065a6:	60fa      	str	r2, [r7, #12]
 80065a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065ac:	4640      	mov	r0, r8
 80065ae:	4649      	mov	r1, r9
 80065b0:	f7f9 fe76 	bl	80002a0 <__aeabi_uldivmod>
 80065b4:	4602      	mov	r2, r0
 80065b6:	460b      	mov	r3, r1
 80065b8:	4613      	mov	r3, r2
 80065ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065c2:	d308      	bcc.n	80065d6 <UART_SetConfig+0x1ca>
 80065c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065ca:	d204      	bcs.n	80065d6 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80065cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80065d2:	60da      	str	r2, [r3, #12]
 80065d4:	e080      	b.n	80066d8 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80065dc:	e07c      	b.n	80066d8 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065e6:	d149      	bne.n	800667c <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80065e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065ea:	2200      	movs	r2, #0
 80065ec:	603b      	str	r3, [r7, #0]
 80065ee:	607a      	str	r2, [r7, #4]
 80065f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065f4:	f7fd fe3c 	bl	8004270 <HAL_RCCEx_GetPeriphCLKFreq>
 80065f8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d06b      	beq.n	80066d8 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006604:	4a1c      	ldr	r2, [pc, #112]	@ (8006678 <UART_SetConfig+0x26c>)
 8006606:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800660a:	461a      	mov	r2, r3
 800660c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800660e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006612:	005a      	lsls	r2, r3, #1
 8006614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	085b      	lsrs	r3, r3, #1
 800661a:	441a      	add	r2, r3
 800661c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	fbb2 f3f3 	udiv	r3, r2, r3
 8006624:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006628:	2b0f      	cmp	r3, #15
 800662a:	d916      	bls.n	800665a <UART_SetConfig+0x24e>
 800662c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800662e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006632:	d212      	bcs.n	800665a <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006636:	b29b      	uxth	r3, r3
 8006638:	f023 030f 	bic.w	r3, r3, #15
 800663c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800663e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006640:	085b      	lsrs	r3, r3, #1
 8006642:	b29b      	uxth	r3, r3
 8006644:	f003 0307 	and.w	r3, r3, #7
 8006648:	b29a      	uxth	r2, r3
 800664a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800664c:	4313      	orrs	r3, r2
 800664e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006656:	60da      	str	r2, [r3, #12]
 8006658:	e03e      	b.n	80066d8 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006660:	e03a      	b.n	80066d8 <UART_SetConfig+0x2cc>
 8006662:	bf00      	nop
 8006664:	cfff69f3 	.word	0xcfff69f3
 8006668:	44002400 	.word	0x44002400
 800666c:	40013800 	.word	0x40013800
 8006670:	40004400 	.word	0x40004400
 8006674:	40004800 	.word	0x40004800
 8006678:	0800d250 	.word	0x0800d250
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800667c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800667e:	2200      	movs	r2, #0
 8006680:	469a      	mov	sl, r3
 8006682:	4693      	mov	fp, r2
 8006684:	4650      	mov	r0, sl
 8006686:	4659      	mov	r1, fp
 8006688:	f7fd fdf2 	bl	8004270 <HAL_RCCEx_GetPeriphCLKFreq>
 800668c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800668e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006690:	2b00      	cmp	r3, #0
 8006692:	d021      	beq.n	80066d8 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006698:	4a1a      	ldr	r2, [pc, #104]	@ (8006704 <UART_SetConfig+0x2f8>)
 800669a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800669e:	461a      	mov	r2, r3
 80066a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80066a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	085b      	lsrs	r3, r3, #1
 80066ac:	441a      	add	r2, r3
 80066ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ba:	2b0f      	cmp	r3, #15
 80066bc:	d909      	bls.n	80066d2 <UART_SetConfig+0x2c6>
 80066be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c4:	d205      	bcs.n	80066d2 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60da      	str	r2, [r3, #12]
 80066d0:	e002      	b.n	80066d8 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80066d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066da:	2201      	movs	r2, #1
 80066dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80066e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e2:	2201      	movs	r2, #1
 80066e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ea:	2200      	movs	r2, #0
 80066ec:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80066ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f0:	2200      	movs	r2, #0
 80066f2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80066f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3750      	adds	r7, #80	@ 0x50
 80066fc:	46bd      	mov	sp, r7
 80066fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006702:	bf00      	nop
 8006704:	0800d250 	.word	0x0800d250

08006708 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006714:	f003 0308 	and.w	r3, r3, #8
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00a      	beq.n	8006732 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	430a      	orrs	r2, r1
 8006730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00a      	beq.n	8006754 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	430a      	orrs	r2, r1
 8006752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006758:	f003 0302 	and.w	r3, r3, #2
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00a      	beq.n	8006776 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677a:	f003 0304 	and.w	r3, r3, #4
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00a      	beq.n	8006798 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800679c:	f003 0310 	and.w	r3, r3, #16
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00a      	beq.n	80067ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	430a      	orrs	r2, r1
 80067b8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067be:	f003 0320 	and.w	r3, r3, #32
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00a      	beq.n	80067dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d01a      	beq.n	800681e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	430a      	orrs	r2, r1
 80067fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006802:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006806:	d10a      	bne.n	800681e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00a      	beq.n	8006840 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	430a      	orrs	r2, r1
 800683e:	605a      	str	r2, [r3, #4]
  }
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b098      	sub	sp, #96	@ 0x60
 8006850:	af02      	add	r7, sp, #8
 8006852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800685c:	f7fb f83c 	bl	80018d8 <HAL_GetTick>
 8006860:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b08      	cmp	r3, #8
 800686e:	d12f      	bne.n	80068d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006870:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006874:	9300      	str	r3, [sp, #0]
 8006876:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006878:	2200      	movs	r2, #0
 800687a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 f88e 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d022      	beq.n	80068d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006892:	e853 3f00 	ldrex	r3, [r3]
 8006896:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800689a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800689e:	653b      	str	r3, [r7, #80]	@ 0x50
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	461a      	mov	r2, r3
 80068a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80068aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068b0:	e841 2300 	strex	r3, r2, [r1]
 80068b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1e6      	bne.n	800688a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2220      	movs	r2, #32
 80068c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e063      	b.n	8006998 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0304 	and.w	r3, r3, #4
 80068da:	2b04      	cmp	r3, #4
 80068dc:	d149      	bne.n	8006972 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068e6:	2200      	movs	r2, #0
 80068e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 f857 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d03c      	beq.n	8006972 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006900:	e853 3f00 	ldrex	r3, [r3]
 8006904:	623b      	str	r3, [r7, #32]
   return(result);
 8006906:	6a3b      	ldr	r3, [r7, #32]
 8006908:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800690c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006916:	633b      	str	r3, [r7, #48]	@ 0x30
 8006918:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800691c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1e6      	bne.n	80068f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	3308      	adds	r3, #8
 8006930:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	e853 3f00 	ldrex	r3, [r3]
 8006938:	60fb      	str	r3, [r7, #12]
   return(result);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f023 0301 	bic.w	r3, r3, #1
 8006940:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	3308      	adds	r3, #8
 8006948:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800694a:	61fa      	str	r2, [r7, #28]
 800694c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694e:	69b9      	ldr	r1, [r7, #24]
 8006950:	69fa      	ldr	r2, [r7, #28]
 8006952:	e841 2300 	strex	r3, r2, [r1]
 8006956:	617b      	str	r3, [r7, #20]
   return(result);
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d1e5      	bne.n	800692a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2220      	movs	r2, #32
 8006962:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e012      	b.n	8006998 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2220      	movs	r2, #32
 8006976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2220      	movs	r2, #32
 800697e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3758      	adds	r7, #88	@ 0x58
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	603b      	str	r3, [r7, #0]
 80069ac:	4613      	mov	r3, r2
 80069ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069b0:	e04f      	b.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b8:	d04b      	beq.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ba:	f7fa ff8d 	bl	80018d8 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	69ba      	ldr	r2, [r7, #24]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d302      	bcc.n	80069d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d101      	bne.n	80069d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e04e      	b.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0304 	and.w	r3, r3, #4
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d037      	beq.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xb2>
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	2b80      	cmp	r3, #128	@ 0x80
 80069e6:	d034      	beq.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xb2>
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	2b40      	cmp	r3, #64	@ 0x40
 80069ec:	d031      	beq.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69db      	ldr	r3, [r3, #28]
 80069f4:	f003 0308 	and.w	r3, r3, #8
 80069f8:	2b08      	cmp	r3, #8
 80069fa:	d110      	bne.n	8006a1e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2208      	movs	r2, #8
 8006a02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a04:	68f8      	ldr	r0, [r7, #12]
 8006a06:	f000 f838 	bl	8006a7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2208      	movs	r2, #8
 8006a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e029      	b.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a2c:	d111      	bne.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f000 f81e 	bl	8006a7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2220      	movs	r2, #32
 8006a42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e00f      	b.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	69da      	ldr	r2, [r3, #28]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	68ba      	ldr	r2, [r7, #8]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	bf0c      	ite	eq
 8006a62:	2301      	moveq	r3, #1
 8006a64:	2300      	movne	r3, #0
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	461a      	mov	r2, r3
 8006a6a:	79fb      	ldrb	r3, [r7, #7]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d0a0      	beq.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	b095      	sub	sp, #84	@ 0x54
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a8a:	e853 3f00 	ldrex	r3, [r3]
 8006a8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006aa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006aa2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006aa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006aa8:	e841 2300 	strex	r3, r2, [r1]
 8006aac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d1e6      	bne.n	8006a82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3308      	adds	r3, #8
 8006aba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abc:	6a3b      	ldr	r3, [r7, #32]
 8006abe:	e853 3f00 	ldrex	r3, [r3]
 8006ac2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ac4:	69fb      	ldr	r3, [r7, #28]
 8006ac6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aca:	f023 0301 	bic.w	r3, r3, #1
 8006ace:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	3308      	adds	r3, #8
 8006ad6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ad8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ada:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006adc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ae0:	e841 2300 	strex	r3, r2, [r1]
 8006ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1e3      	bne.n	8006ab4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d118      	bne.n	8006b26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	e853 3f00 	ldrex	r3, [r3]
 8006b00:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	f023 0310 	bic.w	r3, r3, #16
 8006b08:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	461a      	mov	r2, r3
 8006b10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b12:	61bb      	str	r3, [r7, #24]
 8006b14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	6979      	ldr	r1, [r7, #20]
 8006b18:	69ba      	ldr	r2, [r7, #24]
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1e6      	bne.n	8006af4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006b3a:	bf00      	nop
 8006b3c:	3754      	adds	r7, #84	@ 0x54
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b085      	sub	sp, #20
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d101      	bne.n	8006b5c <HAL_UARTEx_DisableFifoMode+0x16>
 8006b58:	2302      	movs	r3, #2
 8006b5a:	e027      	b.n	8006bac <HAL_UARTEx_DisableFifoMode+0x66>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2224      	movs	r2, #36	@ 0x24
 8006b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f022 0201 	bic.w	r2, r2, #1
 8006b82:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006b8a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3714      	adds	r7, #20
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d101      	bne.n	8006bd0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bcc:	2302      	movs	r3, #2
 8006bce:	e02d      	b.n	8006c2c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2224      	movs	r2, #36	@ 0x24
 8006bdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f022 0201 	bic.w	r2, r2, #1
 8006bf6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	683a      	ldr	r2, [r7, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f84f 	bl	8006cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2220      	movs	r2, #32
 8006c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3710      	adds	r7, #16
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d101      	bne.n	8006c4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c48:	2302      	movs	r3, #2
 8006c4a:	e02d      	b.n	8006ca8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2224      	movs	r2, #36	@ 0x24
 8006c58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 0201 	bic.w	r2, r2, #1
 8006c72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	683a      	ldr	r2, [r7, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 f811 	bl	8006cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68fa      	ldr	r2, [r7, #12]
 8006c94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2220      	movs	r2, #32
 8006c9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d108      	bne.n	8006cd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006cd0:	e031      	b.n	8006d36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006cd2:	2308      	movs	r3, #8
 8006cd4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006cd6:	2308      	movs	r3, #8
 8006cd8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	0e5b      	lsrs	r3, r3, #25
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	f003 0307 	and.w	r3, r3, #7
 8006ce8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	0f5b      	lsrs	r3, r3, #29
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	f003 0307 	and.w	r3, r3, #7
 8006cf8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006cfa:	7bbb      	ldrb	r3, [r7, #14]
 8006cfc:	7b3a      	ldrb	r2, [r7, #12]
 8006cfe:	4911      	ldr	r1, [pc, #68]	@ (8006d44 <UARTEx_SetNbDataToProcess+0x94>)
 8006d00:	5c8a      	ldrb	r2, [r1, r2]
 8006d02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d06:	7b3a      	ldrb	r2, [r7, #12]
 8006d08:	490f      	ldr	r1, [pc, #60]	@ (8006d48 <UARTEx_SetNbDataToProcess+0x98>)
 8006d0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d18:	7bfb      	ldrb	r3, [r7, #15]
 8006d1a:	7b7a      	ldrb	r2, [r7, #13]
 8006d1c:	4909      	ldr	r1, [pc, #36]	@ (8006d44 <UARTEx_SetNbDataToProcess+0x94>)
 8006d1e:	5c8a      	ldrb	r2, [r1, r2]
 8006d20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d24:	7b7a      	ldrb	r2, [r7, #13]
 8006d26:	4908      	ldr	r1, [pc, #32]	@ (8006d48 <UARTEx_SetNbDataToProcess+0x98>)
 8006d28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006d36:	bf00      	nop
 8006d38:	3714      	adds	r7, #20
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	0800d268 	.word	0x0800d268
 8006d48:	0800d270 	.word	0x0800d270

08006d4c <__NVIC_SetPriority>:
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	4603      	mov	r3, r0
 8006d54:	6039      	str	r1, [r7, #0]
 8006d56:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006d58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	db0a      	blt.n	8006d76 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	490c      	ldr	r1, [pc, #48]	@ (8006d98 <__NVIC_SetPriority+0x4c>)
 8006d66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d6a:	0112      	lsls	r2, r2, #4
 8006d6c:	b2d2      	uxtb	r2, r2
 8006d6e:	440b      	add	r3, r1
 8006d70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d74:	e00a      	b.n	8006d8c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	4908      	ldr	r1, [pc, #32]	@ (8006d9c <__NVIC_SetPriority+0x50>)
 8006d7c:	88fb      	ldrh	r3, [r7, #6]
 8006d7e:	f003 030f 	and.w	r3, r3, #15
 8006d82:	3b04      	subs	r3, #4
 8006d84:	0112      	lsls	r2, r2, #4
 8006d86:	b2d2      	uxtb	r2, r2
 8006d88:	440b      	add	r3, r1
 8006d8a:	761a      	strb	r2, [r3, #24]
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr
 8006d98:	e000e100 	.word	0xe000e100
 8006d9c:	e000ed00 	.word	0xe000ed00

08006da0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006da0:	b580      	push	{r7, lr}
 8006da2:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8006da4:	4b05      	ldr	r3, [pc, #20]	@ (8006dbc <SysTick_Handler+0x1c>)
 8006da6:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006da8:	f001 fba6 	bl	80084f8 <xTaskGetSchedulerState>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d001      	beq.n	8006db6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006db2:	f001 ff51 	bl	8008c58 <xPortSysTickHandler>
  }
}
 8006db6:	bf00      	nop
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	e000e010 	.word	0xe000e010

08006dc0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	f06f 0004 	mvn.w	r0, #4
 8006dca:	f7ff ffbf 	bl	8006d4c <__NVIC_SetPriority>
#endif
}
 8006dce:	bf00      	nop
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	b086      	sub	sp, #24
 8006dd6:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ddc:	f3ef 8305 	mrs	r3, IPSR
 8006de0:	60fb      	str	r3, [r7, #12]
  return(result);
 8006de2:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8006de8:	2301      	movs	r3, #1
 8006dea:	617b      	str	r3, [r7, #20]
 8006dec:	e013      	b.n	8006e16 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 8006dee:	f001 fb83 	bl	80084f8 <xTaskGetSchedulerState>
 8006df2:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d00d      	beq.n	8006e16 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8006dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8006dfe:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e00:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d105      	bne.n	8006e12 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006e06:	f3ef 8311 	mrs	r3, BASEPRI
 8006e0a:	607b      	str	r3, [r7, #4]
  return(result);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d001      	beq.n	8006e16 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8006e12:	2301      	movs	r3, #1
 8006e14:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8006e16:	697b      	ldr	r3, [r7, #20]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8006e26:	f7ff ffd4 	bl	8006dd2 <IRQ_Context>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d003      	beq.n	8006e38 <osKernelInitialize+0x18>
    stat = osErrorISR;
 8006e30:	f06f 0305 	mvn.w	r3, #5
 8006e34:	607b      	str	r3, [r7, #4]
 8006e36:	e012      	b.n	8006e5e <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8006e38:	f001 fb5e 	bl	80084f8 <xTaskGetSchedulerState>
 8006e3c:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d109      	bne.n	8006e58 <osKernelInitialize+0x38>
 8006e44:	4b08      	ldr	r3, [pc, #32]	@ (8006e68 <osKernelInitialize+0x48>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d105      	bne.n	8006e58 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006e4c:	4b06      	ldr	r3, [pc, #24]	@ (8006e68 <osKernelInitialize+0x48>)
 8006e4e:	2201      	movs	r2, #1
 8006e50:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006e52:	2300      	movs	r3, #0
 8006e54:	607b      	str	r3, [r7, #4]
 8006e56:	e002      	b.n	8006e5e <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 8006e58:	f04f 33ff 	mov.w	r3, #4294967295
 8006e5c:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8006e5e:	687b      	ldr	r3, [r7, #4]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3708      	adds	r7, #8
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	20000368 	.word	0x20000368

08006e6c <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b082      	sub	sp, #8
 8006e70:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8006e72:	f7ff ffae 	bl	8006dd2 <IRQ_Context>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d003      	beq.n	8006e84 <osKernelStart+0x18>
    stat = osErrorISR;
 8006e7c:	f06f 0305 	mvn.w	r3, #5
 8006e80:	607b      	str	r3, [r7, #4]
 8006e82:	e016      	b.n	8006eb2 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8006e84:	f001 fb38 	bl	80084f8 <xTaskGetSchedulerState>
 8006e88:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d10d      	bne.n	8006eac <osKernelStart+0x40>
 8006e90:	4b0a      	ldr	r3, [pc, #40]	@ (8006ebc <osKernelStart+0x50>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d109      	bne.n	8006eac <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006e98:	f7ff ff92 	bl	8006dc0 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8006e9c:	4b07      	ldr	r3, [pc, #28]	@ (8006ebc <osKernelStart+0x50>)
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006ea2:	f000 fdf7 	bl	8007a94 <vTaskStartScheduler>
      stat = osOK;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	607b      	str	r3, [r7, #4]
 8006eaa:	e002      	b.n	8006eb2 <osKernelStart+0x46>
    } else {
      stat = osError;
 8006eac:	f04f 33ff 	mov.w	r3, #4294967295
 8006eb0:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8006eb2:	687b      	ldr	r3, [r7, #4]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	20000368 	.word	0x20000368

08006ec0 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b08e      	sub	sp, #56	@ 0x38
 8006ec4:	af04      	add	r7, sp, #16
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8006ed0:	f7ff ff7f 	bl	8006dd2 <IRQ_Context>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d17e      	bne.n	8006fd8 <osThreadNew+0x118>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d07b      	beq.n	8006fd8 <osThreadNew+0x118>
    stack = configMINIMAL_STACK_SIZE;
 8006ee0:	2380      	movs	r3, #128	@ 0x80
 8006ee2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006ee4:	2318      	movs	r3, #24
 8006ee6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006eec:	f04f 33ff 	mov.w	r3, #4294967295
 8006ef0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d045      	beq.n	8006f84 <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d002      	beq.n	8006f06 <osThreadNew+0x46>
        name = attr->name;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d008      	beq.n	8006f2c <osThreadNew+0x6c>
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	2b38      	cmp	r3, #56	@ 0x38
 8006f1e:	d805      	bhi.n	8006f2c <osThreadNew+0x6c>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	f003 0301 	and.w	r3, r3, #1
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	e054      	b.n	8006fda <osThreadNew+0x11a>
      }

      if (attr->stack_size > 0U) {
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d003      	beq.n	8006f40 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	089b      	lsrs	r3, r3, #2
 8006f3e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00e      	beq.n	8006f66 <osThreadNew+0xa6>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	2b5b      	cmp	r3, #91	@ 0x5b
 8006f4e:	d90a      	bls.n	8006f66 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d006      	beq.n	8006f66 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d002      	beq.n	8006f66 <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 8006f60:	2301      	movs	r3, #1
 8006f62:	61bb      	str	r3, [r7, #24]
 8006f64:	e010      	b.n	8006f88 <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d10c      	bne.n	8006f88 <osThreadNew+0xc8>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d108      	bne.n	8006f88 <osThreadNew+0xc8>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d104      	bne.n	8006f88 <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	61bb      	str	r3, [r7, #24]
 8006f82:	e001      	b.n	8006f88 <osThreadNew+0xc8>
        }
      }
    }
    else {
      mem = 0;
 8006f84:	2300      	movs	r3, #0
 8006f86:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d110      	bne.n	8006fb0 <osThreadNew+0xf0>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f96:	9202      	str	r2, [sp, #8]
 8006f98:	9301      	str	r3, [sp, #4]
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	6a3a      	ldr	r2, [r7, #32]
 8006fa2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 fba5 	bl	80076f4 <xTaskCreateStatic>
 8006faa:	4603      	mov	r3, r0
 8006fac:	617b      	str	r3, [r7, #20]
 8006fae:	e013      	b.n	8006fd8 <osThreadNew+0x118>
      #endif
    }
    else {
      if (mem == 0) {
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d110      	bne.n	8006fd8 <osThreadNew+0x118>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 8006fb6:	6a3b      	ldr	r3, [r7, #32]
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	f107 0314 	add.w	r3, r7, #20
 8006fbe:	9301      	str	r3, [sp, #4]
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	9300      	str	r3, [sp, #0]
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 fbe0 	bl	800778e <xTaskCreate>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d001      	beq.n	8006fd8 <osThreadNew+0x118>
            hTask = NULL;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 8006fd8:	697b      	ldr	r3, [r7, #20]
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3728      	adds	r7, #40	@ 0x28
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b084      	sub	sp, #16
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 8006fea:	f7ff fef2 	bl	8006dd2 <IRQ_Context>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <osDelay+0x1a>
    stat = osErrorISR;
 8006ff4:	f06f 0305 	mvn.w	r3, #5
 8006ff8:	60fb      	str	r3, [r7, #12]
 8006ffa:	e007      	b.n	800700c <osDelay+0x2a>
  }
  else {
    stat = osOK;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d002      	beq.n	800700c <osDelay+0x2a>
      vTaskDelay(ticks);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 fd1e 	bl	8007a48 <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 800700c:	68fb      	ldr	r3, [r7, #12]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
	...

08007018 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4a07      	ldr	r2, [pc, #28]	@ (8007044 <vApplicationGetIdleTaskMemory+0x2c>)
 8007028:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	4a06      	ldr	r2, [pc, #24]	@ (8007048 <vApplicationGetIdleTaskMemory+0x30>)
 800702e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2280      	movs	r2, #128	@ 0x80
 8007034:	601a      	str	r2, [r3, #0]
}
 8007036:	bf00      	nop
 8007038:	3714      	adds	r7, #20
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr
 8007042:	bf00      	nop
 8007044:	2000036c 	.word	0x2000036c
 8007048:	200003c8 	.word	0x200003c8

0800704c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	4a07      	ldr	r2, [pc, #28]	@ (8007078 <vApplicationGetTimerTaskMemory+0x2c>)
 800705c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	4a06      	ldr	r2, [pc, #24]	@ (800707c <vApplicationGetTimerTaskMemory+0x30>)
 8007062:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2280      	movs	r2, #128	@ 0x80
 8007068:	601a      	str	r2, [r3, #0]
}
 800706a:	bf00      	nop
 800706c:	3714      	adds	r7, #20
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	200005c8 	.word	0x200005c8
 800707c:	20000624 	.word	0x20000624

08007080 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f103 0208 	add.w	r2, r3, #8
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f04f 32ff 	mov.w	r2, #4294967295
 8007098:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f103 0208 	add.w	r2, r3, #8
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f103 0208 	add.w	r2, r3, #8
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80070da:	b480      	push	{r7}
 80070dc:	b085      	sub	sp, #20
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
 80070e2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f0:	d103      	bne.n	80070fa <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	60fb      	str	r3, [r7, #12]
 80070f8:	e00c      	b.n	8007114 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	3308      	adds	r3, #8
 80070fe:	60fb      	str	r3, [r7, #12]
 8007100:	e002      	b.n	8007108 <vListInsert+0x2e>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	60fb      	str	r3, [r7, #12]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	429a      	cmp	r2, r3
 8007112:	d2f6      	bcs.n	8007102 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	685a      	ldr	r2, [r3, #4]
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	683a      	ldr	r2, [r7, #0]
 8007122:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	683a      	ldr	r2, [r7, #0]
 800712e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	1c5a      	adds	r2, r3, #1
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	601a      	str	r2, [r3, #0]
}
 8007140:	bf00      	nop
 8007142:	3714      	adds	r7, #20
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800714c:	b480      	push	{r7}
 800714e:	b085      	sub	sp, #20
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	6892      	ldr	r2, [r2, #8]
 8007162:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	6852      	ldr	r2, [r2, #4]
 800716c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	687a      	ldr	r2, [r7, #4]
 8007174:	429a      	cmp	r2, r3
 8007176:	d103      	bne.n	8007180 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	689a      	ldr	r2, [r3, #8]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	1e5a      	subs	r2, r3, #1
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
}
 8007194:	4618      	mov	r0, r3
 8007196:	3714      	adds	r7, #20
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80071aa:	2301      	movs	r3, #1
 80071ac:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d103      	bne.n	80071c0 <xQueueGenericReset+0x20>
 80071b8:	f001 febe 	bl	8008f38 <ulSetInterruptMask>
 80071bc:	bf00      	nop
 80071be:	e7fd      	b.n	80071bc <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d057      	beq.n	8007276 <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d053      	beq.n	8007276 <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d6:	2100      	movs	r1, #0
 80071d8:	fba3 2302 	umull	r2, r3, r3, r2
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d000      	beq.n	80071e2 <xQueueGenericReset+0x42>
 80071e0:	2101      	movs	r1, #1
 80071e2:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d146      	bne.n	8007276 <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 80071e8:	f001 fd0a 	bl	8008c00 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071f4:	68b9      	ldr	r1, [r7, #8]
 80071f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071f8:	fb01 f303 	mul.w	r3, r1, r3
 80071fc:	441a      	add	r2, r3
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	2200      	movs	r2, #0
 8007206:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007218:	3b01      	subs	r3, #1
 800721a:	68b9      	ldr	r1, [r7, #8]
 800721c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800721e:	fb01 f303 	mul.w	r3, r1, r3
 8007222:	441a      	add	r2, r3
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	22ff      	movs	r2, #255	@ 0xff
 800722c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	22ff      	movs	r2, #255	@ 0xff
 8007234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d10e      	bne.n	800725c <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d014      	beq.n	8007270 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	3310      	adds	r3, #16
 800724a:	4618      	mov	r0, r3
 800724c:	f000 ff4a 	bl	80080e4 <xTaskRemoveFromEventList>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00c      	beq.n	8007270 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007256:	f001 fcc1 	bl	8008bdc <vPortYield>
 800725a:	e009      	b.n	8007270 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	3310      	adds	r3, #16
 8007260:	4618      	mov	r0, r3
 8007262:	f7ff ff0d 	bl	8007080 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	3324      	adds	r3, #36	@ 0x24
 800726a:	4618      	mov	r0, r3
 800726c:	f7ff ff08 	bl	8007080 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8007270:	f001 fcd8 	bl	8008c24 <vPortExitCritical>
 8007274:	e001      	b.n	800727a <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d103      	bne.n	8007288 <xQueueGenericReset+0xe8>
 8007280:	f001 fe5a 	bl	8008f38 <ulSetInterruptMask>
 8007284:	bf00      	nop
 8007286:	e7fd      	b.n	8007284 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8007288:	68fb      	ldr	r3, [r7, #12]
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8007292:	b580      	push	{r7, lr}
 8007294:	b088      	sub	sp, #32
 8007296:	af02      	add	r7, sp, #8
 8007298:	60f8      	str	r0, [r7, #12]
 800729a:	60b9      	str	r1, [r7, #8]
 800729c:	607a      	str	r2, [r7, #4]
 800729e:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80072a0:	2300      	movs	r3, #0
 80072a2:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d103      	bne.n	80072b2 <xQueueGenericCreateStatic+0x20>
 80072aa:	f001 fe45 	bl	8008f38 <ulSetInterruptMask>
 80072ae:	bf00      	nop
 80072b0:	e7fd      	b.n	80072ae <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d029      	beq.n	800730c <xQueueGenericCreateStatic+0x7a>
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d026      	beq.n	800730c <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d020      	beq.n	800730c <xQueueGenericCreateStatic+0x7a>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d102      	bne.n	80072d6 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d11a      	bne.n	800730c <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80072d6:	2350      	movs	r3, #80	@ 0x50
 80072d8:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	2b50      	cmp	r3, #80	@ 0x50
 80072de:	d003      	beq.n	80072e8 <xQueueGenericCreateStatic+0x56>
 80072e0:	f001 fe2a 	bl	8008f38 <ulSetInterruptMask>
 80072e4:	bf00      	nop
 80072e6:	e7fd      	b.n	80072e4 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 80072e8:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2201      	movs	r2, #1
 80072f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80072f6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	4613      	mov	r3, r2
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	68b9      	ldr	r1, [r7, #8]
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f000 f80d 	bl	8007324 <prvInitialiseNewQueue>
 800730a:	e006      	b.n	800731a <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d103      	bne.n	800731a <xQueueGenericCreateStatic+0x88>
 8007312:	f001 fe11 	bl	8008f38 <ulSetInterruptMask>
 8007316:	bf00      	nop
 8007318:	e7fd      	b.n	8007316 <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800731a:	697b      	ldr	r3, [r7, #20]
    }
 800731c:	4618      	mov	r0, r3
 800731e:	3718      	adds	r7, #24
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
 8007330:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d103      	bne.n	8007340 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	69ba      	ldr	r2, [r7, #24]
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	e002      	b.n	8007346 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007352:	2101      	movs	r1, #1
 8007354:	69b8      	ldr	r0, [r7, #24]
 8007356:	f7ff ff23 	bl	80071a0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	78fa      	ldrb	r2, [r7, #3]
 800735e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8007362:	bf00      	nop
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b08a      	sub	sp, #40	@ 0x28
 800736e:	af00      	add	r7, sp, #0
 8007370:	60f8      	str	r0, [r7, #12]
 8007372:	60b9      	str	r1, [r7, #8]
 8007374:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8007376:	2300      	movs	r3, #0
 8007378:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d103      	bne.n	800738c <xQueueReceive+0x22>
 8007384:	f001 fdd8 	bl	8008f38 <ulSetInterruptMask>
 8007388:	bf00      	nop
 800738a:	e7fd      	b.n	8007388 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d103      	bne.n	800739a <xQueueReceive+0x30>
 8007392:	6a3b      	ldr	r3, [r7, #32]
 8007394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <xQueueReceive+0x34>
 800739a:	2301      	movs	r3, #1
 800739c:	e000      	b.n	80073a0 <xQueueReceive+0x36>
 800739e:	2300      	movs	r3, #0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d103      	bne.n	80073ac <xQueueReceive+0x42>
 80073a4:	f001 fdc8 	bl	8008f38 <ulSetInterruptMask>
 80073a8:	bf00      	nop
 80073aa:	e7fd      	b.n	80073a8 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073ac:	f001 f8a4 	bl	80084f8 <xTaskGetSchedulerState>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d102      	bne.n	80073bc <xQueueReceive+0x52>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d101      	bne.n	80073c0 <xQueueReceive+0x56>
 80073bc:	2301      	movs	r3, #1
 80073be:	e000      	b.n	80073c2 <xQueueReceive+0x58>
 80073c0:	2300      	movs	r3, #0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d103      	bne.n	80073ce <xQueueReceive+0x64>
 80073c6:	f001 fdb7 	bl	8008f38 <ulSetInterruptMask>
 80073ca:	bf00      	nop
 80073cc:	e7fd      	b.n	80073ca <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80073ce:	f001 fc17 	bl	8008c00 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d6:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d019      	beq.n	8007412 <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80073de:	68b9      	ldr	r1, [r7, #8]
 80073e0:	6a38      	ldr	r0, [r7, #32]
 80073e2:	f000 f87e 	bl	80074e2 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	1e5a      	subs	r2, r3, #1
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073ee:	6a3b      	ldr	r3, [r7, #32]
 80073f0:	691b      	ldr	r3, [r3, #16]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d009      	beq.n	800740a <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073f6:	6a3b      	ldr	r3, [r7, #32]
 80073f8:	3310      	adds	r3, #16
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 fe72 	bl	80080e4 <xTaskRemoveFromEventList>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d001      	beq.n	800740a <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007406:	f001 fbe9 	bl	8008bdc <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800740a:	f001 fc0b 	bl	8008c24 <vPortExitCritical>
                return pdPASS;
 800740e:	2301      	movs	r3, #1
 8007410:	e063      	b.n	80074da <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d103      	bne.n	8007420 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8007418:	f001 fc04 	bl	8008c24 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800741c:	2300      	movs	r3, #0
 800741e:	e05c      	b.n	80074da <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 8007420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007422:	2b00      	cmp	r3, #0
 8007424:	d106      	bne.n	8007434 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8007426:	f107 0314 	add.w	r3, r7, #20
 800742a:	4618      	mov	r0, r3
 800742c:	f000 ff28 	bl	8008280 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007430:	2301      	movs	r3, #1
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8007434:	f001 fbf6 	bl	8008c24 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8007438:	f000 fb88 	bl	8007b4c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800743c:	f001 fbe0 	bl	8008c00 <vPortEnterCritical>
 8007440:	6a3b      	ldr	r3, [r7, #32]
 8007442:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007446:	b25b      	sxtb	r3, r3
 8007448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800744c:	d103      	bne.n	8007456 <xQueueReceive+0xec>
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	2200      	movs	r2, #0
 8007452:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007456:	6a3b      	ldr	r3, [r7, #32]
 8007458:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800745c:	b25b      	sxtb	r3, r3
 800745e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007462:	d103      	bne.n	800746c <xQueueReceive+0x102>
 8007464:	6a3b      	ldr	r3, [r7, #32]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800746c:	f001 fbda 	bl	8008c24 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007470:	1d3a      	adds	r2, r7, #4
 8007472:	f107 0314 	add.w	r3, r7, #20
 8007476:	4611      	mov	r1, r2
 8007478:	4618      	mov	r0, r3
 800747a:	f000 ff17 	bl	80082ac <xTaskCheckForTimeOut>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d11d      	bne.n	80074c0 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007484:	6a38      	ldr	r0, [r7, #32]
 8007486:	f000 f8a4 	bl	80075d2 <prvIsQueueEmpty>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d011      	beq.n	80074b4 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007490:	6a3b      	ldr	r3, [r7, #32]
 8007492:	3324      	adds	r3, #36	@ 0x24
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	4611      	mov	r1, r2
 8007498:	4618      	mov	r0, r3
 800749a:	f000 fdc7 	bl	800802c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800749e:	6a38      	ldr	r0, [r7, #32]
 80074a0:	f000 f845 	bl	800752e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80074a4:	f000 fb60 	bl	8007b68 <xTaskResumeAll>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d18f      	bne.n	80073ce <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 80074ae:	f001 fb95 	bl	8008bdc <vPortYield>
 80074b2:	e78c      	b.n	80073ce <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80074b4:	6a38      	ldr	r0, [r7, #32]
 80074b6:	f000 f83a 	bl	800752e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80074ba:	f000 fb55 	bl	8007b68 <xTaskResumeAll>
 80074be:	e786      	b.n	80073ce <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80074c0:	6a38      	ldr	r0, [r7, #32]
 80074c2:	f000 f834 	bl	800752e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80074c6:	f000 fb4f 	bl	8007b68 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074ca:	6a38      	ldr	r0, [r7, #32]
 80074cc:	f000 f881 	bl	80075d2 <prvIsQueueEmpty>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f43f af7b 	beq.w	80073ce <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80074d8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3728      	adds	r7, #40	@ 0x28
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b082      	sub	sp, #8
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
 80074ea:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d018      	beq.n	8007526 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	68da      	ldr	r2, [r3, #12]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074fc:	441a      	add	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	68da      	ldr	r2, [r3, #12]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	429a      	cmp	r2, r3
 800750c:	d303      	bcc.n	8007516 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	68d9      	ldr	r1, [r3, #12]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800751e:	461a      	mov	r2, r3
 8007520:	6838      	ldr	r0, [r7, #0]
 8007522:	f005 f978 	bl	800c816 <memcpy>
    }
}
 8007526:	bf00      	nop
 8007528:	3708      	adds	r7, #8
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b084      	sub	sp, #16
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8007536:	f001 fb63 	bl	8008c00 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007540:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8007542:	e011      	b.n	8007568 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007548:	2b00      	cmp	r3, #0
 800754a:	d012      	beq.n	8007572 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	3324      	adds	r3, #36	@ 0x24
 8007550:	4618      	mov	r0, r3
 8007552:	f000 fdc7 	bl	80080e4 <xTaskRemoveFromEventList>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d001      	beq.n	8007560 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800755c:	f000 fefe 	bl	800835c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8007560:	7bfb      	ldrb	r3, [r7, #15]
 8007562:	3b01      	subs	r3, #1
 8007564:	b2db      	uxtb	r3, r3
 8007566:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8007568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800756c:	2b00      	cmp	r3, #0
 800756e:	dce9      	bgt.n	8007544 <prvUnlockQueue+0x16>
 8007570:	e000      	b.n	8007574 <prvUnlockQueue+0x46>
                    break;
 8007572:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	22ff      	movs	r2, #255	@ 0xff
 8007578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800757c:	f001 fb52 	bl	8008c24 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8007580:	f001 fb3e 	bl	8008c00 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800758a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800758c:	e011      	b.n	80075b2 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d012      	beq.n	80075bc <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	3310      	adds	r3, #16
 800759a:	4618      	mov	r0, r3
 800759c:	f000 fda2 	bl	80080e4 <xTaskRemoveFromEventList>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d001      	beq.n	80075aa <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80075a6:	f000 fed9 	bl	800835c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80075aa:	7bbb      	ldrb	r3, [r7, #14]
 80075ac:	3b01      	subs	r3, #1
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80075b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	dce9      	bgt.n	800758e <prvUnlockQueue+0x60>
 80075ba:	e000      	b.n	80075be <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80075bc:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	22ff      	movs	r2, #255	@ 0xff
 80075c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80075c6:	f001 fb2d 	bl	8008c24 <vPortExitCritical>
}
 80075ca:	bf00      	nop
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b084      	sub	sp, #16
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80075da:	f001 fb11 	bl	8008c00 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d102      	bne.n	80075ec <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80075e6:	2301      	movs	r3, #1
 80075e8:	60fb      	str	r3, [r7, #12]
 80075ea:	e001      	b.n	80075f0 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80075ec:	2300      	movs	r3, #0
 80075ee:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80075f0:	f001 fb18 	bl	8008c24 <vPortExitCritical>

    return xReturn;
 80075f4:	68fb      	ldr	r3, [r7, #12]
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8007600:	b580      	push	{r7, lr}
 8007602:	b084      	sub	sp, #16
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800760a:	2300      	movs	r3, #0
 800760c:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d103      	bne.n	800761c <vQueueAddToRegistry+0x1c>
 8007614:	f001 fc90 	bl	8008f38 <ulSetInterruptMask>
 8007618:	bf00      	nop
 800761a:	e7fd      	b.n	8007618 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d024      	beq.n	800766c <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]
 8007626:	e01e      	b.n	8007666 <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8007628:	4a17      	ldr	r2, [pc, #92]	@ (8007688 <vQueueAddToRegistry+0x88>)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	00db      	lsls	r3, r3, #3
 800762e:	4413      	add	r3, r2
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	429a      	cmp	r2, r3
 8007636:	d105      	bne.n	8007644 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	4a12      	ldr	r2, [pc, #72]	@ (8007688 <vQueueAddToRegistry+0x88>)
 800763e:	4413      	add	r3, r2
 8007640:	60bb      	str	r3, [r7, #8]
                    break;
 8007642:	e013      	b.n	800766c <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10a      	bne.n	8007660 <vQueueAddToRegistry+0x60>
 800764a:	4a0f      	ldr	r2, [pc, #60]	@ (8007688 <vQueueAddToRegistry+0x88>)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d104      	bne.n	8007660 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	00db      	lsls	r3, r3, #3
 800765a:	4a0b      	ldr	r2, [pc, #44]	@ (8007688 <vQueueAddToRegistry+0x88>)
 800765c:	4413      	add	r3, r2
 800765e:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	3301      	adds	r3, #1
 8007664:	60fb      	str	r3, [r7, #12]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2b07      	cmp	r3, #7
 800766a:	d9dd      	bls.n	8007628 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d005      	beq.n	800767e <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800767e:	bf00      	nop
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	20000824 	.word	0x20000824

0800768c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800768c:	b580      	push	{r7, lr}
 800768e:	b086      	sub	sp, #24
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800769c:	f001 fab0 	bl	8008c00 <vPortEnterCritical>
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076a6:	b25b      	sxtb	r3, r3
 80076a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ac:	d103      	bne.n	80076b6 <vQueueWaitForMessageRestricted+0x2a>
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076bc:	b25b      	sxtb	r3, r3
 80076be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c2:	d103      	bne.n	80076cc <vQueueWaitForMessageRestricted+0x40>
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	2200      	movs	r2, #0
 80076c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076cc:	f001 faaa 	bl	8008c24 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d106      	bne.n	80076e6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	3324      	adds	r3, #36	@ 0x24
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	68b9      	ldr	r1, [r7, #8]
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 fcc1 	bl	8008068 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80076e6:	6978      	ldr	r0, [r7, #20]
 80076e8:	f7ff ff21 	bl	800752e <prvUnlockQueue>
    }
 80076ec:	bf00      	nop
 80076ee:	3718      	adds	r7, #24
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b08c      	sub	sp, #48	@ 0x30
 80076f8:	af04      	add	r7, sp, #16
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
 8007700:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8007702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007704:	2b00      	cmp	r3, #0
 8007706:	d103      	bne.n	8007710 <xTaskCreateStatic+0x1c>
 8007708:	f001 fc16 	bl	8008f38 <ulSetInterruptMask>
 800770c:	bf00      	nop
 800770e:	e7fd      	b.n	800770c <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 8007710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007712:	2b00      	cmp	r3, #0
 8007714:	d103      	bne.n	800771e <xTaskCreateStatic+0x2a>
 8007716:	f001 fc0f 	bl	8008f38 <ulSetInterruptMask>
 800771a:	bf00      	nop
 800771c:	e7fd      	b.n	800771a <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 800771e:	235c      	movs	r3, #92	@ 0x5c
 8007720:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	2b5c      	cmp	r3, #92	@ 0x5c
 8007726:	d003      	beq.n	8007730 <xTaskCreateStatic+0x3c>
 8007728:	f001 fc06 	bl	8008f38 <ulSetInterruptMask>
 800772c:	bf00      	nop
 800772e:	e7fd      	b.n	800772c <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007730:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007734:	2b00      	cmp	r3, #0
 8007736:	d023      	beq.n	8007780 <xTaskCreateStatic+0x8c>
 8007738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800773a:	2b00      	cmp	r3, #0
 800773c:	d020      	beq.n	8007780 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800773e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007740:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8007742:	225c      	movs	r2, #92	@ 0x5c
 8007744:	2100      	movs	r1, #0
 8007746:	69f8      	ldr	r0, [r7, #28]
 8007748:	f004 ffda 	bl	800c700 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007750:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	2202      	movs	r2, #2
 8007756:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800775a:	2300      	movs	r3, #0
 800775c:	9303      	str	r3, [sp, #12]
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	9302      	str	r3, [sp, #8]
 8007762:	f107 0318 	add.w	r3, r7, #24
 8007766:	9301      	str	r3, [sp, #4]
 8007768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776a:	9300      	str	r3, [sp, #0]
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	68b9      	ldr	r1, [r7, #8]
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f000 f855 	bl	8007822 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8007778:	69f8      	ldr	r0, [r7, #28]
 800777a:	f000 f8d5 	bl	8007928 <prvAddNewTaskToReadyList>
 800777e:	e001      	b.n	8007784 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8007780:	2300      	movs	r3, #0
 8007782:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8007784:	69bb      	ldr	r3, [r7, #24]
    }
 8007786:	4618      	mov	r0, r3
 8007788:	3720      	adds	r7, #32
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800778e:	b580      	push	{r7, lr}
 8007790:	b08c      	sub	sp, #48	@ 0x30
 8007792:	af04      	add	r7, sp, #16
 8007794:	60f8      	str	r0, [r7, #12]
 8007796:	60b9      	str	r1, [r7, #8]
 8007798:	603b      	str	r3, [r7, #0]
 800779a:	4613      	mov	r3, r2
 800779c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800779e:	88fb      	ldrh	r3, [r7, #6]
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	4618      	mov	r0, r3
 80077a4:	f001 fc28 	bl	8008ff8 <pvPortMalloc>
 80077a8:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d013      	beq.n	80077d8 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80077b0:	205c      	movs	r0, #92	@ 0x5c
 80077b2:	f001 fc21 	bl	8008ff8 <pvPortMalloc>
 80077b6:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d008      	beq.n	80077d0 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80077be:	225c      	movs	r2, #92	@ 0x5c
 80077c0:	2100      	movs	r1, #0
 80077c2:	69f8      	ldr	r0, [r7, #28]
 80077c4:	f004 ff9c 	bl	800c700 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80077ce:	e005      	b.n	80077dc <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80077d0:	6978      	ldr	r0, [r7, #20]
 80077d2:	f001 fccd 	bl	8009170 <vPortFree>
 80077d6:	e001      	b.n	80077dc <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80077d8:	2300      	movs	r3, #0
 80077da:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d017      	beq.n	8007812 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80077ea:	88fa      	ldrh	r2, [r7, #6]
 80077ec:	2300      	movs	r3, #0
 80077ee:	9303      	str	r3, [sp, #12]
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	9302      	str	r3, [sp, #8]
 80077f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	68b9      	ldr	r1, [r7, #8]
 8007800:	68f8      	ldr	r0, [r7, #12]
 8007802:	f000 f80e 	bl	8007822 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8007806:	69f8      	ldr	r0, [r7, #28]
 8007808:	f000 f88e 	bl	8007928 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800780c:	2301      	movs	r3, #1
 800780e:	61bb      	str	r3, [r7, #24]
 8007810:	e002      	b.n	8007818 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007812:	f04f 33ff 	mov.w	r3, #4294967295
 8007816:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8007818:	69bb      	ldr	r3, [r7, #24]
    }
 800781a:	4618      	mov	r0, r3
 800781c:	3720      	adds	r7, #32
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8007822:	b580      	push	{r7, lr}
 8007824:	b086      	sub	sp, #24
 8007826:	af00      	add	r7, sp, #0
 8007828:	60f8      	str	r0, [r7, #12]
 800782a:	60b9      	str	r1, [r7, #8]
 800782c:	607a      	str	r2, [r7, #4]
 800782e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007832:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	461a      	mov	r2, r3
 800783a:	21a5      	movs	r1, #165	@ 0xa5
 800783c:	f004 ff60 	bl	800c700 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007842:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800784a:	3b01      	subs	r3, #1
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	4413      	add	r3, r2
 8007850:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	f023 0307 	bic.w	r3, r3, #7
 8007858:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	f003 0307 	and.w	r3, r3, #7
 8007860:	2b00      	cmp	r3, #0
 8007862:	d003      	beq.n	800786c <prvInitialiseNewTask+0x4a>
 8007864:	f001 fb68 	bl	8008f38 <ulSetInterruptMask>
 8007868:	bf00      	nop
 800786a:	e7fd      	b.n	8007868 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d01e      	beq.n	80078b0 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007872:	2300      	movs	r3, #0
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	e012      	b.n	800789e <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007878:	68ba      	ldr	r2, [r7, #8]
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	4413      	add	r3, r2
 800787e:	7819      	ldrb	r1, [r3, #0]
 8007880:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	4413      	add	r3, r2
 8007886:	3334      	adds	r3, #52	@ 0x34
 8007888:	460a      	mov	r2, r1
 800788a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	4413      	add	r3, r2
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d006      	beq.n	80078a6 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	3301      	adds	r3, #1
 800789c:	617b      	str	r3, [r7, #20]
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2b0f      	cmp	r3, #15
 80078a2:	d9e9      	bls.n	8007878 <prvInitialiseNewTask+0x56>
 80078a4:	e000      	b.n	80078a8 <prvInitialiseNewTask+0x86>
            {
                break;
 80078a6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80078a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80078b0:	6a3b      	ldr	r3, [r7, #32]
 80078b2:	2b37      	cmp	r3, #55	@ 0x37
 80078b4:	d903      	bls.n	80078be <prvInitialiseNewTask+0x9c>
 80078b6:	f001 fb3f 	bl	8008f38 <ulSetInterruptMask>
 80078ba:	bf00      	nop
 80078bc:	e7fd      	b.n	80078ba <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80078be:	6a3b      	ldr	r3, [r7, #32]
 80078c0:	2b37      	cmp	r3, #55	@ 0x37
 80078c2:	d901      	bls.n	80078c8 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80078c4:	2337      	movs	r3, #55	@ 0x37
 80078c6:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80078c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ca:	6a3a      	ldr	r2, [r7, #32]
 80078cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80078ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d0:	6a3a      	ldr	r2, [r7, #32]
 80078d2:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80078d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d6:	3304      	adds	r3, #4
 80078d8:	4618      	mov	r0, r3
 80078da:	f7ff fbf1 	bl	80070c0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80078de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e0:	3318      	adds	r3, #24
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7ff fbec 	bl	80070c0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80078e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078ec:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078ee:	6a3b      	ldr	r3, [r7, #32]
 80078f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80078f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80078f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078fc:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 80078fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007900:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	6938      	ldr	r0, [r7, #16]
 8007908:	f001 f9d8 	bl	8008cbc <pxPortInitialiseStack>
 800790c:	4602      	mov	r2, r0
 800790e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007910:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8007912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800791c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800791e:	bf00      	nop
 8007920:	3718      	adds	r7, #24
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
	...

08007928 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8007930:	f001 f966 	bl	8008c00 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8007934:	4b3e      	ldr	r3, [pc, #248]	@ (8007a30 <prvAddNewTaskToReadyList+0x108>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	3301      	adds	r3, #1
 800793a:	4a3d      	ldr	r2, [pc, #244]	@ (8007a30 <prvAddNewTaskToReadyList+0x108>)
 800793c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800793e:	4b3d      	ldr	r3, [pc, #244]	@ (8007a34 <prvAddNewTaskToReadyList+0x10c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d109      	bne.n	800795a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8007946:	4a3b      	ldr	r2, [pc, #236]	@ (8007a34 <prvAddNewTaskToReadyList+0x10c>)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800794c:	4b38      	ldr	r3, [pc, #224]	@ (8007a30 <prvAddNewTaskToReadyList+0x108>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b01      	cmp	r3, #1
 8007952:	d110      	bne.n	8007976 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8007954:	f000 fd1e 	bl	8008394 <prvInitialiseTaskLists>
 8007958:	e00d      	b.n	8007976 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800795a:	4b37      	ldr	r3, [pc, #220]	@ (8007a38 <prvAddNewTaskToReadyList+0x110>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d109      	bne.n	8007976 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007962:	4b34      	ldr	r3, [pc, #208]	@ (8007a34 <prvAddNewTaskToReadyList+0x10c>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796c:	429a      	cmp	r2, r3
 800796e:	d802      	bhi.n	8007976 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8007970:	4a30      	ldr	r2, [pc, #192]	@ (8007a34 <prvAddNewTaskToReadyList+0x10c>)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8007976:	4b31      	ldr	r3, [pc, #196]	@ (8007a3c <prvAddNewTaskToReadyList+0x114>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3301      	adds	r3, #1
 800797c:	4a2f      	ldr	r2, [pc, #188]	@ (8007a3c <prvAddNewTaskToReadyList+0x114>)
 800797e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007980:	4b2e      	ldr	r3, [pc, #184]	@ (8007a3c <prvAddNewTaskToReadyList+0x114>)
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800798c:	4b2c      	ldr	r3, [pc, #176]	@ (8007a40 <prvAddNewTaskToReadyList+0x118>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	429a      	cmp	r2, r3
 8007992:	d903      	bls.n	800799c <prvAddNewTaskToReadyList+0x74>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007998:	4a29      	ldr	r2, [pc, #164]	@ (8007a40 <prvAddNewTaskToReadyList+0x118>)
 800799a:	6013      	str	r3, [r2, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079a0:	4928      	ldr	r1, [pc, #160]	@ (8007a44 <prvAddNewTaskToReadyList+0x11c>)
 80079a2:	4613      	mov	r3, r2
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	440b      	add	r3, r1
 80079ac:	3304      	adds	r3, #4
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	60fb      	str	r3, [r7, #12]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	609a      	str	r2, [r3, #8]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	689a      	ldr	r2, [r3, #8]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	60da      	str	r2, [r3, #12]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	3204      	adds	r2, #4
 80079c8:	605a      	str	r2, [r3, #4]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	1d1a      	adds	r2, r3, #4
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	609a      	str	r2, [r3, #8]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079d6:	4613      	mov	r3, r2
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	4413      	add	r3, r2
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	4a19      	ldr	r2, [pc, #100]	@ (8007a44 <prvAddNewTaskToReadyList+0x11c>)
 80079e0:	441a      	add	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	615a      	str	r2, [r3, #20]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ea:	4916      	ldr	r1, [pc, #88]	@ (8007a44 <prvAddNewTaskToReadyList+0x11c>)
 80079ec:	4613      	mov	r3, r2
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	4413      	add	r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	440b      	add	r3, r1
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	1c59      	adds	r1, r3, #1
 80079fa:	4812      	ldr	r0, [pc, #72]	@ (8007a44 <prvAddNewTaskToReadyList+0x11c>)
 80079fc:	4613      	mov	r3, r2
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	4413      	add	r3, r2
 8007a02:	009b      	lsls	r3, r3, #2
 8007a04:	4403      	add	r3, r0
 8007a06:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8007a08:	f001 f90c 	bl	8008c24 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8007a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a38 <prvAddNewTaskToReadyList+0x110>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d008      	beq.n	8007a26 <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007a14:	4b07      	ldr	r3, [pc, #28]	@ (8007a34 <prvAddNewTaskToReadyList+0x10c>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d201      	bcs.n	8007a26 <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8007a22:	f001 f8db 	bl	8008bdc <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007a26:	bf00      	nop
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000d38 	.word	0x20000d38
 8007a34:	20000864 	.word	0x20000864
 8007a38:	20000d44 	.word	0x20000d44
 8007a3c:	20000d54 	.word	0x20000d54
 8007a40:	20000d40 	.word	0x20000d40
 8007a44:	20000868 	.word	0x20000868

08007a48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8007a50:	2300      	movs	r3, #0
 8007a52:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d010      	beq.n	8007a7c <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 8007a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a90 <vTaskDelay+0x48>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d003      	beq.n	8007a6a <vTaskDelay+0x22>
 8007a62:	f001 fa69 	bl	8008f38 <ulSetInterruptMask>
 8007a66:	bf00      	nop
 8007a68:	e7fd      	b.n	8007a66 <vTaskDelay+0x1e>
            vTaskSuspendAll();
 8007a6a:	f000 f86f 	bl	8007b4c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a6e:	2100      	movs	r1, #0
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 fd5f 	bl	8008534 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8007a76:	f000 f877 	bl	8007b68 <xTaskResumeAll>
 8007a7a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d101      	bne.n	8007a86 <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8007a82:	f001 f8ab 	bl	8008bdc <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8007a86:	bf00      	nop
 8007a88:	3710      	adds	r7, #16
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	20000d60 	.word	0x20000d60

08007a94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b088      	sub	sp, #32
 8007a98:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007aa2:	463a      	mov	r2, r7
 8007aa4:	1d39      	adds	r1, r7, #4
 8007aa6:	f107 0308 	add.w	r3, r7, #8
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7ff fab4 	bl	8007018 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8007ab0:	6839      	ldr	r1, [r7, #0]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	9202      	str	r2, [sp, #8]
 8007ab8:	9301      	str	r3, [sp, #4]
 8007aba:	2300      	movs	r3, #0
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	460a      	mov	r2, r1
 8007ac2:	491b      	ldr	r1, [pc, #108]	@ (8007b30 <vTaskStartScheduler+0x9c>)
 8007ac4:	481b      	ldr	r0, [pc, #108]	@ (8007b34 <vTaskStartScheduler+0xa0>)
 8007ac6:	f7ff fe15 	bl	80076f4 <xTaskCreateStatic>
 8007aca:	4603      	mov	r3, r0
 8007acc:	4a1a      	ldr	r2, [pc, #104]	@ (8007b38 <vTaskStartScheduler+0xa4>)
 8007ace:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8007ad0:	4b19      	ldr	r3, [pc, #100]	@ (8007b38 <vTaskStartScheduler+0xa4>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d002      	beq.n	8007ade <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	60fb      	str	r3, [r7, #12]
 8007adc:	e001      	b.n	8007ae2 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d102      	bne.n	8007aee <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8007ae8:	f000 fd92 	bl	8008610 <xTimerCreateTimerTask>
 8007aec:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d10e      	bne.n	8007b12 <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8007af4:	f001 fa20 	bl	8008f38 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8007af8:	4b10      	ldr	r3, [pc, #64]	@ (8007b3c <vTaskStartScheduler+0xa8>)
 8007afa:	f04f 32ff 	mov.w	r2, #4294967295
 8007afe:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8007b00:	4b0f      	ldr	r3, [pc, #60]	@ (8007b40 <vTaskStartScheduler+0xac>)
 8007b02:	2201      	movs	r2, #1
 8007b04:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b06:	4b0f      	ldr	r3, [pc, #60]	@ (8007b44 <vTaskStartScheduler+0xb0>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8007b0c:	f001 f960 	bl	8008dd0 <xPortStartScheduler>
 8007b10:	e007      	b.n	8007b22 <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b18:	d103      	bne.n	8007b22 <vTaskStartScheduler+0x8e>
 8007b1a:	f001 fa0d 	bl	8008f38 <ulSetInterruptMask>
 8007b1e:	bf00      	nop
 8007b20:	e7fd      	b.n	8007b1e <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8007b22:	4b09      	ldr	r3, [pc, #36]	@ (8007b48 <vTaskStartScheduler+0xb4>)
 8007b24:	681b      	ldr	r3, [r3, #0]
}
 8007b26:	bf00      	nop
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	0800d1f8 	.word	0x0800d1f8
 8007b34:	08008375 	.word	0x08008375
 8007b38:	20000d5c 	.word	0x20000d5c
 8007b3c:	20000d58 	.word	0x20000d58
 8007b40:	20000d44 	.word	0x20000d44
 8007b44:	20000d3c 	.word	0x20000d3c
 8007b48:	0800d278 	.word	0x0800d278

08007b4c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8007b50:	4b04      	ldr	r3, [pc, #16]	@ (8007b64 <vTaskSuspendAll+0x18>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	3301      	adds	r3, #1
 8007b56:	4a03      	ldr	r2, [pc, #12]	@ (8007b64 <vTaskSuspendAll+0x18>)
 8007b58:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8007b5a:	bf00      	nop
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr
 8007b64:	20000d60 	.word	0x20000d60

08007b68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b086      	sub	sp, #24
 8007b6c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8007b72:	2300      	movs	r3, #0
 8007b74:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8007b76:	4b6b      	ldr	r3, [pc, #428]	@ (8007d24 <xTaskResumeAll+0x1bc>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d103      	bne.n	8007b86 <xTaskResumeAll+0x1e>
 8007b7e:	f001 f9db 	bl	8008f38 <ulSetInterruptMask>
 8007b82:	bf00      	nop
 8007b84:	e7fd      	b.n	8007b82 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8007b86:	f001 f83b 	bl	8008c00 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8007b8a:	4b66      	ldr	r3, [pc, #408]	@ (8007d24 <xTaskResumeAll+0x1bc>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	4a64      	ldr	r2, [pc, #400]	@ (8007d24 <xTaskResumeAll+0x1bc>)
 8007b92:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007b94:	4b63      	ldr	r3, [pc, #396]	@ (8007d24 <xTaskResumeAll+0x1bc>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	f040 80bb 	bne.w	8007d14 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007b9e:	4b62      	ldr	r3, [pc, #392]	@ (8007d28 <xTaskResumeAll+0x1c0>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 80b6 	beq.w	8007d14 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007ba8:	e08b      	b.n	8007cc2 <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007baa:	4b60      	ldr	r3, [pc, #384]	@ (8007d2c <xTaskResumeAll+0x1c4>)
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bb6:	60bb      	str	r3, [r7, #8]
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	69db      	ldr	r3, [r3, #28]
 8007bbc:	697a      	ldr	r2, [r7, #20]
 8007bbe:	6a12      	ldr	r2, [r2, #32]
 8007bc0:	609a      	str	r2, [r3, #8]
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	697a      	ldr	r2, [r7, #20]
 8007bc8:	69d2      	ldr	r2, [r2, #28]
 8007bca:	605a      	str	r2, [r3, #4]
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	685a      	ldr	r2, [r3, #4]
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	3318      	adds	r3, #24
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d103      	bne.n	8007be0 <xTaskResumeAll+0x78>
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	6a1a      	ldr	r2, [r3, #32]
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	605a      	str	r2, [r3, #4]
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	2200      	movs	r2, #0
 8007be4:	629a      	str	r2, [r3, #40]	@ 0x28
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	1e5a      	subs	r2, r3, #1
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	695b      	ldr	r3, [r3, #20]
 8007bf4:	607b      	str	r3, [r7, #4]
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	697a      	ldr	r2, [r7, #20]
 8007bfc:	68d2      	ldr	r2, [r2, #12]
 8007bfe:	609a      	str	r2, [r3, #8]
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	697a      	ldr	r2, [r7, #20]
 8007c06:	6892      	ldr	r2, [r2, #8]
 8007c08:	605a      	str	r2, [r3, #4]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	685a      	ldr	r2, [r3, #4]
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	3304      	adds	r3, #4
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d103      	bne.n	8007c1e <xTaskResumeAll+0xb6>
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	68da      	ldr	r2, [r3, #12]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	605a      	str	r2, [r3, #4]
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	2200      	movs	r2, #0
 8007c22:	615a      	str	r2, [r3, #20]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	1e5a      	subs	r2, r3, #1
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c32:	4b3f      	ldr	r3, [pc, #252]	@ (8007d30 <xTaskResumeAll+0x1c8>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d903      	bls.n	8007c42 <xTaskResumeAll+0xda>
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c3e:	4a3c      	ldr	r2, [pc, #240]	@ (8007d30 <xTaskResumeAll+0x1c8>)
 8007c40:	6013      	str	r3, [r2, #0]
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c46:	493b      	ldr	r1, [pc, #236]	@ (8007d34 <xTaskResumeAll+0x1cc>)
 8007c48:	4613      	mov	r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4413      	add	r3, r2
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	440b      	add	r3, r1
 8007c52:	3304      	adds	r3, #4
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	603b      	str	r3, [r7, #0]
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	683a      	ldr	r2, [r7, #0]
 8007c5c:	609a      	str	r2, [r3, #8]
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	689a      	ldr	r2, [r3, #8]
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	60da      	str	r2, [r3, #12]
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	3204      	adds	r2, #4
 8007c6e:	605a      	str	r2, [r3, #4]
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	1d1a      	adds	r2, r3, #4
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	609a      	str	r2, [r3, #8]
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	4413      	add	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4a2b      	ldr	r2, [pc, #172]	@ (8007d34 <xTaskResumeAll+0x1cc>)
 8007c86:	441a      	add	r2, r3
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	615a      	str	r2, [r3, #20]
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c90:	4928      	ldr	r1, [pc, #160]	@ (8007d34 <xTaskResumeAll+0x1cc>)
 8007c92:	4613      	mov	r3, r2
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4413      	add	r3, r2
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	440b      	add	r3, r1
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	1c59      	adds	r1, r3, #1
 8007ca0:	4824      	ldr	r0, [pc, #144]	@ (8007d34 <xTaskResumeAll+0x1cc>)
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4413      	add	r3, r2
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	4403      	add	r3, r0
 8007cac:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cb2:	4b21      	ldr	r3, [pc, #132]	@ (8007d38 <xTaskResumeAll+0x1d0>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d902      	bls.n	8007cc2 <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 8007cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8007d3c <xTaskResumeAll+0x1d4>)
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8007d2c <xTaskResumeAll+0x1c4>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f47f af6f 	bne.w	8007baa <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d001      	beq.n	8007cd6 <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8007cd2:	f000 fbf5 	bl	80084c0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8007d40 <xTaskResumeAll+0x1d8>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d010      	beq.n	8007d04 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8007ce2:	f000 f83f 	bl	8007d64 <xTaskIncrementTick>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d002      	beq.n	8007cf2 <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 8007cec:	4b13      	ldr	r3, [pc, #76]	@ (8007d3c <xTaskResumeAll+0x1d4>)
 8007cee:	2201      	movs	r2, #1
 8007cf0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	3b01      	subs	r3, #1
 8007cf6:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1f1      	bne.n	8007ce2 <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 8007cfe:	4b10      	ldr	r3, [pc, #64]	@ (8007d40 <xTaskResumeAll+0x1d8>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8007d04:	4b0d      	ldr	r3, [pc, #52]	@ (8007d3c <xTaskResumeAll+0x1d4>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d003      	beq.n	8007d14 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8007d10:	f000 ff64 	bl	8008bdc <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8007d14:	f000 ff86 	bl	8008c24 <vPortExitCritical>

    return xAlreadyYielded;
 8007d18:	693b      	ldr	r3, [r7, #16]
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3718      	adds	r7, #24
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	20000d60 	.word	0x20000d60
 8007d28:	20000d38 	.word	0x20000d38
 8007d2c:	20000cf8 	.word	0x20000cf8
 8007d30:	20000d40 	.word	0x20000d40
 8007d34:	20000868 	.word	0x20000868
 8007d38:	20000864 	.word	0x20000864
 8007d3c:	20000d4c 	.word	0x20000d4c
 8007d40:	20000d48 	.word	0x20000d48

08007d44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007d44:	b480      	push	{r7}
 8007d46:	b083      	sub	sp, #12
 8007d48:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8007d4a:	4b05      	ldr	r3, [pc, #20]	@ (8007d60 <xTaskGetTickCount+0x1c>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8007d50:	687b      	ldr	r3, [r7, #4]
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	370c      	adds	r7, #12
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr
 8007d5e:	bf00      	nop
 8007d60:	20000d3c 	.word	0x20000d3c

08007d64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b088      	sub	sp, #32
 8007d68:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007d6e:	4b7a      	ldr	r3, [pc, #488]	@ (8007f58 <xTaskIncrementTick+0x1f4>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f040 80e6 	bne.w	8007f44 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d78:	4b78      	ldr	r3, [pc, #480]	@ (8007f5c <xTaskIncrementTick+0x1f8>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8007d80:	4a76      	ldr	r2, [pc, #472]	@ (8007f5c <xTaskIncrementTick+0x1f8>)
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d119      	bne.n	8007dc0 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8007d8c:	4b74      	ldr	r3, [pc, #464]	@ (8007f60 <xTaskIncrementTick+0x1fc>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d003      	beq.n	8007d9e <xTaskIncrementTick+0x3a>
 8007d96:	f001 f8cf 	bl	8008f38 <ulSetInterruptMask>
 8007d9a:	bf00      	nop
 8007d9c:	e7fd      	b.n	8007d9a <xTaskIncrementTick+0x36>
 8007d9e:	4b70      	ldr	r3, [pc, #448]	@ (8007f60 <xTaskIncrementTick+0x1fc>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	617b      	str	r3, [r7, #20]
 8007da4:	4b6f      	ldr	r3, [pc, #444]	@ (8007f64 <xTaskIncrementTick+0x200>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a6d      	ldr	r2, [pc, #436]	@ (8007f60 <xTaskIncrementTick+0x1fc>)
 8007daa:	6013      	str	r3, [r2, #0]
 8007dac:	4a6d      	ldr	r2, [pc, #436]	@ (8007f64 <xTaskIncrementTick+0x200>)
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	6013      	str	r3, [r2, #0]
 8007db2:	4b6d      	ldr	r3, [pc, #436]	@ (8007f68 <xTaskIncrementTick+0x204>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	3301      	adds	r3, #1
 8007db8:	4a6b      	ldr	r2, [pc, #428]	@ (8007f68 <xTaskIncrementTick+0x204>)
 8007dba:	6013      	str	r3, [r2, #0]
 8007dbc:	f000 fb80 	bl	80084c0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007dc0:	4b6a      	ldr	r3, [pc, #424]	@ (8007f6c <xTaskIncrementTick+0x208>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	69ba      	ldr	r2, [r7, #24]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	f0c0 80a7 	bcc.w	8007f1a <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dcc:	4b64      	ldr	r3, [pc, #400]	@ (8007f60 <xTaskIncrementTick+0x1fc>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d104      	bne.n	8007de0 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007dd6:	4b65      	ldr	r3, [pc, #404]	@ (8007f6c <xTaskIncrementTick+0x208>)
 8007dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ddc:	601a      	str	r2, [r3, #0]
                    break;
 8007dde:	e09c      	b.n	8007f1a <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007de0:	4b5f      	ldr	r3, [pc, #380]	@ (8007f60 <xTaskIncrementTick+0x1fc>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8007df0:	69ba      	ldr	r2, [r7, #24]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d203      	bcs.n	8007e00 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8007df8:	4a5c      	ldr	r2, [pc, #368]	@ (8007f6c <xTaskIncrementTick+0x208>)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8007dfe:	e08c      	b.n	8007f1a <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	695b      	ldr	r3, [r3, #20]
 8007e04:	60bb      	str	r3, [r7, #8]
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	693a      	ldr	r2, [r7, #16]
 8007e0c:	68d2      	ldr	r2, [r2, #12]
 8007e0e:	609a      	str	r2, [r3, #8]
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	6892      	ldr	r2, [r2, #8]
 8007e18:	605a      	str	r2, [r3, #4]
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	685a      	ldr	r2, [r3, #4]
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	3304      	adds	r3, #4
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d103      	bne.n	8007e2e <xTaskIncrementTick+0xca>
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	605a      	str	r2, [r3, #4]
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	2200      	movs	r2, #0
 8007e32:	615a      	str	r2, [r3, #20]
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	1e5a      	subs	r2, r3, #1
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d01e      	beq.n	8007e84 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4a:	607b      	str	r3, [r7, #4]
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	69db      	ldr	r3, [r3, #28]
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	6a12      	ldr	r2, [r2, #32]
 8007e54:	609a      	str	r2, [r3, #8]
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	6a1b      	ldr	r3, [r3, #32]
 8007e5a:	693a      	ldr	r2, [r7, #16]
 8007e5c:	69d2      	ldr	r2, [r2, #28]
 8007e5e:	605a      	str	r2, [r3, #4]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	3318      	adds	r3, #24
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d103      	bne.n	8007e74 <xTaskIncrementTick+0x110>
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	6a1a      	ldr	r2, [r3, #32]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	605a      	str	r2, [r3, #4]
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	2200      	movs	r2, #0
 8007e78:	629a      	str	r2, [r3, #40]	@ 0x28
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	1e5a      	subs	r2, r3, #1
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e88:	4b39      	ldr	r3, [pc, #228]	@ (8007f70 <xTaskIncrementTick+0x20c>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d903      	bls.n	8007e98 <xTaskIncrementTick+0x134>
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e94:	4a36      	ldr	r2, [pc, #216]	@ (8007f70 <xTaskIncrementTick+0x20c>)
 8007e96:	6013      	str	r3, [r2, #0]
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e9c:	4935      	ldr	r1, [pc, #212]	@ (8007f74 <xTaskIncrementTick+0x210>)
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	440b      	add	r3, r1
 8007ea8:	3304      	adds	r3, #4
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	603b      	str	r3, [r7, #0]
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	683a      	ldr	r2, [r7, #0]
 8007eb2:	609a      	str	r2, [r3, #8]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	689a      	ldr	r2, [r3, #8]
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	60da      	str	r2, [r3, #12]
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	3204      	adds	r2, #4
 8007ec4:	605a      	str	r2, [r3, #4]
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	1d1a      	adds	r2, r3, #4
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	609a      	str	r2, [r3, #8]
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	4413      	add	r3, r2
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	4a26      	ldr	r2, [pc, #152]	@ (8007f74 <xTaskIncrementTick+0x210>)
 8007edc:	441a      	add	r2, r3
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	615a      	str	r2, [r3, #20]
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ee6:	4923      	ldr	r1, [pc, #140]	@ (8007f74 <xTaskIncrementTick+0x210>)
 8007ee8:	4613      	mov	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	4413      	add	r3, r2
 8007eee:	009b      	lsls	r3, r3, #2
 8007ef0:	440b      	add	r3, r1
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	1c59      	adds	r1, r3, #1
 8007ef6:	481f      	ldr	r0, [pc, #124]	@ (8007f74 <xTaskIncrementTick+0x210>)
 8007ef8:	4613      	mov	r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	4413      	add	r3, r2
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	4403      	add	r3, r0
 8007f02:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f08:	4b1b      	ldr	r3, [pc, #108]	@ (8007f78 <xTaskIncrementTick+0x214>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	f67f af5c 	bls.w	8007dcc <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 8007f14:	2301      	movs	r3, #1
 8007f16:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f18:	e758      	b.n	8007dcc <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f1a:	4b17      	ldr	r3, [pc, #92]	@ (8007f78 <xTaskIncrementTick+0x214>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f20:	4914      	ldr	r1, [pc, #80]	@ (8007f74 <xTaskIncrementTick+0x210>)
 8007f22:	4613      	mov	r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	4413      	add	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	440b      	add	r3, r1
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d901      	bls.n	8007f36 <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 8007f32:	2301      	movs	r3, #1
 8007f34:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8007f36:	4b11      	ldr	r3, [pc, #68]	@ (8007f7c <xTaskIncrementTick+0x218>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d007      	beq.n	8007f4e <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	61fb      	str	r3, [r7, #28]
 8007f42:	e004      	b.n	8007f4e <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8007f44:	4b0e      	ldr	r3, [pc, #56]	@ (8007f80 <xTaskIncrementTick+0x21c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8007f80 <xTaskIncrementTick+0x21c>)
 8007f4c:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8007f4e:	69fb      	ldr	r3, [r7, #28]
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3720      	adds	r7, #32
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	20000d60 	.word	0x20000d60
 8007f5c:	20000d3c 	.word	0x20000d3c
 8007f60:	20000cf0 	.word	0x20000cf0
 8007f64:	20000cf4 	.word	0x20000cf4
 8007f68:	20000d50 	.word	0x20000d50
 8007f6c:	20000d58 	.word	0x20000d58
 8007f70:	20000d40 	.word	0x20000d40
 8007f74:	20000868 	.word	0x20000868
 8007f78:	20000864 	.word	0x20000864
 8007f7c:	20000d4c 	.word	0x20000d4c
 8007f80:	20000d48 	.word	0x20000d48

08007f84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8007f8a:	4b23      	ldr	r3, [pc, #140]	@ (8008018 <vTaskSwitchContext+0x94>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d003      	beq.n	8007f9a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8007f92:	4b22      	ldr	r3, [pc, #136]	@ (800801c <vTaskSwitchContext+0x98>)
 8007f94:	2201      	movs	r2, #1
 8007f96:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8007f98:	e039      	b.n	800800e <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 8007f9a:	4b20      	ldr	r3, [pc, #128]	@ (800801c <vTaskSwitchContext+0x98>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8008020 <vTaskSwitchContext+0x9c>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	607b      	str	r3, [r7, #4]
 8007fa6:	e009      	b.n	8007fbc <vTaskSwitchContext+0x38>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d103      	bne.n	8007fb6 <vTaskSwitchContext+0x32>
 8007fae:	f000 ffc3 	bl	8008f38 <ulSetInterruptMask>
 8007fb2:	bf00      	nop
 8007fb4:	e7fd      	b.n	8007fb2 <vTaskSwitchContext+0x2e>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	607b      	str	r3, [r7, #4]
 8007fbc:	4919      	ldr	r1, [pc, #100]	@ (8008024 <vTaskSwitchContext+0xa0>)
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	4613      	mov	r3, r2
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	4413      	add	r3, r2
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	440b      	add	r3, r1
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d0eb      	beq.n	8007fa8 <vTaskSwitchContext+0x24>
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	4413      	add	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4a12      	ldr	r2, [pc, #72]	@ (8008024 <vTaskSwitchContext+0xa0>)
 8007fdc:	4413      	add	r3, r2
 8007fde:	603b      	str	r3, [r7, #0]
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	685a      	ldr	r2, [r3, #4]
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	605a      	str	r2, [r3, #4]
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	685a      	ldr	r2, [r3, #4]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	3308      	adds	r3, #8
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d103      	bne.n	8007ffe <vTaskSwitchContext+0x7a>
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	68da      	ldr	r2, [r3, #12]
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	605a      	str	r2, [r3, #4]
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	4a08      	ldr	r2, [pc, #32]	@ (8008028 <vTaskSwitchContext+0xa4>)
 8008006:	6013      	str	r3, [r2, #0]
 8008008:	4a05      	ldr	r2, [pc, #20]	@ (8008020 <vTaskSwitchContext+0x9c>)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6013      	str	r3, [r2, #0]
}
 800800e:	bf00      	nop
 8008010:	3708      	adds	r7, #8
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	20000d60 	.word	0x20000d60
 800801c:	20000d4c 	.word	0x20000d4c
 8008020:	20000d40 	.word	0x20000d40
 8008024:	20000868 	.word	0x20000868
 8008028:	20000864 	.word	0x20000864

0800802c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b082      	sub	sp, #8
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d103      	bne.n	8008044 <vTaskPlaceOnEventList+0x18>
 800803c:	f000 ff7c 	bl	8008f38 <ulSetInterruptMask>
 8008040:	bf00      	nop
 8008042:	e7fd      	b.n	8008040 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008044:	4b07      	ldr	r3, [pc, #28]	@ (8008064 <vTaskPlaceOnEventList+0x38>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	3318      	adds	r3, #24
 800804a:	4619      	mov	r1, r3
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f7ff f844 	bl	80070da <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008052:	2101      	movs	r1, #1
 8008054:	6838      	ldr	r0, [r7, #0]
 8008056:	f000 fa6d 	bl	8008534 <prvAddCurrentTaskToDelayedList>
}
 800805a:	bf00      	nop
 800805c:	3708      	adds	r7, #8
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	20000864 	.word	0x20000864

08008068 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8008068:	b580      	push	{r7, lr}
 800806a:	b086      	sub	sp, #24
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d103      	bne.n	8008082 <vTaskPlaceOnEventListRestricted+0x1a>
 800807a:	f000 ff5d 	bl	8008f38 <ulSetInterruptMask>
 800807e:	bf00      	nop
 8008080:	e7fd      	b.n	800807e <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	617b      	str	r3, [r7, #20]
 8008088:	4b15      	ldr	r3, [pc, #84]	@ (80080e0 <vTaskPlaceOnEventListRestricted+0x78>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	697a      	ldr	r2, [r7, #20]
 800808e:	61da      	str	r2, [r3, #28]
 8008090:	4b13      	ldr	r3, [pc, #76]	@ (80080e0 <vTaskPlaceOnEventListRestricted+0x78>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	697a      	ldr	r2, [r7, #20]
 8008096:	6892      	ldr	r2, [r2, #8]
 8008098:	621a      	str	r2, [r3, #32]
 800809a:	4b11      	ldr	r3, [pc, #68]	@ (80080e0 <vTaskPlaceOnEventListRestricted+0x78>)
 800809c:	681a      	ldr	r2, [r3, #0]
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	3218      	adds	r2, #24
 80080a4:	605a      	str	r2, [r3, #4]
 80080a6:	4b0e      	ldr	r3, [pc, #56]	@ (80080e0 <vTaskPlaceOnEventListRestricted+0x78>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f103 0218 	add.w	r2, r3, #24
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	609a      	str	r2, [r3, #8]
 80080b2:	4b0b      	ldr	r3, [pc, #44]	@ (80080e0 <vTaskPlaceOnEventListRestricted+0x78>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68fa      	ldr	r2, [r7, #12]
 80080b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	1c5a      	adds	r2, r3, #1
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d002      	beq.n	80080d0 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 80080ca:	f04f 33ff 	mov.w	r3, #4294967295
 80080ce:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80080d0:	6879      	ldr	r1, [r7, #4]
 80080d2:	68b8      	ldr	r0, [r7, #8]
 80080d4:	f000 fa2e 	bl	8008534 <prvAddCurrentTaskToDelayedList>
    }
 80080d8:	bf00      	nop
 80080da:	3718      	adds	r7, #24
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}
 80080e0:	20000864 	.word	0x20000864

080080e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b088      	sub	sp, #32
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	68db      	ldr	r3, [r3, #12]
 80080f2:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d103      	bne.n	8008102 <xTaskRemoveFromEventList+0x1e>
 80080fa:	f000 ff1d 	bl	8008f38 <ulSetInterruptMask>
 80080fe:	bf00      	nop
 8008100:	e7fd      	b.n	80080fe <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008106:	617b      	str	r3, [r7, #20]
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	69db      	ldr	r3, [r3, #28]
 800810c:	69ba      	ldr	r2, [r7, #24]
 800810e:	6a12      	ldr	r2, [r2, #32]
 8008110:	609a      	str	r2, [r3, #8]
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	6a1b      	ldr	r3, [r3, #32]
 8008116:	69ba      	ldr	r2, [r7, #24]
 8008118:	69d2      	ldr	r2, [r2, #28]
 800811a:	605a      	str	r2, [r3, #4]
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	3318      	adds	r3, #24
 8008124:	429a      	cmp	r2, r3
 8008126:	d103      	bne.n	8008130 <xTaskRemoveFromEventList+0x4c>
 8008128:	69bb      	ldr	r3, [r7, #24]
 800812a:	6a1a      	ldr	r2, [r3, #32]
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	605a      	str	r2, [r3, #4]
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	2200      	movs	r2, #0
 8008134:	629a      	str	r2, [r3, #40]	@ 0x28
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	1e5a      	subs	r2, r3, #1
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8008140:	4b49      	ldr	r3, [pc, #292]	@ (8008268 <xTaskRemoveFromEventList+0x184>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d15f      	bne.n	8008208 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	60fb      	str	r3, [r7, #12]
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	69ba      	ldr	r2, [r7, #24]
 8008154:	68d2      	ldr	r2, [r2, #12]
 8008156:	609a      	str	r2, [r3, #8]
 8008158:	69bb      	ldr	r3, [r7, #24]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	6892      	ldr	r2, [r2, #8]
 8008160:	605a      	str	r2, [r3, #4]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	685a      	ldr	r2, [r3, #4]
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	3304      	adds	r3, #4
 800816a:	429a      	cmp	r2, r3
 800816c:	d103      	bne.n	8008176 <xTaskRemoveFromEventList+0x92>
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	68da      	ldr	r2, [r3, #12]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	605a      	str	r2, [r3, #4]
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	2200      	movs	r2, #0
 800817a:	615a      	str	r2, [r3, #20]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	1e5a      	subs	r2, r3, #1
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800818a:	4b38      	ldr	r3, [pc, #224]	@ (800826c <xTaskRemoveFromEventList+0x188>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	429a      	cmp	r2, r3
 8008190:	d903      	bls.n	800819a <xTaskRemoveFromEventList+0xb6>
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008196:	4a35      	ldr	r2, [pc, #212]	@ (800826c <xTaskRemoveFromEventList+0x188>)
 8008198:	6013      	str	r3, [r2, #0]
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800819e:	4934      	ldr	r1, [pc, #208]	@ (8008270 <xTaskRemoveFromEventList+0x18c>)
 80081a0:	4613      	mov	r3, r2
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	440b      	add	r3, r1
 80081aa:	3304      	adds	r3, #4
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	60bb      	str	r3, [r7, #8]
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	68ba      	ldr	r2, [r7, #8]
 80081b4:	609a      	str	r2, [r3, #8]
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	689a      	ldr	r2, [r3, #8]
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	60da      	str	r2, [r3, #12]
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	69ba      	ldr	r2, [r7, #24]
 80081c4:	3204      	adds	r2, #4
 80081c6:	605a      	str	r2, [r3, #4]
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	1d1a      	adds	r2, r3, #4
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	609a      	str	r2, [r3, #8]
 80081d0:	69bb      	ldr	r3, [r7, #24]
 80081d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081d4:	4613      	mov	r3, r2
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	4413      	add	r3, r2
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4a24      	ldr	r2, [pc, #144]	@ (8008270 <xTaskRemoveFromEventList+0x18c>)
 80081de:	441a      	add	r2, r3
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	615a      	str	r2, [r3, #20]
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081e8:	4921      	ldr	r1, [pc, #132]	@ (8008270 <xTaskRemoveFromEventList+0x18c>)
 80081ea:	4613      	mov	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	4413      	add	r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	440b      	add	r3, r1
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	1c59      	adds	r1, r3, #1
 80081f8:	481d      	ldr	r0, [pc, #116]	@ (8008270 <xTaskRemoveFromEventList+0x18c>)
 80081fa:	4613      	mov	r3, r2
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	4413      	add	r3, r2
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4403      	add	r3, r0
 8008204:	6019      	str	r1, [r3, #0]
 8008206:	e01b      	b.n	8008240 <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008208:	4b1a      	ldr	r3, [pc, #104]	@ (8008274 <xTaskRemoveFromEventList+0x190>)
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	613b      	str	r3, [r7, #16]
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	693a      	ldr	r2, [r7, #16]
 8008212:	61da      	str	r2, [r3, #28]
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	689a      	ldr	r2, [r3, #8]
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	621a      	str	r2, [r3, #32]
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	69ba      	ldr	r2, [r7, #24]
 8008222:	3218      	adds	r2, #24
 8008224:	605a      	str	r2, [r3, #4]
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	f103 0218 	add.w	r2, r3, #24
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	609a      	str	r2, [r3, #8]
 8008230:	69bb      	ldr	r3, [r7, #24]
 8008232:	4a10      	ldr	r2, [pc, #64]	@ (8008274 <xTaskRemoveFromEventList+0x190>)
 8008234:	629a      	str	r2, [r3, #40]	@ 0x28
 8008236:	4b0f      	ldr	r3, [pc, #60]	@ (8008274 <xTaskRemoveFromEventList+0x190>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	3301      	adds	r3, #1
 800823c:	4a0d      	ldr	r2, [pc, #52]	@ (8008274 <xTaskRemoveFromEventList+0x190>)
 800823e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008244:	4b0c      	ldr	r3, [pc, #48]	@ (8008278 <xTaskRemoveFromEventList+0x194>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824a:	429a      	cmp	r2, r3
 800824c:	d905      	bls.n	800825a <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800824e:	2301      	movs	r3, #1
 8008250:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8008252:	4b0a      	ldr	r3, [pc, #40]	@ (800827c <xTaskRemoveFromEventList+0x198>)
 8008254:	2201      	movs	r2, #1
 8008256:	601a      	str	r2, [r3, #0]
 8008258:	e001      	b.n	800825e <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 800825a:	2300      	movs	r3, #0
 800825c:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 800825e:	69fb      	ldr	r3, [r7, #28]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3720      	adds	r7, #32
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	20000d60 	.word	0x20000d60
 800826c:	20000d40 	.word	0x20000d40
 8008270:	20000868 	.word	0x20000868
 8008274:	20000cf8 	.word	0x20000cf8
 8008278:	20000864 	.word	0x20000864
 800827c:	20000d4c 	.word	0x20000d4c

08008280 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008288:	4b06      	ldr	r3, [pc, #24]	@ (80082a4 <vTaskInternalSetTimeOutState+0x24>)
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8008290:	4b05      	ldr	r3, [pc, #20]	@ (80082a8 <vTaskInternalSetTimeOutState+0x28>)
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	605a      	str	r2, [r3, #4]
}
 8008298:	bf00      	nop
 800829a:	370c      	adds	r7, #12
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr
 80082a4:	20000d50 	.word	0x20000d50
 80082a8:	20000d3c 	.word	0x20000d3c

080082ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b086      	sub	sp, #24
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
 80082b4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d103      	bne.n	80082c4 <xTaskCheckForTimeOut+0x18>
 80082bc:	f000 fe3c 	bl	8008f38 <ulSetInterruptMask>
 80082c0:	bf00      	nop
 80082c2:	e7fd      	b.n	80082c0 <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d103      	bne.n	80082d2 <xTaskCheckForTimeOut+0x26>
 80082ca:	f000 fe35 	bl	8008f38 <ulSetInterruptMask>
 80082ce:	bf00      	nop
 80082d0:	e7fd      	b.n	80082ce <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 80082d2:	f000 fc95 	bl	8008c00 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80082d6:	4b1f      	ldr	r3, [pc, #124]	@ (8008354 <xTaskCheckForTimeOut+0xa8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	1ad3      	subs	r3, r2, r3
 80082e4:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ee:	d102      	bne.n	80082f6 <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80082f0:	2300      	movs	r3, #0
 80082f2:	617b      	str	r3, [r7, #20]
 80082f4:	e026      	b.n	8008344 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	4b17      	ldr	r3, [pc, #92]	@ (8008358 <xTaskCheckForTimeOut+0xac>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	429a      	cmp	r2, r3
 8008300:	d00a      	beq.n	8008318 <xTaskCheckForTimeOut+0x6c>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	693a      	ldr	r2, [r7, #16]
 8008308:	429a      	cmp	r2, r3
 800830a:	d305      	bcc.n	8008318 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800830c:	2301      	movs	r3, #1
 800830e:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]
 8008316:	e015      	b.n	8008344 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	429a      	cmp	r2, r3
 8008320:	d20b      	bcs.n	800833a <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	1ad2      	subs	r2, r2, r3
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f7ff ffa6 	bl	8008280 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8008334:	2300      	movs	r3, #0
 8008336:	617b      	str	r3, [r7, #20]
 8008338:	e004      	b.n	8008344 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	2200      	movs	r2, #0
 800833e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8008340:	2301      	movs	r3, #1
 8008342:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8008344:	f000 fc6e 	bl	8008c24 <vPortExitCritical>

    return xReturn;
 8008348:	697b      	ldr	r3, [r7, #20]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3718      	adds	r7, #24
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	20000d3c 	.word	0x20000d3c
 8008358:	20000d50 	.word	0x20000d50

0800835c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800835c:	b480      	push	{r7}
 800835e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8008360:	4b03      	ldr	r3, [pc, #12]	@ (8008370 <vTaskMissedYield+0x14>)
 8008362:	2201      	movs	r2, #1
 8008364:	601a      	str	r2, [r3, #0]
}
 8008366:	bf00      	nop
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	20000d4c 	.word	0x20000d4c

08008374 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800837c:	f000 f84a 	bl	8008414 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008380:	4b03      	ldr	r3, [pc, #12]	@ (8008390 <prvIdleTask+0x1c>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b01      	cmp	r3, #1
 8008386:	d9f9      	bls.n	800837c <prvIdleTask+0x8>
            {
                taskYIELD();
 8008388:	f000 fc28 	bl	8008bdc <vPortYield>
        prvCheckTasksWaitingTermination();
 800838c:	e7f6      	b.n	800837c <prvIdleTask+0x8>
 800838e:	bf00      	nop
 8008390:	20000868 	.word	0x20000868

08008394 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b082      	sub	sp, #8
 8008398:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800839a:	2300      	movs	r3, #0
 800839c:	607b      	str	r3, [r7, #4]
 800839e:	e00c      	b.n	80083ba <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80083a0:	687a      	ldr	r2, [r7, #4]
 80083a2:	4613      	mov	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4413      	add	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	4a12      	ldr	r2, [pc, #72]	@ (80083f4 <prvInitialiseTaskLists+0x60>)
 80083ac:	4413      	add	r3, r2
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fe fe66 	bl	8007080 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	3301      	adds	r3, #1
 80083b8:	607b      	str	r3, [r7, #4]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2b37      	cmp	r3, #55	@ 0x37
 80083be:	d9ef      	bls.n	80083a0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80083c0:	480d      	ldr	r0, [pc, #52]	@ (80083f8 <prvInitialiseTaskLists+0x64>)
 80083c2:	f7fe fe5d 	bl	8007080 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80083c6:	480d      	ldr	r0, [pc, #52]	@ (80083fc <prvInitialiseTaskLists+0x68>)
 80083c8:	f7fe fe5a 	bl	8007080 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80083cc:	480c      	ldr	r0, [pc, #48]	@ (8008400 <prvInitialiseTaskLists+0x6c>)
 80083ce:	f7fe fe57 	bl	8007080 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80083d2:	480c      	ldr	r0, [pc, #48]	@ (8008404 <prvInitialiseTaskLists+0x70>)
 80083d4:	f7fe fe54 	bl	8007080 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80083d8:	480b      	ldr	r0, [pc, #44]	@ (8008408 <prvInitialiseTaskLists+0x74>)
 80083da:	f7fe fe51 	bl	8007080 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80083de:	4b0b      	ldr	r3, [pc, #44]	@ (800840c <prvInitialiseTaskLists+0x78>)
 80083e0:	4a05      	ldr	r2, [pc, #20]	@ (80083f8 <prvInitialiseTaskLists+0x64>)
 80083e2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80083e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008410 <prvInitialiseTaskLists+0x7c>)
 80083e6:	4a05      	ldr	r2, [pc, #20]	@ (80083fc <prvInitialiseTaskLists+0x68>)
 80083e8:	601a      	str	r2, [r3, #0]
}
 80083ea:	bf00      	nop
 80083ec:	3708      	adds	r7, #8
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	20000868 	.word	0x20000868
 80083f8:	20000cc8 	.word	0x20000cc8
 80083fc:	20000cdc 	.word	0x20000cdc
 8008400:	20000cf8 	.word	0x20000cf8
 8008404:	20000d0c 	.word	0x20000d0c
 8008408:	20000d24 	.word	0x20000d24
 800840c:	20000cf0 	.word	0x20000cf0
 8008410:	20000cf4 	.word	0x20000cf4

08008414 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800841a:	e019      	b.n	8008450 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800841c:	f000 fbf0 	bl	8008c00 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008420:	4b10      	ldr	r3, [pc, #64]	@ (8008464 <prvCheckTasksWaitingTermination+0x50>)
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	3304      	adds	r3, #4
 800842c:	4618      	mov	r0, r3
 800842e:	f7fe fe8d 	bl	800714c <uxListRemove>
                --uxCurrentNumberOfTasks;
 8008432:	4b0d      	ldr	r3, [pc, #52]	@ (8008468 <prvCheckTasksWaitingTermination+0x54>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	3b01      	subs	r3, #1
 8008438:	4a0b      	ldr	r2, [pc, #44]	@ (8008468 <prvCheckTasksWaitingTermination+0x54>)
 800843a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800843c:	4b0b      	ldr	r3, [pc, #44]	@ (800846c <prvCheckTasksWaitingTermination+0x58>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	3b01      	subs	r3, #1
 8008442:	4a0a      	ldr	r2, [pc, #40]	@ (800846c <prvCheckTasksWaitingTermination+0x58>)
 8008444:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8008446:	f000 fbed 	bl	8008c24 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f810 	bl	8008470 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008450:	4b06      	ldr	r3, [pc, #24]	@ (800846c <prvCheckTasksWaitingTermination+0x58>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1e1      	bne.n	800841c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8008458:	bf00      	nop
 800845a:	bf00      	nop
 800845c:	3708      	adds	r7, #8
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	20000d0c 	.word	0x20000d0c
 8008468:	20000d38 	.word	0x20000d38
 800846c:	20000d20 	.word	0x20000d20

08008470 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800847e:	2b00      	cmp	r3, #0
 8008480:	d108      	bne.n	8008494 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008486:	4618      	mov	r0, r3
 8008488:	f000 fe72 	bl	8009170 <vPortFree>
                vPortFree( pxTCB );
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fe6f 	bl	8009170 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8008492:	e011      	b.n	80084b8 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800849a:	2b01      	cmp	r3, #1
 800849c:	d103      	bne.n	80084a6 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f000 fe66 	bl	8009170 <vPortFree>
    }
 80084a4:	e008      	b.n	80084b8 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	d003      	beq.n	80084b8 <prvDeleteTCB+0x48>
 80084b0:	f000 fd42 	bl	8008f38 <ulSetInterruptMask>
 80084b4:	bf00      	nop
 80084b6:	e7fd      	b.n	80084b4 <prvDeleteTCB+0x44>
    }
 80084b8:	bf00      	nop
 80084ba:	3708      	adds	r7, #8
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80084c0:	b480      	push	{r7}
 80084c2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084c4:	4b0a      	ldr	r3, [pc, #40]	@ (80084f0 <prvResetNextTaskUnblockTime+0x30>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d104      	bne.n	80084d8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80084ce:	4b09      	ldr	r3, [pc, #36]	@ (80084f4 <prvResetNextTaskUnblockTime+0x34>)
 80084d0:	f04f 32ff 	mov.w	r2, #4294967295
 80084d4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80084d6:	e005      	b.n	80084e4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80084d8:	4b05      	ldr	r3, [pc, #20]	@ (80084f0 <prvResetNextTaskUnblockTime+0x30>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a04      	ldr	r2, [pc, #16]	@ (80084f4 <prvResetNextTaskUnblockTime+0x34>)
 80084e2:	6013      	str	r3, [r2, #0]
}
 80084e4:	bf00      	nop
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr
 80084ee:	bf00      	nop
 80084f0:	20000cf0 	.word	0x20000cf0
 80084f4:	20000d58 	.word	0x20000d58

080084f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80084fe:	4b0b      	ldr	r3, [pc, #44]	@ (800852c <xTaskGetSchedulerState+0x34>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d102      	bne.n	800850c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8008506:	2301      	movs	r3, #1
 8008508:	607b      	str	r3, [r7, #4]
 800850a:	e008      	b.n	800851e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800850c:	4b08      	ldr	r3, [pc, #32]	@ (8008530 <xTaskGetSchedulerState+0x38>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d102      	bne.n	800851a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8008514:	2302      	movs	r3, #2
 8008516:	607b      	str	r3, [r7, #4]
 8008518:	e001      	b.n	800851e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800851a:	2300      	movs	r3, #0
 800851c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800851e:	687b      	ldr	r3, [r7, #4]
    }
 8008520:	4618      	mov	r0, r3
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr
 800852c:	20000d44 	.word	0x20000d44
 8008530:	20000d60 	.word	0x20000d60

08008534 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800853e:	4b2e      	ldr	r3, [pc, #184]	@ (80085f8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008544:	4b2d      	ldr	r3, [pc, #180]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	3304      	adds	r3, #4
 800854a:	4618      	mov	r0, r3
 800854c:	f7fe fdfe 	bl	800714c <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008556:	d124      	bne.n	80085a2 <prvAddCurrentTaskToDelayedList+0x6e>
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d021      	beq.n	80085a2 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800855e:	4b28      	ldr	r3, [pc, #160]	@ (8008600 <prvAddCurrentTaskToDelayedList+0xcc>)
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	613b      	str	r3, [r7, #16]
 8008564:	4b25      	ldr	r3, [pc, #148]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	693a      	ldr	r2, [r7, #16]
 800856a:	609a      	str	r2, [r3, #8]
 800856c:	4b23      	ldr	r3, [pc, #140]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	6892      	ldr	r2, [r2, #8]
 8008574:	60da      	str	r2, [r3, #12]
 8008576:	4b21      	ldr	r3, [pc, #132]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	3204      	adds	r2, #4
 8008580:	605a      	str	r2, [r3, #4]
 8008582:	4b1e      	ldr	r3, [pc, #120]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	1d1a      	adds	r2, r3, #4
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	609a      	str	r2, [r3, #8]
 800858c:	4b1b      	ldr	r3, [pc, #108]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a1b      	ldr	r2, [pc, #108]	@ (8008600 <prvAddCurrentTaskToDelayedList+0xcc>)
 8008592:	615a      	str	r2, [r3, #20]
 8008594:	4b1a      	ldr	r3, [pc, #104]	@ (8008600 <prvAddCurrentTaskToDelayedList+0xcc>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3301      	adds	r3, #1
 800859a:	4a19      	ldr	r2, [pc, #100]	@ (8008600 <prvAddCurrentTaskToDelayedList+0xcc>)
 800859c:	6013      	str	r3, [r2, #0]
 800859e:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80085a0:	e026      	b.n	80085f0 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80085a2:	697a      	ldr	r2, [r7, #20]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4413      	add	r3, r2
 80085a8:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085aa:	4b14      	ldr	r3, [pc, #80]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d209      	bcs.n	80085ce <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085ba:	4b12      	ldr	r3, [pc, #72]	@ (8008604 <prvAddCurrentTaskToDelayedList+0xd0>)
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	4b0f      	ldr	r3, [pc, #60]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	3304      	adds	r3, #4
 80085c4:	4619      	mov	r1, r3
 80085c6:	4610      	mov	r0, r2
 80085c8:	f7fe fd87 	bl	80070da <vListInsert>
}
 80085cc:	e010      	b.n	80085f0 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008608 <prvAddCurrentTaskToDelayedList+0xd4>)
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	4b0a      	ldr	r3, [pc, #40]	@ (80085fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	3304      	adds	r3, #4
 80085d8:	4619      	mov	r1, r3
 80085da:	4610      	mov	r0, r2
 80085dc:	f7fe fd7d 	bl	80070da <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80085e0:	4b0a      	ldr	r3, [pc, #40]	@ (800860c <prvAddCurrentTaskToDelayedList+0xd8>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d202      	bcs.n	80085f0 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 80085ea:	4a08      	ldr	r2, [pc, #32]	@ (800860c <prvAddCurrentTaskToDelayedList+0xd8>)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6013      	str	r3, [r2, #0]
}
 80085f0:	bf00      	nop
 80085f2:	3718      	adds	r7, #24
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	20000d3c 	.word	0x20000d3c
 80085fc:	20000864 	.word	0x20000864
 8008600:	20000d24 	.word	0x20000d24
 8008604:	20000cf4 	.word	0x20000cf4
 8008608:	20000cf0 	.word	0x20000cf0
 800860c:	20000d58 	.word	0x20000d58

08008610 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8008610:	b580      	push	{r7, lr}
 8008612:	b088      	sub	sp, #32
 8008614:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8008616:	2300      	movs	r3, #0
 8008618:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800861a:	f000 fa5f 	bl	8008adc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800861e:	4b18      	ldr	r3, [pc, #96]	@ (8008680 <xTimerCreateTimerTask+0x70>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d020      	beq.n	8008668 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8008626:	2300      	movs	r3, #0
 8008628:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 800862a:	2300      	movs	r3, #0
 800862c:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800862e:	463a      	mov	r2, r7
 8008630:	1d39      	adds	r1, r7, #4
 8008632:	f107 0308 	add.w	r3, r7, #8
 8008636:	4618      	mov	r0, r3
 8008638:	f7fe fd08 	bl	800704c <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	68ba      	ldr	r2, [r7, #8]
 8008642:	9202      	str	r2, [sp, #8]
 8008644:	9301      	str	r3, [sp, #4]
 8008646:	2302      	movs	r3, #2
 8008648:	9300      	str	r3, [sp, #0]
 800864a:	2300      	movs	r3, #0
 800864c:	460a      	mov	r2, r1
 800864e:	490d      	ldr	r1, [pc, #52]	@ (8008684 <xTimerCreateTimerTask+0x74>)
 8008650:	480d      	ldr	r0, [pc, #52]	@ (8008688 <xTimerCreateTimerTask+0x78>)
 8008652:	f7ff f84f 	bl	80076f4 <xTaskCreateStatic>
 8008656:	4603      	mov	r3, r0
 8008658:	4a0c      	ldr	r2, [pc, #48]	@ (800868c <xTimerCreateTimerTask+0x7c>)
 800865a:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 800865c:	4b0b      	ldr	r3, [pc, #44]	@ (800868c <xTimerCreateTimerTask+0x7c>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d001      	beq.n	8008668 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8008664:	2301      	movs	r3, #1
 8008666:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d103      	bne.n	8008676 <xTimerCreateTimerTask+0x66>
 800866e:	f000 fc63 	bl	8008f38 <ulSetInterruptMask>
 8008672:	bf00      	nop
 8008674:	e7fd      	b.n	8008672 <xTimerCreateTimerTask+0x62>
        return xReturn;
 8008676:	68fb      	ldr	r3, [r7, #12]
    }
 8008678:	4618      	mov	r0, r3
 800867a:	3710      	adds	r7, #16
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	20000d94 	.word	0x20000d94
 8008684:	0800d200 	.word	0x0800d200
 8008688:	08008735 	.word	0x08008735
 800868c:	20000d98 	.word	0x20000d98

08008690 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800869c:	e008      	b.n	80086b0 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	4413      	add	r3, r2
 80086a6:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6a1b      	ldr	r3, [r3, #32]
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	699a      	ldr	r2, [r3, #24]
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	18d1      	adds	r1, r2, r3
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f000 f8d7 	bl	8008870 <prvInsertTimerInActiveList>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1ea      	bne.n	800869e <prvReloadTimer+0xe>
        }
    }
 80086c8:	bf00      	nop
 80086ca:	bf00      	nop
 80086cc:	3710      	adds	r7, #16
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
	...

080086d4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086de:	4b14      	ldr	r3, [pc, #80]	@ (8008730 <prvProcessExpiredTimer+0x5c>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	3304      	adds	r3, #4
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7fe fd2d 	bl	800714c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086f8:	f003 0304 	and.w	r3, r3, #4
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d005      	beq.n	800870c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8008700:	683a      	ldr	r2, [r7, #0]
 8008702:	6879      	ldr	r1, [r7, #4]
 8008704:	68f8      	ldr	r0, [r7, #12]
 8008706:	f7ff ffc3 	bl	8008690 <prvReloadTimer>
 800870a:	e008      	b.n	800871e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008712:	f023 0301 	bic.w	r3, r3, #1
 8008716:	b2da      	uxtb	r2, r3
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6a1b      	ldr	r3, [r3, #32]
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	4798      	blx	r3
    }
 8008726:	bf00      	nop
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop
 8008730:	20000d8c 	.word	0x20000d8c

08008734 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800873c:	f107 0308 	add.w	r3, r7, #8
 8008740:	4618      	mov	r0, r3
 8008742:	f000 f851 	bl	80087e8 <prvGetNextExpireTime>
 8008746:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	4619      	mov	r1, r3
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f000 f805 	bl	800875c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8008752:	f000 f8cf 	bl	80088f4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008756:	bf00      	nop
 8008758:	e7f0      	b.n	800873c <prvTimerTask+0x8>
	...

0800875c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8008766:	f7ff f9f1 	bl	8007b4c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800876a:	f107 0308 	add.w	r3, r7, #8
 800876e:	4618      	mov	r0, r3
 8008770:	f000 f85e 	bl	8008830 <prvSampleTimeNow>
 8008774:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d12a      	bne.n	80087d2 <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10a      	bne.n	8008798 <prvProcessTimerOrBlockTask+0x3c>
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	429a      	cmp	r2, r3
 8008788:	d806      	bhi.n	8008798 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800878a:	f7ff f9ed 	bl	8007b68 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800878e:	68f9      	ldr	r1, [r7, #12]
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f7ff ff9f 	bl	80086d4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8008796:	e01e      	b.n	80087d6 <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d008      	beq.n	80087b0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800879e:	4b10      	ldr	r3, [pc, #64]	@ (80087e0 <prvProcessTimerOrBlockTask+0x84>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d101      	bne.n	80087ac <prvProcessTimerOrBlockTask+0x50>
 80087a8:	2301      	movs	r3, #1
 80087aa:	e000      	b.n	80087ae <prvProcessTimerOrBlockTask+0x52>
 80087ac:	2300      	movs	r3, #0
 80087ae:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80087b0:	4b0c      	ldr	r3, [pc, #48]	@ (80087e4 <prvProcessTimerOrBlockTask+0x88>)
 80087b2:	6818      	ldr	r0, [r3, #0]
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	1ad3      	subs	r3, r2, r3
 80087ba:	683a      	ldr	r2, [r7, #0]
 80087bc:	4619      	mov	r1, r3
 80087be:	f7fe ff65 	bl	800768c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80087c2:	f7ff f9d1 	bl	8007b68 <xTaskResumeAll>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d104      	bne.n	80087d6 <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 80087cc:	f000 fa06 	bl	8008bdc <vPortYield>
    }
 80087d0:	e001      	b.n	80087d6 <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 80087d2:	f7ff f9c9 	bl	8007b68 <xTaskResumeAll>
    }
 80087d6:	bf00      	nop
 80087d8:	3710      	adds	r7, #16
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	20000d90 	.word	0x20000d90
 80087e4:	20000d94 	.word	0x20000d94

080087e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80087e8:	b480      	push	{r7}
 80087ea:	b085      	sub	sp, #20
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80087f0:	4b0e      	ldr	r3, [pc, #56]	@ (800882c <prvGetNextExpireTime+0x44>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d101      	bne.n	80087fe <prvGetNextExpireTime+0x16>
 80087fa:	2201      	movs	r2, #1
 80087fc:	e000      	b.n	8008800 <prvGetNextExpireTime+0x18>
 80087fe:	2200      	movs	r2, #0
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d105      	bne.n	8008818 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800880c:	4b07      	ldr	r3, [pc, #28]	@ (800882c <prvGetNextExpireTime+0x44>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	60fb      	str	r3, [r7, #12]
 8008816:	e001      	b.n	800881c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8008818:	2300      	movs	r3, #0
 800881a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800881c:	68fb      	ldr	r3, [r7, #12]
    }
 800881e:	4618      	mov	r0, r3
 8008820:	3714      	adds	r7, #20
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	20000d8c 	.word	0x20000d8c

08008830 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8008838:	f7ff fa84 	bl	8007d44 <xTaskGetTickCount>
 800883c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800883e:	4b0b      	ldr	r3, [pc, #44]	@ (800886c <prvSampleTimeNow+0x3c>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	429a      	cmp	r2, r3
 8008846:	d205      	bcs.n	8008854 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8008848:	f000 f922 	bl	8008a90 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	601a      	str	r2, [r3, #0]
 8008852:	e002      	b.n	800885a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800885a:	4a04      	ldr	r2, [pc, #16]	@ (800886c <prvSampleTimeNow+0x3c>)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8008860:	68fb      	ldr	r3, [r7, #12]
    }
 8008862:	4618      	mov	r0, r3
 8008864:	3710      	adds	r7, #16
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
 800886a:	bf00      	nop
 800886c:	20000d9c 	.word	0x20000d9c

08008870 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8008870:	b580      	push	{r7, lr}
 8008872:	b086      	sub	sp, #24
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
 800887c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800887e:	2300      	movs	r3, #0
 8008880:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	68ba      	ldr	r2, [r7, #8]
 8008886:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	68fa      	ldr	r2, [r7, #12]
 800888c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800888e:	68ba      	ldr	r2, [r7, #8]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	429a      	cmp	r2, r3
 8008894:	d812      	bhi.n	80088bc <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	1ad2      	subs	r2, r2, r3
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	699b      	ldr	r3, [r3, #24]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d302      	bcc.n	80088aa <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80088a4:	2301      	movs	r3, #1
 80088a6:	617b      	str	r3, [r7, #20]
 80088a8:	e01b      	b.n	80088e2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80088aa:	4b10      	ldr	r3, [pc, #64]	@ (80088ec <prvInsertTimerInActiveList+0x7c>)
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	3304      	adds	r3, #4
 80088b2:	4619      	mov	r1, r3
 80088b4:	4610      	mov	r0, r2
 80088b6:	f7fe fc10 	bl	80070da <vListInsert>
 80088ba:	e012      	b.n	80088e2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d206      	bcs.n	80088d2 <prvInsertTimerInActiveList+0x62>
 80088c4:	68ba      	ldr	r2, [r7, #8]
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d302      	bcc.n	80088d2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80088cc:	2301      	movs	r3, #1
 80088ce:	617b      	str	r3, [r7, #20]
 80088d0:	e007      	b.n	80088e2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088d2:	4b07      	ldr	r3, [pc, #28]	@ (80088f0 <prvInsertTimerInActiveList+0x80>)
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	3304      	adds	r3, #4
 80088da:	4619      	mov	r1, r3
 80088dc:	4610      	mov	r0, r2
 80088de:	f7fe fbfc 	bl	80070da <vListInsert>
            }
        }

        return xProcessTimerNow;
 80088e2:	697b      	ldr	r3, [r7, #20]
    }
 80088e4:	4618      	mov	r0, r3
 80088e6:	3718      	adds	r7, #24
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}
 80088ec:	20000d90 	.word	0x20000d90
 80088f0:	20000d8c 	.word	0x20000d8c

080088f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b088      	sub	sp, #32
 80088f8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088fa:	e0b7      	b.n	8008a6c <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	da11      	bge.n	8008926 <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008902:	1d3b      	adds	r3, r7, #4
 8008904:	3304      	adds	r3, #4
 8008906:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d103      	bne.n	8008916 <prvProcessReceivedCommands+0x22>
 800890e:	f000 fb13 	bl	8008f38 <ulSetInterruptMask>
 8008912:	bf00      	nop
 8008914:	e7fd      	b.n	8008912 <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	69fa      	ldr	r2, [r7, #28]
 800891c:	6850      	ldr	r0, [r2, #4]
 800891e:	69fa      	ldr	r2, [r7, #28]
 8008920:	6892      	ldr	r2, [r2, #8]
 8008922:	4611      	mov	r1, r2
 8008924:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2b00      	cmp	r3, #0
 800892a:	f2c0 809f 	blt.w	8008a6c <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	695b      	ldr	r3, [r3, #20]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d004      	beq.n	8008944 <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	3304      	adds	r3, #4
 800893e:	4618      	mov	r0, r3
 8008940:	f7fe fc04 	bl	800714c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008944:	463b      	mov	r3, r7
 8008946:	4618      	mov	r0, r3
 8008948:	f7ff ff72 	bl	8008830 <prvSampleTimeNow>
 800894c:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3b01      	subs	r3, #1
 8008952:	2b08      	cmp	r3, #8
 8008954:	f200 8087 	bhi.w	8008a66 <prvProcessReceivedCommands+0x172>
 8008958:	a201      	add	r2, pc, #4	@ (adr r2, 8008960 <prvProcessReceivedCommands+0x6c>)
 800895a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800895e:	bf00      	nop
 8008960:	08008985 	.word	0x08008985
 8008964:	08008985 	.word	0x08008985
 8008968:	080089ed 	.word	0x080089ed
 800896c:	08008a01 	.word	0x08008a01
 8008970:	08008a3d 	.word	0x08008a3d
 8008974:	08008985 	.word	0x08008985
 8008978:	08008985 	.word	0x08008985
 800897c:	080089ed 	.word	0x080089ed
 8008980:	08008a01 	.word	0x08008a01
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008984:	69bb      	ldr	r3, [r7, #24]
 8008986:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800898a:	f043 0301 	orr.w	r3, r3, #1
 800898e:	b2da      	uxtb	r2, r3
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	699b      	ldr	r3, [r3, #24]
 800899c:	18d1      	adds	r1, r2, r3
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	69b8      	ldr	r0, [r7, #24]
 80089a4:	f7ff ff64 	bl	8008870 <prvInsertTimerInActiveList>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d05d      	beq.n	8008a6a <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089b4:	f003 0304 	and.w	r3, r3, #4
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d009      	beq.n	80089d0 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	69bb      	ldr	r3, [r7, #24]
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	4413      	add	r3, r2
 80089c4:	697a      	ldr	r2, [r7, #20]
 80089c6:	4619      	mov	r1, r3
 80089c8:	69b8      	ldr	r0, [r7, #24]
 80089ca:	f7ff fe61 	bl	8008690 <prvReloadTimer>
 80089ce:	e008      	b.n	80089e2 <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089d6:	f023 0301 	bic.w	r3, r3, #1
 80089da:	b2da      	uxtb	r2, r3
 80089dc:	69bb      	ldr	r3, [r7, #24]
 80089de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	6a1b      	ldr	r3, [r3, #32]
 80089e6:	69b8      	ldr	r0, [r7, #24]
 80089e8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80089ea:	e03e      	b.n	8008a6a <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089f2:	f023 0301 	bic.w	r3, r3, #1
 80089f6:	b2da      	uxtb	r2, r3
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80089fe:	e035      	b.n	8008a6c <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a06:	f043 0301 	orr.w	r3, r3, #1
 8008a0a:	b2da      	uxtb	r2, r3
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008a12:	68ba      	ldr	r2, [r7, #8]
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d103      	bne.n	8008a28 <prvProcessReceivedCommands+0x134>
 8008a20:	f000 fa8a 	bl	8008f38 <ulSetInterruptMask>
 8008a24:	bf00      	nop
 8008a26:	e7fd      	b.n	8008a24 <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	699a      	ldr	r2, [r3, #24]
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	18d1      	adds	r1, r2, r3
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	697a      	ldr	r2, [r7, #20]
 8008a34:	69b8      	ldr	r0, [r7, #24]
 8008a36:	f7ff ff1b 	bl	8008870 <prvInsertTimerInActiveList>
                        break;
 8008a3a:	e017      	b.n	8008a6c <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008a3c:	69bb      	ldr	r3, [r7, #24]
 8008a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a42:	f003 0302 	and.w	r3, r3, #2
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d103      	bne.n	8008a52 <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 8008a4a:	69b8      	ldr	r0, [r7, #24]
 8008a4c:	f000 fb90 	bl	8009170 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8008a50:	e00c      	b.n	8008a6c <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008a52:	69bb      	ldr	r3, [r7, #24]
 8008a54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a58:	f023 0301 	bic.w	r3, r3, #1
 8008a5c:	b2da      	uxtb	r2, r3
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008a64:	e002      	b.n	8008a6c <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 8008a66:	bf00      	nop
 8008a68:	e000      	b.n	8008a6c <prvProcessReceivedCommands+0x178>
                        break;
 8008a6a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a6c:	4b07      	ldr	r3, [pc, #28]	@ (8008a8c <prvProcessReceivedCommands+0x198>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	1d39      	adds	r1, r7, #4
 8008a72:	2200      	movs	r2, #0
 8008a74:	4618      	mov	r0, r3
 8008a76:	f7fe fc78 	bl	800736a <xQueueReceive>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	f47f af3d 	bne.w	80088fc <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8008a82:	bf00      	nop
 8008a84:	bf00      	nop
 8008a86:	3720      	adds	r7, #32
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}
 8008a8c:	20000d94 	.word	0x20000d94

08008a90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a96:	e009      	b.n	8008aac <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a98:	4b0e      	ldr	r3, [pc, #56]	@ (8008ad4 <prvSwitchTimerLists+0x44>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8008aa2:	f04f 31ff 	mov.w	r1, #4294967295
 8008aa6:	6838      	ldr	r0, [r7, #0]
 8008aa8:	f7ff fe14 	bl	80086d4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008aac:	4b09      	ldr	r3, [pc, #36]	@ (8008ad4 <prvSwitchTimerLists+0x44>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1f0      	bne.n	8008a98 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8008ab6:	4b07      	ldr	r3, [pc, #28]	@ (8008ad4 <prvSwitchTimerLists+0x44>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8008abc:	4b06      	ldr	r3, [pc, #24]	@ (8008ad8 <prvSwitchTimerLists+0x48>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a04      	ldr	r2, [pc, #16]	@ (8008ad4 <prvSwitchTimerLists+0x44>)
 8008ac2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8008ac4:	4a04      	ldr	r2, [pc, #16]	@ (8008ad8 <prvSwitchTimerLists+0x48>)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6013      	str	r3, [r2, #0]
    }
 8008aca:	bf00      	nop
 8008acc:	3708      	adds	r7, #8
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}
 8008ad2:	bf00      	nop
 8008ad4:	20000d8c 	.word	0x20000d8c
 8008ad8:	20000d90 	.word	0x20000d90

08008adc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b082      	sub	sp, #8
 8008ae0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8008ae2:	f000 f88d 	bl	8008c00 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8008ae6:	4b15      	ldr	r3, [pc, #84]	@ (8008b3c <prvCheckForValidListAndQueue+0x60>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d120      	bne.n	8008b30 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8008aee:	4814      	ldr	r0, [pc, #80]	@ (8008b40 <prvCheckForValidListAndQueue+0x64>)
 8008af0:	f7fe fac6 	bl	8007080 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8008af4:	4813      	ldr	r0, [pc, #76]	@ (8008b44 <prvCheckForValidListAndQueue+0x68>)
 8008af6:	f7fe fac3 	bl	8007080 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8008afa:	4b13      	ldr	r3, [pc, #76]	@ (8008b48 <prvCheckForValidListAndQueue+0x6c>)
 8008afc:	4a10      	ldr	r2, [pc, #64]	@ (8008b40 <prvCheckForValidListAndQueue+0x64>)
 8008afe:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008b00:	4b12      	ldr	r3, [pc, #72]	@ (8008b4c <prvCheckForValidListAndQueue+0x70>)
 8008b02:	4a10      	ldr	r2, [pc, #64]	@ (8008b44 <prvCheckForValidListAndQueue+0x68>)
 8008b04:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008b06:	2300      	movs	r3, #0
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	4b11      	ldr	r3, [pc, #68]	@ (8008b50 <prvCheckForValidListAndQueue+0x74>)
 8008b0c:	4a11      	ldr	r2, [pc, #68]	@ (8008b54 <prvCheckForValidListAndQueue+0x78>)
 8008b0e:	2110      	movs	r1, #16
 8008b10:	200a      	movs	r0, #10
 8008b12:	f7fe fbbe 	bl	8007292 <xQueueGenericCreateStatic>
 8008b16:	4603      	mov	r3, r0
 8008b18:	4a08      	ldr	r2, [pc, #32]	@ (8008b3c <prvCheckForValidListAndQueue+0x60>)
 8008b1a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8008b1c:	4b07      	ldr	r3, [pc, #28]	@ (8008b3c <prvCheckForValidListAndQueue+0x60>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d005      	beq.n	8008b30 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008b24:	4b05      	ldr	r3, [pc, #20]	@ (8008b3c <prvCheckForValidListAndQueue+0x60>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	490b      	ldr	r1, [pc, #44]	@ (8008b58 <prvCheckForValidListAndQueue+0x7c>)
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7fe fd68 	bl	8007600 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8008b30:	f000 f878 	bl	8008c24 <vPortExitCritical>
    }
 8008b34:	bf00      	nop
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	20000d94 	.word	0x20000d94
 8008b40:	20000d64 	.word	0x20000d64
 8008b44:	20000d78 	.word	0x20000d78
 8008b48:	20000d8c 	.word	0x20000d8c
 8008b4c:	20000d90 	.word	0x20000d90
 8008b50:	20000e40 	.word	0x20000e40
 8008b54:	20000da0 	.word	0x20000da0
 8008b58:	0800d208 	.word	0x0800d208

08008b5c <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b60:	4b0b      	ldr	r3, [pc, #44]	@ (8008b90 <vPortSetupTimerInterrupt+0x34>)
 8008b62:	2200      	movs	r2, #0
 8008b64:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b66:	4b0b      	ldr	r3, [pc, #44]	@ (8008b94 <vPortSetupTimerInterrupt+0x38>)
 8008b68:	2200      	movs	r2, #0
 8008b6a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b98 <vPortSetupTimerInterrupt+0x3c>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a0a      	ldr	r2, [pc, #40]	@ (8008b9c <vPortSetupTimerInterrupt+0x40>)
 8008b72:	fba2 2303 	umull	r2, r3, r2, r3
 8008b76:	099b      	lsrs	r3, r3, #6
 8008b78:	4a09      	ldr	r2, [pc, #36]	@ (8008ba0 <vPortSetupTimerInterrupt+0x44>)
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8008b7e:	4b04      	ldr	r3, [pc, #16]	@ (8008b90 <vPortSetupTimerInterrupt+0x34>)
 8008b80:	2207      	movs	r2, #7
 8008b82:	601a      	str	r2, [r3, #0]
}
 8008b84:	bf00      	nop
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	e000e010 	.word	0xe000e010
 8008b94:	e000e018 	.word	0xe000e018
 8008b98:	20000000 	.word	0x20000000
 8008b9c:	10624dd3 	.word	0x10624dd3
 8008ba0:	e000e014 	.word	0xe000e014

08008ba4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b082      	sub	sp, #8
 8008ba8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8008baa:	2300      	movs	r3, #0
 8008bac:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8008bae:	4b0a      	ldr	r3, [pc, #40]	@ (8008bd8 <prvTaskExitError+0x34>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bb6:	d003      	beq.n	8008bc0 <prvTaskExitError+0x1c>
 8008bb8:	f000 f9be 	bl	8008f38 <ulSetInterruptMask>
 8008bbc:	bf00      	nop
 8008bbe:	e7fd      	b.n	8008bbc <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8008bc0:	f000 f9ba 	bl	8008f38 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8008bc4:	bf00      	nop
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d0fc      	beq.n	8008bc6 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8008bcc:	bf00      	nop
 8008bce:	bf00      	nop
 8008bd0:	3708      	adds	r7, #8
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20000020 	.word	0x20000020

08008bdc <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8008bdc:	b480      	push	{r7}
 8008bde:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008be0:	4b06      	ldr	r3, [pc, #24]	@ (8008bfc <vPortYield+0x20>)
 8008be2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008be6:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8008be8:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8008bec:	f3bf 8f6f 	isb	sy
}
 8008bf0:	bf00      	nop
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	e000ed04 	.word	0xe000ed04

08008c00 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8008c04:	f000 f998 	bl	8008f38 <ulSetInterruptMask>
    ulCriticalNesting++;
 8008c08:	4b05      	ldr	r3, [pc, #20]	@ (8008c20 <vPortEnterCritical+0x20>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	4a04      	ldr	r2, [pc, #16]	@ (8008c20 <vPortEnterCritical+0x20>)
 8008c10:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8008c12:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8008c16:	f3bf 8f6f 	isb	sy
}
 8008c1a:	bf00      	nop
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop
 8008c20:	20000020 	.word	0x20000020

08008c24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8008c28:	4b0a      	ldr	r3, [pc, #40]	@ (8008c54 <vPortExitCritical+0x30>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d103      	bne.n	8008c38 <vPortExitCritical+0x14>
 8008c30:	f000 f982 	bl	8008f38 <ulSetInterruptMask>
 8008c34:	bf00      	nop
 8008c36:	e7fd      	b.n	8008c34 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8008c38:	4b06      	ldr	r3, [pc, #24]	@ (8008c54 <vPortExitCritical+0x30>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	4a05      	ldr	r2, [pc, #20]	@ (8008c54 <vPortExitCritical+0x30>)
 8008c40:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 8008c42:	4b04      	ldr	r3, [pc, #16]	@ (8008c54 <vPortExitCritical+0x30>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d102      	bne.n	8008c50 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 8008c4a:	2000      	movs	r0, #0
 8008c4c:	f000 f981 	bl	8008f52 <vClearInterruptMask>
    }
}
 8008c50:	bf00      	nop
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	20000020 	.word	0x20000020

08008c58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c5e:	f000 f96b 	bl	8008f38 <ulSetInterruptMask>
 8008c62:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008c64:	f7ff f87e 	bl	8007d64 <xTaskIncrementTick>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d003      	beq.n	8008c76 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c6e:	4b05      	ldr	r3, [pc, #20]	@ (8008c84 <xPortSysTickHandler+0x2c>)
 8008c70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c74:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 f96b 	bl	8008f52 <vClearInterruptMask>
}
 8008c7c:	bf00      	nop
 8008c7e:	3708      	adds	r7, #8
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	e000ed04 	.word	0xe000ed04

08008c88 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b084      	sub	sp, #16
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	699b      	ldr	r3, [r3, #24]
 8008c94:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	3b02      	subs	r3, #2
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8008c9e:	7afb      	ldrb	r3, [r7, #11]
 8008ca0:	2b66      	cmp	r3, #102	@ 0x66
 8008ca2:	d102      	bne.n	8008caa <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8008ca4:	f000 f914 	bl	8008ed0 <vRestoreContextOfFirstTask>
            break;
 8008ca8:	e003      	b.n	8008cb2 <vPortSVCHandler_C+0x2a>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8008caa:	f000 f945 	bl	8008f38 <ulSetInterruptMask>
 8008cae:	bf00      	nop
 8008cb0:	e7fd      	b.n	8008cae <vPortSVCHandler_C+0x26>
    }
}
 8008cb2:	bf00      	nop
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
	...

08008cbc <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8008cbc:	b480      	push	{r7}
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	60b9      	str	r1, [r7, #8]
 8008cc6:	607a      	str	r2, [r7, #4]
 8008cc8:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	3b04      	subs	r3, #4
 8008cce:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008cd6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	3b04      	subs	r3, #4
 8008cdc:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	3b04      	subs	r3, #4
 8008ce8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8008cea:	4a38      	ldr	r2, [pc, #224]	@ (8008dcc <pxPortInitialiseStack+0x110>)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	3b04      	subs	r3, #4
 8008cf4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8008cfc:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	3b04      	subs	r3, #4
 8008d02:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8008d0a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	3b04      	subs	r3, #4
 8008d10:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8008d18:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	3b04      	subs	r3, #4
 8008d1e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8008d26:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	3b04      	subs	r3, #4
 8008d2c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 8008d2e:	683a      	ldr	r2, [r7, #0]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	3b04      	subs	r3, #4
 8008d38:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8008d40:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	3b04      	subs	r3, #4
 8008d46:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8008d4e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	3b04      	subs	r3, #4
 8008d54:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8008d5c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	3b04      	subs	r3, #4
 8008d62:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8008d6a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	3b04      	subs	r3, #4
 8008d70:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8008d78:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3b04      	subs	r3, #4
 8008d7e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8008d86:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	3b04      	subs	r3, #4
 8008d8c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8008d94:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	3b04      	subs	r3, #4
 8008d9a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8008da2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	3b04      	subs	r3, #4
 8008da8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8008db0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	3b04      	subs	r3, #4
 8008db6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8008db8:	68ba      	ldr	r2, [r7, #8]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
    }
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3714      	adds	r7, #20
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr
 8008dcc:	08008ba5 	.word	0x08008ba5

08008dd0 <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 8008dda:	4b35      	ldr	r3, [pc, #212]	@ (8008eb0 <xPortStartScheduler+0xe0>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8008de0:	4b33      	ldr	r3, [pc, #204]	@ (8008eb0 <xPortStartScheduler+0xe0>)
 8008de2:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8008de6:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8008de8:	4b31      	ldr	r3, [pc, #196]	@ (8008eb0 <xPortStartScheduler+0xe0>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	0e1b      	lsrs	r3, r3, #24
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008df2:	79fb      	ldrb	r3, [r7, #7]
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008dfa:	b2da      	uxtb	r2, r3
 8008dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8008eb4 <xPortStartScheduler+0xe4>)
 8008dfe:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8008e00:	4b2c      	ldr	r3, [pc, #176]	@ (8008eb4 <xPortStartScheduler+0xe4>)
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d103      	bne.n	8008e10 <xPortStartScheduler+0x40>
 8008e08:	f000 f896 	bl	8008f38 <ulSetInterruptMask>
 8008e0c:	bf00      	nop
 8008e0e:	e7fd      	b.n	8008e0c <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8008e10:	79fb      	ldrb	r3, [r7, #7]
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	43db      	mvns	r3, r3
 8008e16:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d00b      	beq.n	8008e36 <xPortStartScheduler+0x66>
 8008e1e:	f000 f88b 	bl	8008f38 <ulSetInterruptMask>
 8008e22:	bf00      	nop
 8008e24:	e7fd      	b.n	8008e22 <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e2c:	79fb      	ldrb	r3, [r7, #7]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	005b      	lsls	r3, r3, #1
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e36:	79fb      	ldrb	r3, [r7, #7]
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e3e:	2b80      	cmp	r3, #128	@ 0x80
 8008e40:	d0f1      	beq.n	8008e26 <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	2b08      	cmp	r3, #8
 8008e46:	d103      	bne.n	8008e50 <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8008e48:	4b1b      	ldr	r3, [pc, #108]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	e004      	b.n	8008e5a <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	f1c3 0307 	rsb	r3, r3, #7
 8008e56:	4a18      	ldr	r2, [pc, #96]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008e58:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e5a:	4b17      	ldr	r3, [pc, #92]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	021b      	lsls	r3, r3, #8
 8008e60:	4a15      	ldr	r2, [pc, #84]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008e62:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e64:	4b14      	ldr	r3, [pc, #80]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e6c:	4a12      	ldr	r2, [pc, #72]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008e6e:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 8008e70:	4a0f      	ldr	r2, [pc, #60]	@ (8008eb0 <xPortStartScheduler+0xe0>)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008e76:	4b11      	ldr	r3, [pc, #68]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a10      	ldr	r2, [pc, #64]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e80:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008e82:	4b0e      	ldr	r3, [pc, #56]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a0d      	ldr	r2, [pc, #52]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e8c:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008e8e:	f7ff fe65 	bl	8008b5c <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8008e92:	4b0b      	ldr	r3, [pc, #44]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e94:	2200      	movs	r2, #0
 8008e96:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8008e98:	f000 f83a 	bl	8008f10 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008e9c:	f7ff f872 	bl	8007f84 <vTaskSwitchContext>
    prvTaskExitError();
 8008ea0:	f7ff fe80 	bl	8008ba4 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	e000ed1c 	.word	0xe000ed1c
 8008eb4:	20000e90 	.word	0x20000e90
 8008eb8:	20000e94 	.word	0x20000e94
 8008ebc:	e000ed20 	.word	0xe000ed20
 8008ec0:	20000020 	.word	0x20000020
	...

08008ed0 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8008ed0:	4a0b      	ldr	r2, [pc, #44]	@ (8008f00 <pxCurrentTCBConst2>)
 8008ed2:	6811      	ldr	r1, [r2, #0]
 8008ed4:	6808      	ldr	r0, [r1, #0]
 8008ed6:	c806      	ldmia	r0!, {r1, r2}
 8008ed8:	f381 880b 	msr	PSPLIM, r1
 8008edc:	2102      	movs	r1, #2
 8008ede:	f381 8814 	msr	CONTROL, r1
 8008ee2:	3020      	adds	r0, #32
 8008ee4:	f380 8809 	msr	PSP, r0
 8008ee8:	f3bf 8f6f 	isb	sy
 8008eec:	f04f 0000 	mov.w	r0, #0
 8008ef0:	f380 8811 	msr	BASEPRI, r0
 8008ef4:	4710      	bx	r2
 8008ef6:	bf00      	nop
 8008ef8:	f3af 8000 	nop.w
 8008efc:	f3af 8000 	nop.w

08008f00 <pxCurrentTCBConst2>:
 8008f00:	20000864 	.word	0x20000864
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop
	...

08008f10 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8008f10:	4807      	ldr	r0, [pc, #28]	@ (8008f30 <xVTORConst>)
 8008f12:	6800      	ldr	r0, [r0, #0]
 8008f14:	6800      	ldr	r0, [r0, #0]
 8008f16:	f380 8808 	msr	MSP, r0
 8008f1a:	b662      	cpsie	i
 8008f1c:	b661      	cpsie	f
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	df66      	svc	102	@ 0x66
 8008f28:	bf00      	nop
 8008f2a:	bf00      	nop
 8008f2c:	f3af 8000 	nop.w

08008f30 <xVTORConst>:
 8008f30:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8008f34:	bf00      	nop
 8008f36:	bf00      	nop

08008f38 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8008f38:	f3ef 8011 	mrs	r0, BASEPRI
 8008f3c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8008f40:	f381 8811 	msr	BASEPRI, r1
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8008f4e:	bf00      	nop
 8008f50:	4618      	mov	r0, r3

08008f52 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8008f52:	f380 8811 	msr	BASEPRI, r0
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 8008f60:	bf00      	nop
	...

08008f70 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8008f70:	f3ef 8009 	mrs	r0, PSP
 8008f74:	f3ef 820b 	mrs	r2, PSPLIM
 8008f78:	4673      	mov	r3, lr
 8008f7a:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8008f7e:	4a10      	ldr	r2, [pc, #64]	@ (8008fc0 <pxCurrentTCBConst>)
 8008f80:	6811      	ldr	r1, [r2, #0]
 8008f82:	6008      	str	r0, [r1, #0]
 8008f84:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008f88:	f380 8811 	msr	BASEPRI, r0
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	f3bf 8f6f 	isb	sy
 8008f94:	f7fe fff6 	bl	8007f84 <vTaskSwitchContext>
 8008f98:	f04f 0000 	mov.w	r0, #0
 8008f9c:	f380 8811 	msr	BASEPRI, r0
 8008fa0:	4a07      	ldr	r2, [pc, #28]	@ (8008fc0 <pxCurrentTCBConst>)
 8008fa2:	6811      	ldr	r1, [r2, #0]
 8008fa4:	6808      	ldr	r0, [r1, #0]
 8008fa6:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8008faa:	f382 880b 	msr	PSPLIM, r2
 8008fae:	f380 8809 	msr	PSP, r0
 8008fb2:	4718      	bx	r3
 8008fb4:	f3af 8000 	nop.w
 8008fb8:	f3af 8000 	nop.w
 8008fbc:	f3af 8000 	nop.w

08008fc0 <pxCurrentTCBConst>:
 8008fc0:	20000864 	.word	0x20000864
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 8008fc4:	bf00      	nop
 8008fc6:	bf00      	nop
	...

08008fd0 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8008fd0:	f01e 0f04 	tst.w	lr, #4
 8008fd4:	bf0c      	ite	eq
 8008fd6:	f3ef 8008 	mrseq	r0, MSP
 8008fda:	f3ef 8009 	mrsne	r0, PSP
 8008fde:	4904      	ldr	r1, [pc, #16]	@ (8008ff0 <svchandler_address_const>)
 8008fe0:	4708      	bx	r1
 8008fe2:	bf00      	nop
 8008fe4:	f3af 8000 	nop.w
 8008fe8:	f3af 8000 	nop.w
 8008fec:	f3af 8000 	nop.w

08008ff0 <svchandler_address_const>:
 8008ff0:	08008c89 	.word	0x08008c89
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop

08008ff8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8009000:	2300      	movs	r3, #0
 8009002:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8009004:	f7fe fda2 	bl	8007b4c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8009008:	4b54      	ldr	r3, [pc, #336]	@ (800915c <pvPortMalloc+0x164>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8009010:	f000 f8f8 	bl	8009204 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d022      	beq.n	8009060 <pvPortMalloc+0x68>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800901a:	2308      	movs	r3, #8
 800901c:	43db      	mvns	r3, r3
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	429a      	cmp	r2, r3
 8009022:	d81b      	bhi.n	800905c <pvPortMalloc+0x64>
            {
                xWantedSize += xHeapStructSize;
 8009024:	2208      	movs	r2, #8
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4413      	add	r3, r2
 800902a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f003 0307 	and.w	r3, r3, #7
 8009032:	2b00      	cmp	r3, #0
 8009034:	d014      	beq.n	8009060 <pvPortMalloc+0x68>
                {
                    /* Byte alignment required. */
                    xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f003 0307 	and.w	r3, r3, #7
 800903c:	f1c3 0308 	rsb	r3, r3, #8
 8009040:	613b      	str	r3, [r7, #16]

                    if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	43db      	mvns	r3, r3
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	429a      	cmp	r2, r3
 800904a:	d804      	bhi.n	8009056 <pvPortMalloc+0x5e>
                    {
                        xWantedSize += xAdditionalRequiredSize;
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	4413      	add	r3, r2
 8009052:	607b      	str	r3, [r7, #4]
 8009054:	e004      	b.n	8009060 <pvPortMalloc+0x68>
                    }
                    else
                    {
                        xWantedSize = 0;
 8009056:	2300      	movs	r3, #0
 8009058:	607b      	str	r3, [r7, #4]
 800905a:	e001      	b.n	8009060 <pvPortMalloc+0x68>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 800905c:	2300      	movs	r3, #0
 800905e:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2b00      	cmp	r3, #0
 8009064:	db69      	blt.n	800913a <pvPortMalloc+0x142>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d066      	beq.n	800913a <pvPortMalloc+0x142>
 800906c:	4b3c      	ldr	r3, [pc, #240]	@ (8009160 <pvPortMalloc+0x168>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	429a      	cmp	r2, r3
 8009074:	d861      	bhi.n	800913a <pvPortMalloc+0x142>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8009076:	4b3b      	ldr	r3, [pc, #236]	@ (8009164 <pvPortMalloc+0x16c>)
 8009078:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 800907a:	4b3a      	ldr	r3, [pc, #232]	@ (8009164 <pvPortMalloc+0x16c>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009080:	e004      	b.n	800908c <pvPortMalloc+0x94>
                {
                    pxPreviousBlock = pxBlock;
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	429a      	cmp	r2, r3
 8009094:	d903      	bls.n	800909e <pvPortMalloc+0xa6>
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d1f1      	bne.n	8009082 <pvPortMalloc+0x8a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800909e:	4b2f      	ldr	r3, [pc, #188]	@ (800915c <pvPortMalloc+0x164>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	69fa      	ldr	r2, [r7, #28]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d048      	beq.n	800913a <pvPortMalloc+0x142>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80090a8:	69bb      	ldr	r3, [r7, #24]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2208      	movs	r2, #8
 80090ae:	4413      	add	r3, r2
 80090b0:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80090b2:	69fb      	ldr	r3, [r7, #28]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	685a      	ldr	r2, [r3, #4]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	1ad2      	subs	r2, r2, r3
 80090c2:	2308      	movs	r3, #8
 80090c4:	005b      	lsls	r3, r3, #1
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d918      	bls.n	80090fc <pvPortMalloc+0x104>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80090ca:	69fa      	ldr	r2, [r7, #28]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4413      	add	r3, r2
 80090d0:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f003 0307 	and.w	r3, r3, #7
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d003      	beq.n	80090e4 <pvPortMalloc+0xec>
 80090dc:	f7ff ff2c 	bl	8008f38 <ulSetInterruptMask>
 80090e0:	bf00      	nop
 80090e2:	e7fd      	b.n	80090e0 <pvPortMalloc+0xe8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80090e4:	69fb      	ldr	r3, [r7, #28]
 80090e6:	685a      	ldr	r2, [r3, #4]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	1ad2      	subs	r2, r2, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	f000 f8e0 	bl	80092bc <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80090fc:	4b18      	ldr	r3, [pc, #96]	@ (8009160 <pvPortMalloc+0x168>)
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	4a16      	ldr	r2, [pc, #88]	@ (8009160 <pvPortMalloc+0x168>)
 8009108:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800910a:	4b15      	ldr	r3, [pc, #84]	@ (8009160 <pvPortMalloc+0x168>)
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	4b16      	ldr	r3, [pc, #88]	@ (8009168 <pvPortMalloc+0x170>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	429a      	cmp	r2, r3
 8009114:	d203      	bcs.n	800911e <pvPortMalloc+0x126>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009116:	4b12      	ldr	r3, [pc, #72]	@ (8009160 <pvPortMalloc+0x168>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a13      	ldr	r2, [pc, #76]	@ (8009168 <pvPortMalloc+0x170>)
 800911c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800911e:	69fb      	ldr	r3, [r7, #28]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009126:	69fb      	ldr	r3, [r7, #28]
 8009128:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	2200      	movs	r2, #0
 800912e:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8009130:	4b0e      	ldr	r3, [pc, #56]	@ (800916c <pvPortMalloc+0x174>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	3301      	adds	r3, #1
 8009136:	4a0d      	ldr	r2, [pc, #52]	@ (800916c <pvPortMalloc+0x174>)
 8009138:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800913a:	f7fe fd15 	bl	8007b68 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	f003 0307 	and.w	r3, r3, #7
 8009144:	2b00      	cmp	r3, #0
 8009146:	d003      	beq.n	8009150 <pvPortMalloc+0x158>
 8009148:	f7ff fef6 	bl	8008f38 <ulSetInterruptMask>
 800914c:	bf00      	nop
 800914e:	e7fd      	b.n	800914c <pvPortMalloc+0x154>
    return pvReturn;
 8009150:	697b      	ldr	r3, [r7, #20]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3720      	adds	r7, #32
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	20002ea0 	.word	0x20002ea0
 8009160:	20002ea4 	.word	0x20002ea4
 8009164:	20002e98 	.word	0x20002e98
 8009168:	20002ea8 	.word	0x20002ea8
 800916c:	20002eac 	.word	0x20002eac

08009170 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d037      	beq.n	80091f2 <vPortFree+0x82>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8009182:	2308      	movs	r3, #8
 8009184:	425b      	negs	r3, r3
 8009186:	68fa      	ldr	r2, [r7, #12]
 8009188:	4413      	add	r3, r2
 800918a:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	2b00      	cmp	r3, #0
 8009196:	db03      	blt.n	80091a0 <vPortFree+0x30>
 8009198:	f7ff fece 	bl	8008f38 <ulSetInterruptMask>
 800919c:	bf00      	nop
 800919e:	e7fd      	b.n	800919c <vPortFree+0x2c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d003      	beq.n	80091b0 <vPortFree+0x40>
 80091a8:	f7ff fec6 	bl	8008f38 <ulSetInterruptMask>
 80091ac:	bf00      	nop
 80091ae:	e7fd      	b.n	80091ac <vPortFree+0x3c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	da1c      	bge.n	80091f2 <vPortFree+0x82>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d118      	bne.n	80091f2 <vPortFree+0x82>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80091cc:	f7fe fcbe 	bl	8007b4c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	685a      	ldr	r2, [r3, #4]
 80091d4:	4b09      	ldr	r3, [pc, #36]	@ (80091fc <vPortFree+0x8c>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4413      	add	r3, r2
 80091da:	4a08      	ldr	r2, [pc, #32]	@ (80091fc <vPortFree+0x8c>)
 80091dc:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80091de:	68b8      	ldr	r0, [r7, #8]
 80091e0:	f000 f86c 	bl	80092bc <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80091e4:	4b06      	ldr	r3, [pc, #24]	@ (8009200 <vPortFree+0x90>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	3301      	adds	r3, #1
 80091ea:	4a05      	ldr	r2, [pc, #20]	@ (8009200 <vPortFree+0x90>)
 80091ec:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80091ee:	f7fe fcbb 	bl	8007b68 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80091f2:	bf00      	nop
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}
 80091fa:	bf00      	nop
 80091fc:	20002ea4 	.word	0x20002ea4
 8009200:	20002eb0 	.word	0x20002eb0

08009204 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800920a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800920e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8009210:	4b25      	ldr	r3, [pc, #148]	@ (80092a8 <prvHeapInit+0xa4>)
 8009212:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f003 0307 	and.w	r3, r3, #7
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00c      	beq.n	8009238 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	3307      	adds	r3, #7
 8009222:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f023 0307 	bic.w	r3, r3, #7
 800922a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 800922c:	68ba      	ldr	r2, [r7, #8]
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	1ad3      	subs	r3, r2, r3
 8009232:	4a1d      	ldr	r2, [pc, #116]	@ (80092a8 <prvHeapInit+0xa4>)
 8009234:	4413      	add	r3, r2
 8009236:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800923c:	4a1b      	ldr	r2, [pc, #108]	@ (80092ac <prvHeapInit+0xa8>)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8009242:	4b1a      	ldr	r3, [pc, #104]	@ (80092ac <prvHeapInit+0xa8>)
 8009244:	2200      	movs	r2, #0
 8009246:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ( pucAlignedHeap + xTotalHeapSize );
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	4413      	add	r3, r2
 800924e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8009250:	2208      	movs	r2, #8
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	1a9b      	subs	r3, r3, r2
 8009256:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f023 0307 	bic.w	r3, r3, #7
 800925e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	4a13      	ldr	r2, [pc, #76]	@ (80092b0 <prvHeapInit+0xac>)
 8009264:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8009266:	4b12      	ldr	r3, [pc, #72]	@ (80092b0 <prvHeapInit+0xac>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2200      	movs	r2, #0
 800926c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800926e:	4b10      	ldr	r3, [pc, #64]	@ (80092b0 <prvHeapInit+0xac>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	2200      	movs	r2, #0
 8009274:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	1ad2      	subs	r2, r2, r3
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009284:	4b0a      	ldr	r3, [pc, #40]	@ (80092b0 <prvHeapInit+0xac>)
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	4a08      	ldr	r2, [pc, #32]	@ (80092b4 <prvHeapInit+0xb0>)
 8009292:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	4a07      	ldr	r2, [pc, #28]	@ (80092b8 <prvHeapInit+0xb4>)
 800929a:	6013      	str	r3, [r2, #0]
}
 800929c:	bf00      	nop
 800929e:	3714      	adds	r7, #20
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr
 80092a8:	20000e98 	.word	0x20000e98
 80092ac:	20002e98 	.word	0x20002e98
 80092b0:	20002ea0 	.word	0x20002ea0
 80092b4:	20002ea8 	.word	0x20002ea8
 80092b8:	20002ea4 	.word	0x20002ea4

080092bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80092bc:	b480      	push	{r7}
 80092be:	b085      	sub	sp, #20
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80092c4:	4b28      	ldr	r3, [pc, #160]	@ (8009368 <prvInsertBlockIntoFreeList+0xac>)
 80092c6:	60fb      	str	r3, [r7, #12]
 80092c8:	e002      	b.n	80092d0 <prvInsertBlockIntoFreeList+0x14>
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	60fb      	str	r3, [r7, #12]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d8f7      	bhi.n	80092ca <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	4413      	add	r3, r2
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d108      	bne.n	80092fe <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	685a      	ldr	r2, [r3, #4]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	441a      	add	r2, r3
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	68ba      	ldr	r2, [r7, #8]
 8009308:	441a      	add	r2, r3
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	429a      	cmp	r2, r3
 8009310:	d118      	bne.n	8009344 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681a      	ldr	r2, [r3, #0]
 8009316:	4b15      	ldr	r3, [pc, #84]	@ (800936c <prvInsertBlockIntoFreeList+0xb0>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	429a      	cmp	r2, r3
 800931c:	d00d      	beq.n	800933a <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	685a      	ldr	r2, [r3, #4]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	441a      	add	r2, r3
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	601a      	str	r2, [r3, #0]
 8009338:	e008      	b.n	800934c <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800933a:	4b0c      	ldr	r3, [pc, #48]	@ (800936c <prvInsertBlockIntoFreeList+0xb0>)
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	601a      	str	r2, [r3, #0]
 8009342:	e003      	b.n	800934c <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800934c:	68fa      	ldr	r2, [r7, #12]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	429a      	cmp	r2, r3
 8009352:	d002      	beq.n	800935a <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800935a:	bf00      	nop
 800935c:	3714      	adds	r7, #20
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr
 8009366:	bf00      	nop
 8009368:	20002e98 	.word	0x20002e98
 800936c:	20002ea0 	.word	0x20002ea0

08009370 <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b086      	sub	sp, #24
 8009374:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009376:	1d3b      	adds	r3, r7, #4
 8009378:	2200      	movs	r2, #0
 800937a:	601a      	str	r2, [r3, #0]
 800937c:	605a      	str	r2, [r3, #4]
 800937e:	609a      	str	r2, [r3, #8]
 8009380:	60da      	str	r2, [r3, #12]
 8009382:	611a      	str	r2, [r3, #16]

    /* ---- RESET (active low) ---- */
    GPIO_InitStruct.Pin   = RESET_WINC_Pin;
 8009384:	2301      	movs	r3, #1
 8009386:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8009388:	2301      	movs	r3, #1
 800938a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800938c:	2300      	movs	r3, #0
 800938e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009390:	2300      	movs	r3, #0
 8009392:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(RESET_WINC_GPIO_Port, &GPIO_InitStruct);
 8009394:	1d3b      	adds	r3, r7, #4
 8009396:	4619      	mov	r1, r3
 8009398:	4815      	ldr	r0, [pc, #84]	@ (80093f0 <init_chip_pins+0x80>)
 800939a:	f7f8 fcbf 	bl	8001d1c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(RESET_WINC_GPIO_Port, RESET_WINC_Pin, GPIO_PIN_RESET);
 800939e:	2200      	movs	r2, #0
 80093a0:	2101      	movs	r1, #1
 80093a2:	4813      	ldr	r0, [pc, #76]	@ (80093f0 <init_chip_pins+0x80>)
 80093a4:	f7f8 fe18 	bl	8001fd8 <HAL_GPIO_WritePin>

    /* ---- CHIP ENABLE ---- */
    GPIO_InitStruct.Pin = CHIP_EN_WINC_Pin;
 80093a8:	2302      	movs	r3, #2
 80093aa:	607b      	str	r3, [r7, #4]
    /* same Mode/Pull/Speed as above */
    HAL_GPIO_Init(CHIP_EN_WINC_GPIO_Port, &GPIO_InitStruct);
 80093ac:	1d3b      	adds	r3, r7, #4
 80093ae:	4619      	mov	r1, r3
 80093b0:	480f      	ldr	r0, [pc, #60]	@ (80093f0 <init_chip_pins+0x80>)
 80093b2:	f7f8 fcb3 	bl	8001d1c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(CHIP_EN_WINC_GPIO_Port, CHIP_EN_WINC_Pin, GPIO_PIN_RESET);
 80093b6:	2200      	movs	r2, #0
 80093b8:	2102      	movs	r1, #2
 80093ba:	480d      	ldr	r0, [pc, #52]	@ (80093f0 <init_chip_pins+0x80>)
 80093bc:	f7f8 fe0c 	bl	8001fd8 <HAL_GPIO_WritePin>

    /* perform a hardware reset pulse */
    HAL_Delay(50);
 80093c0:	2032      	movs	r0, #50	@ 0x32
 80093c2:	f7f8 fa95 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(CHIP_EN_WINC_GPIO_Port, CHIP_EN_WINC_Pin, GPIO_PIN_SET);
 80093c6:	2201      	movs	r2, #1
 80093c8:	2102      	movs	r1, #2
 80093ca:	4809      	ldr	r0, [pc, #36]	@ (80093f0 <init_chip_pins+0x80>)
 80093cc:	f7f8 fe04 	bl	8001fd8 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80093d0:	2032      	movs	r0, #50	@ 0x32
 80093d2:	f7f8 fa8d 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_WINC_GPIO_Port, RESET_WINC_Pin, GPIO_PIN_SET);
 80093d6:	2201      	movs	r2, #1
 80093d8:	2101      	movs	r1, #1
 80093da:	4805      	ldr	r0, [pc, #20]	@ (80093f0 <init_chip_pins+0x80>)
 80093dc:	f7f8 fdfc 	bl	8001fd8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80093e0:	2064      	movs	r0, #100	@ 0x64
 80093e2:	f7f8 fa85 	bl	80018f0 <HAL_Delay>
}
 80093e6:	bf00      	nop
 80093e8:	3718      	adds	r7, #24
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	42020400 	.word	0x42020400

080093f4 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	af00      	add	r7, sp, #0
	/* Initialize chip IOs. */
	init_chip_pins();
 80093f8:	f7ff ffba 	bl	8009370 <init_chip_pins>

	/* Perform chip reset. */
	nm_bsp_reset();
 80093fc:	f000 f804 	bl	8009408 <nm_bsp_reset>

	return M2M_SUCCESS;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	bd80      	pop	{r7, pc}
	...

08009408 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	af00      	add	r7, sp, #0
    /* Set Power sequence of GPIO lines */
    /* -------------------------------- */

    /* Power enable (3.3V) - 3V3_DC2DC_EN output */
    HAL_GPIO_WritePin(GPIOA,CONF_WINC_PIN_POWER_ENABLE,GPIO_PIN_SET);
 800940c:	2201      	movs	r2, #1
 800940e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009412:	4811      	ldr	r0, [pc, #68]	@ (8009458 <nm_bsp_reset+0x50>)
 8009414:	f7f8 fde0 	bl	8001fd8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8009418:	2064      	movs	r0, #100	@ 0x64
 800941a:	f7f8 fa69 	bl	80018f0 <HAL_Delay>

    /* Level Shifter Translate enable - LEVEL_TRNSLT_EN output */
    HAL_GPIO_WritePin(CONF_WINC_PORT_LEVEL_SHIFTER_ENABLE,CONF_WINC_PIN_LEVEL_SHIFTER_ENABLE,GPIO_PIN_RESET);
 800941e:	2200      	movs	r2, #0
 8009420:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009424:	480d      	ldr	r0, [pc, #52]	@ (800945c <nm_bsp_reset+0x54>)
 8009426:	f7f8 fdd7 	bl	8001fd8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800942a:	2064      	movs	r0, #100	@ 0x64
 800942c:	f7f8 fa60 	bl	80018f0 <HAL_Delay>

    /* Set CHIP enable */
   // HAL_GPIO_WritePin(GPIOA,CONF_WINC_PIN_CHIP_ENABLE,GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOA,CONF_WINC_PIN_CHIP_ENABLE,GPIO_PIN_SET);
 8009430:	2201      	movs	r2, #1
 8009432:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009436:	4808      	ldr	r0, [pc, #32]	@ (8009458 <nm_bsp_reset+0x50>)
 8009438:	f7f8 fdce 	bl	8001fd8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800943c:	2064      	movs	r0, #100	@ 0x64
 800943e:	f7f8 fa57 	bl	80018f0 <HAL_Delay>

    /* Set RSTN 1.8V */
    HAL_GPIO_WritePin(GPIOC,CONF_WINC_PIN_RESET,GPIO_PIN_SET);
 8009442:	2201      	movs	r2, #1
 8009444:	2180      	movs	r1, #128	@ 0x80
 8009446:	4805      	ldr	r0, [pc, #20]	@ (800945c <nm_bsp_reset+0x54>)
 8009448:	f7f8 fdc6 	bl	8001fd8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800944c:	2064      	movs	r0, #100	@ 0x64
 800944e:	f7f8 fa4f 	bl	80018f0 <HAL_Delay>

}
 8009452:	bf00      	nop
 8009454:	bd80      	pop	{r7, pc}
 8009456:	bf00      	nop
 8009458:	42020000 	.word	0x42020000
 800945c:	42020800 	.word	0x42020800

08009460 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
    /* use FreeRTOS delay */
    HAL_Delay(u32TimeMsec);
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f7f8 fa41 	bl	80018f0 <HAL_Delay>
}
 800946e:	bf00      	nop
 8009470:	3708      	adds	r7, #8
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
	...

08009478 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b088      	sub	sp, #32
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    /* EXTI2 init ISR function - called from nm_bsp_register_isr() */

     __GPIOC_CLK_ENABLE();
 8009480:	4b13      	ldr	r3, [pc, #76]	@ (80094d0 <nm_bsp_register_isr+0x58>)
 8009482:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009486:	4a12      	ldr	r2, [pc, #72]	@ (80094d0 <nm_bsp_register_isr+0x58>)
 8009488:	f043 0304 	orr.w	r3, r3, #4
 800948c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009490:	4b0f      	ldr	r3, [pc, #60]	@ (80094d0 <nm_bsp_register_isr+0x58>)
 8009492:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009496:	f003 0304 	and.w	r3, r3, #4
 800949a:	60bb      	str	r3, [r7, #8]
 800949c:	68bb      	ldr	r3, [r7, #8]
	 //__GPIOA_CLK_ENABLE();

    /*Configure GPIO pin : PA2 */
    GPIO_InitStruct.Pin   = CONF_WINC_SPI_INT_PIN;
 800949e:	2301      	movs	r3, #1
 80094a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 80094a2:	4b0c      	ldr	r3, [pc, #48]	@ (80094d4 <nm_bsp_register_isr+0x5c>)
 80094a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80094a6:	2300      	movs	r3, #0
 80094a8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80094aa:	f107 030c 	add.w	r3, r7, #12
 80094ae:	4619      	mov	r1, r3
 80094b0:	4809      	ldr	r0, [pc, #36]	@ (80094d8 <nm_bsp_register_isr+0x60>)
 80094b2:	f7f8 fc33 	bl	8001d1c <HAL_GPIO_Init>

    /* EXTI 2 (PA2) interrupt init*/
    HAL_NVIC_SetPriority(CONF_WINC_EXTI_IRQN, 0x00, 0);
 80094b6:	2200      	movs	r2, #0
 80094b8:	2100      	movs	r1, #0
 80094ba:	200b      	movs	r0, #11
 80094bc:	f7f8 fb18 	bl	8001af0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CONF_WINC_EXTI_IRQN);
 80094c0:	200b      	movs	r0, #11
 80094c2:	f7f8 fb2f 	bl	8001b24 <HAL_NVIC_EnableIRQ>
	/* Enable and set EXTI line 15_10 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
#endif

}
 80094c6:	bf00      	nop
 80094c8:	3720      	adds	r7, #32
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	44020c00 	.word	0x44020c00
 80094d4:	10210000 	.word	0x10210000
 80094d8:	42020400 	.word	0x42020400

080094dc <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b082      	sub	sp, #8
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	4603      	mov	r3, r0
 80094e4:	71fb      	strb	r3, [r7, #7]
    if (1 == u8Enable)
 80094e6:	79fb      	ldrb	r3, [r7, #7]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d108      	bne.n	80094fe <nm_bsp_interrupt_ctrl+0x22>
    {
        HAL_NVIC_SetPriority((IRQn_Type)(CONF_WINC_EXTI_IRQN), 0x01, 0);
 80094ec:	2200      	movs	r2, #0
 80094ee:	2101      	movs	r1, #1
 80094f0:	200b      	movs	r0, #11
 80094f2:	f7f8 fafd 	bl	8001af0 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 80094f6:	200b      	movs	r0, #11
 80094f8:	f7f8 fb14 	bl	8001b24 <HAL_NVIC_EnableIRQ>
    }
    else
    {
        HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
    }
}
 80094fc:	e002      	b.n	8009504 <nm_bsp_interrupt_ctrl+0x28>
        HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 80094fe:	200b      	movs	r0, #11
 8009500:	f7f8 fb1e 	bl	8001b40 <HAL_NVIC_DisableIRQ>
}
 8009504:	bf00      	nop
 8009506:	3708      	adds	r7, #8
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <spi_select_slave>:
*	@fn		spi_select_slave
*	@brief	Select slave chip select: true - select, false - deselect
*	@return	None
*/
static void spi_select_slave(const uint8_t select)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b082      	sub	sp, #8
 8009510:	af00      	add	r7, sp, #0
 8009512:	4603      	mov	r3, r0
 8009514:	71fb      	strb	r3, [r7, #7]
    if (select)
 8009516:	79fb      	ldrb	r3, [r7, #7]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d005      	beq.n	8009528 <spi_select_slave+0x1c>
    {
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_RESET);
 800951c:	2200      	movs	r2, #0
 800951e:	2110      	movs	r1, #16
 8009520:	4806      	ldr	r0, [pc, #24]	@ (800953c <spi_select_slave+0x30>)
 8009522:	f7f8 fd59 	bl	8001fd8 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);
    }
}
 8009526:	e004      	b.n	8009532 <spi_select_slave+0x26>
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);
 8009528:	2201      	movs	r2, #1
 800952a:	2110      	movs	r1, #16
 800952c:	4803      	ldr	r0, [pc, #12]	@ (800953c <spi_select_slave+0x30>)
 800952e:	f7f8 fd53 	bl	8001fd8 <HAL_GPIO_WritePin>
}
 8009532:	bf00      	nop
 8009534:	3708      	adds	r7, #8
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	42020000 	.word	0x42020000

08009540 <spi_rw>:
	return M2M_SUCCESS;
}
#else

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b088      	sub	sp, #32
 8009544:	af02      	add	r7, sp, #8
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	60b9      	str	r1, [r7, #8]
 800954a:	4613      	mov	r3, r2
 800954c:	80fb      	strh	r3, [r7, #6]
   HAL_StatusTypeDef status;
   
    /* Start SPI transaction - polling method */
  	spi_select_slave(true);
 800954e:	2001      	movs	r0, #1
 8009550:	f7ff ffdc 	bl	800950c <spi_select_slave>
    
    
    /* Transmit/Recieve */
    if (pu8Mosi == NULL)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d10b      	bne.n	8009572 <spi_rw+0x32>
	{
		status = HAL_SPI_TransmitReceive(&hspiWifi,spiDummyBuf,pu8Miso,u16Sz,1000);
 800955a:	88fb      	ldrh	r3, [r7, #6]
 800955c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009560:	9200      	str	r2, [sp, #0]
 8009562:	68ba      	ldr	r2, [r7, #8]
 8009564:	491a      	ldr	r1, [pc, #104]	@ (80095d0 <spi_rw+0x90>)
 8009566:	481b      	ldr	r0, [pc, #108]	@ (80095d4 <spi_rw+0x94>)
 8009568:	f7fb ff58 	bl	800541c <HAL_SPI_TransmitReceive>
 800956c:	4603      	mov	r3, r0
 800956e:	75fb      	strb	r3, [r7, #23]
 8009570:	e01f      	b.n	80095b2 <spi_rw+0x72>
    }
    else if(pu8Miso == NULL)
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d111      	bne.n	800959c <spi_rw+0x5c>
    {
        status = HAL_SPI_TransmitReceive(&hspiWifi,pu8Mosi,spiDummyBuf,u16Sz,1000);
 8009578:	88fb      	ldrh	r3, [r7, #6]
 800957a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800957e:	9200      	str	r2, [sp, #0]
 8009580:	4a13      	ldr	r2, [pc, #76]	@ (80095d0 <spi_rw+0x90>)
 8009582:	68f9      	ldr	r1, [r7, #12]
 8009584:	4813      	ldr	r0, [pc, #76]	@ (80095d4 <spi_rw+0x94>)
 8009586:	f7fb ff49 	bl	800541c <HAL_SPI_TransmitReceive>
 800958a:	4603      	mov	r3, r0
 800958c:	75fb      	strb	r3, [r7, #23]
        memset(spiDummyBuf,0, u16Sz);
 800958e:	88fb      	ldrh	r3, [r7, #6]
 8009590:	461a      	mov	r2, r3
 8009592:	2100      	movs	r1, #0
 8009594:	480e      	ldr	r0, [pc, #56]	@ (80095d0 <spi_rw+0x90>)
 8009596:	f003 f8b3 	bl	800c700 <memset>
 800959a:	e00a      	b.n	80095b2 <spi_rw+0x72>
    }
    else
    {     
        status = HAL_SPI_TransmitReceive(&hspiWifi,pu8Mosi,pu8Miso,u16Sz,1000);
 800959c:	88fb      	ldrh	r3, [r7, #6]
 800959e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80095a2:	9200      	str	r2, [sp, #0]
 80095a4:	68ba      	ldr	r2, [r7, #8]
 80095a6:	68f9      	ldr	r1, [r7, #12]
 80095a8:	480a      	ldr	r0, [pc, #40]	@ (80095d4 <spi_rw+0x94>)
 80095aa:	f7fb ff37 	bl	800541c <HAL_SPI_TransmitReceive>
 80095ae:	4603      	mov	r3, r0
 80095b0:	75fb      	strb	r3, [r7, #23]
    } 
    
    /* Handle Transmit/Recieve error */
    if (status != HAL_OK)
 80095b2:	7dfb      	ldrb	r3, [r7, #23]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d002      	beq.n	80095be <spi_rw+0x7e>
    {
        M2M_ERR("%s: HAL_SPI_TransmitReceive failed. error (%d)\n",__FUNCTION__,status);
        return status;
 80095b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80095bc:	e003      	b.n	80095c6 <spi_rw+0x86>
    }
    
  	spi_select_slave(false);
 80095be:	2000      	movs	r0, #0
 80095c0:	f7ff ffa4 	bl	800950c <spi_select_slave>

	return M2M_SUCCESS;
 80095c4:	2300      	movs	r3, #0
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3718      	adds	r7, #24
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}
 80095ce:	bf00      	nop
 80095d0:	20002f44 	.word	0x20002f44
 80095d4:	20002eb4 	.word	0x20002eb4

080095d8 <nm_spi_rw>:

/**
 * @brief  Expose nm_spi_rw to the WINC1500 driver.
 */
sint8 nm_spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	4613      	mov	r3, r2
 80095e4:	80fb      	strh	r3, [r7, #6]
    return spi_rw(pu8Mosi, pu8Miso, u16Sz);
 80095e6:	88fb      	ldrh	r3, [r7, #6]
 80095e8:	461a      	mov	r2, r3
 80095ea:	68b9      	ldr	r1, [r7, #8]
 80095ec:	68f8      	ldr	r0, [r7, #12]
 80095ee:	f7ff ffa7 	bl	8009540 <spi_rw>
 80095f2:	4603      	mov	r3, r0
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	3710      	adds	r7, #16
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
 8009604:	2300      	movs	r3, #0
 8009606:	73fb      	strb	r3, [r7, #15]

	 /* WiFi SPI init function - called from nm_bus_init() */

	hspiWifi.Instance			   = SPI_WIFI;
 8009608:	4b19      	ldr	r3, [pc, #100]	@ (8009670 <nm_bus_init+0x74>)
 800960a:	4a1a      	ldr	r2, [pc, #104]	@ (8009674 <nm_bus_init+0x78>)
 800960c:	601a      	str	r2, [r3, #0]
	hspiWifi.Init.Mode			   = SPI_MODE_MASTER;
 800960e:	4b18      	ldr	r3, [pc, #96]	@ (8009670 <nm_bus_init+0x74>)
 8009610:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8009614:	605a      	str	r2, [r3, #4]
	hspiWifi.Init.Direction 	   = SPI_DIRECTION_2LINES;
 8009616:	4b16      	ldr	r3, [pc, #88]	@ (8009670 <nm_bus_init+0x74>)
 8009618:	2200      	movs	r2, #0
 800961a:	609a      	str	r2, [r3, #8]
	hspiWifi.Init.DataSize		   = SPI_DATASIZE_8BIT;
 800961c:	4b14      	ldr	r3, [pc, #80]	@ (8009670 <nm_bus_init+0x74>)
 800961e:	2207      	movs	r2, #7
 8009620:	60da      	str	r2, [r3, #12]
	hspiWifi.Init.CLKPolarity	   = SPI_POLARITY_LOW;
 8009622:	4b13      	ldr	r3, [pc, #76]	@ (8009670 <nm_bus_init+0x74>)
 8009624:	2200      	movs	r2, #0
 8009626:	611a      	str	r2, [r3, #16]
	hspiWifi.Init.CLKPhase		   = SPI_PHASE_1EDGE;
 8009628:	4b11      	ldr	r3, [pc, #68]	@ (8009670 <nm_bus_init+0x74>)
 800962a:	2200      	movs	r2, #0
 800962c:	615a      	str	r2, [r3, #20]
	hspiWifi.Init.NSS			   = SPI_NSS_SOFT;
 800962e:	4b10      	ldr	r3, [pc, #64]	@ (8009670 <nm_bus_init+0x74>)
 8009630:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8009634:	619a      	str	r2, [r3, #24]
	hspiWifi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8009636:	4b0e      	ldr	r3, [pc, #56]	@ (8009670 <nm_bus_init+0x74>)
 8009638:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800963c:	61da      	str	r2, [r3, #28]
	hspiWifi.Init.FirstBit		   = SPI_FIRSTBIT_MSB;
 800963e:	4b0c      	ldr	r3, [pc, #48]	@ (8009670 <nm_bus_init+0x74>)
 8009640:	2200      	movs	r2, #0
 8009642:	621a      	str	r2, [r3, #32]
	hspiWifi.Init.TIMode		   = SPI_TIMODE_DISABLE;
 8009644:	4b0a      	ldr	r3, [pc, #40]	@ (8009670 <nm_bus_init+0x74>)
 8009646:	2200      	movs	r2, #0
 8009648:	625a      	str	r2, [r3, #36]	@ 0x24
	hspiWifi.Init.CRCCalculation   = SPI_CRCCALCULATION_DISABLE;
 800964a:	4b09      	ldr	r3, [pc, #36]	@ (8009670 <nm_bus_init+0x74>)
 800964c:	2200      	movs	r2, #0
 800964e:	629a      	str	r2, [r3, #40]	@ 0x28
	hspiWifi.Init.CRCPolynomial    = 10;
 8009650:	4b07      	ldr	r3, [pc, #28]	@ (8009670 <nm_bus_init+0x74>)
 8009652:	220a      	movs	r2, #10
 8009654:	62da      	str	r2, [r3, #44]	@ 0x2c
//	  hspiWifi.Init.CRCLength		 = SPI_CRC_LENGTH_DATASIZE;
//	  hspiWifi.Init.NSSPMode		 = SPI_NSS_PULSE_DISABLE;
	if (HAL_SPI_Init(&hspiWifi) != HAL_OK)
 8009656:	4806      	ldr	r0, [pc, #24]	@ (8009670 <nm_bus_init+0x74>)
 8009658:	f7fb fde0 	bl	800521c <HAL_SPI_Init>
	{
		M2M_ERR("SPI bus Initialization error\r\n");
	}

	HAL_SPI_MspInit(&hspiWifi);
 800965c:	4804      	ldr	r0, [pc, #16]	@ (8009670 <nm_bus_init+0x74>)
 800965e:	f7f7 fb69 	bl	8000d34 <HAL_SPI_MspInit>
	return result;
 8009662:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009666:	4618      	mov	r0, r3
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20002eb4 	.word	0x20002eb4
 8009674:	40013000 	.word	0x40013000

08009678 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
 8009678:	b480      	push	{r7}
 800967a:	af00      	add	r7, sp, #0
	return M2M_SUCCESS;
 800967c:	2300      	movs	r3, #0
}
 800967e:	4618      	mov	r0, r3
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr

08009688 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
 8009688:	b480      	push	{r7}
 800968a:	b085      	sub	sp, #20
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d010      	beq.n	80096bc <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	781a      	ldrb	r2, [r3, #0]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	701a      	strb	r2, [r3, #0]
		pDst++;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	3301      	adds	r3, #1
 80096a6:	60fb      	str	r3, [r7, #12]
		pSrc++;
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	3301      	adds	r3, #1
 80096ac:	60bb      	str	r3, [r7, #8]
	}while(--sz);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	3b01      	subs	r3, #1
 80096b2:	607b      	str	r3, [r7, #4]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d1ef      	bne.n	800969a <m2m_memcpy+0x12>
 80096ba:	e000      	b.n	80096be <m2m_memcpy+0x36>
	if(sz == 0) return;
 80096bc:	bf00      	nop
}
 80096be:	3714      	adds	r7, #20
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	460b      	mov	r3, r1
 80096d2:	607a      	str	r2, [r7, #4]
 80096d4:	72fb      	strb	r3, [r7, #11]
	if(sz == 0) return;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d00c      	beq.n	80096f6 <m2m_memset+0x2e>
	do
	{
		*pBuf = val;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	7afa      	ldrb	r2, [r7, #11]
 80096e0:	701a      	strb	r2, [r3, #0]
		pBuf++;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	3301      	adds	r3, #1
 80096e6:	60fb      	str	r3, [r7, #12]
	}while(--sz);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	3b01      	subs	r3, #1
 80096ec:	607b      	str	r3, [r7, #4]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d1f3      	bne.n	80096dc <m2m_memset+0x14>
 80096f4:	e000      	b.n	80096f8 <m2m_memset+0x30>
	if(sz == 0) return;
 80096f6:	bf00      	nop
}
 80096f8:	3714      	adds	r7, #20
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr

08009702 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
 8009702:	b480      	push	{r7}
 8009704:	b085      	sub	sp, #20
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
 800970a:	2300      	movs	r3, #0
 800970c:	81fb      	strh	r3, [r7, #14]
	while(*pcStr)
 800970e:	e005      	b.n	800971c <m2m_strlen+0x1a>
	{
		u16StrLen ++;
 8009710:	89fb      	ldrh	r3, [r7, #14]
 8009712:	3301      	adds	r3, #1
 8009714:	81fb      	strh	r3, [r7, #14]
		pcStr++;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	3301      	adds	r3, #1
 800971a:	607b      	str	r3, [r7, #4]
	while(*pcStr)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	781b      	ldrb	r3, [r3, #0]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d1f5      	bne.n	8009710 <m2m_strlen+0xe>
	}
	return u16StrLen;
 8009724:	89fb      	ldrh	r3, [r7, #14]
}
 8009726:	4618      	mov	r0, r3
 8009728:	3714      	adds	r7, #20
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr

08009732 <hexchar_2_val>:
	return s8Result;
}

/* Convert hexchar to value 0-15 */
static uint8 hexchar_2_val(uint8 ch)
{
 8009732:	b480      	push	{r7}
 8009734:	b083      	sub	sp, #12
 8009736:	af00      	add	r7, sp, #0
 8009738:	4603      	mov	r3, r0
 800973a:	71fb      	strb	r3, [r7, #7]
    /* ch -= '0' */
    ch -= 0x30;
 800973c:	79fb      	ldrb	r3, [r7, #7]
 800973e:	3b30      	subs	r3, #48	@ 0x30
 8009740:	71fb      	strb	r3, [r7, #7]
    if(ch <= 9)
 8009742:	79fb      	ldrb	r3, [r7, #7]
 8009744:	2b09      	cmp	r3, #9
 8009746:	d801      	bhi.n	800974c <hexchar_2_val+0x1a>
        return ch;
 8009748:	79fb      	ldrb	r3, [r7, #7]
 800974a:	e00e      	b.n	800976a <hexchar_2_val+0x38>
    /* OR with 0x20 to convert upper case to lower case. */
    ch |= 0x20;
 800974c:	79fb      	ldrb	r3, [r7, #7]
 800974e:	f043 0320 	orr.w	r3, r3, #32
 8009752:	71fb      	strb	r3, [r7, #7]
    /* ch -= ('a'-'0') */
    ch -= 0x31;
 8009754:	79fb      	ldrb	r3, [r7, #7]
 8009756:	3b31      	subs	r3, #49	@ 0x31
 8009758:	71fb      	strb	r3, [r7, #7]
    if(ch <= 5)
 800975a:	79fb      	ldrb	r3, [r7, #7]
 800975c:	2b05      	cmp	r3, #5
 800975e:	d803      	bhi.n	8009768 <hexchar_2_val+0x36>
        return ch + 10;
 8009760:	79fb      	ldrb	r3, [r7, #7]
 8009762:	330a      	adds	r3, #10
 8009764:	b2db      	uxtb	r3, r3
 8009766:	e000      	b.n	800976a <hexchar_2_val+0x38>
    return 0xFF;
 8009768:	23ff      	movs	r3, #255	@ 0xff
}
 800976a:	4618      	mov	r0, r3
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <hexstr_2_bytes>:

/* Convert hexstring to bytes */
sint8 hexstr_2_bytes(uint8 *pu8Out, uint8 *pu8In, uint8 u8SizeOut)
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b086      	sub	sp, #24
 800977a:	af00      	add	r7, sp, #0
 800977c:	60f8      	str	r0, [r7, #12]
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	4613      	mov	r3, r2
 8009782:	71fb      	strb	r3, [r7, #7]
    while(u8SizeOut--)
 8009784:	e02c      	b.n	80097e0 <hexstr_2_bytes+0x6a>
    {
        uint8   u8Out = hexchar_2_val(*pu8In++);
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	1c5a      	adds	r2, r3, #1
 800978a:	60ba      	str	r2, [r7, #8]
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	4618      	mov	r0, r3
 8009790:	f7ff ffcf 	bl	8009732 <hexchar_2_val>
 8009794:	4603      	mov	r3, r0
 8009796:	75fb      	strb	r3, [r7, #23]
        if(u8Out > 0xF)
 8009798:	7dfb      	ldrb	r3, [r7, #23]
 800979a:	2b0f      	cmp	r3, #15
 800979c:	d902      	bls.n	80097a4 <hexstr_2_bytes+0x2e>
            return M2M_ERR_INVALID_ARG;
 800979e:	f06f 030e 	mvn.w	r3, #14
 80097a2:	e023      	b.n	80097ec <hexstr_2_bytes+0x76>
        *pu8Out = u8Out * 0x10;
 80097a4:	7dfb      	ldrb	r3, [r7, #23]
 80097a6:	011b      	lsls	r3, r3, #4
 80097a8:	b2da      	uxtb	r2, r3
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	701a      	strb	r2, [r3, #0]
        u8Out = hexchar_2_val(*pu8In++);
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	1c5a      	adds	r2, r3, #1
 80097b2:	60ba      	str	r2, [r7, #8]
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7ff ffbb 	bl	8009732 <hexchar_2_val>
 80097bc:	4603      	mov	r3, r0
 80097be:	75fb      	strb	r3, [r7, #23]
        if(u8Out > 0xF)
 80097c0:	7dfb      	ldrb	r3, [r7, #23]
 80097c2:	2b0f      	cmp	r3, #15
 80097c4:	d902      	bls.n	80097cc <hexstr_2_bytes+0x56>
            return M2M_ERR_INVALID_ARG;
 80097c6:	f06f 030e 	mvn.w	r3, #14
 80097ca:	e00f      	b.n	80097ec <hexstr_2_bytes+0x76>
        *pu8Out += u8Out;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	781a      	ldrb	r2, [r3, #0]
 80097d0:	7dfb      	ldrb	r3, [r7, #23]
 80097d2:	4413      	add	r3, r2
 80097d4:	b2da      	uxtb	r2, r3
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	701a      	strb	r2, [r3, #0]
        pu8Out++;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	3301      	adds	r3, #1
 80097de:	60fb      	str	r3, [r7, #12]
    while(u8SizeOut--)
 80097e0:	79fb      	ldrb	r3, [r7, #7]
 80097e2:	1e5a      	subs	r2, r3, #1
 80097e4:	71fa      	strb	r2, [r7, #7]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d1cd      	bne.n	8009786 <hexstr_2_bytes+0x10>
    }
    return M2M_SUCCESS;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3718      	adds	r7, #24
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <isr>:
#ifdef ETH_MODE
extern void os_hook_isr(void);
#endif

static void isr(void)
{
 80097f4:	b480      	push	{r7}
 80097f6:	af00      	add	r7, sp, #0
	gstrHifCxt.u8Interrupt++;
 80097f8:	4b05      	ldr	r3, [pc, #20]	@ (8009810 <isr+0x1c>)
 80097fa:	78db      	ldrb	r3, [r3, #3]
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	3301      	adds	r3, #1
 8009800:	b2da      	uxtb	r2, r3
 8009802:	4b03      	ldr	r3, [pc, #12]	@ (8009810 <isr+0x1c>)
 8009804:	70da      	strb	r2, [r3, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
 8009806:	bf00      	nop
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr
 8009810:	20003070 	.word	0x20003070

08009814 <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 800981a:	2300      	movs	r3, #0
 800981c:	71fb      	strb	r3, [r7, #7]

	gstrHifCxt.u8HifRXDone = 0;
 800981e:	4b14      	ldr	r3, [pc, #80]	@ (8009870 <hif_set_rx_done+0x5c>)
 8009820:	2200      	movs	r2, #0
 8009822:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
 8009824:	2001      	movs	r0, #1
 8009826:	f7ff fe59 	bl	80094dc <nm_bsp_interrupt_ctrl>
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
 800982a:	463b      	mov	r3, r7
 800982c:	4619      	mov	r1, r3
 800982e:	f241 0070 	movw	r0, #4208	@ 0x1070
 8009832:	f001 fc5d 	bl	800b0f0 <nm_read_reg_with_ret>
 8009836:	4603      	mov	r3, r0
 8009838:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800983a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d10f      	bne.n	8009862 <hif_set_rx_done+0x4e>
	/* Set RX Done */
	reg |= NBIT1;
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	f043 0302 	orr.w	r3, r3, #2
 8009848:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	4619      	mov	r1, r3
 800984e:	f241 0070 	movw	r0, #4208	@ 0x1070
 8009852:	f001 fc5b 	bl	800b10c <nm_write_reg>
 8009856:	4603      	mov	r3, r0
 8009858:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800985a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800985e:	2b00      	cmp	r3, #0
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
 8009860:	e000      	b.n	8009864 <hif_set_rx_done+0x50>
	if(ret != M2M_SUCCESS)goto ERR1;
 8009862:	bf00      	nop
	return ret;
 8009864:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009868:	4618      	mov	r0, r3
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}
 8009870:	20003070 	.word	0x20003070

08009874 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
 800987a:	4603      	mov	r3, r0
 800987c:	603a      	str	r2, [r7, #0]
 800987e:	71fb      	strb	r3, [r7, #7]
 8009880:	460b      	mov	r3, r1
 8009882:	80bb      	strh	r3, [r7, #4]


}
 8009884:	bf00      	nop
 8009886:	370c      	adds	r7, #12
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 8009896:	2300      	movs	r3, #0
 8009898:	71fb      	strb	r3, [r7, #7]
	if(gstrHifCxt.u8HifRXDone)
 800989a:	4b14      	ldr	r3, [pc, #80]	@ (80098ec <hif_chip_wake+0x5c>)
 800989c:	789b      	ldrb	r3, [r3, #2]
 800989e:	b2db      	uxtb	r3, r3
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d002      	beq.n	80098aa <hif_chip_wake+0x1a>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
 80098a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098a8:	e01c      	b.n	80098e4 <hif_chip_wake+0x54>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
 80098aa:	4b10      	ldr	r3, [pc, #64]	@ (80098ec <hif_chip_wake+0x5c>)
 80098ac:	785b      	ldrb	r3, [r3, #1]
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d10c      	bne.n	80098ce <hif_chip_wake+0x3e>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 80098b4:	4b0d      	ldr	r3, [pc, #52]	@ (80098ec <hif_chip_wake+0x5c>)
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d007      	beq.n	80098ce <hif_chip_wake+0x3e>
		{
			ret = chip_wake();
 80098be:	f001 fa61 	bl	800ad84 <chip_wake>
 80098c2:	4603      	mov	r3, r0
 80098c4:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 80098c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d107      	bne.n	80098de <hif_chip_wake+0x4e>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
 80098ce:	4b07      	ldr	r3, [pc, #28]	@ (80098ec <hif_chip_wake+0x5c>)
 80098d0:	785b      	ldrb	r3, [r3, #1]
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	3301      	adds	r3, #1
 80098d6:	b2da      	uxtb	r2, r3
 80098d8:	4b04      	ldr	r3, [pc, #16]	@ (80098ec <hif_chip_wake+0x5c>)
 80098da:	705a      	strb	r2, [r3, #1]
 80098dc:	e000      	b.n	80098e0 <hif_chip_wake+0x50>
			if(ret != M2M_SUCCESS)goto ERR1;
 80098de:	bf00      	nop
ERR1:
	return ret;
 80098e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3708      	adds	r7, #8
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	20003070 	.word	0x20003070

080098f0 <hif_chip_sleep_sc>:
*	@brief	To clear the chip sleep but keep the chip sleep
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
 80098f0:	b480      	push	{r7}
 80098f2:	af00      	add	r7, sp, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
 80098f4:	4b08      	ldr	r3, [pc, #32]	@ (8009918 <hif_chip_sleep_sc+0x28>)
 80098f6:	785b      	ldrb	r3, [r3, #1]
 80098f8:	b2db      	uxtb	r3, r3
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d006      	beq.n	800990c <hif_chip_sleep_sc+0x1c>
	{
		gstrHifCxt.u8ChipSleep--;
 80098fe:	4b06      	ldr	r3, [pc, #24]	@ (8009918 <hif_chip_sleep_sc+0x28>)
 8009900:	785b      	ldrb	r3, [r3, #1]
 8009902:	b2db      	uxtb	r3, r3
 8009904:	3b01      	subs	r3, #1
 8009906:	b2da      	uxtb	r2, r3
 8009908:	4b03      	ldr	r3, [pc, #12]	@ (8009918 <hif_chip_sleep_sc+0x28>)
 800990a:	705a      	strb	r2, [r3, #1]
	}
	return M2M_SUCCESS;
 800990c:	2300      	movs	r3, #0
}
 800990e:	4618      	mov	r0, r3
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr
 8009918:	20003070 	.word	0x20003070

0800991c <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b082      	sub	sp, #8
 8009920:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 8009922:	2300      	movs	r3, #0
 8009924:	71fb      	strb	r3, [r7, #7]

	if(gstrHifCxt.u8ChipSleep >= 1)
 8009926:	4b12      	ldr	r3, [pc, #72]	@ (8009970 <hif_chip_sleep+0x54>)
 8009928:	785b      	ldrb	r3, [r3, #1]
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d006      	beq.n	800993e <hif_chip_sleep+0x22>
	{
		gstrHifCxt.u8ChipSleep--;
 8009930:	4b0f      	ldr	r3, [pc, #60]	@ (8009970 <hif_chip_sleep+0x54>)
 8009932:	785b      	ldrb	r3, [r3, #1]
 8009934:	b2db      	uxtb	r3, r3
 8009936:	3b01      	subs	r3, #1
 8009938:	b2da      	uxtb	r2, r3
 800993a:	4b0d      	ldr	r3, [pc, #52]	@ (8009970 <hif_chip_sleep+0x54>)
 800993c:	705a      	strb	r2, [r3, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
 800993e:	4b0c      	ldr	r3, [pc, #48]	@ (8009970 <hif_chip_sleep+0x54>)
 8009940:	785b      	ldrb	r3, [r3, #1]
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b00      	cmp	r3, #0
 8009946:	d10c      	bne.n	8009962 <hif_chip_sleep+0x46>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 8009948:	4b09      	ldr	r3, [pc, #36]	@ (8009970 <hif_chip_sleep+0x54>)
 800994a:	781b      	ldrb	r3, [r3, #0]
 800994c:	b2db      	uxtb	r3, r3
 800994e:	2b00      	cmp	r3, #0
 8009950:	d007      	beq.n	8009962 <hif_chip_sleep+0x46>
		{
			ret = chip_sleep();
 8009952:	f001 f9b3 	bl	800acbc <chip_sleep>
 8009956:	4603      	mov	r3, r0
 8009958:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 800995a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800995e:	2b00      	cmp	r3, #0
 8009960:	e000      	b.n	8009964 <hif_chip_sleep+0x48>
		}
		else
		{
		}
	}
ERR1:
 8009962:	bf00      	nop
	return ret;
 8009964:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009968:	4618      	mov	r0, r3
 800996a:	3708      	adds	r7, #8
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}
 8009970:	20003070 	.word	0x20003070

08009974 <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
 800997c:	222c      	movs	r2, #44	@ 0x2c
 800997e:	2100      	movs	r1, #0
 8009980:	4807      	ldr	r0, [pc, #28]	@ (80099a0 <hif_init+0x2c>)
 8009982:	f7ff fea1 	bl	80096c8 <m2m_memset>
	nm_bsp_register_isr(isr);
 8009986:	4807      	ldr	r0, [pc, #28]	@ (80099a4 <hif_init+0x30>)
 8009988:	f7ff fd76 	bl	8009478 <nm_bsp_register_isr>
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
 800998c:	4906      	ldr	r1, [pc, #24]	@ (80099a8 <hif_init+0x34>)
 800998e:	2003      	movs	r0, #3
 8009990:	f000 fad8 	bl	8009f44 <hif_register_cb>
	return M2M_SUCCESS;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3708      	adds	r7, #8
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	20003070 	.word	0x20003070
 80099a4:	080097f5 	.word	0x080097f5
 80099a8:	08009875 	.word	0x08009875

080099ac <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b088      	sub	sp, #32
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	603a      	str	r2, [r7, #0]
 80099b4:	461a      	mov	r2, r3
 80099b6:	4603      	mov	r3, r0
 80099b8:	71fb      	strb	r3, [r7, #7]
 80099ba:	460b      	mov	r3, r1
 80099bc:	71bb      	strb	r3, [r7, #6]
 80099be:	4613      	mov	r3, r2
 80099c0:	80bb      	strh	r3, [r7, #4]
	sint8		ret = M2M_ERR_SEND;
 80099c2:	23ff      	movs	r3, #255	@ 0xff
 80099c4:	77fb      	strb	r3, [r7, #31]
	tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
 80099c6:	79bb      	ldrb	r3, [r7, #6]
 80099c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	767b      	strb	r3, [r7, #25]
	strHif.u8Gid		= u8Gid;
 80099d0:	79fb      	ldrb	r3, [r7, #7]
 80099d2:	763b      	strb	r3, [r7, #24]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
 80099d4:	2308      	movs	r3, #8
 80099d6:	837b      	strh	r3, [r7, #26]
	if(pu8DataBuf != NULL)
 80099d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d008      	beq.n	80099f0 <hif_send+0x44>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
 80099de:	8b7a      	ldrh	r2, [r7, #26]
 80099e0:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80099e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80099e4:	440b      	add	r3, r1
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	4413      	add	r3, r2
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	837b      	strh	r3, [r7, #26]
 80099ee:	e004      	b.n	80099fa <hif_send+0x4e>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
 80099f0:	8b7a      	ldrh	r2, [r7, #26]
 80099f2:	88bb      	ldrh	r3, [r7, #4]
 80099f4:	4413      	add	r3, r2
 80099f6:	b29b      	uxth	r3, r3
 80099f8:	837b      	strh	r3, [r7, #26]
	}
    if (strHif.u16Length <= M2M_HIF_MAX_PACKET_SIZE)
 80099fa:	8b7b      	ldrh	r3, [r7, #26]
 80099fc:	f240 623c 	movw	r2, #1596	@ 0x63c
 8009a00:	4293      	cmp	r3, r2
 8009a02:	f200 80d9 	bhi.w	8009bb8 <hif_send+0x20c>
    {
	ret = hif_chip_wake();
 8009a06:	f7ff ff43 	bl	8009890 <hif_chip_wake>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	77fb      	strb	r3, [r7, #31]
	if(ret == M2M_SUCCESS)
 8009a0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	f040 80e6 	bne.w	8009be4 <hif_send+0x238>
	{
		volatile uint32 reg, dma_addr = 0;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	81fb      	strh	r3, [r7, #14]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
 8009a20:	2300      	movs	r3, #0
 8009a22:	617b      	str	r3, [r7, #20]
		reg |= (uint32)u8Gid;
 8009a24:	79fa      	ldrb	r2, [r7, #7]
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
 8009a2c:	79bb      	ldrb	r3, [r7, #6]
 8009a2e:	021a      	lsls	r2, r3, #8
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)strHif.u16Length<<16);
 8009a36:	8b7b      	ldrh	r3, [r7, #26]
 8009a38:	041a      	lsls	r2, r3, #16
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	4619      	mov	r1, r3
 8009a44:	f241 008c 	movw	r0, #4236	@ 0x108c
 8009a48:	f001 fb60 	bl	800b10c <nm_write_reg>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 8009a50:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	f040 80b9 	bne.w	8009bcc <hif_send+0x220>

		reg = 0UL;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	617b      	str	r3, [r7, #20]
		reg |= NBIT1;
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	f043 0302 	orr.w	r3, r3, #2
 8009a64:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	4619      	mov	r1, r3
 8009a6a:	f241 0078 	movw	r0, #4216	@ 0x1078
 8009a6e:	f001 fb4d 	bl	800b10c <nm_write_reg>
 8009a72:	4603      	mov	r3, r0
 8009a74:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 8009a76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f040 80a8 	bne.w	8009bd0 <hif_send+0x224>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
 8009a80:	2300      	movs	r3, #0
 8009a82:	613b      	str	r3, [r7, #16]
		
		for(cnt = 0; cnt < 1000; cnt ++)
 8009a84:	2300      	movs	r3, #0
 8009a86:	81fb      	strh	r3, [r7, #14]
 8009a88:	e02e      	b.n	8009ae8 <hif_send+0x13c>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
 8009a8a:	f107 0314 	add.w	r3, r7, #20
 8009a8e:	4619      	mov	r1, r3
 8009a90:	f241 0078 	movw	r0, #4216	@ 0x1078
 8009a94:	f001 fb2c 	bl	800b0f0 <nm_read_reg_with_ret>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	77fb      	strb	r3, [r7, #31]
			if(ret != M2M_SUCCESS) break;
 8009a9c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d127      	bne.n	8009af4 <hif_send+0x148>
			/*
			 * If it takes too long to get a response, the slow down to 
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
 8009aa4:	89fb      	ldrh	r3, [r7, #14]
 8009aa6:	b29b      	uxth	r3, r3
 8009aa8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009aac:	d303      	bcc.n	8009ab6 <hif_send+0x10a>
				if(cnt < 501) {
 8009aae:	89fb      	ldrh	r3, [r7, #14]
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
 8009ab0:	2001      	movs	r0, #1
 8009ab2:	f7ff fcd5 	bl	8009460 <nm_bsp_sleep>
			}
			if (!(reg & NBIT1))
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	f003 0302 	and.w	r3, r3, #2
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10e      	bne.n	8009ade <hif_send+0x132>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
 8009ac0:	f107 0310 	add.w	r3, r7, #16
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	484b      	ldr	r0, [pc, #300]	@ (8009bf4 <hif_send+0x248>)
 8009ac8:	f001 fb12 	bl	800b0f0 <nm_read_reg_with_ret>
 8009acc:	4603      	mov	r3, r0
 8009ace:	77fb      	strb	r3, [r7, #31]
				if(ret != M2M_SUCCESS) {
 8009ad0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d00f      	beq.n	8009af8 <hif_send+0x14c>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	613b      	str	r3, [r7, #16]
					goto ERR1;
 8009adc:	e07f      	b.n	8009bde <hif_send+0x232>
		for(cnt = 0; cnt < 1000; cnt ++)
 8009ade:	89fb      	ldrh	r3, [r7, #14]
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	81fb      	strh	r3, [r7, #14]
 8009ae8:	89fb      	ldrh	r3, [r7, #14]
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009af0:	d3cb      	bcc.n	8009a8a <hif_send+0xde>
 8009af2:	e002      	b.n	8009afa <hif_send+0x14e>
			if(ret != M2M_SUCCESS) break;
 8009af4:	bf00      	nop
 8009af6:	e000      	b.n	8009afa <hif_send+0x14e>
				}
				/*in case of success break */
				break;
 8009af8:	bf00      	nop
			}
		}

		if (dma_addr != 0)
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d054      	beq.n	8009baa <hif_send+0x1fe>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
 8009b04:	8b7b      	ldrh	r3, [r7, #26]
 8009b06:	837b      	strh	r3, [r7, #26]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	f107 0118 	add.w	r1, r7, #24
 8009b0e:	2208      	movs	r2, #8
 8009b10:	4618      	mov	r0, r3
 8009b12:	f001 fb77 	bl	800b204 <nm_write_block>
 8009b16:	4603      	mov	r3, r0
 8009b18:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 8009b1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d158      	bne.n	8009bd4 <hif_send+0x228>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	3308      	adds	r3, #8
 8009b26:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00f      	beq.n	8009b4e <hif_send+0x1a2>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	88ba      	ldrh	r2, [r7, #4]
 8009b32:	6839      	ldr	r1, [r7, #0]
 8009b34:	4618      	mov	r0, r3
 8009b36:	f001 fb65 	bl	800b204 <nm_write_block>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 8009b3e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d148      	bne.n	8009bd8 <hif_send+0x22c>
				u32CurrAddr += u16CtrlBufSize;
 8009b46:	88ba      	ldrh	r2, [r7, #4]
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	4413      	add	r3, r2
 8009b4c:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
 8009b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d016      	beq.n	8009b82 <hif_send+0x1d6>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
 8009b54:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8009b56:	88bb      	ldrh	r3, [r7, #4]
 8009b58:	1ad3      	subs	r3, r2, r3
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	4413      	add	r3, r2
 8009b60:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8009b66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f001 fb4b 	bl	800b204 <nm_write_block>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 8009b72:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d130      	bne.n	8009bdc <hif_send+0x230>
				u32CurrAddr += u16DataSize;
 8009b7a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	4413      	add	r3, r2
 8009b80:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	617b      	str	r3, [r7, #20]
			reg |= NBIT1;
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	f043 0302 	orr.w	r3, r3, #2
 8009b8e:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	4619      	mov	r1, r3
 8009b94:	f241 006c 	movw	r0, #4204	@ 0x106c
 8009b98:	f001 fab8 	bl	800b10c <nm_write_reg>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 8009ba0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d00a      	beq.n	8009bbe <hif_send+0x212>
 8009ba8:	e019      	b.n	8009bde <hif_send+0x232>
		}
		else
		{
			ret = hif_chip_sleep();
 8009baa:	f7ff feb7 	bl	800991c <hif_chip_sleep>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	77fb      	strb	r3, [r7, #31]
			M2M_DBG("Failed to alloc rx size %d\r",ret);
			ret = M2M_ERR_MEM_ALLOC;
 8009bb2:	23fd      	movs	r3, #253	@ 0xfd
 8009bb4:	77fb      	strb	r3, [r7, #31]
			goto ERR2;
 8009bb6:	e016      	b.n	8009be6 <hif_send+0x23a>
        }
	}
	else
	{
        M2M_ERR("HIF message length (%d) exceeds max length (%d)\n",strHif.u16Length, M2M_HIF_MAX_PACKET_SIZE);
        ret = M2M_ERR_SEND;
 8009bb8:	23ff      	movs	r3, #255	@ 0xff
 8009bba:	77fb      	strb	r3, [r7, #31]
		goto ERR2;
 8009bbc:	e013      	b.n	8009be6 <hif_send+0x23a>
	}
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
 8009bbe:	f7ff fead 	bl	800991c <hif_chip_sleep>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	77fb      	strb	r3, [r7, #31]
	return ret;
 8009bc6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009bca:	e00e      	b.n	8009bea <hif_send+0x23e>
		if(M2M_SUCCESS != ret) goto ERR1;
 8009bcc:	bf00      	nop
 8009bce:	e006      	b.n	8009bde <hif_send+0x232>
		if(M2M_SUCCESS != ret) goto ERR1;
 8009bd0:	bf00      	nop
 8009bd2:	e004      	b.n	8009bde <hif_send+0x232>
			if(M2M_SUCCESS != ret) goto ERR1;
 8009bd4:	bf00      	nop
 8009bd6:	e002      	b.n	8009bde <hif_send+0x232>
				if(M2M_SUCCESS != ret) goto ERR1;
 8009bd8:	bf00      	nop
 8009bda:	e000      	b.n	8009bde <hif_send+0x232>
				if(M2M_SUCCESS != ret) goto ERR1;
 8009bdc:	bf00      	nop
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
 8009bde:	f7ff fe87 	bl	80098f0 <hif_chip_sleep_sc>
 8009be2:	e000      	b.n	8009be6 <hif_send+0x23a>
            goto ERR2;
 8009be4:	bf00      	nop
ERR2:
	/*logical error*/
	return ret;
 8009be6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3720      	adds	r7, #32
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}
 8009bf2:	bf00      	nop
 8009bf4:	00150400 	.word	0x00150400

08009bf8 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b084      	sub	sp, #16
 8009bfc:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	73fb      	strb	r3, [r7, #15]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
 8009c02:	f107 0308 	add.w	r3, r7, #8
 8009c06:	4619      	mov	r1, r3
 8009c08:	f241 0070 	movw	r0, #4208	@ 0x1070
 8009c0c:	f001 fa70 	bl	800b0f0 <nm_read_reg_with_ret>
 8009c10:	4603      	mov	r3, r0
 8009c12:	73fb      	strb	r3, [r7, #15]
	if(M2M_SUCCESS == ret)
 8009c14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	f040 80e2 	bne.w	8009de2 <hif_isr+0x1ea>
	{
		if(reg & 0x1)	/* New interrupt has been received */
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	f003 0301 	and.w	r3, r3, #1
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	f000 80de 	beq.w	8009de6 <hif_isr+0x1ee>
		{
			uint16 size;

			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	f023 0301 	bic.w	r3, r3, #1
 8009c30:	60bb      	str	r3, [r7, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	4619      	mov	r1, r3
 8009c36:	f241 0070 	movw	r0, #4208	@ 0x1070
 8009c3a:	f001 fa67 	bl	800b10c <nm_write_reg>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	73fb      	strb	r3, [r7, #15]
			if(ret != M2M_SUCCESS)goto ERR1;
 8009c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f040 80cf 	bne.w	8009dea <hif_isr+0x1f2>
			gstrHifCxt.u8HifRXDone = 1;
 8009c4c:	4b6c      	ldr	r3, [pc, #432]	@ (8009e00 <hif_isr+0x208>)
 8009c4e:	2201      	movs	r2, #1
 8009c50:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	089b      	lsrs	r3, r3, #2
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c5c:	81bb      	strh	r3, [r7, #12]
			if (size > 0) {
 8009c5e:	89bb      	ldrh	r3, [r7, #12]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	f000 80bb 	beq.w	8009ddc <hif_isr+0x1e4>
				uint32 address = 0;
 8009c66:	2300      	movs	r3, #0
 8009c68:	603b      	str	r3, [r7, #0]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
 8009c6a:	463b      	mov	r3, r7
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	f241 0084 	movw	r0, #4228	@ 0x1084
 8009c72:	f001 fa3d 	bl	800b0f0 <nm_read_reg_with_ret>
 8009c76:	4603      	mov	r3, r0
 8009c78:	73fb      	strb	r3, [r7, #15]
				if(M2M_SUCCESS != ret)
 8009c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f040 80b5 	bne.w	8009dee <hif_isr+0x1f6>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
					goto ERR1;
				}
				gstrHifCxt.u32RxAddr = address;
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	4a5e      	ldr	r2, [pc, #376]	@ (8009e00 <hif_isr+0x208>)
 8009c88:	6093      	str	r3, [r2, #8]
				gstrHifCxt.u32RxSize = size;
 8009c8a:	89bb      	ldrh	r3, [r7, #12]
 8009c8c:	4a5c      	ldr	r2, [pc, #368]	@ (8009e00 <hif_isr+0x208>)
 8009c8e:	60d3      	str	r3, [r2, #12]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	1d39      	adds	r1, r7, #4
 8009c94:	2204      	movs	r2, #4
 8009c96:	4618      	mov	r0, r3
 8009c98:	f001 fa58 	bl	800b14c <nm_read_block>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	73fb      	strb	r3, [r7, #15]
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
 8009ca0:	88fb      	ldrh	r3, [r7, #6]
 8009ca2:	b29b      	uxth	r3, r3
 8009ca4:	80fb      	strh	r3, [r7, #6]
				if(M2M_SUCCESS != ret)
 8009ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	f040 80a1 	bne.w	8009df2 <hif_isr+0x1fa>
				{
					M2M_ERR("(hif) address bus fail\n");
					goto ERR1;
				}
				if(strHif.u16Length != size)
 8009cb0:	88fb      	ldrh	r3, [r7, #6]
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	89ba      	ldrh	r2, [r7, #12]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d008      	beq.n	8009ccc <hif_isr+0xd4>
				{
					if((size - strHif.u16Length) > 4)
 8009cba:	89bb      	ldrh	r3, [r7, #12]
 8009cbc:	88fa      	ldrh	r2, [r7, #6]
 8009cbe:	b292      	uxth	r2, r2
 8009cc0:	1a9b      	subs	r3, r3, r2
 8009cc2:	2b04      	cmp	r3, #4
 8009cc4:	dd02      	ble.n	8009ccc <hif_isr+0xd4>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						ret = M2M_ERR_BUS_FAIL;
 8009cc6:	23fa      	movs	r3, #250	@ 0xfa
 8009cc8:	73fb      	strb	r3, [r7, #15]
						goto ERR1;
 8009cca:	e093      	b.n	8009df4 <hif_isr+0x1fc>
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
 8009ccc:	793b      	ldrb	r3, [r7, #4]
 8009cce:	b2db      	uxtb	r3, r3
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d10f      	bne.n	8009cf4 <hif_isr+0xfc>
				{
					if(gstrHifCxt.pfWifiCb)
 8009cd4:	4b4a      	ldr	r3, [pc, #296]	@ (8009e00 <hif_isr+0x208>)
 8009cd6:	691b      	ldr	r3, [r3, #16]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d072      	beq.n	8009dc2 <hif_isr+0x1ca>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8009cdc:	4b48      	ldr	r3, [pc, #288]	@ (8009e00 <hif_isr+0x208>)
 8009cde:	691b      	ldr	r3, [r3, #16]
 8009ce0:	797a      	ldrb	r2, [r7, #5]
 8009ce2:	b2d0      	uxtb	r0, r2
 8009ce4:	88fa      	ldrh	r2, [r7, #6]
 8009ce6:	b292      	uxth	r2, r2
 8009ce8:	3a08      	subs	r2, #8
 8009cea:	b291      	uxth	r1, r2
 8009cec:	683a      	ldr	r2, [r7, #0]
 8009cee:	3208      	adds	r2, #8
 8009cf0:	4798      	blx	r3
 8009cf2:	e066      	b.n	8009dc2 <hif_isr+0x1ca>
					else
						M2M_ERR("WIFI callback is not registered\n");
				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
 8009cf4:	793b      	ldrb	r3, [r7, #4]
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d10f      	bne.n	8009d1c <hif_isr+0x124>
				{
					if(gstrHifCxt.pfIpCb)
 8009cfc:	4b40      	ldr	r3, [pc, #256]	@ (8009e00 <hif_isr+0x208>)
 8009cfe:	695b      	ldr	r3, [r3, #20]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d05e      	beq.n	8009dc2 <hif_isr+0x1ca>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8009d04:	4b3e      	ldr	r3, [pc, #248]	@ (8009e00 <hif_isr+0x208>)
 8009d06:	695b      	ldr	r3, [r3, #20]
 8009d08:	797a      	ldrb	r2, [r7, #5]
 8009d0a:	b2d0      	uxtb	r0, r2
 8009d0c:	88fa      	ldrh	r2, [r7, #6]
 8009d0e:	b292      	uxth	r2, r2
 8009d10:	3a08      	subs	r2, #8
 8009d12:	b291      	uxth	r1, r2
 8009d14:	683a      	ldr	r2, [r7, #0]
 8009d16:	3208      	adds	r2, #8
 8009d18:	4798      	blx	r3
 8009d1a:	e052      	b.n	8009dc2 <hif_isr+0x1ca>
					else
						M2M_ERR("Socket callback is not registered\n");
				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
 8009d1c:	793b      	ldrb	r3, [r7, #4]
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	2b04      	cmp	r3, #4
 8009d22:	d10f      	bne.n	8009d44 <hif_isr+0x14c>
				{
					if(gstrHifCxt.pfOtaCb)
 8009d24:	4b36      	ldr	r3, [pc, #216]	@ (8009e00 <hif_isr+0x208>)
 8009d26:	699b      	ldr	r3, [r3, #24]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d04a      	beq.n	8009dc2 <hif_isr+0x1ca>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8009d2c:	4b34      	ldr	r3, [pc, #208]	@ (8009e00 <hif_isr+0x208>)
 8009d2e:	699b      	ldr	r3, [r3, #24]
 8009d30:	797a      	ldrb	r2, [r7, #5]
 8009d32:	b2d0      	uxtb	r0, r2
 8009d34:	88fa      	ldrh	r2, [r7, #6]
 8009d36:	b292      	uxth	r2, r2
 8009d38:	3a08      	subs	r2, #8
 8009d3a:	b291      	uxth	r1, r2
 8009d3c:	683a      	ldr	r2, [r7, #0]
 8009d3e:	3208      	adds	r2, #8
 8009d40:	4798      	blx	r3
 8009d42:	e03e      	b.n	8009dc2 <hif_isr+0x1ca>
					else
						M2M_ERR("Ota callback is not registered\n");
				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
 8009d44:	793b      	ldrb	r3, [r7, #4]
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	2b06      	cmp	r3, #6
 8009d4a:	d10f      	bne.n	8009d6c <hif_isr+0x174>
				{
					if(gstrHifCxt.pfCryptoCb)
 8009d4c:	4b2c      	ldr	r3, [pc, #176]	@ (8009e00 <hif_isr+0x208>)
 8009d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d036      	beq.n	8009dc2 <hif_isr+0x1ca>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8009d54:	4b2a      	ldr	r3, [pc, #168]	@ (8009e00 <hif_isr+0x208>)
 8009d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d58:	797a      	ldrb	r2, [r7, #5]
 8009d5a:	b2d0      	uxtb	r0, r2
 8009d5c:	88fa      	ldrh	r2, [r7, #6]
 8009d5e:	b292      	uxth	r2, r2
 8009d60:	3a08      	subs	r2, #8
 8009d62:	b291      	uxth	r1, r2
 8009d64:	683a      	ldr	r2, [r7, #0]
 8009d66:	3208      	adds	r2, #8
 8009d68:	4798      	blx	r3
 8009d6a:	e02a      	b.n	8009dc2 <hif_isr+0x1ca>
					else
						M2M_ERR("Crypto callback is not registered\n");
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
 8009d6c:	793b      	ldrb	r3, [r7, #4]
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	2b07      	cmp	r3, #7
 8009d72:	d10f      	bne.n	8009d94 <hif_isr+0x19c>
				{
					if(gstrHifCxt.pfSigmaCb)
 8009d74:	4b22      	ldr	r3, [pc, #136]	@ (8009e00 <hif_isr+0x208>)
 8009d76:	69db      	ldr	r3, [r3, #28]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d022      	beq.n	8009dc2 <hif_isr+0x1ca>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8009d7c:	4b20      	ldr	r3, [pc, #128]	@ (8009e00 <hif_isr+0x208>)
 8009d7e:	69db      	ldr	r3, [r3, #28]
 8009d80:	797a      	ldrb	r2, [r7, #5]
 8009d82:	b2d0      	uxtb	r0, r2
 8009d84:	88fa      	ldrh	r2, [r7, #6]
 8009d86:	b292      	uxth	r2, r2
 8009d88:	3a08      	subs	r2, #8
 8009d8a:	b291      	uxth	r1, r2
 8009d8c:	683a      	ldr	r2, [r7, #0]
 8009d8e:	3208      	adds	r2, #8
 8009d90:	4798      	blx	r3
 8009d92:	e016      	b.n	8009dc2 <hif_isr+0x1ca>
					else
						M2M_ERR("Sigma callback is not registered\n");
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
 8009d94:	793b      	ldrb	r3, [r7, #4]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	2b05      	cmp	r3, #5
 8009d9a:	d10f      	bne.n	8009dbc <hif_isr+0x1c4>
				{
				    if(gstrHifCxt.pfSslCb)
 8009d9c:	4b18      	ldr	r3, [pc, #96]	@ (8009e00 <hif_isr+0x208>)
 8009d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d00e      	beq.n	8009dc2 <hif_isr+0x1ca>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8009da4:	4b16      	ldr	r3, [pc, #88]	@ (8009e00 <hif_isr+0x208>)
 8009da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009da8:	797a      	ldrb	r2, [r7, #5]
 8009daa:	b2d0      	uxtb	r0, r2
 8009dac:	88fa      	ldrh	r2, [r7, #6]
 8009dae:	b292      	uxth	r2, r2
 8009db0:	3a08      	subs	r2, #8
 8009db2:	b291      	uxth	r1, r2
 8009db4:	683a      	ldr	r2, [r7, #0]
 8009db6:	3208      	adds	r2, #8
 8009db8:	4798      	blx	r3
 8009dba:	e002      	b.n	8009dc2 <hif_isr+0x1ca>
                        M2M_ERR("SSL callback is not registered\n");
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
					ret = M2M_ERR_BUS_FAIL;
 8009dbc:	23fa      	movs	r3, #250	@ 0xfa
 8009dbe:	73fb      	strb	r3, [r7, #15]
					goto ERR1;
 8009dc0:	e018      	b.n	8009df4 <hif_isr+0x1fc>
				}
				if(gstrHifCxt.u8HifRXDone)
 8009dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8009e00 <hif_isr+0x208>)
 8009dc4:	789b      	ldrb	r3, [r3, #2]
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d013      	beq.n	8009df4 <hif_isr+0x1fc>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
					ret = hif_set_rx_done();
 8009dcc:	f7ff fd22 	bl	8009814 <hif_set_rx_done>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	73fb      	strb	r3, [r7, #15]
					if(ret != M2M_SUCCESS) goto ERR1;
 8009dd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	e00b      	b.n	8009df4 <hif_isr+0x1fc>
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
				ret = M2M_ERR_RCV;
 8009ddc:	23fe      	movs	r3, #254	@ 0xfe
 8009dde:	73fb      	strb	r3, [r7, #15]
				goto ERR1;
 8009de0:	e008      	b.n	8009df4 <hif_isr+0x1fc>
		}
	}
	else
	{
		M2M_ERR("(hif) Failed to Read interrupt reg\n");
		goto ERR1;
 8009de2:	bf00      	nop
 8009de4:	e006      	b.n	8009df4 <hif_isr+0x1fc>
			goto ERR1;
 8009de6:	bf00      	nop
 8009de8:	e004      	b.n	8009df4 <hif_isr+0x1fc>
			if(ret != M2M_SUCCESS)goto ERR1;
 8009dea:	bf00      	nop
 8009dec:	e002      	b.n	8009df4 <hif_isr+0x1fc>
					goto ERR1;
 8009dee:	bf00      	nop
 8009df0:	e000      	b.n	8009df4 <hif_isr+0x1fc>
					goto ERR1;
 8009df2:	bf00      	nop
	}

ERR1:
	return ret;
 8009df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3710      	adds	r7, #16
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}
 8009e00:	20003070 	.word	0x20003070

08009e04 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b082      	sub	sp, #8
 8009e08:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;	
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	71fb      	strb	r3, [r7, #7]
	
	gstrHifCxt.u8Yield = 0;
 8009e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8009e78 <hif_handle_isr+0x74>)
 8009e10:	2200      	movs	r2, #0
 8009e12:	711a      	strb	r2, [r3, #4]
	while(gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield)
 8009e14:	e020      	b.n	8009e58 <hif_handle_isr+0x54>
         * during which the ISR could fire again.
         * If LEVEL interrupt is used instead of EDGE then the atomicity isn't needed since the interrupt
         * is turned off in the ISR and back on again only after the interrupt has been serviced in hif_isr(). */

#ifndef NM_LEVEL_INTERRUPT
		nm_bsp_interrupt_ctrl(0);
 8009e16:	2000      	movs	r0, #0
 8009e18:	f7ff fb60 	bl	80094dc <nm_bsp_interrupt_ctrl>
#endif

		gstrHifCxt.u8Interrupt--;
 8009e1c:	4b16      	ldr	r3, [pc, #88]	@ (8009e78 <hif_handle_isr+0x74>)
 8009e1e:	78db      	ldrb	r3, [r3, #3]
 8009e20:	b2db      	uxtb	r3, r3
 8009e22:	3b01      	subs	r3, #1
 8009e24:	b2da      	uxtb	r2, r3
 8009e26:	4b14      	ldr	r3, [pc, #80]	@ (8009e78 <hif_handle_isr+0x74>)
 8009e28:	70da      	strb	r2, [r3, #3]

#ifndef NM_LEVEL_INTERRUPT
		nm_bsp_interrupt_ctrl(1);
 8009e2a:	2001      	movs	r0, #1
 8009e2c:	f7ff fb56 	bl	80094dc <nm_bsp_interrupt_ctrl>
#endif

		uint8 retries = 5;
 8009e30:	2305      	movs	r3, #5
 8009e32:	71bb      	strb	r3, [r7, #6]
		while(1)
		{
			ret = hif_isr();
 8009e34:	f7ff fee0 	bl	8009bf8 <hif_isr>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	71fb      	strb	r3, [r7, #7]
			if(ret == M2M_SUCCESS) {
 8009e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d006      	beq.n	8009e52 <hif_handle_isr+0x4e>
				/*we will try forever until we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				retries--;
 8009e44:	79bb      	ldrb	r3, [r7, #6]
 8009e46:	3b01      	subs	r3, #1
 8009e48:	71bb      	strb	r3, [r7, #6]
				if(!retries)
 8009e4a:	79bb      	ldrb	r3, [r7, #6]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d002      	beq.n	8009e56 <hif_handle_isr+0x52>
			ret = hif_isr();
 8009e50:	e7f0      	b.n	8009e34 <hif_handle_isr+0x30>
				break;
 8009e52:	bf00      	nop
 8009e54:	e000      	b.n	8009e58 <hif_handle_isr+0x54>
				{
					M2M_ERR("(HIF) Failed to handle interrupt %d, aborting due to too many retries\n", ret);
					break;
 8009e56:	bf00      	nop
	while(gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield)
 8009e58:	4b07      	ldr	r3, [pc, #28]	@ (8009e78 <hif_handle_isr+0x74>)
 8009e5a:	78db      	ldrb	r3, [r3, #3]
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d004      	beq.n	8009e6c <hif_handle_isr+0x68>
 8009e62:	4b05      	ldr	r3, [pc, #20]	@ (8009e78 <hif_handle_isr+0x74>)
 8009e64:	791b      	ldrb	r3, [r3, #4]
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d0d4      	beq.n	8009e16 <hif_handle_isr+0x12>
					M2M_ERR("(HIF) Failed to handle interrupt %d try again... (%u)\n", ret, retries);
			}
		}
	}

	return ret;
 8009e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3708      	adds	r7, #8
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}
 8009e78:	20003070 	.word	0x20003070

08009e7c <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b086      	sub	sp, #24
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	4611      	mov	r1, r2
 8009e88:	461a      	mov	r2, r3
 8009e8a:	460b      	mov	r3, r1
 8009e8c:	80fb      	strh	r3, [r7, #6]
 8009e8e:	4613      	mov	r3, r2
 8009e90:	717b      	strb	r3, [r7, #5]
	sint8 ret = M2M_SUCCESS;
 8009e92:	2300      	movs	r3, #0
 8009e94:	75fb      	strb	r3, [r7, #23]
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d005      	beq.n	8009ea8 <hif_receive+0x2c>
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d002      	beq.n	8009ea8 <hif_receive+0x2c>
 8009ea2:	88fb      	ldrh	r3, [r7, #6]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d10a      	bne.n	8009ebe <hif_receive+0x42>
	{
		if(isDone)
 8009ea8:	797b      	ldrb	r3, [r7, #5]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d004      	beq.n	8009eb8 <hif_receive+0x3c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
 8009eae:	f7ff fcb1 	bl	8009814 <hif_set_rx_done>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	75fb      	strb	r3, [r7, #23]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
 8009eb6:	e03d      	b.n	8009f34 <hif_receive+0xb8>
			ret = M2M_ERR_FAIL;
 8009eb8:	23f4      	movs	r3, #244	@ 0xf4
 8009eba:	75fb      	strb	r3, [r7, #23]
		goto ERR1;
 8009ebc:	e03a      	b.n	8009f34 <hif_receive+0xb8>
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
 8009ebe:	88fa      	ldrh	r2, [r7, #6]
 8009ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8009f40 <hif_receive+0xc4>)
 8009ec2:	68db      	ldr	r3, [r3, #12]
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	d902      	bls.n	8009ece <hif_receive+0x52>
	{
		ret = M2M_ERR_FAIL;
 8009ec8:	23f4      	movs	r3, #244	@ 0xf4
 8009eca:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Size is larger than the received buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
		goto ERR1;
 8009ecc:	e032      	b.n	8009f34 <hif_receive+0xb8>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
 8009ece:	4b1c      	ldr	r3, [pc, #112]	@ (8009f40 <hif_receive+0xc4>)
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	68fa      	ldr	r2, [r7, #12]
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d309      	bcc.n	8009eec <hif_receive+0x70>
 8009ed8:	88fa      	ldrh	r2, [r7, #6]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	441a      	add	r2, r3
 8009ede:	4b18      	ldr	r3, [pc, #96]	@ (8009f40 <hif_receive+0xc4>)
 8009ee0:	6899      	ldr	r1, [r3, #8]
 8009ee2:	4b17      	ldr	r3, [pc, #92]	@ (8009f40 <hif_receive+0xc4>)
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	440b      	add	r3, r1
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d902      	bls.n	8009ef2 <hif_receive+0x76>
	{
		ret = M2M_ERR_FAIL;
 8009eec:	23f4      	movs	r3, #244	@ 0xf4
 8009eee:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Address beyond the received buffer address and length\n");
		goto ERR1;
 8009ef0:	e020      	b.n	8009f34 <hif_receive+0xb8>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
 8009ef2:	88fb      	ldrh	r3, [r7, #6]
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	68b9      	ldr	r1, [r7, #8]
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f001 f927 	bl	800b14c <nm_read_block>
 8009efe:	4603      	mov	r3, r0
 8009f00:	75fb      	strb	r3, [r7, #23]
	if(ret != M2M_SUCCESS)goto ERR1;
 8009f02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d111      	bne.n	8009f2e <hif_receive+0xb2>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
 8009f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009f40 <hif_receive+0xc4>)
 8009f0c:	689a      	ldr	r2, [r3, #8]
 8009f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8009f40 <hif_receive+0xc4>)
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	441a      	add	r2, r3
 8009f14:	88f9      	ldrh	r1, [r7, #6]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	440b      	add	r3, r1
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d002      	beq.n	8009f24 <hif_receive+0xa8>
 8009f1e:	797b      	ldrb	r3, [r7, #5]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d006      	beq.n	8009f32 <hif_receive+0xb6>
	{
		/* set RX done */
		ret = hif_set_rx_done();
 8009f24:	f7ff fc76 	bl	8009814 <hif_set_rx_done>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	75fb      	strb	r3, [r7, #23]
 8009f2c:	e002      	b.n	8009f34 <hif_receive+0xb8>
	if(ret != M2M_SUCCESS)goto ERR1;
 8009f2e:	bf00      	nop
 8009f30:	e000      	b.n	8009f34 <hif_receive+0xb8>
	}

ERR1:
 8009f32:	bf00      	nop
	return ret;
 8009f34:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3718      	adds	r7, #24
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}
 8009f40:	20003070 	.word	0x20003070

08009f44 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	6039      	str	r1, [r7, #0]
 8009f4e:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 8009f50:	2300      	movs	r3, #0
 8009f52:	73fb      	strb	r3, [r7, #15]
	switch(u8Grp)
 8009f54:	79fb      	ldrb	r3, [r7, #7]
 8009f56:	3b01      	subs	r3, #1
 8009f58:	2b06      	cmp	r3, #6
 8009f5a:	d82d      	bhi.n	8009fb8 <hif_register_cb+0x74>
 8009f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f64 <hif_register_cb+0x20>)
 8009f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f62:	bf00      	nop
 8009f64:	08009f89 	.word	0x08009f89
 8009f68:	08009f81 	.word	0x08009f81
 8009f6c:	08009f99 	.word	0x08009f99
 8009f70:	08009f91 	.word	0x08009f91
 8009f74:	08009fb1 	.word	0x08009fb1
 8009f78:	08009fa1 	.word	0x08009fa1
 8009f7c:	08009fa9 	.word	0x08009fa9
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
 8009f80:	4a13      	ldr	r2, [pc, #76]	@ (8009fd0 <hif_register_cb+0x8c>)
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	6153      	str	r3, [r2, #20]
			break;
 8009f86:	e01a      	b.n	8009fbe <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
 8009f88:	4a11      	ldr	r2, [pc, #68]	@ (8009fd0 <hif_register_cb+0x8c>)
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	6113      	str	r3, [r2, #16]
			break;
 8009f8e:	e016      	b.n	8009fbe <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
 8009f90:	4a0f      	ldr	r2, [pc, #60]	@ (8009fd0 <hif_register_cb+0x8c>)
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	6193      	str	r3, [r2, #24]
			break;
 8009f96:	e012      	b.n	8009fbe <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
 8009f98:	4a0d      	ldr	r2, [pc, #52]	@ (8009fd0 <hif_register_cb+0x8c>)
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	6213      	str	r3, [r2, #32]
			break;
 8009f9e:	e00e      	b.n	8009fbe <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
 8009fa0:	4a0b      	ldr	r2, [pc, #44]	@ (8009fd0 <hif_register_cb+0x8c>)
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	6253      	str	r3, [r2, #36]	@ 0x24
			break;
 8009fa6:	e00a      	b.n	8009fbe <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
 8009fa8:	4a09      	ldr	r2, [pc, #36]	@ (8009fd0 <hif_register_cb+0x8c>)
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	61d3      	str	r3, [r2, #28]
			break;
 8009fae:	e006      	b.n	8009fbe <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
 8009fb0:	4a07      	ldr	r2, [pc, #28]	@ (8009fd0 <hif_register_cb+0x8c>)
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	6293      	str	r3, [r2, #40]	@ 0x28
			break;
 8009fb6:	e002      	b.n	8009fbe <hif_register_cb+0x7a>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
 8009fb8:	23f4      	movs	r3, #244	@ 0xf4
 8009fba:	73fb      	strb	r3, [r7, #15]
			break;
 8009fbc:	bf00      	nop
	}
	return ret;
 8009fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3714      	adds	r7, #20
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr
 8009fce:	bf00      	nop
 8009fd0:	20003070 	.word	0x20003070

08009fd4 <m2m_wifi_cb>:
                HIF address.
@param[in]  grp
                HIF group type.
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b0ac      	sub	sp, #176	@ 0xb0
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	4603      	mov	r3, r0
 8009fdc:	603a      	str	r2, [r7, #0]
 8009fde:	71fb      	strb	r3, [r7, #7]
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	80bb      	strh	r3, [r7, #4]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
 8009fe4:	79fb      	ldrb	r3, [r7, #7]
 8009fe6:	2b2c      	cmp	r3, #44	@ 0x2c
 8009fe8:	d117      	bne.n	800a01a <m2m_wifi_cb+0x46>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
 8009fea:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 8009fee:	2300      	movs	r3, #0
 8009ff0:	2204      	movs	r2, #4
 8009ff2:	6838      	ldr	r0, [r7, #0]
 8009ff4:	f7ff ff42 	bl	8009e7c <hif_receive>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	f040 819d 	bne.w	800a33a <m2m_wifi_cb+0x366>
		{
			if (gpfAppWifiCb)
 800a000:	4bac      	ldr	r3, [pc, #688]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	2b00      	cmp	r3, #0
 800a006:	f000 8198 	beq.w	800a33a <m2m_wifi_cb+0x366>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
 800a00a:	4baa      	ldr	r3, [pc, #680]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 800a012:	4611      	mov	r1, r2
 800a014:	202c      	movs	r0, #44	@ 0x2c
 800a016:	4798      	blx	r3
#endif  /* ETH_MODE */
    else
    {
        M2M_ERR("REQ Not defined %d\n", u8OpCode);
    }
}
 800a018:	e18f      	b.n	800a33a <m2m_wifi_cb+0x366>
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
 800a01a:	79fb      	ldrb	r3, [r7, #7]
 800a01c:	2b1b      	cmp	r3, #27
 800a01e:	d117      	bne.n	800a050 <m2m_wifi_cb+0x7c>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
 800a020:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 800a024:	2300      	movs	r3, #0
 800a026:	2208      	movs	r2, #8
 800a028:	6838      	ldr	r0, [r7, #0]
 800a02a:	f7ff ff27 	bl	8009e7c <hif_receive>
 800a02e:	4603      	mov	r3, r0
 800a030:	2b00      	cmp	r3, #0
 800a032:	f040 8182 	bne.w	800a33a <m2m_wifi_cb+0x366>
			if (gpfAppWifiCb)
 800a036:	4b9f      	ldr	r3, [pc, #636]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f000 817d 	beq.w	800a33a <m2m_wifi_cb+0x366>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
 800a040:	4b9c      	ldr	r3, [pc, #624]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 800a048:	4611      	mov	r1, r2
 800a04a:	201b      	movs	r0, #27
 800a04c:	4798      	blx	r3
}
 800a04e:	e174      	b.n	800a33a <m2m_wifi_cb+0x366>
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
 800a050:	79fb      	ldrb	r3, [r7, #7]
 800a052:	2b06      	cmp	r3, #6
 800a054:	d117      	bne.n	800a086 <m2m_wifi_cb+0xb2>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
 800a056:	f107 0108 	add.w	r1, r7, #8
 800a05a:	2301      	movs	r3, #1
 800a05c:	2230      	movs	r2, #48	@ 0x30
 800a05e:	6838      	ldr	r0, [r7, #0]
 800a060:	f7ff ff0c 	bl	8009e7c <hif_receive>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	f040 8167 	bne.w	800a33a <m2m_wifi_cb+0x366>
			if(gpfAppWifiCb)
 800a06c:	4b91      	ldr	r3, [pc, #580]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	f000 8162 	beq.w	800a33a <m2m_wifi_cb+0x366>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
 800a076:	4b8f      	ldr	r3, [pc, #572]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f107 0208 	add.w	r2, r7, #8
 800a07e:	4611      	mov	r1, r2
 800a080:	2006      	movs	r0, #6
 800a082:	4798      	blx	r3
}
 800a084:	e159      	b.n	800a33a <m2m_wifi_cb+0x366>
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
 800a086:	79fb      	ldrb	r3, [r7, #7]
 800a088:	2b0e      	cmp	r3, #14
 800a08a:	f000 8156 	beq.w	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
 800a08e:	79fb      	ldrb	r3, [r7, #7]
 800a090:	2b32      	cmp	r3, #50	@ 0x32
 800a092:	d117      	bne.n	800a0c4 <m2m_wifi_cb+0xf0>
        if(hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
 800a094:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 800a098:	2300      	movs	r3, #0
 800a09a:	2218      	movs	r2, #24
 800a09c:	6838      	ldr	r0, [r7, #0]
 800a09e:	f7ff feed 	bl	8009e7c <hif_receive>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	f040 8148 	bne.w	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a0aa:	4b82      	ldr	r3, [pc, #520]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	f000 8143 	beq.w	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
 800a0b4:	4b7f      	ldr	r3, [pc, #508]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 800a0bc:	4611      	mov	r1, r2
 800a0be:	2032      	movs	r0, #50	@ 0x32
 800a0c0:	4798      	blx	r3
}
 800a0c2:	e13a      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_REQ_DHCP_FAILURE)
 800a0c4:	79fb      	ldrb	r3, [r7, #7]
 800a0c6:	2b3d      	cmp	r3, #61	@ 0x3d
 800a0c8:	d114      	bne.n	800a0f4 <m2m_wifi_cb+0x120>
        if(hif_receive(u32Addr, NULL, 0, 1) == M2M_SUCCESS)
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	6838      	ldr	r0, [r7, #0]
 800a0d2:	f7ff fed3 	bl	8009e7c <hif_receive>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f040 812e 	bne.w	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a0de:	4b75      	ldr	r3, [pc, #468]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	f000 8129 	beq.w	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_REQ_DHCP_FAILURE, NULL);
 800a0e8:	4b72      	ldr	r3, [pc, #456]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2100      	movs	r1, #0
 800a0ee:	203d      	movs	r0, #61	@ 0x3d
 800a0f0:	4798      	blx	r3
}
 800a0f2:	e122      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_REQ_WPS)
 800a0f4:	79fb      	ldrb	r3, [r7, #7]
 800a0f6:	2b2f      	cmp	r3, #47	@ 0x2f
 800a0f8:	d11e      	bne.n	800a138 <m2m_wifi_cb+0x164>
        m2m_memset((uint8 *)&strWps, 0, sizeof(tstrM2MWPSInfo));
 800a0fa:	f107 0308 	add.w	r3, r7, #8
 800a0fe:	2264      	movs	r2, #100	@ 0x64
 800a100:	2100      	movs	r1, #0
 800a102:	4618      	mov	r0, r3
 800a104:	f7ff fae0 	bl	80096c8 <m2m_memset>
        if(hif_receive(u32Addr, (uint8 *)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
 800a108:	f107 0108 	add.w	r1, r7, #8
 800a10c:	2300      	movs	r3, #0
 800a10e:	2264      	movs	r2, #100	@ 0x64
 800a110:	6838      	ldr	r0, [r7, #0]
 800a112:	f7ff feb3 	bl	8009e7c <hif_receive>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f040 810e 	bne.w	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a11e:	4b65      	ldr	r3, [pc, #404]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	f000 8109 	beq.w	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
 800a128:	4b62      	ldr	r3, [pc, #392]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f107 0208 	add.w	r2, r7, #8
 800a130:	4611      	mov	r1, r2
 800a132:	202f      	movs	r0, #47	@ 0x2f
 800a134:	4798      	blx	r3
}
 800a136:	e100      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
 800a138:	79fb      	ldrb	r3, [r7, #7]
 800a13a:	2b34      	cmp	r3, #52	@ 0x34
 800a13c:	d115      	bne.n	800a16a <m2m_wifi_cb+0x196>
        if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
 800a13e:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 800a142:	2300      	movs	r3, #0
 800a144:	2204      	movs	r2, #4
 800a146:	6838      	ldr	r0, [r7, #0]
 800a148:	f7ff fe98 	bl	8009e7c <hif_receive>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2b00      	cmp	r3, #0
 800a150:	f040 80f3 	bne.w	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a154:	4b57      	ldr	r3, [pc, #348]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	f000 80ee 	beq.w	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
 800a15e:	4b55      	ldr	r3, [pc, #340]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	2100      	movs	r1, #0
 800a164:	2034      	movs	r0, #52	@ 0x34
 800a166:	4798      	blx	r3
}
 800a168:	e0e7      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
 800a16a:	79fb      	ldrb	r3, [r7, #7]
 800a16c:	2b11      	cmp	r3, #17
 800a16e:	d11e      	bne.n	800a1ae <m2m_wifi_cb+0x1da>
        gu8scanInProgress = 0;
 800a170:	4b51      	ldr	r3, [pc, #324]	@ (800a2b8 <m2m_wifi_cb+0x2e4>)
 800a172:	2200      	movs	r2, #0
 800a174:	701a      	strb	r2, [r3, #0]
        if(hif_receive(u32Addr, (uint8 *)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
 800a176:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 800a17a:	2300      	movs	r3, #0
 800a17c:	2204      	movs	r2, #4
 800a17e:	6838      	ldr	r0, [r7, #0]
 800a180:	f7ff fe7c 	bl	8009e7c <hif_receive>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	f040 80d7 	bne.w	800a33a <m2m_wifi_cb+0x366>
            gu8ChNum = strState.u8NumofCh;
 800a18c:	f897 207c 	ldrb.w	r2, [r7, #124]	@ 0x7c
 800a190:	4b4a      	ldr	r3, [pc, #296]	@ (800a2bc <m2m_wifi_cb+0x2e8>)
 800a192:	701a      	strb	r2, [r3, #0]
            if(gpfAppWifiCb)
 800a194:	4b47      	ldr	r3, [pc, #284]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	f000 80ce 	beq.w	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
 800a19e:	4b45      	ldr	r3, [pc, #276]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 800a1a6:	4611      	mov	r1, r2
 800a1a8:	2011      	movs	r0, #17
 800a1aa:	4798      	blx	r3
}
 800a1ac:	e0c5      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
 800a1ae:	79fb      	ldrb	r3, [r7, #7]
 800a1b0:	2b13      	cmp	r3, #19
 800a1b2:	d117      	bne.n	800a1e4 <m2m_wifi_cb+0x210>
        if(hif_receive(u32Addr, (uint8 *)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
 800a1b4:	f107 0108 	add.w	r1, r7, #8
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	222c      	movs	r2, #44	@ 0x2c
 800a1bc:	6838      	ldr	r0, [r7, #0]
 800a1be:	f7ff fe5d 	bl	8009e7c <hif_receive>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	f040 80b8 	bne.w	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a1ca:	4b3a      	ldr	r3, [pc, #232]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f000 80b3 	beq.w	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
 800a1d4:	4b37      	ldr	r3, [pc, #220]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f107 0208 	add.w	r2, r7, #8
 800a1dc:	4611      	mov	r1, r2
 800a1de:	2013      	movs	r0, #19
 800a1e0:	4798      	blx	r3
}
 800a1e2:	e0aa      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
 800a1e4:	79fb      	ldrb	r3, [r7, #7]
 800a1e6:	2b04      	cmp	r3, #4
 800a1e8:	d117      	bne.n	800a21a <m2m_wifi_cb+0x246>
        if(hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 800a1ea:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	2204      	movs	r2, #4
 800a1f2:	6838      	ldr	r0, [r7, #0]
 800a1f4:	f7ff fe42 	bl	8009e7c <hif_receive>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	f040 809d 	bne.w	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a200:	4b2c      	ldr	r3, [pc, #176]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2b00      	cmp	r3, #0
 800a206:	f000 8098 	beq.w	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
 800a20a:	4b2a      	ldr	r3, [pc, #168]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 800a212:	4611      	mov	r1, r2
 800a214:	2004      	movs	r0, #4
 800a216:	4798      	blx	r3
}
 800a218:	e08f      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
 800a21a:	79fb      	ldrb	r3, [r7, #7]
 800a21c:	2b65      	cmp	r3, #101	@ 0x65
 800a21e:	d116      	bne.n	800a24e <m2m_wifi_cb+0x27a>
        if(hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 800a220:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 800a224:	2300      	movs	r3, #0
 800a226:	2204      	movs	r2, #4
 800a228:	6838      	ldr	r0, [r7, #0]
 800a22a:	f7ff fe27 	bl	8009e7c <hif_receive>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	f040 8082 	bne.w	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a236:	4b1f      	ldr	r3, [pc, #124]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d07d      	beq.n	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
 800a23e:	4b1d      	ldr	r3, [pc, #116]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 800a246:	4611      	mov	r1, r2
 800a248:	2065      	movs	r0, #101	@ 0x65
 800a24a:	4798      	blx	r3
}
 800a24c:	e075      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
 800a24e:	79fb      	ldrb	r3, [r7, #7]
 800a250:	2b09      	cmp	r3, #9
 800a252:	d115      	bne.n	800a280 <m2m_wifi_cb+0x2ac>
        if(hif_receive(u32Addr, (uint8 *)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
 800a254:	f107 0108 	add.w	r1, r7, #8
 800a258:	2301      	movs	r3, #1
 800a25a:	2264      	movs	r2, #100	@ 0x64
 800a25c:	6838      	ldr	r0, [r7, #0]
 800a25e:	f7ff fe0d 	bl	8009e7c <hif_receive>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d168      	bne.n	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a268:	4b12      	ldr	r3, [pc, #72]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d064      	beq.n	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
 800a270:	4b10      	ldr	r3, [pc, #64]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f107 0208 	add.w	r2, r7, #8
 800a278:	4611      	mov	r1, r2
 800a27a:	2009      	movs	r0, #9
 800a27c:	4798      	blx	r3
}
 800a27e:	e05c      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
 800a280:	79fb      	ldrb	r3, [r7, #7]
 800a282:	2b2a      	cmp	r3, #42	@ 0x2a
 800a284:	d11c      	bne.n	800a2c0 <m2m_wifi_cb+0x2ec>
        if(hif_receive(u32Addr, (uint8 *)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
 800a286:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 800a28a:	2301      	movs	r3, #1
 800a28c:	2204      	movs	r2, #4
 800a28e:	6838      	ldr	r0, [r7, #0]
 800a290:	f7ff fdf4 	bl	8009e7c <hif_receive>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d14f      	bne.n	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a29a:	4b06      	ldr	r3, [pc, #24]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d04b      	beq.n	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
 800a2a2:	4b04      	ldr	r3, [pc, #16]	@ (800a2b4 <m2m_wifi_cb+0x2e0>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800a2aa:	4611      	mov	r1, r2
 800a2ac:	202a      	movs	r0, #42	@ 0x2a
 800a2ae:	4798      	blx	r3
}
 800a2b0:	e043      	b.n	800a33a <m2m_wifi_cb+0x366>
 800a2b2:	bf00      	nop
 800a2b4:	200030a0 	.word	0x200030a0
 800a2b8:	200030a4 	.word	0x200030a4
 800a2bc:	2000309c 	.word	0x2000309c
    else if(u8OpCode == M2M_WIFI_REQRSP_DELETE_APID)
 800a2c0:	79fb      	ldrb	r3, [r7, #7]
 800a2c2:	2b27      	cmp	r3, #39	@ 0x27
 800a2c4:	d115      	bne.n	800a2f2 <m2m_wifi_cb+0x31e>
        if(hif_receive(u32Addr, (uint8 *)&strResp, sizeof(tstrM2MGenericResp), 0) == M2M_SUCCESS)
 800a2c6:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	2204      	movs	r2, #4
 800a2ce:	6838      	ldr	r0, [r7, #0]
 800a2d0:	f7ff fdd4 	bl	8009e7c <hif_receive>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d12f      	bne.n	800a33a <m2m_wifi_cb+0x366>
            if(gpfAppWifiCb)
 800a2da:	4b1a      	ldr	r3, [pc, #104]	@ (800a344 <m2m_wifi_cb+0x370>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d02b      	beq.n	800a33a <m2m_wifi_cb+0x366>
                gpfAppWifiCb(M2M_WIFI_REQRSP_DELETE_APID, &strResp);
 800a2e2:	4b18      	ldr	r3, [pc, #96]	@ (800a344 <m2m_wifi_cb+0x370>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	2027      	movs	r0, #39	@ 0x27
 800a2ee:	4798      	blx	r3
}
 800a2f0:	e023      	b.n	800a33a <m2m_wifi_cb+0x366>
    else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
 800a2f2:	79fb      	ldrb	r3, [r7, #7]
 800a2f4:	2b20      	cmp	r3, #32
 800a2f6:	d120      	bne.n	800a33a <m2m_wifi_cb+0x366>
        if(hif_receive(u32Addr, (uint8 *)&strPrng, sizeof(tstrPrng), 0) == M2M_SUCCESS)
 800a2f8:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	2208      	movs	r2, #8
 800a300:	6838      	ldr	r0, [r7, #0]
 800a302:	f7ff fdbb 	bl	8009e7c <hif_receive>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d116      	bne.n	800a33a <m2m_wifi_cb+0x366>
            if(hif_receive(u32Addr + sizeof(tstrPrng), strPrng.pu8RngBuff, strPrng.u16PrngSize, 1) == M2M_SUCCESS)
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	f103 0008 	add.w	r0, r3, #8
 800a312:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a314:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 800a318:	2301      	movs	r3, #1
 800a31a:	f7ff fdaf 	bl	8009e7c <hif_receive>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d10a      	bne.n	800a33a <m2m_wifi_cb+0x366>
                if(gpfAppWifiCb)
 800a324:	4b07      	ldr	r3, [pc, #28]	@ (800a344 <m2m_wifi_cb+0x370>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d006      	beq.n	800a33a <m2m_wifi_cb+0x366>
                    gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG, &strPrng);
 800a32c:	4b05      	ldr	r3, [pc, #20]	@ (800a344 <m2m_wifi_cb+0x370>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800a334:	4611      	mov	r1, r2
 800a336:	2020      	movs	r0, #32
 800a338:	4798      	blx	r3
}
 800a33a:	bf00      	nop
 800a33c:	37b0      	adds	r7, #176	@ 0xb0
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	200030a0 	.word	0x200030a0

0800a348 <m2m_wifi_init_hold>:
    s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8 *)pCRL, sizeof(tstrTlsCrlInfo), 0);
    return s8Ret;
}

sint8 m2m_wifi_init_hold(void)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
    sint8 ret = M2M_ERR_FAIL;
 800a34e:	23f4      	movs	r3, #244	@ 0xf4
 800a350:	71fb      	strb	r3, [r7, #7]

    /* Apply device specific initialization. */
    ret = nm_drv_init_hold();
 800a352:	f001 f845 	bl	800b3e0 <nm_drv_init_hold>
 800a356:	4603      	mov	r3, r0
 800a358:	71fb      	strb	r3, [r7, #7]

    if(M2M_SUCCESS == ret)
 800a35a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d102      	bne.n	800a368 <m2m_wifi_init_hold+0x20>
        gu8WifiState = WIFI_STATE_INIT;
 800a362:	4b04      	ldr	r3, [pc, #16]	@ (800a374 <m2m_wifi_init_hold+0x2c>)
 800a364:	2201      	movs	r2, #1
 800a366:	701a      	strb	r2, [r3, #0]

    return ret;
 800a368:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3708      	adds	r7, #8
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}
 800a374:	2000309d 	.word	0x2000309d

0800a378 <m2m_wifi_init_start>:

sint8 m2m_wifi_init_start(tstrWifiInitParam *pWifiInitParam)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b08e      	sub	sp, #56	@ 0x38
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
    tstrM2mRev strtmp;
    sint8 ret = M2M_SUCCESS;
 800a380:	2300      	movs	r3, #0
 800a382:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
 800a386:	2301      	movs	r3, #1
 800a388:	72fb      	strb	r3, [r7, #11]

    if(pWifiInitParam == NULL) {
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d103      	bne.n	800a398 <m2m_wifi_init_start+0x20>
        ret = M2M_ERR_FAIL;
 800a390:	23f4      	movs	r3, #244	@ 0xf4
 800a392:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        goto _EXIT0;
 800a396:	e035      	b.n	800a404 <m2m_wifi_init_start+0x8c>
    }

    gpfAppWifiCb = pWifiInitParam->pfAppWifiCb;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a1c      	ldr	r2, [pc, #112]	@ (800a410 <m2m_wifi_init_start+0x98>)
 800a39e:	6013      	str	r3, [r2, #0]
    gu16ethRcvBufSize = pWifiInitParam->strEthInitParam.u16ethRcvBufSize;
	if (pWifiInitParam->strEthInitParam.u8EthernetEnable)		
		u8WifiMode = M2M_WIFI_MODE_ETHERNET;
#endif /* ETH_MODE */

    gu8scanInProgress = 0;
 800a3a0:	4b1c      	ldr	r3, [pc, #112]	@ (800a414 <m2m_wifi_init_start+0x9c>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	701a      	strb	r2, [r3, #0]
    /* Apply device specific initialization. */
    ret = nm_drv_init_start(&u8WifiMode);
 800a3a6:	f107 030b 	add.w	r3, r7, #11
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f001 f832 	bl	800b414 <nm_drv_init_start>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if(ret != M2M_SUCCESS) goto _EXIT0;
 800a3b6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d121      	bne.n	800a402 <m2m_wifi_init_start+0x8a>

    gu8WifiState = WIFI_STATE_START;
 800a3be:	4b16      	ldr	r3, [pc, #88]	@ (800a418 <m2m_wifi_init_start+0xa0>)
 800a3c0:	2202      	movs	r2, #2
 800a3c2:	701a      	strb	r2, [r3, #0]

    /* Initialize host interface module */
    ret = hif_init(NULL);
 800a3c4:	2000      	movs	r0, #0
 800a3c6:	f7ff fad5 	bl	8009974 <hif_init>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if(ret != M2M_SUCCESS) goto _EXIT1;
 800a3d0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d10c      	bne.n	800a3f2 <m2m_wifi_init_start+0x7a>

    hif_register_cb(M2M_REQ_GROUP_WIFI, m2m_wifi_cb);
 800a3d8:	4910      	ldr	r1, [pc, #64]	@ (800a41c <m2m_wifi_init_start+0xa4>)
 800a3da:	2001      	movs	r0, #1
 800a3dc:	f7ff fdb2 	bl	8009f44 <hif_register_cb>

    ret = nm_get_firmware_full_info(&strtmp);
 800a3e0:	f107 030c 	add.w	r3, r7, #12
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f000 ff57 	bl	800b298 <nm_get_firmware_full_info>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if(M2M_ERR_FW_VER_MISMATCH == ret)
	{
		M2M_ERR("Mismatch Firmware Version\n");
	}

    goto _EXIT0;
 800a3f0:	e008      	b.n	800a404 <m2m_wifi_init_start+0x8c>
    if(ret != M2M_SUCCESS) goto _EXIT1;
 800a3f2:	bf00      	nop

_EXIT1:
    gu8WifiState = WIFI_STATE_DEINIT;
 800a3f4:	4b08      	ldr	r3, [pc, #32]	@ (800a418 <m2m_wifi_init_start+0xa0>)
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	701a      	strb	r2, [r3, #0]
    nm_drv_deinit(NULL);
 800a3fa:	2000      	movs	r0, #0
 800a3fc:	f001 f856 	bl	800b4ac <nm_drv_deinit>
 800a400:	e000      	b.n	800a404 <m2m_wifi_init_start+0x8c>
    if(ret != M2M_SUCCESS) goto _EXIT0;
 800a402:	bf00      	nop
_EXIT0:

    return ret;
 800a404:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3738      	adds	r7, #56	@ 0x38
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}
 800a410:	200030a0 	.word	0x200030a0
 800a414:	200030a4 	.word	0x200030a4
 800a418:	2000309d 	.word	0x2000309d
 800a41c:	08009fd5 	.word	0x08009fd5

0800a420 <m2m_wifi_init>:

sint8 m2m_wifi_init(tstrWifiInitParam *pWifiInitParam)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b084      	sub	sp, #16
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
    sint8 ret = M2M_SUCCESS;
 800a428:	2300      	movs	r3, #0
 800a42a:	73fb      	strb	r3, [r7, #15]

    ret = m2m_wifi_init_hold();
 800a42c:	f7ff ff8c 	bl	800a348 <m2m_wifi_init_hold>
 800a430:	4603      	mov	r3, r0
 800a432:	73fb      	strb	r3, [r7, #15]
    if(ret == M2M_SUCCESS)
 800a434:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d104      	bne.n	800a446 <m2m_wifi_init+0x26>
    {
        ret = m2m_wifi_init_start(pWifiInitParam);
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f7ff ff9b 	bl	800a378 <m2m_wifi_init_start>
 800a442:	4603      	mov	r3, r0
 800a444:	73fb      	strb	r3, [r7, #15]
    }
    return ret;
 800a446:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3710      	adds	r7, #16
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}

0800a452 <m2m_wifi_handle_events>:
{
    hif_yield();
}

sint8 m2m_wifi_handle_events(void *arg)
{
 800a452:	b580      	push	{r7, lr}
 800a454:	b082      	sub	sp, #8
 800a456:	af00      	add	r7, sp, #0
 800a458:	6078      	str	r0, [r7, #4]
    return hif_handle_isr();
 800a45a:	f7ff fcd3 	bl	8009e04 <hif_handle_isr>
 800a45e:	4603      	mov	r3, r0
}
 800a460:	4618      	mov	r0, r3
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <m2m_wifi_connect_prepare_msg>:
    tenuM2mSecType      enuAuthType,
    uint16              u16AuthSize,
    tstrNetworkId       *pstrNetworkId,
    tstrM2mWifiConnHdr  *pstrWifiConn
)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b086      	sub	sp, #24
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	603b      	str	r3, [r7, #0]
 800a470:	4603      	mov	r3, r0
 800a472:	71fb      	strb	r3, [r7, #7]
 800a474:	460b      	mov	r3, r1
 800a476:	71bb      	strb	r3, [r7, #6]
 800a478:	4613      	mov	r3, r2
 800a47a:	80bb      	strh	r3, [r7, #4]
    sint8   ret = M2M_ERR_FAIL;
 800a47c:	23f4      	movs	r3, #244	@ 0xf4
 800a47e:	75fb      	strb	r3, [r7, #23]
    uint16  u16CredSize = sizeof(tstrM2mConnCredCmn) + u16AuthSize;
 800a480:	88bb      	ldrh	r3, [r7, #4]
 800a482:	332c      	adds	r3, #44	@ 0x2c
 800a484:	82bb      	strh	r3, [r7, #20]

    /* Check application params. */
    if(
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d074      	beq.n	800a576 <m2m_wifi_connect_prepare_msg+0x10e>
        (pstrNetworkId == NULL)
        || (pstrNetworkId->pu8Ssid == NULL)
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d070      	beq.n	800a576 <m2m_wifi_connect_prepare_msg+0x10e>
        || (pstrNetworkId->u8SsidLen >= M2M_MAX_SSID_LEN)
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	7a1b      	ldrb	r3, [r3, #8]
 800a498:	2b20      	cmp	r3, #32
 800a49a:	d86c      	bhi.n	800a576 <m2m_wifi_connect_prepare_msg+0x10e>
    )
        goto INVALID_ARG;

    if(pstrWifiConn != NULL)
 800a49c:	6a3b      	ldr	r3, [r7, #32]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d066      	beq.n	800a570 <m2m_wifi_connect_prepare_msg+0x108>
    {
        tstrM2mConnCredHdr  *pstrHdr = &pstrWifiConn->strConnCredHdr;
 800a4a2:	6a3b      	ldr	r3, [r7, #32]
 800a4a4:	613b      	str	r3, [r7, #16]
        tstrM2mConnCredCmn  *pstrCmn = &pstrWifiConn->strConnCredCmn;
 800a4a6:	6a3b      	ldr	r3, [r7, #32]
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	60fb      	str	r3, [r7, #12]

        m2m_memset((uint8 *)pstrWifiConn, 0, sizeof(tstrM2mWifiConnHdr));
 800a4ac:	2230      	movs	r2, #48	@ 0x30
 800a4ae:	2100      	movs	r1, #0
 800a4b0:	6a38      	ldr	r0, [r7, #32]
 800a4b2:	f7ff f909 	bl	80096c8 <m2m_memset>

        pstrHdr->u16CredSize = u16CredSize;
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	8aba      	ldrh	r2, [r7, #20]
 800a4ba:	801a      	strh	r2, [r3, #0]
        switch(enuCredStoreOption)
 800a4bc:	79fb      	ldrb	r3, [r7, #7]
 800a4be:	2b02      	cmp	r3, #2
 800a4c0:	d006      	beq.n	800a4d0 <m2m_wifi_connect_prepare_msg+0x68>
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	dc59      	bgt.n	800a57a <m2m_wifi_connect_prepare_msg+0x112>
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d010      	beq.n	800a4ec <m2m_wifi_connect_prepare_msg+0x84>
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d007      	beq.n	800a4de <m2m_wifi_connect_prepare_msg+0x76>
            pstrHdr->u8CredStoreFlags |= M2M_CRED_STORE_FLAG;
        // intentional fall through...
        case WIFI_CRED_DONTSAVE:
            break;
        default:
            goto INVALID_ARG;
 800a4ce:	e054      	b.n	800a57a <m2m_wifi_connect_prepare_msg+0x112>
            pstrHdr->u8CredStoreFlags |= M2M_CRED_ENCRYPT_FLAG;
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	789b      	ldrb	r3, [r3, #2]
 800a4d4:	f043 0302 	orr.w	r3, r3, #2
 800a4d8:	b2da      	uxtb	r2, r3
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	709a      	strb	r2, [r3, #2]
            pstrHdr->u8CredStoreFlags |= M2M_CRED_STORE_FLAG;
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	789b      	ldrb	r3, [r3, #2]
 800a4e2:	f043 0301 	orr.w	r3, r3, #1
 800a4e6:	b2da      	uxtb	r2, r3
 800a4e8:	693b      	ldr	r3, [r7, #16]
 800a4ea:	709a      	strb	r2, [r3, #2]
            break;
 800a4ec:	bf00      	nop
        }

        if(pstrNetworkId->enuChannel == M2M_WIFI_CH_ALL)
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	7a5b      	ldrb	r3, [r3, #9]
 800a4f2:	2bff      	cmp	r3, #255	@ 0xff
 800a4f4:	d104      	bne.n	800a500 <m2m_wifi_connect_prepare_msg+0x98>
            pstrHdr->u8Channel = (uint8)(pstrNetworkId->enuChannel);
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	7a5a      	ldrb	r2, [r3, #9]
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	70da      	strb	r2, [r3, #3]
 800a4fe:	e00d      	b.n	800a51c <m2m_wifi_connect_prepare_msg+0xb4>
        else if((pstrNetworkId->enuChannel <= M2M_WIFI_CH_14) && (pstrNetworkId->enuChannel >= M2M_WIFI_CH_1))
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	7a5b      	ldrb	r3, [r3, #9]
 800a504:	2b0e      	cmp	r3, #14
 800a506:	d83a      	bhi.n	800a57e <m2m_wifi_connect_prepare_msg+0x116>
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	7a5b      	ldrb	r3, [r3, #9]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d036      	beq.n	800a57e <m2m_wifi_connect_prepare_msg+0x116>
            pstrHdr->u8Channel = (uint8)(pstrNetworkId->enuChannel) - 1;
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	7a5b      	ldrb	r3, [r3, #9]
 800a514:	3b01      	subs	r3, #1
 800a516:	b2da      	uxtb	r2, r3
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	70da      	strb	r2, [r3, #3]
        else
            goto INVALID_ARG;

        if((enuAuthType == M2M_WIFI_SEC_INVALID) || (enuAuthType >= M2M_WIFI_NUM_AUTH_TYPES))
 800a51c:	79bb      	ldrb	r3, [r7, #6]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d02f      	beq.n	800a582 <m2m_wifi_connect_prepare_msg+0x11a>
 800a522:	79bb      	ldrb	r3, [r7, #6]
 800a524:	2b04      	cmp	r3, #4
 800a526:	d82c      	bhi.n	800a582 <m2m_wifi_connect_prepare_msg+0x11a>
            goto INVALID_ARG;
        pstrCmn->u8AuthType = (uint8)enuAuthType;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	79ba      	ldrb	r2, [r7, #6]
 800a52c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

        pstrCmn->u8SsidLen = pstrNetworkId->u8SsidLen;
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	7a1a      	ldrb	r2, [r3, #8]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	701a      	strb	r2, [r3, #0]
        m2m_memcpy(pstrCmn->au8Ssid, pstrNetworkId->pu8Ssid, pstrNetworkId->u8SsidLen);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	1c58      	adds	r0, r3, #1
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	6859      	ldr	r1, [r3, #4]
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	7a1b      	ldrb	r3, [r3, #8]
 800a544:	461a      	mov	r2, r3
 800a546:	f7ff f89f 	bl	8009688 <m2m_memcpy>
        if(pstrNetworkId->pu8Bssid != NULL)
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d00c      	beq.n	800a56c <m2m_wifi_connect_prepare_msg+0x104>
        {
            pstrCmn->u8Options = M2M_WIFI_CONN_BSSID_FLAG;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2201      	movs	r2, #1
 800a556:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            m2m_memcpy(pstrCmn->au8Bssid, pstrNetworkId->pu8Bssid, M2M_MAC_ADDRES_LEN);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f103 0022 	add.w	r0, r3, #34	@ 0x22
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	2206      	movs	r2, #6
 800a566:	4619      	mov	r1, r3
 800a568:	f7ff f88e 	bl	8009688 <m2m_memcpy>
        }
        /* Everything is ok, set return value. */
        ret = M2M_SUCCESS;
 800a56c:	2300      	movs	r3, #0
 800a56e:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 800a570:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a574:	e008      	b.n	800a588 <m2m_wifi_connect_prepare_msg+0x120>
        goto INVALID_ARG;
 800a576:	bf00      	nop
 800a578:	e004      	b.n	800a584 <m2m_wifi_connect_prepare_msg+0x11c>
            goto INVALID_ARG;
 800a57a:	bf00      	nop
 800a57c:	e002      	b.n	800a584 <m2m_wifi_connect_prepare_msg+0x11c>
            goto INVALID_ARG;
 800a57e:	bf00      	nop
 800a580:	e000      	b.n	800a584 <m2m_wifi_connect_prepare_msg+0x11c>
            goto INVALID_ARG;
 800a582:	bf00      	nop
INVALID_ARG:
    return M2M_ERR_INVALID_ARG;
 800a584:	f06f 030e 	mvn.w	r3, #14
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3718      	adds	r7, #24
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <m2m_wifi_connect_open>:
/*************************************************************************************************/
sint8 m2m_wifi_connect_open(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId      *pstrNetworkId
)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b094      	sub	sp, #80	@ 0x50
 800a594:	af04      	add	r7, sp, #16
 800a596:	4603      	mov	r3, r0
 800a598:	6039      	str	r1, [r7, #0]
 800a59a:	71fb      	strb	r3, [r7, #7]
    sint8               ret = M2M_ERR_INVALID_ARG;
 800a59c:	23f1      	movs	r3, #241	@ 0xf1
 800a59e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    tstrM2mWifiConnHdr  strConnHdr;

    ret = m2m_wifi_connect_prepare_msg(enuCredStoreOption, M2M_WIFI_SEC_OPEN, 0, pstrNetworkId, &strConnHdr);
 800a5a2:	79f8      	ldrb	r0, [r7, #7]
 800a5a4:	f107 030c 	add.w	r3, r7, #12
 800a5a8:	9300      	str	r3, [sp, #0]
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	2101      	movs	r1, #1
 800a5b0:	f7ff ff5a 	bl	800a468 <m2m_wifi_connect_prepare_msg>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(ret == M2M_SUCCESS)
 800a5ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d10f      	bne.n	800a5e2 <m2m_wifi_connect_open+0x52>
    {
        ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONN,
 800a5c2:	f107 020c 	add.w	r2, r7, #12
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	9302      	str	r3, [sp, #8]
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	9301      	str	r3, [sp, #4]
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	2330      	movs	r3, #48	@ 0x30
 800a5d4:	213b      	movs	r1, #59	@ 0x3b
 800a5d6:	2001      	movs	r0, #1
 800a5d8:	f7ff f9e8 	bl	80099ac <hif_send>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                       (uint8 *)&strConnHdr, sizeof(strConnHdr),
                       NULL, 0, 0);
    }
    return ret;
 800a5e2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3740      	adds	r7, #64	@ 0x40
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <m2m_wifi_connect_wep>:
sint8 m2m_wifi_connect_wep(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId       *pstrNetworkId,
    tstrAuthWep         *pstrAuthWep
)
{
 800a5ee:	b480      	push	{r7}
 800a5f0:	b085      	sub	sp, #20
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	60b9      	str	r1, [r7, #8]
 800a5f8:	607a      	str	r2, [r7, #4]
 800a5fa:	73fb      	strb	r3, [r7, #15]
    /* As of 19.7.5 the WEP protocol is deprecated */
    return M2M_ERR_INVALID;
 800a5fc:	f06f 030f 	mvn.w	r3, #15
}
 800a600:	4618      	mov	r0, r3
 800a602:	3714      	adds	r7, #20
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr

0800a60c <m2m_wifi_connect_psk>:
sint8 m2m_wifi_connect_psk(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId       *pstrNetworkId,
    tstrAuthPsk         *pstrAuthPsk
)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b096      	sub	sp, #88	@ 0x58
 800a610:	af04      	add	r7, sp, #16
 800a612:	4603      	mov	r3, r0
 800a614:	60b9      	str	r1, [r7, #8]
 800a616:	607a      	str	r2, [r7, #4]
 800a618:	73fb      	strb	r3, [r7, #15]
    sint8   ret = M2M_ERR_INVALID_ARG;
 800a61a:	23f1      	movs	r3, #241	@ 0xf1
 800a61c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if(pstrAuthPsk != NULL)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d07e      	beq.n	800a724 <m2m_wifi_connect_psk+0x118>
    {
        tstrM2mWifiConnHdr  strConnHdr;

        ret = m2m_wifi_connect_prepare_msg(enuCredStoreOption,
 800a626:	7bf8      	ldrb	r0, [r7, #15]
 800a628:	f107 0310 	add.w	r3, r7, #16
 800a62c:	9300      	str	r3, [sp, #0]
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	226c      	movs	r2, #108	@ 0x6c
 800a632:	2102      	movs	r1, #2
 800a634:	f7ff ff18 	bl	800a468 <m2m_wifi_connect_prepare_msg>
 800a638:	4603      	mov	r3, r0
 800a63a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                           M2M_WIFI_SEC_WPA_PSK,
                                           sizeof(tstrM2mWifiPsk),
                                           pstrNetworkId,
                                           &strConnHdr);

        if(ret == M2M_SUCCESS)
 800a63e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a642:	2b00      	cmp	r3, #0
 800a644:	d16e      	bne.n	800a724 <m2m_wifi_connect_psk+0x118>
        {
            tstrM2mWifiPsk  *pstrPsk = (tstrM2mWifiPsk *)malloc(sizeof(tstrM2mWifiPsk));
 800a646:	206c      	movs	r0, #108	@ 0x6c
 800a648:	f001 fd92 	bl	800c170 <malloc>
 800a64c:	4603      	mov	r3, r0
 800a64e:	643b      	str	r3, [r7, #64]	@ 0x40
            if(pstrPsk != NULL)
 800a650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a652:	2b00      	cmp	r3, #0
 800a654:	d063      	beq.n	800a71e <m2m_wifi_connect_psk+0x112>
            {
                m2m_memset((uint8 *)pstrPsk, 0, sizeof(tstrM2mWifiPsk));
 800a656:	226c      	movs	r2, #108	@ 0x6c
 800a658:	2100      	movs	r1, #0
 800a65a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a65c:	f7ff f834 	bl	80096c8 <m2m_memset>
                if(pstrAuthPsk->pu8Psk != NULL)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d025      	beq.n	800a6b4 <m2m_wifi_connect_psk+0xa8>
                {
                    if(pstrAuthPsk->pu8Passphrase != NULL)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d003      	beq.n	800a678 <m2m_wifi_connect_psk+0x6c>
                        ret = M2M_ERR_INVALID_ARG;
 800a670:	23f1      	movs	r3, #241	@ 0xf1
 800a672:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a676:	e03a      	b.n	800a6ee <m2m_wifi_connect_psk+0xe2>
                    else
                    {
                        pstrPsk->u8PassphraseLen = M2M_MAX_PSK_LEN-1;
 800a678:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a67a:	2240      	movs	r2, #64	@ 0x40
 800a67c:	701a      	strb	r2, [r3, #0]
                        /* Use hexstr_2_bytes to verify pu8Psk input. */
                        if(M2M_SUCCESS != hexstr_2_bytes(pstrPsk->au8Passphrase, pstrAuthPsk->pu8Psk, pstrPsk->u8PassphraseLen/2))
 800a67e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a680:	1c58      	adds	r0, r3, #1
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6819      	ldr	r1, [r3, #0]
 800a686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a688:	781b      	ldrb	r3, [r3, #0]
 800a68a:	085b      	lsrs	r3, r3, #1
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	461a      	mov	r2, r3
 800a690:	f7ff f871 	bl	8009776 <hexstr_2_bytes>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d002      	beq.n	800a6a0 <m2m_wifi_connect_psk+0x94>
                            ret = M2M_ERR_INVALID_ARG;
 800a69a:	23f1      	movs	r3, #241	@ 0xf1
 800a69c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                        m2m_memcpy(pstrPsk->au8Passphrase, pstrAuthPsk->pu8Psk, pstrPsk->u8PassphraseLen);
 800a6a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6a2:	1c58      	adds	r0, r3, #1
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6819      	ldr	r1, [r3, #0]
 800a6a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	461a      	mov	r2, r3
 800a6ae:	f7fe ffeb 	bl	8009688 <m2m_memcpy>
 800a6b2:	e01c      	b.n	800a6ee <m2m_wifi_connect_psk+0xe2>
                    }
                }
                else if(pstrAuthPsk->pu8Passphrase != NULL)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d015      	beq.n	800a6e8 <m2m_wifi_connect_psk+0xdc>
                {
                    if(pstrAuthPsk->u8PassphraseLen > M2M_MAX_PSK_LEN-1)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	7a1b      	ldrb	r3, [r3, #8]
 800a6c0:	2b40      	cmp	r3, #64	@ 0x40
 800a6c2:	d903      	bls.n	800a6cc <m2m_wifi_connect_psk+0xc0>
                        ret = M2M_ERR_INVALID_ARG;
 800a6c4:	23f1      	movs	r3, #241	@ 0xf1
 800a6c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a6ca:	e010      	b.n	800a6ee <m2m_wifi_connect_psk+0xe2>
                    else
                    {
                        pstrPsk->u8PassphraseLen = pstrAuthPsk->u8PassphraseLen;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	7a1a      	ldrb	r2, [r3, #8]
 800a6d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d2:	701a      	strb	r2, [r3, #0]
                        m2m_memcpy(pstrPsk->au8Passphrase, pstrAuthPsk->pu8Passphrase, pstrPsk->u8PassphraseLen);
 800a6d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d6:	1c58      	adds	r0, r3, #1
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6859      	ldr	r1, [r3, #4]
 800a6dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6de:	781b      	ldrb	r3, [r3, #0]
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	f7fe ffd1 	bl	8009688 <m2m_memcpy>
 800a6e6:	e002      	b.n	800a6ee <m2m_wifi_connect_psk+0xe2>
                    }
                }
                else
                    ret = M2M_ERR_INVALID_ARG;
 800a6e8:	23f1      	movs	r3, #241	@ 0xf1
 800a6ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                if(ret == M2M_SUCCESS)
 800a6ee:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d10f      	bne.n	800a716 <m2m_wifi_connect_psk+0x10a>
                {
                    ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONN | M2M_REQ_DATA_PKT,
 800a6f6:	f107 0210 	add.w	r2, r7, #16
 800a6fa:	2330      	movs	r3, #48	@ 0x30
 800a6fc:	9302      	str	r3, [sp, #8]
 800a6fe:	236c      	movs	r3, #108	@ 0x6c
 800a700:	9301      	str	r3, [sp, #4]
 800a702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a704:	9300      	str	r3, [sp, #0]
 800a706:	2330      	movs	r3, #48	@ 0x30
 800a708:	21bb      	movs	r1, #187	@ 0xbb
 800a70a:	2001      	movs	r0, #1
 800a70c:	f7ff f94e 	bl	80099ac <hif_send>
 800a710:	4603      	mov	r3, r0
 800a712:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                   (uint8 *)&strConnHdr, sizeof(tstrM2mWifiConnHdr),
                                   (uint8 *)pstrPsk, sizeof(tstrM2mWifiPsk), sizeof(tstrM2mWifiConnHdr));
                }
                free(pstrPsk);
 800a716:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a718:	f001 fd32 	bl	800c180 <free>
 800a71c:	e002      	b.n	800a724 <m2m_wifi_connect_psk+0x118>
            }
            else
                ret = M2M_ERR_MEM_ALLOC;
 800a71e:	23fd      	movs	r3, #253	@ 0xfd
 800a720:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }
    return ret;
 800a724:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3748      	adds	r7, #72	@ 0x48
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <m2m_wifi_connect_1x_mschap2>:
sint8 m2m_wifi_connect_1x_mschap2(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId       *pstrNetworkId,
    tstrAuth1xMschap2   *pstrAuth1xMschap2
)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b098      	sub	sp, #96	@ 0x60
 800a734:	af04      	add	r7, sp, #16
 800a736:	4603      	mov	r3, r0
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	607a      	str	r2, [r7, #4]
 800a73c:	73fb      	strb	r3, [r7, #15]
    sint8 ret = M2M_ERR_INVALID_ARG;
 800a73e:	23f1      	movs	r3, #241	@ 0xf1
 800a740:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if(pstrAuth1xMschap2 != NULL)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2b00      	cmp	r3, #0
 800a748:	f000 80d3 	beq.w	800a8f2 <m2m_wifi_connect_1x_mschap2+0x1c2>
    {
        if(pstrAuth1xMschap2->pu8Domain == NULL)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d102      	bne.n	800a75a <m2m_wifi_connect_1x_mschap2+0x2a>
            pstrAuth1xMschap2->u16DomainLen = 0;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	819a      	strh	r2, [r3, #12]
        if(
            (pstrAuth1xMschap2->pu8UserName != NULL)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	685b      	ldr	r3, [r3, #4]
        if(
 800a75e:	2b00      	cmp	r3, #0
 800a760:	f000 80c7 	beq.w	800a8f2 <m2m_wifi_connect_1x_mschap2+0x1c2>
            && (pstrAuth1xMschap2->pu8Password != NULL)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	689b      	ldr	r3, [r3, #8]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	f000 80c2 	beq.w	800a8f2 <m2m_wifi_connect_1x_mschap2+0x1c2>
            && ((uint32)(pstrAuth1xMschap2->u16DomainLen) + pstrAuth1xMschap2->u16UserNameLen <= M2M_AUTH_1X_USER_LEN_MAX)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	899b      	ldrh	r3, [r3, #12]
 800a772:	461a      	mov	r2, r3
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	89db      	ldrh	r3, [r3, #14]
 800a778:	4413      	add	r3, r2
 800a77a:	2b64      	cmp	r3, #100	@ 0x64
 800a77c:	f200 80b9 	bhi.w	800a8f2 <m2m_wifi_connect_1x_mschap2+0x1c2>
            && (pstrAuth1xMschap2->u16PasswordLen <= M2M_AUTH_1X_PASSWORD_LEN_MAX)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	8a1b      	ldrh	r3, [r3, #16]
 800a784:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a788:	f200 80b3 	bhi.w	800a8f2 <m2m_wifi_connect_1x_mschap2+0x1c2>
        )
        {
            tstrM2mWifiConnHdr  strConnHdr;
            uint16              u16AuthSize =   sizeof(tstrM2mWifi1xHdr) +
                                                pstrAuth1xMschap2->u16DomainLen +
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	899a      	ldrh	r2, [r3, #12]
                                                pstrAuth1xMschap2->u16UserNameLen +
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	89db      	ldrh	r3, [r3, #14]
                                                pstrAuth1xMschap2->u16DomainLen +
 800a794:	4413      	add	r3, r2
 800a796:	b29a      	uxth	r2, r3
                                                pstrAuth1xMschap2->u16PasswordLen;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	8a1b      	ldrh	r3, [r3, #16]
                                                pstrAuth1xMschap2->u16UserNameLen +
 800a79c:	4413      	add	r3, r2
 800a79e:	b29b      	uxth	r3, r3
            uint16              u16AuthSize =   sizeof(tstrM2mWifi1xHdr) +
 800a7a0:	332c      	adds	r3, #44	@ 0x2c
 800a7a2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

            ret = m2m_wifi_connect_prepare_msg(enuCredStoreOption,
 800a7a6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a7aa:	7bf8      	ldrb	r0, [r7, #15]
 800a7ac:	f107 0310 	add.w	r3, r7, #16
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	2104      	movs	r1, #4
 800a7b6:	f7ff fe57 	bl	800a468 <m2m_wifi_connect_prepare_msg>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                               M2M_WIFI_SEC_802_1X,
                                               u16AuthSize,
                                               pstrNetworkId,
                                               &strConnHdr);

            if(ret == M2M_SUCCESS)
 800a7c0:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	f040 8094 	bne.w	800a8f2 <m2m_wifi_connect_1x_mschap2+0x1c2>
            {
                tstrM2mWifi1xHdr    *pstr1xHdr = (tstrM2mWifi1xHdr *)malloc(u16AuthSize);
 800a7ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f001 fcce 	bl	800c170 <malloc>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	643b      	str	r3, [r7, #64]	@ 0x40
                if(pstr1xHdr != NULL)
 800a7d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	f000 8086 	beq.w	800a8ec <m2m_wifi_connect_1x_mschap2+0x1bc>
                {
                    uint8   *pu8AuthPtr = pstr1xHdr->au81xAuthDetails;
 800a7e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7e2:	332c      	adds	r3, #44	@ 0x2c
 800a7e4:	64bb      	str	r3, [r7, #72]	@ 0x48
                    m2m_memset((uint8 *)pstr1xHdr, 0, u16AuthSize);
 800a7e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a7f0:	f7fe ff6a 	bl	80096c8 <m2m_memset>

                    pstr1xHdr->u8Flags = M2M_802_1X_MSCHAP2_FLAG;
 800a7f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	701a      	strb	r2, [r3, #0]
                    if(pstrAuth1xMschap2->bUnencryptedUserName == true)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	7c9b      	ldrb	r3, [r3, #18]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d006      	beq.n	800a810 <m2m_wifi_connect_1x_mschap2+0xe0>
                        pstr1xHdr->u8Flags |= M2M_802_1X_UNENCRYPTED_USERNAME_FLAG;
 800a802:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a804:	781b      	ldrb	r3, [r3, #0]
 800a806:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a80a:	b2da      	uxtb	r2, r3
 800a80c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a80e:	701a      	strb	r2, [r3, #0]
                    if(pstrAuth1xMschap2->bPrependDomain == true)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	7cdb      	ldrb	r3, [r3, #19]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d006      	beq.n	800a826 <m2m_wifi_connect_1x_mschap2+0xf6>
                        pstr1xHdr->u8Flags |= M2M_802_1X_PREPEND_DOMAIN_FLAG;
 800a818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a81a:	781b      	ldrb	r3, [r3, #0]
 800a81c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a820:	b2da      	uxtb	r2, r3
 800a822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a824:	701a      	strb	r2, [r3, #0]

                    pstr1xHdr->u8HdrLength = sizeof(tstrM2mWifi1xHdr);
 800a826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a828:	222c      	movs	r2, #44	@ 0x2c
 800a82a:	70da      	strb	r2, [r3, #3]
                    pstr1xHdr->u32TlsHsFlags = gu321xTlsHsFlags;
 800a82c:	4b34      	ldr	r3, [pc, #208]	@ (800a900 <m2m_wifi_connect_1x_mschap2+0x1d0>)
 800a82e:	681a      	ldr	r2, [r3, #0]
 800a830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a832:	625a      	str	r2, [r3, #36]	@ 0x24
                    m2m_memcpy(pstr1xHdr->au8TlsSpecificRootNameSha1, gau81xRootSha1, sizeof(gau81xRootSha1));
 800a834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a836:	330c      	adds	r3, #12
 800a838:	2214      	movs	r2, #20
 800a83a:	4932      	ldr	r1, [pc, #200]	@ (800a904 <m2m_wifi_connect_1x_mschap2+0x1d4>)
 800a83c:	4618      	mov	r0, r3
 800a83e:	f7fe ff23 	bl	8009688 <m2m_memcpy>

                    pstr1xHdr->u8DomainLength = 0;
 800a842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a844:	2200      	movs	r2, #0
 800a846:	705a      	strb	r2, [r3, #1]
                    if(pstrAuth1xMschap2->pu8Domain != NULL)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d012      	beq.n	800a876 <m2m_wifi_connect_1x_mschap2+0x146>
                    {
                        pstr1xHdr->u8DomainLength = (uint8)(pstrAuth1xMschap2->u16DomainLen);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	899b      	ldrh	r3, [r3, #12]
 800a854:	b2da      	uxtb	r2, r3
 800a856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a858:	705a      	strb	r2, [r3, #1]
                        m2m_memcpy(pu8AuthPtr, pstrAuth1xMschap2->pu8Domain, pstr1xHdr->u8DomainLength);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6819      	ldr	r1, [r3, #0]
 800a85e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a860:	785b      	ldrb	r3, [r3, #1]
 800a862:	461a      	mov	r2, r3
 800a864:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800a866:	f7fe ff0f 	bl	8009688 <m2m_memcpy>
                        pu8AuthPtr += pstr1xHdr->u8DomainLength;
 800a86a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a86c:	785b      	ldrb	r3, [r3, #1]
 800a86e:	461a      	mov	r2, r3
 800a870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a872:	4413      	add	r3, r2
 800a874:	64bb      	str	r3, [r7, #72]	@ 0x48
                    }

                    pstr1xHdr->u8UserNameLength = (pstrAuth1xMschap2->u16UserNameLen);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	89db      	ldrh	r3, [r3, #14]
 800a87a:	b2da      	uxtb	r2, r3
 800a87c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a87e:	709a      	strb	r2, [r3, #2]
                    m2m_memcpy(pu8AuthPtr, pstrAuth1xMschap2->pu8UserName, pstr1xHdr->u8UserNameLength);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6859      	ldr	r1, [r3, #4]
 800a884:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a886:	789b      	ldrb	r3, [r3, #2]
 800a888:	461a      	mov	r2, r3
 800a88a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800a88c:	f7fe fefc 	bl	8009688 <m2m_memcpy>
                    pu8AuthPtr += pstr1xHdr->u8UserNameLength;
 800a890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a892:	789b      	ldrb	r3, [r3, #2]
 800a894:	461a      	mov	r2, r3
 800a896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a898:	4413      	add	r3, r2
 800a89a:	64bb      	str	r3, [r7, #72]	@ 0x48

                    pstr1xHdr->u16PrivateKeyOffset = pu8AuthPtr - pstr1xHdr->au81xAuthDetails;
 800a89c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a89e:	332c      	adds	r3, #44	@ 0x2c
 800a8a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8a2:	1ad3      	subs	r3, r2, r3
 800a8a4:	b29a      	uxth	r2, r3
 800a8a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8a8:	809a      	strh	r2, [r3, #4]
                    pstr1xHdr->u16PrivateKeyLength = pstrAuth1xMschap2->u16PasswordLen;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	8a1a      	ldrh	r2, [r3, #16]
 800a8ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8b0:	80da      	strh	r2, [r3, #6]
                    m2m_memcpy(pu8AuthPtr, pstrAuth1xMschap2->pu8Password, pstr1xHdr->u16PrivateKeyLength);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6899      	ldr	r1, [r3, #8]
 800a8b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8b8:	88db      	ldrh	r3, [r3, #6]
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800a8be:	f7fe fee3 	bl	8009688 <m2m_memcpy>

                    ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONN | M2M_REQ_DATA_PKT,
 800a8c2:	f107 0210 	add.w	r2, r7, #16
 800a8c6:	2330      	movs	r3, #48	@ 0x30
 800a8c8:	9302      	str	r3, [sp, #8]
 800a8ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a8ce:	9301      	str	r3, [sp, #4]
 800a8d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	2330      	movs	r3, #48	@ 0x30
 800a8d6:	21bb      	movs	r1, #187	@ 0xbb
 800a8d8:	2001      	movs	r0, #1
 800a8da:	f7ff f867 	bl	80099ac <hif_send>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                   (uint8 *)&strConnHdr, sizeof(tstrM2mWifiConnHdr),
                                   (uint8 *)pstr1xHdr, u16AuthSize,
                                   sizeof(tstrM2mWifiConnHdr));
                    free(pstr1xHdr);
 800a8e4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a8e6:	f001 fc4b 	bl	800c180 <free>
 800a8ea:	e002      	b.n	800a8f2 <m2m_wifi_connect_1x_mschap2+0x1c2>
                }
                else
                    ret = M2M_ERR_MEM_ALLOC;
 800a8ec:	23fd      	movs	r3, #253	@ 0xfd
 800a8ee:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            }
        }
    }
    return ret;
 800a8f2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3750      	adds	r7, #80	@ 0x50
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	20000028 	.word	0x20000028
 800a904:	200030a8 	.word	0x200030a8

0800a908 <m2m_wifi_connect>:
    }
    return ret;
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b086      	sub	sp, #24
 800a90c:	af02      	add	r7, sp, #8
 800a90e:	60f8      	str	r0, [r7, #12]
 800a910:	607b      	str	r3, [r7, #4]
 800a912:	460b      	mov	r3, r1
 800a914:	72fb      	strb	r3, [r7, #11]
 800a916:	4613      	mov	r3, r2
 800a918:	72bb      	strb	r3, [r7, #10]
    return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch, 0);
 800a91a:	7aba      	ldrb	r2, [r7, #10]
 800a91c:	7af9      	ldrb	r1, [r7, #11]
 800a91e:	2300      	movs	r3, #0
 800a920:	9301      	str	r3, [sp, #4]
 800a922:	8b3b      	ldrh	r3, [r7, #24]
 800a924:	9300      	str	r3, [sp, #0]
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f000 f805 	bl	800a938 <m2m_wifi_connect_sc>
 800a92e:	4603      	mov	r3, r0
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <m2m_wifi_connect_sc>:

sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b096      	sub	sp, #88	@ 0x58
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	607b      	str	r3, [r7, #4]
 800a942:	460b      	mov	r3, r1
 800a944:	72fb      	strb	r3, [r7, #11]
 800a946:	4613      	mov	r3, r2
 800a948:	72bb      	strb	r3, [r7, #10]
    sint8               s8Ret              = M2M_ERR_INVALID_ARG;
 800a94a:	23f1      	movs	r3, #241	@ 0xf1
 800a94c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    tstrNetworkId       strNetworkId       = {NULL, (uint8 *)pcSsid, u8SsidLen, (tenuM2mScanCh)u16Ch};
 800a950:	2300      	movs	r3, #0
 800a952:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	643b      	str	r3, [r7, #64]	@ 0x40
 800a958:	7afb      	ldrb	r3, [r7, #11]
 800a95a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800a95e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a962:	b2db      	uxtb	r3, r3
 800a964:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    tenuCredStoreOption enuCredStoreOption = u8NoSaveCred ? WIFI_CRED_DONTSAVE : WIFI_CRED_SAVE_ENCRYPTED;
 800a968:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d001      	beq.n	800a974 <m2m_wifi_connect_sc+0x3c>
 800a970:	2300      	movs	r3, #0
 800a972:	e000      	b.n	800a976 <m2m_wifi_connect_sc+0x3e>
 800a974:	2302      	movs	r3, #2
 800a976:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    /* This API does not support SSIDs which contain '\0'. If there is a '\0' character within the
     * first u8SsidLen characters, then assume that the input u8SsidLen was incorrect - set length
     * to strlen(pcSsid) and continue. This is to avoid a change from the behaviour of previously
     * released drivers. */
    if(u8SsidLen < M2M_MAX_SSID_LEN)
 800a97a:	7afb      	ldrb	r3, [r7, #11]
 800a97c:	2b20      	cmp	r3, #32
 800a97e:	d80e      	bhi.n	800a99e <m2m_wifi_connect_sc+0x66>
        while(u8SsidLen--)
 800a980:	e008      	b.n	800a994 <m2m_wifi_connect_sc+0x5c>
            if(strNetworkId.pu8Ssid[u8SsidLen] == 0)
 800a982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a984:	7afb      	ldrb	r3, [r7, #11]
 800a986:	4413      	add	r3, r2
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d102      	bne.n	800a994 <m2m_wifi_connect_sc+0x5c>
                strNetworkId.u8SsidLen = u8SsidLen;
 800a98e:	7afb      	ldrb	r3, [r7, #11]
 800a990:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        while(u8SsidLen--)
 800a994:	7afb      	ldrb	r3, [r7, #11]
 800a996:	1e5a      	subs	r2, r3, #1
 800a998:	72fa      	strb	r2, [r7, #11]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d1f1      	bne.n	800a982 <m2m_wifi_connect_sc+0x4a>

    switch((tenuM2mSecType)u8SecType)
 800a99e:	7abb      	ldrb	r3, [r7, #10]
 800a9a0:	3b01      	subs	r3, #1
 800a9a2:	2b03      	cmp	r3, #3
 800a9a4:	f200 808e 	bhi.w	800aac4 <m2m_wifi_connect_sc+0x18c>
 800a9a8:	a201      	add	r2, pc, #4	@ (adr r2, 800a9b0 <m2m_wifi_connect_sc+0x78>)
 800a9aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ae:	bf00      	nop
 800a9b0:	0800a9c1 	.word	0x0800a9c1
 800a9b4:	0800a9d9 	.word	0x0800a9d9
 800a9b8:	0800aa2f 	.word	0x0800aa2f
 800a9bc:	0800aa6d 	.word	0x0800aa6d
    {
    case M2M_WIFI_SEC_OPEN:
        s8Ret = m2m_wifi_connect_open(enuCredStoreOption, &strNetworkId);
 800a9c0:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800a9c4:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800a9c8:	4611      	mov	r1, r2
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f7ff fde0 	bl	800a590 <m2m_wifi_connect_open>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 800a9d6:	e07c      	b.n	800aad2 <m2m_wifi_connect_sc+0x19a>
    case M2M_WIFI_SEC_WPA_PSK:
        if(pvAuthInfo != NULL)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d074      	beq.n	800aac8 <m2m_wifi_connect_sc+0x190>
        {
            tstrAuthPsk strAuthPsk = {NULL, NULL, 0};
 800a9de:	2300      	movs	r3, #0
 800a9e0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            uint16      len        = m2m_strlen((uint8 *)pvAuthInfo);
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f7fe fe88 	bl	8009702 <m2m_strlen>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

            if(len == M2M_MAX_PSK_LEN-1)
 800a9f8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a9fc:	2b40      	cmp	r3, #64	@ 0x40
 800a9fe:	d102      	bne.n	800aa06 <m2m_wifi_connect_sc+0xce>
            {
                strAuthPsk.pu8Psk = (uint8 *)pvAuthInfo;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa04:	e006      	b.n	800aa14 <m2m_wifi_connect_sc+0xdc>
            }
            else
            {
                strAuthPsk.pu8Passphrase   = (uint8 *)pvAuthInfo;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	637b      	str	r3, [r7, #52]	@ 0x34
                strAuthPsk.u8PassphraseLen = len;
 800aa0a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            }
            s8Ret = m2m_wifi_connect_psk(enuCredStoreOption, &strNetworkId, &strAuthPsk);
 800aa14:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800aa18:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800aa1c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800aa20:	4618      	mov	r0, r3
 800aa22:	f7ff fdf3 	bl	800a60c <m2m_wifi_connect_psk>
 800aa26:	4603      	mov	r3, r0
 800aa28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        }
        break;
 800aa2c:	e04c      	b.n	800aac8 <m2m_wifi_connect_sc+0x190>
    case M2M_WIFI_SEC_WEP:
        if(pvAuthInfo != NULL)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d04b      	beq.n	800aacc <m2m_wifi_connect_sc+0x194>
        {
            tstrM2mWifiWepParams    *pstrWepParams = (tstrM2mWifiWepParams *)pvAuthInfo;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	64fb      	str	r3, [r7, #76]	@ 0x4c
            tstrAuthWep             strAuthWep     = {pstrWepParams->au8WepKey, pstrWepParams->u8KeySz-1, pstrWepParams->u8KeyIndx};
 800aa38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa3a:	3302      	adds	r3, #2
 800aa3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa40:	785b      	ldrb	r3, [r3, #1]
 800aa42:	3b01      	subs	r3, #1
 800aa44:	b2db      	uxtb	r3, r3
 800aa46:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800aa4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

            s8Ret = m2m_wifi_connect_wep(enuCredStoreOption, &strNetworkId, &strAuthWep);
 800aa52:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800aa56:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800aa5a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f7ff fdc5 	bl	800a5ee <m2m_wifi_connect_wep>
 800aa64:	4603      	mov	r3, r0
 800aa66:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        }
        break;
 800aa6a:	e02f      	b.n	800aacc <m2m_wifi_connect_sc+0x194>
    case M2M_WIFI_SEC_802_1X:
        if(pvAuthInfo != NULL)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d02e      	beq.n	800aad0 <m2m_wifi_connect_sc+0x198>
        {
            tstr1xAuthCredentials   *pstr1xParams    = (tstr1xAuthCredentials *)pvAuthInfo;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	653b      	str	r3, [r7, #80]	@ 0x50
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800aa76:	f107 0314 	add.w	r3, r7, #20
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	601a      	str	r2, [r3, #0]
 800aa7e:	605a      	str	r2, [r3, #4]
 800aa80:	609a      	str	r2, [r3, #8]
 800aa82:	60da      	str	r2, [r3, #12]
 800aa84:	611a      	str	r2, [r3, #16]
                                                        pstr1xParams->au8UserName,
 800aa86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800aa88:	61bb      	str	r3, [r7, #24]
                                                        pstr1xParams->au8Passwd,
 800aa8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa8c:	3315      	adds	r3, #21
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800aa8e:	61fb      	str	r3, [r7, #28]
                                                        0,
                                                        m2m_strlen(pstr1xParams->au8UserName),
 800aa90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7fe fe35 	bl	8009702 <m2m_strlen>
 800aa98:	4603      	mov	r3, r0
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800aa9a:	847b      	strh	r3, [r7, #34]	@ 0x22
                                                        m2m_strlen(pstr1xParams->au8Passwd),
 800aa9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa9e:	3315      	adds	r3, #21
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f7fe fe2e 	bl	8009702 <m2m_strlen>
 800aaa6:	4603      	mov	r3, r0
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800aaa8:	84bb      	strh	r3, [r7, #36]	@ 0x24
                                                        false};

            s8Ret = m2m_wifi_connect_1x_mschap2(enuCredStoreOption, &strNetworkId, &strAuth1xMschap2);
 800aaaa:	f107 0214 	add.w	r2, r7, #20
 800aaae:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800aab2:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7ff fe3a 	bl	800a730 <m2m_wifi_connect_1x_mschap2>
 800aabc:	4603      	mov	r3, r0
 800aabe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        }
        break;
 800aac2:	e005      	b.n	800aad0 <m2m_wifi_connect_sc+0x198>
    default:
        break;
 800aac4:	bf00      	nop
 800aac6:	e004      	b.n	800aad2 <m2m_wifi_connect_sc+0x19a>
        break;
 800aac8:	bf00      	nop
 800aaca:	e002      	b.n	800aad2 <m2m_wifi_connect_sc+0x19a>
        break;
 800aacc:	bf00      	nop
 800aace:	e000      	b.n	800aad2 <m2m_wifi_connect_sc+0x19a>
        break;
 800aad0:	bf00      	nop
    }
    return s8Ret;
 800aad2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3758      	adds	r7, #88	@ 0x58
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop

0800aae0 <chip_apply_conf>:

#define TIMEOUT						(0x2000ul)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b086      	sub	sp, #24
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800aae8:	2300      	movs	r3, #0
 800aaea:	75fb      	strb	r3, [r7, #23]
	uint32 val32 = u32Conf;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	613b      	str	r3, [r7, #16]
#endif
#if defined CONF_WINC_XO_XTALGM2_DIS
	val32 |= rHAVE_XO_XTALGM2_DIS_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aaf6:	613b      	str	r3, [r7, #16]
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
 800aaf8:	6939      	ldr	r1, [r7, #16]
 800aafa:	f44f 50a5 	mov.w	r0, #5280	@ 0x14a0
 800aafe:	f000 fb05 	bl	800b10c <nm_write_reg>
		if(val32 != 0) {		
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d013      	beq.n	800ab30 <chip_apply_conf+0x50>
			uint32 reg = 0;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
 800ab0c:	f107 030c 	add.w	r3, r7, #12
 800ab10:	4619      	mov	r1, r3
 800ab12:	f44f 50a5 	mov.w	r0, #5280	@ 0x14a0
 800ab16:	f000 faeb 	bl	800b0f0 <nm_read_reg_with_ret>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	75fb      	strb	r3, [r7, #23]
			if(ret == M2M_SUCCESS) {
 800ab1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d1e8      	bne.n	800aaf8 <chip_apply_conf+0x18>
				if(reg == val32)
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	693a      	ldr	r2, [r7, #16]
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d002      	beq.n	800ab34 <chip_apply_conf+0x54>
		nm_write_reg(rNMI_GP_REG_1, val32);
 800ab2e:	e7e3      	b.n	800aaf8 <chip_apply_conf+0x18>
					break;
			}
		} else {
			break;
 800ab30:	bf00      	nop
 800ab32:	e000      	b.n	800ab36 <chip_apply_conf+0x56>
					break;
 800ab34:	bf00      	nop
		}
	} while(1);

	return M2M_SUCCESS;
 800ab36:	2300      	movs	r3, #0
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3718      	adds	r7, #24
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}

0800ab40 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b082      	sub	sp, #8
 800ab44:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 800ab46:	2300      	movs	r3, #0
 800ab48:	603b      	str	r3, [r7, #0]
	sint8 ret = M2M_SUCCESS;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	71fb      	strb	r3, [r7, #7]
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
 800ab4e:	463b      	mov	r3, r7
 800ab50:	4619      	mov	r1, r3
 800ab52:	f241 4008 	movw	r0, #5128	@ 0x1408
 800ab56:	f000 facb 	bl	800b0f0 <nm_read_reg_with_ret>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800ab5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d12b      	bne.n	800abbe <enable_interrupts+0x7e>
	
	reg |= ((uint32) 1 << 8);
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ab6c:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	4619      	mov	r1, r3
 800ab72:	f241 4008 	movw	r0, #5128	@ 0x1408
 800ab76:	f000 fac9 	bl	800b10c <nm_write_reg>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800ab7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d11d      	bne.n	800abc2 <enable_interrupts+0x82>
	
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
 800ab86:	463b      	mov	r3, r7
 800ab88:	4619      	mov	r1, r3
 800ab8a:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800ab8e:	f000 faaf 	bl	800b0f0 <nm_read_reg_with_ret>
 800ab92:	4603      	mov	r3, r0
 800ab94:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800ab96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d113      	bne.n	800abc6 <enable_interrupts+0x86>
	
	reg |= ((uint32) 1 << 16);
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aba4:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	4619      	mov	r1, r3
 800abaa:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800abae:	f000 faad 	bl	800b10c <nm_write_reg>
 800abb2:	4603      	mov	r3, r0
 800abb4:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800abb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800abba:	2b00      	cmp	r3, #0
ERR1:	
 800abbc:	e004      	b.n	800abc8 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800abbe:	bf00      	nop
 800abc0:	e002      	b.n	800abc8 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800abc2:	bf00      	nop
 800abc4:	e000      	b.n	800abc8 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800abc6:	bf00      	nop
	return ret;
 800abc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3708      	adds	r7, #8
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b082      	sub	sp, #8
 800abd8:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
 800abda:	4b31      	ldr	r3, [pc, #196]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d157      	bne.n	800ac92 <nmi_get_chipid+0xbe>
		uint32 rfrevid;
		
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
 800abe2:	492f      	ldr	r1, [pc, #188]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800abe4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800abe8:	f000 fa82 	bl	800b0f0 <nm_read_reg_with_ret>
 800abec:	4603      	mov	r3, r0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d004      	beq.n	800abfc <nmi_get_chipid+0x28>
			chipid = 0;
 800abf2:	4b2b      	ldr	r3, [pc, #172]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	601a      	str	r2, [r3, #0]
			return 0;
 800abf8:	2300      	movs	r3, #0
 800abfa:	e04c      	b.n	800ac96 <nmi_get_chipid+0xc2>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
 800abfc:	1d3b      	adds	r3, r7, #4
 800abfe:	4619      	mov	r1, r3
 800ac00:	f241 30f4 	movw	r0, #5108	@ 0x13f4
 800ac04:	f000 fa74 	bl	800b0f0 <nm_read_reg_with_ret>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d004      	beq.n	800ac18 <nmi_get_chipid+0x44>
			chipid = 0;
 800ac0e:	4b24      	ldr	r3, [pc, #144]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac10:	2200      	movs	r2, #0
 800ac12:	601a      	str	r2, [r3, #0]
			return 0;
 800ac14:	2300      	movs	r3, #0
 800ac16:	e03e      	b.n	800ac96 <nmi_get_chipid+0xc2>
		}

		if (chipid == 0x1002a0)  {
 800ac18:	4b21      	ldr	r3, [pc, #132]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a21      	ldr	r2, [pc, #132]	@ (800aca4 <nmi_get_chipid+0xd0>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d106      	bne.n	800ac30 <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	d028      	beq.n	800ac7a <nmi_get_chipid+0xa6>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
 800ac28:	4b1d      	ldr	r3, [pc, #116]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac2a:	4a1f      	ldr	r2, [pc, #124]	@ (800aca8 <nmi_get_chipid+0xd4>)
 800ac2c:	601a      	str	r2, [r3, #0]
 800ac2e:	e024      	b.n	800ac7a <nmi_get_chipid+0xa6>
			}
		} else if(chipid == 0x1002b0) {
 800ac30:	4b1b      	ldr	r3, [pc, #108]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a1d      	ldr	r2, [pc, #116]	@ (800acac <nmi_get_chipid+0xd8>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d10d      	bne.n	800ac56 <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2b03      	cmp	r3, #3
 800ac3e:	d01c      	beq.n	800ac7a <nmi_get_chipid+0xa6>
			} else if(rfrevid == 4) { /* 1002B1 */
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2b04      	cmp	r3, #4
 800ac44:	d103      	bne.n	800ac4e <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
 800ac46:	4b16      	ldr	r3, [pc, #88]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac48:	4a19      	ldr	r2, [pc, #100]	@ (800acb0 <nmi_get_chipid+0xdc>)
 800ac4a:	601a      	str	r2, [r3, #0]
 800ac4c:	e015      	b.n	800ac7a <nmi_get_chipid+0xa6>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
 800ac4e:	4b14      	ldr	r3, [pc, #80]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac50:	4a18      	ldr	r2, [pc, #96]	@ (800acb4 <nmi_get_chipid+0xe0>)
 800ac52:	601a      	str	r2, [r3, #0]
 800ac54:	e011      	b.n	800ac7a <nmi_get_chipid+0xa6>
			}
		}else if(chipid == 0x1000F0) { 
 800ac56:	4b12      	ldr	r3, [pc, #72]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4a17      	ldr	r2, [pc, #92]	@ (800acb8 <nmi_get_chipid+0xe4>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d10c      	bne.n	800ac7a <nmi_get_chipid+0xa6>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
 800ac60:	490f      	ldr	r1, [pc, #60]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac62:	f44f 106c 	mov.w	r0, #3866624	@ 0x3b0000
 800ac66:	f000 fa43 	bl	800b0f0 <nm_read_reg_with_ret>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d004      	beq.n	800ac7a <nmi_get_chipid+0xa6>
			chipid = 0;
 800ac70:	4b0b      	ldr	r3, [pc, #44]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac72:	2200      	movs	r2, #0
 800ac74:	601a      	str	r2, [r3, #0]
			return 0;
 800ac76:	2300      	movs	r3, #0
 800ac78:	e00d      	b.n	800ac96 <nmi_get_chipid+0xc2>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
 800ac7a:	4b09      	ldr	r3, [pc, #36]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800ac82:	4a07      	ldr	r2, [pc, #28]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac84:	6013      	str	r3, [r2, #0]
		chipid |= 0x050000;
 800ac86:	4b06      	ldr	r3, [pc, #24]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800ac8e:	4a04      	ldr	r2, [pc, #16]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac90:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
 800ac92:	4b03      	ldr	r3, [pc, #12]	@ (800aca0 <nmi_get_chipid+0xcc>)
 800ac94:	681b      	ldr	r3, [r3, #0]
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3708      	adds	r7, #8
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}
 800ac9e:	bf00      	nop
 800aca0:	200030bc 	.word	0x200030bc
 800aca4:	001002a0 	.word	0x001002a0
 800aca8:	001002a1 	.word	0x001002a1
 800acac:	001002b0 	.word	0x001002b0
 800acb0:	001002b1 	.word	0x001002b1
 800acb4:	001002b2 	.word	0x001002b2
 800acb8:	001000f0 	.word	0x001000f0

0800acbc <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b082      	sub	sp, #8
 800acc0:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 800acc2:	2300      	movs	r3, #0
 800acc4:	71fb      	strb	r3, [r7, #7]
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 800acc6:	463b      	mov	r3, r7
 800acc8:	4619      	mov	r1, r3
 800acca:	2010      	movs	r0, #16
 800accc:	f000 fa10 	bl	800b0f0 <nm_read_reg_with_ret>
 800acd0:	4603      	mov	r3, r0
 800acd2:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS) goto ERR1;
 800acd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d144      	bne.n	800ad66 <chip_sleep+0xaa>
		if((reg & NBIT0) == 0) break;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	f003 0301 	and.w	r3, r3, #1
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d000      	beq.n	800ace8 <chip_sleep+0x2c>
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 800ace6:	e7ee      	b.n	800acc6 <chip_sleep+0xa>
		if((reg & NBIT0) == 0) break;
 800ace8:	bf00      	nop
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 800acea:	463b      	mov	r3, r7
 800acec:	4619      	mov	r1, r3
 800acee:	2001      	movs	r0, #1
 800acf0:	f000 f9fe 	bl	800b0f0 <nm_read_reg_with_ret>
 800acf4:	4603      	mov	r3, r0
 800acf6:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800acf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d134      	bne.n	800ad6a <chip_sleep+0xae>
	if(reg & NBIT1)
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	f003 0302 	and.w	r3, r3, #2
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00e      	beq.n	800ad28 <chip_sleep+0x6c>
	{
		reg &=~NBIT1;
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	f023 0302 	bic.w	r3, r3, #2
 800ad10:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	4619      	mov	r1, r3
 800ad16:	2001      	movs	r0, #1
 800ad18:	f000 f9f8 	bl	800b10c <nm_write_reg>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800ad20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d122      	bne.n	800ad6e <chip_sleep+0xb2>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 800ad28:	463b      	mov	r3, r7
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	200b      	movs	r0, #11
 800ad2e:	f000 f9df 	bl	800b0f0 <nm_read_reg_with_ret>
 800ad32:	4603      	mov	r3, r0
 800ad34:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800ad36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d119      	bne.n	800ad72 <chip_sleep+0xb6>
	if(reg & NBIT0)
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	f003 0301 	and.w	r3, r3, #1
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d016      	beq.n	800ad76 <chip_sleep+0xba>
	{
		reg &= ~NBIT0;
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	f023 0301 	bic.w	r3, r3, #1
 800ad4e:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	4619      	mov	r1, r3
 800ad54:	200b      	movs	r0, #11
 800ad56:	f000 f9d9 	bl	800b10c <nm_write_reg>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800ad5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad62:	2b00      	cmp	r3, #0
	}

ERR1:
 800ad64:	e007      	b.n	800ad76 <chip_sleep+0xba>
		if(ret != M2M_SUCCESS) goto ERR1;
 800ad66:	bf00      	nop
 800ad68:	e006      	b.n	800ad78 <chip_sleep+0xbc>
	if(ret != M2M_SUCCESS)goto ERR1;
 800ad6a:	bf00      	nop
 800ad6c:	e004      	b.n	800ad78 <chip_sleep+0xbc>
		if(ret != M2M_SUCCESS)goto ERR1;
 800ad6e:	bf00      	nop
 800ad70:	e002      	b.n	800ad78 <chip_sleep+0xbc>
	if(ret != M2M_SUCCESS)goto ERR1;
 800ad72:	bf00      	nop
 800ad74:	e000      	b.n	800ad78 <chip_sleep+0xbc>
ERR1:
 800ad76:	bf00      	nop
	return ret;
 800ad78:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3708      	adds	r7, #8
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <chip_wake>:
sint8 chip_wake(void)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b084      	sub	sp, #16
 800ad88:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	73fb      	strb	r3, [r7, #15]
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	607b      	str	r3, [r7, #4]
 800ad92:	2300      	movs	r3, #0
 800ad94:	603b      	str	r3, [r7, #0]
 800ad96:	2300      	movs	r3, #0
 800ad98:	60bb      	str	r3, [r7, #8]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 800ad9a:	1d3b      	adds	r3, r7, #4
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	200b      	movs	r0, #11
 800ada0:	f000 f9a6 	bl	800b0f0 <nm_read_reg_with_ret>
 800ada4:	4603      	mov	r3, r0
 800ada6:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800ada8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d150      	bne.n	800ae52 <chip_wake+0xce>
	
	if(!(reg & NBIT0))
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f003 0301 	and.w	r3, r3, #1
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d10c      	bne.n	800add4 <chip_wake+0x50>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f043 0301 	orr.w	r3, r3, #1
 800adc0:	4619      	mov	r1, r3
 800adc2:	200b      	movs	r0, #11
 800adc4:	f000 f9a2 	bl	800b10c <nm_write_reg>
 800adc8:	4603      	mov	r3, r0
 800adca:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800adcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d140      	bne.n	800ae56 <chip_wake+0xd2>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 800add4:	1d3b      	adds	r3, r7, #4
 800add6:	4619      	mov	r1, r3
 800add8:	2001      	movs	r0, #1
 800adda:	f000 f989 	bl	800b0f0 <nm_read_reg_with_ret>
 800adde:	4603      	mov	r3, r0
 800ade0:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800ade2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d137      	bne.n	800ae5a <chip_wake+0xd6>
	/* Set bit 1 */
	if(!(reg & NBIT1))
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	f003 0302 	and.w	r3, r3, #2
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d000      	beq.n	800adf6 <chip_wake+0x72>
 800adf4:	e00d      	b.n	800ae12 <chip_wake+0x8e>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	f043 0302 	orr.w	r3, r3, #2
 800adfc:	4619      	mov	r1, r3
 800adfe:	2001      	movs	r0, #1
 800ae00:	f000 f984 	bl	800b10c <nm_write_reg>
 800ae04:	4603      	mov	r3, r0
 800ae06:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
 800ae08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d000      	beq.n	800ae12 <chip_wake+0x8e>
 800ae10:	e026      	b.n	800ae60 <chip_wake+0xdc>
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
 800ae12:	463b      	mov	r3, r7
 800ae14:	4619      	mov	r1, r3
 800ae16:	200f      	movs	r0, #15
 800ae18:	f000 f96a 	bl	800b0f0 <nm_read_reg_with_ret>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) {
 800ae20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d11a      	bne.n	800ae5e <chip_wake+0xda>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	f003 0304 	and.w	r3, r3, #4
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d10b      	bne.n	800ae4a <chip_wake+0xc6>
			break;
		}
		nm_bsp_sleep(2);
 800ae32:	2002      	movs	r0, #2
 800ae34:	f7fe fb14 	bl	8009460 <nm_bsp_sleep>
		trials++;
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	60bb      	str	r3, [r7, #8]
		if(trials > WAKUP_TRAILS_TIMEOUT)
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	2b04      	cmp	r3, #4
 800ae42:	d9e6      	bls.n	800ae12 <chip_wake+0x8e>
		{
			M2M_ERR("Failed to wake up the chip\n");
			ret = M2M_ERR_TIME_OUT;
 800ae44:	23fc      	movs	r3, #252	@ 0xfc
 800ae46:	73fb      	strb	r3, [r7, #15]
			goto _WAKE_EXIT;
 800ae48:	e00a      	b.n	800ae60 <chip_wake+0xdc>
			break;
 800ae4a:	bf00      	nop
		}
	}while(1);
	
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
 800ae4c:	f000 f938 	bl	800b0c0 <nm_bus_reset>
 800ae50:	e006      	b.n	800ae60 <chip_wake+0xdc>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800ae52:	bf00      	nop
 800ae54:	e004      	b.n	800ae60 <chip_wake+0xdc>
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800ae56:	bf00      	nop
 800ae58:	e002      	b.n	800ae60 <chip_wake+0xdc>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800ae5a:	bf00      	nop
 800ae5c:	e000      	b.n	800ae60 <chip_wake+0xdc>
			goto _WAKE_EXIT;
 800ae5e:	bf00      	nop
	
_WAKE_EXIT:
	return ret;
 800ae60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	3710      	adds	r7, #16
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}

0800ae6c <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b088      	sub	sp, #32
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	4603      	mov	r3, r0
 800ae74:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800ae76:	2300      	movs	r3, #0
 800ae78:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	61bb      	str	r3, [r7, #24]
 800ae7e:	2300      	movs	r3, #0
 800ae80:	617b      	str	r3, [r7, #20]
	uint32 u32GpReg1 = 0;
 800ae82:	2300      	movs	r3, #0
 800ae84:	613b      	str	r3, [r7, #16]
	uint32 u32DriverVerInfo = M2M_MAKE_VERSION_INFO(M2M_RELEASE_VERSION_MAJOR_NO,\
 800ae86:	4b3e      	ldr	r3, [pc, #248]	@ (800af80 <wait_for_bootrom+0x114>)
 800ae88:	60fb      	str	r3, [r7, #12]
				M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO,\
				M2M_MIN_REQ_DRV_VERSION_MAJOR_NO, M2M_MIN_REQ_DRV_VERSION_MINOR_NO,\
				M2M_MIN_REQ_DRV_VERSION_PATCH_NO);


	reg = 0;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	61bb      	str	r3, [r7, #24]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 800ae8e:	f241 0014 	movw	r0, #4116	@ 0x1014
 800ae92:	f000 f921 	bl	800b0d8 <nm_read_reg>
 800ae96:	61b8      	str	r0, [r7, #24]
		if (reg & 0x80000000) {
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	db03      	blt.n	800aea6 <wait_for_bootrom+0x3a>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
 800ae9e:	2001      	movs	r0, #1
 800aea0:	f7fe fade 	bl	8009460 <nm_bsp_sleep>
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 800aea4:	e7f3      	b.n	800ae8e <wait_for_bootrom+0x22>
			break;
 800aea6:	bf00      	nop
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
 800aea8:	4836      	ldr	r0, [pc, #216]	@ (800af84 <wait_for_bootrom+0x118>)
 800aeaa:	f000 f915 	bl	800b0d8 <nm_read_reg>
 800aeae:	61b8      	str	r0, [r7, #24]
	reg &= 0x1;
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	f003 0301 	and.w	r3, r3, #1
 800aeb6:	61bb      	str	r3, [r7, #24]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
 800aeb8:	69bb      	ldr	r3, [r7, #24]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d118      	bne.n	800aef0 <wait_for_bootrom+0x84>
	{
		reg = 0;
 800aebe:	2300      	movs	r3, #0
 800aec0:	61bb      	str	r3, [r7, #24]
		while(reg != M2M_FINISH_BOOT_ROM)
 800aec2:	e011      	b.n	800aee8 <wait_for_bootrom+0x7c>
		{
			nm_bsp_sleep(1);
 800aec4:	2001      	movs	r0, #1
 800aec6:	f7fe facb 	bl	8009460 <nm_bsp_sleep>
			reg = nm_read_reg(BOOTROM_REG);
 800aeca:	f04f 100c 	mov.w	r0, #786444	@ 0xc000c
 800aece:	f000 f903 	bl	800b0d8 <nm_read_reg>
 800aed2:	61b8      	str	r0, [r7, #24]

			if(++cnt > TIMEOUT)
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	3301      	adds	r3, #1
 800aed8:	617b      	str	r3, [r7, #20]
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aee0:	d902      	bls.n	800aee8 <wait_for_bootrom+0x7c>
			{
				M2M_DBG("failed to load firmware from flash.\n");
				ret = M2M_ERR_INIT;
 800aee2:	23fb      	movs	r3, #251	@ 0xfb
 800aee4:	77fb      	strb	r3, [r7, #31]
				goto ERR2;
 800aee6:	e045      	b.n	800af74 <wait_for_bootrom+0x108>
		while(reg != M2M_FINISH_BOOT_ROM)
 800aee8:	69bb      	ldr	r3, [r7, #24]
 800aeea:	4a27      	ldr	r2, [pc, #156]	@ (800af88 <wait_for_bootrom+0x11c>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d1e9      	bne.n	800aec4 <wait_for_bootrom+0x58>
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
 800aef0:	79fb      	ldrb	r3, [r7, #7]
 800aef2:	2b02      	cmp	r3, #2
 800aef4:	d10a      	bne.n	800af0c <wait_for_bootrom+0xa0>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 800aef6:	4925      	ldr	r1, [pc, #148]	@ (800af8c <wait_for_bootrom+0x120>)
 800aef8:	4825      	ldr	r0, [pc, #148]	@ (800af90 <wait_for_bootrom+0x124>)
 800aefa:	f000 f907 	bl	800b10c <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, NBIT20);
 800aefe:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 800af02:	f241 008c 	movw	r0, #4236	@ 0x108c
 800af06:	f000 f901 	bl	800b10c <nm_write_reg>
 800af0a:	e01c      	b.n	800af46 <wait_for_bootrom+0xda>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
 800af0c:	79fb      	ldrb	r3, [r7, #7]
 800af0e:	2b03      	cmp	r3, #3
 800af10:	d109      	bne.n	800af26 <wait_for_bootrom+0xba>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 800af12:	491e      	ldr	r1, [pc, #120]	@ (800af8c <wait_for_bootrom+0x120>)
 800af14:	481e      	ldr	r0, [pc, #120]	@ (800af90 <wait_for_bootrom+0x124>)
 800af16:	f000 f8f9 	bl	800b10c <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, 0);
 800af1a:	2100      	movs	r1, #0
 800af1c:	f241 008c 	movw	r0, #4236	@ 0x108c
 800af20:	f000 f8f4 	bl	800b10c <nm_write_reg>
 800af24:	e00f      	b.n	800af46 <wait_for_bootrom+0xda>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
 800af26:	79fb      	ldrb	r3, [r7, #7]
 800af28:	2b04      	cmp	r3, #4
 800af2a:	d107      	bne.n	800af3c <wait_for_bootrom+0xd0>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
 800af2c:	2380      	movs	r3, #128	@ 0x80
 800af2e:	613b      	str	r3, [r7, #16]
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 800af30:	68f9      	ldr	r1, [r7, #12]
 800af32:	f241 008c 	movw	r0, #4236	@ 0x108c
 800af36:	f000 f8e9 	bl	800b10c <nm_write_reg>
 800af3a:	e004      	b.n	800af46 <wait_for_bootrom+0xda>
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 800af3c:	68f9      	ldr	r1, [r7, #12]
 800af3e:	f241 008c 	movw	r0, #4236	@ 0x108c
 800af42:	f000 f8e3 	bl	800b10c <nm_write_reg>
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
 800af46:	f7ff fe45 	bl	800abd4 <nmi_get_chipid>
 800af4a:	4603      	mov	r3, r0
 800af4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800af50:	f5b3 7f68 	cmp.w	r3, #928	@ 0x3a0
 800af54:	d306      	bcc.n	800af64 <wait_for_bootrom+0xf8>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	f043 0302 	orr.w	r3, r3, #2
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7ff fdbf 	bl	800aae0 <chip_apply_conf>
 800af62:	e002      	b.n	800af6a <wait_for_bootrom+0xfe>
	} else {
		chip_apply_conf(u32GpReg1);
 800af64:	6938      	ldr	r0, [r7, #16]
 800af66:	f7ff fdbb 	bl	800aae0 <chip_apply_conf>
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
 800af6a:	490a      	ldr	r1, [pc, #40]	@ (800af94 <wait_for_bootrom+0x128>)
 800af6c:	f04f 100c 	mov.w	r0, #786444	@ 0xc000c
 800af70:	f000 f8cc 	bl	800b10c <nm_write_reg>
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
 800af74:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3720      	adds	r7, #32
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	13301376 	.word	0x13301376
 800af84:	000207bc 	.word	0x000207bc
 800af88:	10add09e 	.word	0x10add09e
 800af8c:	3c1cd57d 	.word	0x3c1cd57d
 800af90:	000207ac 	.word	0x000207ac
 800af94:	ef522f61 	.word	0xef522f61

0800af98 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b088      	sub	sp, #32
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	4603      	mov	r3, r0
 800afa0:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800afa2:	2300      	movs	r3, #0
 800afa4:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 800afa6:	2300      	movs	r3, #0
 800afa8:	61bb      	str	r3, [r7, #24]
 800afaa:	2300      	movs	r3, #0
 800afac:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
 800afae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800afb2:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
 800afb4:	f241 038c 	movw	r3, #4236	@ 0x108c
 800afb8:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
 800afba:	4b1a      	ldr	r3, [pc, #104]	@ (800b024 <wait_for_firmware_start+0x8c>)
 800afbc:	60bb      	str	r3, [r7, #8]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
 800afbe:	79fb      	ldrb	r3, [r7, #7]
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d002      	beq.n	800afca <wait_for_firmware_start+0x32>
 800afc4:	79fb      	ldrb	r3, [r7, #7]
 800afc6:	2b03      	cmp	r3, #3
 800afc8:	d116      	bne.n	800aff8 <wait_for_firmware_start+0x60>
		regAddress = NMI_REV_REG;
 800afca:	4b17      	ldr	r3, [pc, #92]	@ (800b028 <wait_for_firmware_start+0x90>)
 800afcc:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
 800afce:	4b17      	ldr	r3, [pc, #92]	@ (800b02c <wait_for_firmware_start+0x94>)
 800afd0:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
 800afd2:	e011      	b.n	800aff8 <wait_for_firmware_start+0x60>
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
 800afd4:	2002      	movs	r0, #2
 800afd6:	f7fe fa43 	bl	8009460 <nm_bsp_sleep>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	4618      	mov	r0, r3
 800afde:	f000 f87b 	bl	800b0d8 <nm_read_reg>
 800afe2:	61b8      	str	r0, [r7, #24]
		if(++cnt >= u32Timeout)
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	3301      	adds	r3, #1
 800afe8:	617b      	str	r3, [r7, #20]
 800afea:	697a      	ldr	r2, [r7, #20]
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	429a      	cmp	r2, r3
 800aff0:	d302      	bcc.n	800aff8 <wait_for_firmware_start+0x60>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
 800aff2:	23fb      	movs	r3, #251	@ 0xfb
 800aff4:	77fb      	strb	r3, [r7, #31]
			goto ERR;
 800aff6:	e00e      	b.n	800b016 <wait_for_firmware_start+0x7e>
	while (checkValue != reg)
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	69ba      	ldr	r2, [r7, #24]
 800affc:	429a      	cmp	r2, r3
 800affe:	d1e9      	bne.n	800afd4 <wait_for_firmware_start+0x3c>
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	4a08      	ldr	r2, [pc, #32]	@ (800b024 <wait_for_firmware_start+0x8c>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d105      	bne.n	800b014 <wait_for_firmware_start+0x7c>
	{
		nm_write_reg(NMI_STATE_REG, 0);
 800b008:	2100      	movs	r1, #0
 800b00a:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b00e:	f000 f87d 	bl	800b10c <nm_write_reg>
 800b012:	e000      	b.n	800b016 <wait_for_firmware_start+0x7e>
	}
ERR:
 800b014:	bf00      	nop
	return ret;
 800b016:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3720      	adds	r7, #32
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}
 800b022:	bf00      	nop
 800b024:	02532636 	.word	0x02532636
 800b028:	000207ac 	.word	0x000207ac
 800b02c:	d75dc1c3 	.word	0xd75dc1c3

0800b030 <chip_deinit>:

sint8 chip_deinit(void)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 800b036:	2300      	movs	r3, #0
 800b038:	603b      	str	r3, [r7, #0]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
 800b03a:	463b      	mov	r3, r7
 800b03c:	4619      	mov	r1, r3
 800b03e:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800b042:	f000 f855 	bl	800b0f0 <nm_read_reg_with_ret>
 800b046:	4603      	mov	r3, r0
 800b048:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 800b04a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d10f      	bne.n	800b072 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b058:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	4619      	mov	r1, r3
 800b05e:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800b062:	f000 f853 	bl	800b10c <nm_write_reg>
 800b066:	4603      	mov	r3, r0
 800b068:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 800b06a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b06e:	2b00      	cmp	r3, #0
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}

ERR1:
 800b070:	e000      	b.n	800b074 <chip_deinit+0x44>
		goto ERR1;
 800b072:	bf00      	nop
	return ret;
 800b074:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b078:	4618      	mov	r0, r3
 800b07a:	3708      	adds	r7, #8
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}

0800b080 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b084      	sub	sp, #16
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800b088:	2300      	movs	r3, #0
 800b08a:	73fb      	strb	r3, [r7, #15]
	ret = nm_bus_init(pvInitVal);
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f7fe fab5 	bl	80095fc <nm_bus_init>
 800b092:	4603      	mov	r3, r0
 800b094:	73fb      	strb	r3, [r7, #15]
	return ret;
 800b096:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b082      	sub	sp, #8
 800b0a6:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	71fb      	strb	r3, [r7, #7]
	ret = nm_bus_deinit();
 800b0ac:	f7fe fae4 	bl	8009678 <nm_bus_deinit>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	71fb      	strb	r3, [r7, #7]

	return ret;
 800b0b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3708      	adds	r7, #8
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	71fb      	strb	r3, [r7, #7]
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
 800b0ca:	f000 fc32 	bl	800b932 <nm_spi_reset>
 800b0ce:	4603      	mov	r3, r0
#else
#error "Please define bus usage"
#endif

	return ret;
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3708      	adds	r7, #8
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b082      	sub	sp, #8
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f000 ff43 	bl	800bf6c <nm_spi_read_reg>
 800b0e6:	4603      	mov	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Please define bus usage"
#endif

}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3708      	adds	r7, #8
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b082      	sub	sp, #8
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
 800b0fa:	6839      	ldr	r1, [r7, #0]
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f000 fdde 	bl	800bcbe <nm_spi_read_reg_with_ret>
 800b102:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Please define bus usage"
#endif
}
 800b104:	4618      	mov	r0, r3
 800b106:	3708      	adds	r7, #8
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b082      	sub	sp, #8
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
 800b116:	6839      	ldr	r1, [r7, #0]
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 fd1d 	bl	800bb58 <nm_spi_write_reg>
 800b11e:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Please define bus usage"
#endif
}
 800b120:	4618      	mov	r0, r3
 800b122:	3708      	adds	r7, #8
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	4613      	mov	r3, r2
 800b134:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
 800b136:	88fb      	ldrh	r3, [r7, #6]
 800b138:	461a      	mov	r2, r3
 800b13a:	68b9      	ldr	r1, [r7, #8]
 800b13c:	68f8      	ldr	r0, [r7, #12]
 800b13e:	f000 ff24 	bl	800bf8a <nm_spi_read_block>
 800b142:	4603      	mov	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Please define bus usage"
#endif

}
 800b144:	4618      	mov	r0, r3
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b086      	sub	sp, #24
 800b150:	af00      	add	r7, sp, #0
 800b152:	60f8      	str	r0, [r7, #12]
 800b154:	60b9      	str	r1, [r7, #8]
 800b156:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 800b158:	4b20      	ldr	r3, [pc, #128]	@ (800b1dc <nm_read_block+0x90>)
 800b15a:	881b      	ldrh	r3, [r3, #0]
 800b15c:	3b08      	subs	r3, #8
 800b15e:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 800b160:	2300      	movs	r3, #0
 800b162:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 800b164:	2300      	movs	r3, #0
 800b166:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 800b168:	8a3b      	ldrh	r3, [r7, #16]
 800b16a:	687a      	ldr	r2, [r7, #4]
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d80f      	bhi.n	800b190 <nm_read_block+0x44>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
 800b170:	68ba      	ldr	r2, [r7, #8]
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	4413      	add	r3, r2
 800b176:	687a      	ldr	r2, [r7, #4]
 800b178:	b292      	uxth	r2, r2
 800b17a:	4619      	mov	r1, r3
 800b17c:	68f8      	ldr	r0, [r7, #12]
 800b17e:	f7ff ffd3 	bl	800b128 <p_nm_read_block>
 800b182:	4603      	mov	r3, r0
 800b184:	b2da      	uxtb	r2, r3
 800b186:	7cfb      	ldrb	r3, [r7, #19]
 800b188:	4413      	add	r3, r2
 800b18a:	b2db      	uxtb	r3, r3
 800b18c:	74fb      	strb	r3, [r7, #19]
			break;
 800b18e:	e01f      	b.n	800b1d0 <nm_read_block+0x84>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 800b190:	68ba      	ldr	r2, [r7, #8]
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	4413      	add	r3, r2
 800b196:	8a3a      	ldrh	r2, [r7, #16]
 800b198:	4619      	mov	r1, r3
 800b19a:	68f8      	ldr	r0, [r7, #12]
 800b19c:	f7ff ffc4 	bl	800b128 <p_nm_read_block>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	b2da      	uxtb	r2, r3
 800b1a4:	7cfb      	ldrb	r3, [r7, #19]
 800b1a6:	4413      	add	r3, r2
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 800b1ac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d10c      	bne.n	800b1ce <nm_read_block+0x82>
			u32Sz -= u16MaxTrxSz;
 800b1b4:	8a3b      	ldrh	r3, [r7, #16]
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	1ad3      	subs	r3, r2, r3
 800b1ba:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 800b1bc:	8a3b      	ldrh	r3, [r7, #16]
 800b1be:	697a      	ldr	r2, [r7, #20]
 800b1c0:	4413      	add	r3, r2
 800b1c2:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 800b1c4:	8a3b      	ldrh	r3, [r7, #16]
 800b1c6:	68fa      	ldr	r2, [r7, #12]
 800b1c8:	4413      	add	r3, r2
 800b1ca:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 800b1cc:	e7cc      	b.n	800b168 <nm_read_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 800b1ce:	bf00      	nop
		}
	}

	return s8Ret;
 800b1d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3718      	adds	r7, #24
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}
 800b1dc:	20000024 	.word	0x20000024

0800b1e0 <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b084      	sub	sp, #16
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	60f8      	str	r0, [r7, #12]
 800b1e8:	60b9      	str	r1, [r7, #8]
 800b1ea:	4613      	mov	r3, r2
 800b1ec:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
 800b1ee:	88fb      	ldrh	r3, [r7, #6]
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	68b9      	ldr	r1, [r7, #8]
 800b1f4:	68f8      	ldr	r0, [r7, #12]
 800b1f6:	f000 fee6 	bl	800bfc6 <nm_spi_write_block>
 800b1fa:	4603      	mov	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Please define bus usage"
#endif

}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3710      	adds	r7, #16
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b086      	sub	sp, #24
 800b208:	af00      	add	r7, sp, #0
 800b20a:	60f8      	str	r0, [r7, #12]
 800b20c:	60b9      	str	r1, [r7, #8]
 800b20e:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 800b210:	4b20      	ldr	r3, [pc, #128]	@ (800b294 <nm_write_block+0x90>)
 800b212:	881b      	ldrh	r3, [r3, #0]
 800b214:	3b08      	subs	r3, #8
 800b216:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 800b21c:	2300      	movs	r3, #0
 800b21e:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 800b220:	8a3b      	ldrh	r3, [r7, #16]
 800b222:	687a      	ldr	r2, [r7, #4]
 800b224:	429a      	cmp	r2, r3
 800b226:	d80f      	bhi.n	800b248 <nm_write_block+0x44>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
 800b228:	68ba      	ldr	r2, [r7, #8]
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	4413      	add	r3, r2
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	b292      	uxth	r2, r2
 800b232:	4619      	mov	r1, r3
 800b234:	68f8      	ldr	r0, [r7, #12]
 800b236:	f7ff ffd3 	bl	800b1e0 <p_nm_write_block>
 800b23a:	4603      	mov	r3, r0
 800b23c:	b2da      	uxtb	r2, r3
 800b23e:	7cfb      	ldrb	r3, [r7, #19]
 800b240:	4413      	add	r3, r2
 800b242:	b2db      	uxtb	r3, r3
 800b244:	74fb      	strb	r3, [r7, #19]
			break;
 800b246:	e01f      	b.n	800b288 <nm_write_block+0x84>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 800b248:	68ba      	ldr	r2, [r7, #8]
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	4413      	add	r3, r2
 800b24e:	8a3a      	ldrh	r2, [r7, #16]
 800b250:	4619      	mov	r1, r3
 800b252:	68f8      	ldr	r0, [r7, #12]
 800b254:	f7ff ffc4 	bl	800b1e0 <p_nm_write_block>
 800b258:	4603      	mov	r3, r0
 800b25a:	b2da      	uxtb	r2, r3
 800b25c:	7cfb      	ldrb	r3, [r7, #19]
 800b25e:	4413      	add	r3, r2
 800b260:	b2db      	uxtb	r3, r3
 800b262:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 800b264:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d10c      	bne.n	800b286 <nm_write_block+0x82>
			u32Sz -= u16MaxTrxSz;
 800b26c:	8a3b      	ldrh	r3, [r7, #16]
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	1ad3      	subs	r3, r2, r3
 800b272:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 800b274:	8a3b      	ldrh	r3, [r7, #16]
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	4413      	add	r3, r2
 800b27a:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 800b27c:	8a3b      	ldrh	r3, [r7, #16]
 800b27e:	68fa      	ldr	r2, [r7, #12]
 800b280:	4413      	add	r3, r2
 800b282:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 800b284:	e7cc      	b.n	800b220 <nm_write_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 800b286:	bf00      	nop
		}
	}

	return s8Ret;
 800b288:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3718      	adds	r7, #24
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}
 800b294:	20000024 	.word	0x20000024

0800b298 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b088      	sub	sp, #32
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	617b      	str	r3, [r7, #20]
	sint8	ret = M2M_SUCCESS;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	77fb      	strb	r3, [r7, #31]
	tstrGpRegs strgp = {0};
 800b2a8:	f107 030c 	add.w	r3, r7, #12
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	605a      	str	r2, [r3, #4]
	if (pstrRev != NULL)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	f000 808a 	beq.w	800b3ce <nm_get_firmware_full_info+0x136>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
 800b2ba:	2228      	movs	r2, #40	@ 0x28
 800b2bc:	2100      	movs	r1, #0
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f7fe fa02 	bl	80096c8 <m2m_memset>
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
 800b2c4:	f107 0314 	add.w	r3, r7, #20
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	4844      	ldr	r0, [pc, #272]	@ (800b3dc <nm_get_firmware_full_info+0x144>)
 800b2cc:	f7ff ff10 	bl	800b0f0 <nm_read_reg_with_ret>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	77fb      	strb	r3, [r7, #31]
		if(ret == M2M_SUCCESS)
 800b2d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d178      	bne.n	800b3ce <nm_get_firmware_full_info+0x136>
		{
			if(reg != 0)
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d072      	beq.n	800b3c8 <nm_get_firmware_full_info+0x130>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800b2e8:	f107 010c 	add.w	r1, r7, #12
 800b2ec:	2208      	movs	r2, #8
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f7ff ff2c 	bl	800b14c <nm_read_block>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	77fb      	strb	r3, [r7, #31]
				if(ret == M2M_SUCCESS)
 800b2f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d167      	bne.n	800b3d0 <nm_get_firmware_full_info+0x138>
				{
					reg = strgp.u32Firmware_Ota_rev;
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	617b      	str	r3, [r7, #20]
					reg &= 0x0000ffff;
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	b29b      	uxth	r3, r3
 800b308:	617b      	str	r3, [r7, #20]
					if(reg != 0)
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d058      	beq.n	800b3c2 <nm_get_firmware_full_info+0x12a>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
 800b310:	697b      	ldr	r3, [r7, #20]
 800b312:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800b316:	2228      	movs	r2, #40	@ 0x28
 800b318:	6879      	ldr	r1, [r7, #4]
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7ff ff16 	bl	800b14c <nm_read_block>
 800b320:	4603      	mov	r3, r0
 800b322:	77fb      	strb	r3, [r7, #31]
						if(ret == M2M_SUCCESS)
 800b324:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d151      	bne.n	800b3d0 <nm_get_firmware_full_info+0x138>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	791b      	ldrb	r3, [r3, #4]
 800b330:	b21b      	sxth	r3, r3
 800b332:	021b      	lsls	r3, r3, #8
 800b334:	b21a      	sxth	r2, r3
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	795b      	ldrb	r3, [r3, #5]
 800b33a:	b21b      	sxth	r3, r3
 800b33c:	011b      	lsls	r3, r3, #4
 800b33e:	b21b      	sxth	r3, r3
 800b340:	b2db      	uxtb	r3, r3
 800b342:	b21b      	sxth	r3, r3
 800b344:	4313      	orrs	r3, r2
 800b346:	b21a      	sxth	r2, r3
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	799b      	ldrb	r3, [r3, #6]
 800b34c:	b21b      	sxth	r3, r3
 800b34e:	f003 030f 	and.w	r3, r3, #15
 800b352:	b21b      	sxth	r3, r3
 800b354:	4313      	orrs	r3, r2
 800b356:	b21b      	sxth	r3, r3
 800b358:	83bb      	strh	r3, [r7, #28]
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
 800b35a:	f241 3376 	movw	r3, #4982	@ 0x1376
 800b35e:	837b      	strh	r3, [r7, #26]
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	79db      	ldrb	r3, [r3, #7]
 800b364:	b21b      	sxth	r3, r3
 800b366:	021b      	lsls	r3, r3, #8
 800b368:	b21a      	sxth	r2, r3
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	7a1b      	ldrb	r3, [r3, #8]
 800b36e:	b21b      	sxth	r3, r3
 800b370:	011b      	lsls	r3, r3, #4
 800b372:	b21b      	sxth	r3, r3
 800b374:	b2db      	uxtb	r3, r3
 800b376:	b21b      	sxth	r3, r3
 800b378:	4313      	orrs	r3, r2
 800b37a:	b21a      	sxth	r2, r3
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	7a5b      	ldrb	r3, [r3, #9]
 800b380:	b21b      	sxth	r3, r3
 800b382:	f003 030f 	and.w	r3, r3, #15
 800b386:	b21b      	sxth	r3, r3
 800b388:	4313      	orrs	r3, r2
 800b38a:	b21b      	sxth	r3, r3
 800b38c:	833b      	strh	r3, [r7, #24]
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
 800b38e:	8bbb      	ldrh	r3, [r7, #28]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d005      	beq.n	800b3a0 <nm_get_firmware_full_info+0x108>
 800b394:	8b3b      	ldrh	r3, [r7, #24]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d002      	beq.n	800b3a0 <nm_get_firmware_full_info+0x108>
 800b39a:	8b3b      	ldrh	r3, [r7, #24]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d102      	bne.n	800b3a6 <nm_get_firmware_full_info+0x10e>
								ret = M2M_ERR_FAIL;
 800b3a0:	23f4      	movs	r3, #244	@ 0xf4
 800b3a2:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800b3a4:	e014      	b.n	800b3d0 <nm_get_firmware_full_info+0x138>
							}
							if(curr_drv_ver <  min_req_drv_ver) {
 800b3a6:	8b7a      	ldrh	r2, [r7, #26]
 800b3a8:	8b3b      	ldrh	r3, [r7, #24]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d202      	bcs.n	800b3b4 <nm_get_firmware_full_info+0x11c>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
 800b3ae:	23f3      	movs	r3, #243	@ 0xf3
 800b3b0:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800b3b2:	e00d      	b.n	800b3d0 <nm_get_firmware_full_info+0x138>
							}
							if(curr_drv_ver >  curr_firm_ver) {
 800b3b4:	8b7a      	ldrh	r2, [r7, #26]
 800b3b6:	8bbb      	ldrh	r3, [r7, #28]
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d909      	bls.n	800b3d0 <nm_get_firmware_full_info+0x138>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
 800b3bc:	23f3      	movs	r3, #243	@ 0xf3
 800b3be:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800b3c0:	e006      	b.n	800b3d0 <nm_get_firmware_full_info+0x138>
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
 800b3c2:	23f4      	movs	r3, #244	@ 0xf4
 800b3c4:	77fb      	strb	r3, [r7, #31]
 800b3c6:	e003      	b.n	800b3d0 <nm_get_firmware_full_info+0x138>
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
 800b3c8:	23f4      	movs	r3, #244	@ 0xf4
 800b3ca:	77fb      	strb	r3, [r7, #31]
 800b3cc:	e000      	b.n	800b3d0 <nm_get_firmware_full_info+0x138>
			}
		}
	}
EXIT:
 800b3ce:	bf00      	nop
	return ret;
 800b3d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3720      	adds	r7, #32
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	000c0008 	.word	0x000c0008

0800b3e0 <nm_drv_init_hold>:
ERR1:
	return ret;
}

sint8 nm_drv_init_hold(void)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b082      	sub	sp, #8
 800b3e4:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	71fb      	strb	r3, [r7, #7]

	ret = nm_bus_iface_init(NULL);
 800b3ea:	2000      	movs	r0, #0
 800b3ec:	f7ff fe48 	bl	800b080 <nm_bus_iface_init>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) {
 800b3f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d104      	bne.n	800b406 <nm_drv_init_hold+0x26>
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
 800b3fc:	f000 fd54 	bl	800bea8 <nm_spi_init>
#endif

	return ret;
 800b400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b404:	e002      	b.n	800b40c <nm_drv_init_hold+0x2c>
		goto ERR1;
 800b406:	bf00      	nop
ERR2:
	nm_bus_iface_deinit();
ERR1:
	return ret;
 800b408:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <nm_drv_init_start>:

sint8 nm_drv_init_start(void * arg)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b084      	sub	sp, #16
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800b41c:	2300      	movs	r3, #0
 800b41e:	73fb      	strb	r3, [r7, #15]
	uint8 u8Mode = M2M_WIFI_MODE_NORMAL;
 800b420:	2301      	movs	r3, #1
 800b422:	73bb      	strb	r3, [r7, #14]

	if(NULL != arg) {
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00a      	beq.n	800b440 <nm_drv_init_start+0x2c>
		u8Mode = *((uint8 *)arg);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	73bb      	strb	r3, [r7, #14]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
 800b430:	7bbb      	ldrb	r3, [r7, #14]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d002      	beq.n	800b43c <nm_drv_init_start+0x28>
 800b436:	7bbb      	ldrb	r3, [r7, #14]
 800b438:	2b04      	cmp	r3, #4
 800b43a:	d901      	bls.n	800b440 <nm_drv_init_start+0x2c>
			u8Mode = M2M_WIFI_MODE_NORMAL;
 800b43c:	2301      	movs	r3, #1
 800b43e:	73bb      	strb	r3, [r7, #14]
		}
	}

	ret = wait_for_bootrom(u8Mode);
 800b440:	7bbb      	ldrb	r3, [r7, #14]
 800b442:	4618      	mov	r0, r3
 800b444:	f7ff fd12 	bl	800ae6c <wait_for_bootrom>
 800b448:	4603      	mov	r3, r0
 800b44a:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800b44c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d11a      	bne.n	800b48a <nm_drv_init_start+0x76>
		goto ERR2;
	}

	ret = wait_for_firmware_start(u8Mode);
 800b454:	7bbb      	ldrb	r3, [r7, #14]
 800b456:	4618      	mov	r0, r3
 800b458:	f7ff fd9e 	bl	800af98 <wait_for_firmware_start>
 800b45c:	4603      	mov	r3, r0
 800b45e:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800b460:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d112      	bne.n	800b48e <nm_drv_init_start+0x7a>
		goto ERR2;
	}

	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
 800b468:	7bbb      	ldrb	r3, [r7, #14]
 800b46a:	2b02      	cmp	r3, #2
 800b46c:	d017      	beq.n	800b49e <nm_drv_init_start+0x8a>
 800b46e:	7bbb      	ldrb	r3, [r7, #14]
 800b470:	2b03      	cmp	r3, #3
 800b472:	d014      	beq.n	800b49e <nm_drv_init_start+0x8a>
		goto ERR1;
	} else {
		/*continue running*/
	}

	ret = enable_interrupts();
 800b474:	f7ff fb64 	bl	800ab40 <enable_interrupts>
 800b478:	4603      	mov	r3, r0
 800b47a:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800b47c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d106      	bne.n	800b492 <nm_drv_init_start+0x7e>
		M2M_ERR("failed to enable interrupts..\n");
		goto ERR2;
	}

	return ret;
 800b484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b488:	e00c      	b.n	800b4a4 <nm_drv_init_start+0x90>
		goto ERR2;
 800b48a:	bf00      	nop
 800b48c:	e002      	b.n	800b494 <nm_drv_init_start+0x80>
		goto ERR2;
 800b48e:	bf00      	nop
 800b490:	e000      	b.n	800b494 <nm_drv_init_start+0x80>
		goto ERR2;
 800b492:	bf00      	nop
ERR2:
	nm_bus_iface_deinit();
 800b494:	f7ff fe05 	bl	800b0a2 <nm_bus_iface_deinit>
#ifdef CONF_WINC_USE_SPI
	nm_spi_deinit();
 800b498:	f000 fd5a 	bl	800bf50 <nm_spi_deinit>
 800b49c:	e000      	b.n	800b4a0 <nm_drv_init_start+0x8c>
		goto ERR1;
 800b49e:	bf00      	nop
#endif
ERR1:
	return ret;
 800b4a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3710      	adds	r7, #16
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}

0800b4ac <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
 800b4b4:	f7ff fdbc 	bl	800b030 <chip_deinit>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800b4bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d113      	bne.n	800b4ec <nm_drv_deinit+0x40>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	f000 fe09 	bl	800c0dc <spi_flash_enable>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800b4ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10c      	bne.n	800b4f0 <nm_drv_deinit+0x44>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
 800b4d6:	f7ff fde4 	bl	800b0a2 <nm_bus_iface_deinit>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800b4de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d106      	bne.n	800b4f4 <nm_drv_deinit+0x48>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
 800b4e6:	f000 fd33 	bl	800bf50 <nm_spi_deinit>
 800b4ea:	e004      	b.n	800b4f6 <nm_drv_deinit+0x4a>
		goto ERR1;
 800b4ec:	bf00      	nop
 800b4ee:	e002      	b.n	800b4f6 <nm_drv_deinit+0x4a>
		goto ERR1;
 800b4f0:	bf00      	nop
 800b4f2:	e000      	b.n	800b4f6 <nm_drv_deinit+0x4a>
		goto ERR1;
 800b4f4:	bf00      	nop
#endif

ERR1:
	return ret;
 800b4f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3710      	adds	r7, #16
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}

0800b502 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static inline sint8 nmi_spi_read(uint8 *b, uint16 sz)
{
 800b502:	b580      	push	{r7, lr}
 800b504:	b082      	sub	sp, #8
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
 800b50a:	460b      	mov	r3, r1
 800b50c:	807b      	strh	r3, [r7, #2]
    return nm_spi_rw(NULL, b, sz);
 800b50e:	887b      	ldrh	r3, [r7, #2]
 800b510:	461a      	mov	r2, r3
 800b512:	6879      	ldr	r1, [r7, #4]
 800b514:	2000      	movs	r0, #0
 800b516:	f7fe f85f 	bl	80095d8 <nm_spi_rw>
 800b51a:	4603      	mov	r3, r0
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3708      	adds	r7, #8
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}

0800b524 <nmi_spi_write>:
static inline sint8 nmi_spi_write(uint8 *b, uint16 sz)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b082      	sub	sp, #8
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	460b      	mov	r3, r1
 800b52e:	807b      	strh	r3, [r7, #2]
    return nm_spi_rw(b, NULL, sz);
 800b530:	887b      	ldrh	r3, [r7, #2]
 800b532:	461a      	mov	r2, r3
 800b534:	2100      	movs	r1, #0
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f7fe f84e 	bl	80095d8 <nm_spi_rw>
 800b53c:	4603      	mov	r3, r0
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3708      	adds	r7, #8
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}

0800b546 <nmi_spi_writeread>:
static sint8 nmi_spi_writeread(uint8 *bw, uint8 *br, uint16 sz)
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b084      	sub	sp, #16
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	60f8      	str	r0, [r7, #12]
 800b54e:	60b9      	str	r1, [r7, #8]
 800b550:	4613      	mov	r3, r2
 800b552:	80fb      	strh	r3, [r7, #6]
    return nm_spi_rw(bw, br, sz);
 800b554:	88fb      	ldrh	r3, [r7, #6]
 800b556:	461a      	mov	r2, r3
 800b558:	68b9      	ldr	r1, [r7, #8]
 800b55a:	68f8      	ldr	r0, [r7, #12]
 800b55c:	f7fe f83c 	bl	80095d8 <nm_spi_rw>
 800b560:	4603      	mov	r3, r0
}
 800b562:	4618      	mov	r0, r3
 800b564:	3710      	adds	r7, #16
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
	...

0800b56c <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static inline uint8 crc7_byte(uint8 crc, uint8 data)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b083      	sub	sp, #12
 800b570:	af00      	add	r7, sp, #0
 800b572:	4603      	mov	r3, r0
 800b574:	460a      	mov	r2, r1
 800b576:	71fb      	strb	r3, [r7, #7]
 800b578:	4613      	mov	r3, r2
 800b57a:	71bb      	strb	r3, [r7, #6]
	return crc7_syndrome_table[(crc << 1) ^ data];
 800b57c:	79fb      	ldrb	r3, [r7, #7]
 800b57e:	005a      	lsls	r2, r3, #1
 800b580:	79bb      	ldrb	r3, [r7, #6]
 800b582:	4053      	eors	r3, r2
 800b584:	4a03      	ldr	r2, [pc, #12]	@ (800b594 <crc7_byte+0x28>)
 800b586:	5cd3      	ldrb	r3, [r2, r3]
}
 800b588:	4618      	mov	r0, r3
 800b58a:	370c      	adds	r7, #12
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr
 800b594:	0800d27c 	.word	0x0800d27c

0800b598 <crc7>:

static inline uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b084      	sub	sp, #16
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	4603      	mov	r3, r0
 800b5a0:	60b9      	str	r1, [r7, #8]
 800b5a2:	607a      	str	r2, [r7, #4]
 800b5a4:	73fb      	strb	r3, [r7, #15]
	while (len--)
 800b5a6:	e00a      	b.n	800b5be <crc7+0x26>
		crc = crc7_byte(crc, *buffer++);
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	1c5a      	adds	r2, r3, #1
 800b5ac:	60ba      	str	r2, [r7, #8]
 800b5ae:	781a      	ldrb	r2, [r3, #0]
 800b5b0:	7bfb      	ldrb	r3, [r7, #15]
 800b5b2:	4611      	mov	r1, r2
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f7ff ffd9 	bl	800b56c <crc7_byte>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	73fb      	strb	r3, [r7, #15]
	while (len--)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	1e5a      	subs	r2, r3, #1
 800b5c2:	607a      	str	r2, [r7, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1ef      	bne.n	800b5a8 <crc7+0x10>
	return crc;
 800b5c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3710      	adds	r7, #16
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}
	...

0800b5d4 <spi_cmd>:
	Spi protocol Function

********************************************/

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b088      	sub	sp, #32
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	60b9      	str	r1, [r7, #8]
 800b5dc:	607a      	str	r2, [r7, #4]
 800b5de:	603b      	str	r3, [r7, #0]
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	73fb      	strb	r3, [r7, #15]
	uint8 bc[9];
	uint8 len = 5;
 800b5e4:	2305      	movs	r3, #5
 800b5e6:	77fb      	strb	r3, [r7, #31]
	sint8 result = N_OK;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	77bb      	strb	r3, [r7, #30]

	bc[0] = cmd;
 800b5ec:	7bfb      	ldrb	r3, [r7, #15]
 800b5ee:	753b      	strb	r3, [r7, #20]
	switch (cmd) {
 800b5f0:	7bfb      	ldrb	r3, [r7, #15]
 800b5f2:	3bc1      	subs	r3, #193	@ 0xc1
 800b5f4:	2b0e      	cmp	r3, #14
 800b5f6:	f200 80cc 	bhi.w	800b792 <spi_cmd+0x1be>
 800b5fa:	a201      	add	r2, pc, #4	@ (adr r2, 800b600 <spi_cmd+0x2c>)
 800b5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b600:	0800b6b9 	.word	0x0800b6b9
 800b604:	0800b6b9 	.word	0x0800b6b9
 800b608:	0800b715 	.word	0x0800b715
 800b60c:	0800b659 	.word	0x0800b659
 800b610:	0800b683 	.word	0x0800b683
 800b614:	0800b695 	.word	0x0800b695
 800b618:	0800b6e3 	.word	0x0800b6e3
 800b61c:	0800b6e3 	.word	0x0800b6e3
 800b620:	0800b759 	.word	0x0800b759
 800b624:	0800b63d 	.word	0x0800b63d
 800b628:	0800b793 	.word	0x0800b793
 800b62c:	0800b793 	.word	0x0800b793
 800b630:	0800b793 	.word	0x0800b793
 800b634:	0800b793 	.word	0x0800b793
 800b638:	0800b6a7 	.word	0x0800b6a7
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	0c1b      	lsrs	r3, r3, #16
 800b640:	b2db      	uxtb	r3, r3
 800b642:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	0a1b      	lsrs	r3, r3, #8
 800b648:	b2db      	uxtb	r3, r3
 800b64a:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	b2db      	uxtb	r3, r3
 800b650:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800b652:	2305      	movs	r3, #5
 800b654:	77fb      	strb	r3, [r7, #31]
		break;
 800b656:	e09f      	b.n	800b798 <spi_cmd+0x1c4>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	0a1b      	lsrs	r3, r3, #8
 800b65c:	b2db      	uxtb	r3, r3
 800b65e:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 800b660:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b664:	2b00      	cmp	r3, #0
 800b666:	d004      	beq.n	800b672 <spi_cmd+0x9e>
 800b668:	7d7b      	ldrb	r3, [r7, #21]
 800b66a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b66e:	b2db      	uxtb	r3, r3
 800b670:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)adr;
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	b2db      	uxtb	r3, r3
 800b676:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800b678:	2300      	movs	r3, #0
 800b67a:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800b67c:	2305      	movs	r3, #5
 800b67e:	77fb      	strb	r3, [r7, #31]
		break;
 800b680:	e08a      	b.n	800b798 <spi_cmd+0x1c4>
#if defined(CMD_TERMINATE)
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
 800b682:	2300      	movs	r3, #0
 800b684:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 800b686:	2300      	movs	r3, #0
 800b688:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800b68a:	2300      	movs	r3, #0
 800b68c:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800b68e:	2305      	movs	r3, #5
 800b690:	77fb      	strb	r3, [r7, #31]
		break;
 800b692:	e081      	b.n	800b798 <spi_cmd+0x1c4>
#endif
#if defined(CMD_REPEAT)
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
 800b694:	2300      	movs	r3, #0
 800b696:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 800b698:	2300      	movs	r3, #0
 800b69a:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800b69c:	2300      	movs	r3, #0
 800b69e:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800b6a0:	2305      	movs	r3, #5
 800b6a2:	77fb      	strb	r3, [r7, #31]
		break;
 800b6a4:	e078      	b.n	800b798 <spi_cmd+0x1c4>
#endif
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
 800b6a6:	23ff      	movs	r3, #255	@ 0xff
 800b6a8:	757b      	strb	r3, [r7, #21]
		bc[2] = 0xff;
 800b6aa:	23ff      	movs	r3, #255	@ 0xff
 800b6ac:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0xff;
 800b6ae:	23ff      	movs	r3, #255	@ 0xff
 800b6b0:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800b6b2:	2305      	movs	r3, #5
 800b6b4:	77fb      	strb	r3, [r7, #31]
		break;
 800b6b6:	e06f      	b.n	800b798 <spi_cmd+0x1c4>
#if defined(CMD_DMA_WRITE) || defined(CMD_DMA_READ)
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	0c1b      	lsrs	r3, r3, #16
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	0a1b      	lsrs	r3, r3, #8
 800b6c4:	b2db      	uxtb	r3, r3
 800b6c6:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	b2db      	uxtb	r3, r3
 800b6cc:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 8);
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	0a1b      	lsrs	r3, r3, #8
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz);
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	b2db      	uxtb	r3, r3
 800b6da:	767b      	strb	r3, [r7, #25]
		len = 7;
 800b6dc:	2307      	movs	r3, #7
 800b6de:	77fb      	strb	r3, [r7, #31]
		break;
 800b6e0:	e05a      	b.n	800b798 <spi_cmd+0x1c4>
#endif
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	0c1b      	lsrs	r3, r3, #16
 800b6e6:	b2db      	uxtb	r3, r3
 800b6e8:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	0a1b      	lsrs	r3, r3, #8
 800b6ee:	b2db      	uxtb	r3, r3
 800b6f0:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	b2db      	uxtb	r3, r3
 800b6f6:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 16);
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	0c1b      	lsrs	r3, r3, #16
 800b6fc:	b2db      	uxtb	r3, r3
 800b6fe:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz >> 8);
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	0a1b      	lsrs	r3, r3, #8
 800b704:	b2db      	uxtb	r3, r3
 800b706:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(sz);
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	76bb      	strb	r3, [r7, #26]
		len = 8;
 800b70e:	2308      	movs	r3, #8
 800b710:	77fb      	strb	r3, [r7, #31]
		break;
 800b712:	e041      	b.n	800b798 <spi_cmd+0x1c4>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	0a1b      	lsrs	r3, r3, #8
 800b718:	b2db      	uxtb	r3, r3
 800b71a:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 800b71c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b720:	2b00      	cmp	r3, #0
 800b722:	d004      	beq.n	800b72e <spi_cmd+0x15a>
 800b724:	7d7b      	ldrb	r3, [r7, #21]
 800b726:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b72a:	b2db      	uxtb	r3, r3
 800b72c:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr);
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	b2db      	uxtb	r3, r3
 800b732:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(u32data >> 24);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	0e1b      	lsrs	r3, r3, #24
 800b738:	b2db      	uxtb	r3, r3
 800b73a:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 16);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	0c1b      	lsrs	r3, r3, #16
 800b740:	b2db      	uxtb	r3, r3
 800b742:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 8);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	0a1b      	lsrs	r3, r3, #8
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	b2db      	uxtb	r3, r3
 800b750:	76bb      	strb	r3, [r7, #26]
		len = 8;
 800b752:	2308      	movs	r3, #8
 800b754:	77fb      	strb	r3, [r7, #31]
		break;
 800b756:	e01f      	b.n	800b798 <spi_cmd+0x1c4>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	0c1b      	lsrs	r3, r3, #16
 800b75c:	b2db      	uxtb	r3, r3
 800b75e:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	0a1b      	lsrs	r3, r3, #8
 800b764:	b2db      	uxtb	r3, r3
 800b766:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(adr);
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 24);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	0e1b      	lsrs	r3, r3, #24
 800b772:	b2db      	uxtb	r3, r3
 800b774:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 16);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	0c1b      	lsrs	r3, r3, #16
 800b77a:	b2db      	uxtb	r3, r3
 800b77c:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data >> 8);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	0a1b      	lsrs	r3, r3, #8
 800b782:	b2db      	uxtb	r3, r3
 800b784:	76bb      	strb	r3, [r7, #26]
		bc[7] = (uint8)(u32data);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	b2db      	uxtb	r3, r3
 800b78a:	76fb      	strb	r3, [r7, #27]
		len = 9;
 800b78c:	2309      	movs	r3, #9
 800b78e:	77fb      	strb	r3, [r7, #31]
		break;
 800b790:	e002      	b.n	800b798 <spi_cmd+0x1c4>
	default:
		result = N_FAIL;
 800b792:	23ff      	movs	r3, #255	@ 0xff
 800b794:	77bb      	strb	r3, [r7, #30]
		break;
 800b796:	bf00      	nop
	}

    if(result == N_OK) {
 800b798:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d127      	bne.n	800b7f0 <spi_cmd+0x21c>
		if (!gu8Crc_off)
 800b7a0:	4b16      	ldr	r3, [pc, #88]	@ (800b7fc <spi_cmd+0x228>)
 800b7a2:	781b      	ldrb	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d113      	bne.n	800b7d0 <spi_cmd+0x1fc>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
 800b7a8:	7ffb      	ldrb	r3, [r7, #31]
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	461a      	mov	r2, r3
 800b7ae:	f107 0314 	add.w	r3, r7, #20
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	207f      	movs	r0, #127	@ 0x7f
 800b7b6:	f7ff feef 	bl	800b598 <crc7>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	461a      	mov	r2, r3
 800b7be:	7ffb      	ldrb	r3, [r7, #31]
 800b7c0:	3b01      	subs	r3, #1
 800b7c2:	0052      	lsls	r2, r2, #1
 800b7c4:	b2d2      	uxtb	r2, r2
 800b7c6:	3320      	adds	r3, #32
 800b7c8:	443b      	add	r3, r7
 800b7ca:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800b7ce:	e002      	b.n	800b7d6 <spi_cmd+0x202>
		else
			len-=1;
 800b7d0:	7ffb      	ldrb	r3, [r7, #31]
 800b7d2:	3b01      	subs	r3, #1
 800b7d4:	77fb      	strb	r3, [r7, #31]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
 800b7d6:	7ffb      	ldrb	r3, [r7, #31]
 800b7d8:	b29a      	uxth	r2, r3
 800b7da:	f107 0314 	add.w	r3, r7, #20
 800b7de:	4611      	mov	r1, r2
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7ff fe9f 	bl	800b524 <nmi_spi_write>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d001      	beq.n	800b7f0 <spi_cmd+0x21c>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
			result = N_FAIL;
 800b7ec:	23ff      	movs	r3, #255	@ 0xff
 800b7ee:	77bb      	strb	r3, [r7, #30]
		}
	}

	return result;
 800b7f0:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3720      	adds	r7, #32
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}
 800b7fc:	200030c0 	.word	0x200030c0

0800b800 <spi_data_rsp>:

static sint8 spi_data_rsp(uint8 cmd)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b084      	sub	sp, #16
 800b804:	af00      	add	r7, sp, #0
 800b806:	4603      	mov	r3, r0
 800b808:	71fb      	strb	r3, [r7, #7]
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;
 800b80a:	2300      	movs	r3, #0
 800b80c:	73bb      	strb	r3, [r7, #14]

    if (!gu8Crc_off)
 800b80e:	4b18      	ldr	r3, [pc, #96]	@ (800b870 <spi_data_rsp+0x70>)
 800b810:	781b      	ldrb	r3, [r3, #0]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d102      	bne.n	800b81c <spi_data_rsp+0x1c>
		len = 2;
 800b816:	2302      	movs	r3, #2
 800b818:	73fb      	strb	r3, [r7, #15]
 800b81a:	e001      	b.n	800b820 <spi_data_rsp+0x20>
	else
		len = 3;
 800b81c:	2303      	movs	r3, #3
 800b81e:	73fb      	strb	r3, [r7, #15]

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
 800b820:	7bfb      	ldrb	r3, [r7, #15]
 800b822:	b29a      	uxth	r2, r3
 800b824:	f107 0308 	add.w	r3, r7, #8
 800b828:	4611      	mov	r1, r2
 800b82a:	4618      	mov	r0, r3
 800b82c:	f7ff fe69 	bl	800b502 <nmi_spi_read>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	d002      	beq.n	800b83c <spi_data_rsp+0x3c>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
		result = N_FAIL;
 800b836:	23ff      	movs	r3, #255	@ 0xff
 800b838:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 800b83a:	e013      	b.n	800b864 <spi_data_rsp+0x64>
	}
		
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
 800b83c:	7bfb      	ldrb	r3, [r7, #15]
 800b83e:	3b01      	subs	r3, #1
 800b840:	3310      	adds	r3, #16
 800b842:	443b      	add	r3, r7
 800b844:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d107      	bne.n	800b85c <spi_data_rsp+0x5c>
 800b84c:	7bfb      	ldrb	r3, [r7, #15]
 800b84e:	3b02      	subs	r3, #2
 800b850:	3310      	adds	r3, #16
 800b852:	443b      	add	r3, r7
 800b854:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800b858:	2bc3      	cmp	r3, #195	@ 0xc3
 800b85a:	d002      	beq.n	800b862 <spi_data_rsp+0x62>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
		result = N_FAIL;
 800b85c:	23ff      	movs	r3, #255	@ 0xff
 800b85e:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 800b860:	e000      	b.n	800b864 <spi_data_rsp+0x64>
	}
_fail_:
 800b862:	bf00      	nop

	return result;
 800b864:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3710      	adds	r7, #16
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}
 800b870:	200030c0 	.word	0x200030c0

0800b874 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b084      	sub	sp, #16
 800b878:	af00      	add	r7, sp, #0
 800b87a:	4603      	mov	r3, r0
 800b87c:	71fb      	strb	r3, [r7, #7]
	uint8 rsp;
	sint8 result = N_OK;
 800b87e:	2300      	movs	r3, #0
 800b880:	73fb      	strb	r3, [r7, #15]

	/**
		Command/Control response
	**/
#if defined(CMD_TERMINATE)
    if(cmd == CMD_TERMINATE) {
 800b882:	79fb      	ldrb	r3, [r7, #7]
 800b884:	2bc5      	cmp	r3, #197	@ 0xc5
 800b886:	d10b      	bne.n	800b8a0 <spi_cmd_rsp+0x2c>
        if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800b888:	f107 030d 	add.w	r3, r7, #13
 800b88c:	2101      	movs	r1, #1
 800b88e:	4618      	mov	r0, r3
 800b890:	f7ff fe37 	bl	800b502 <nmi_spi_read>
 800b894:	4603      	mov	r3, r0
 800b896:	2b00      	cmp	r3, #0
 800b898:	d002      	beq.n	800b8a0 <spi_cmd_rsp+0x2c>
            result = N_FAIL;
 800b89a:	23ff      	movs	r3, #255	@ 0xff
 800b89c:	73fb      	strb	r3, [r7, #15]
            goto _fail_;
 800b89e:	e042      	b.n	800b926 <spi_cmd_rsp+0xb2>
        }
    }
#endif
#if defined(CMD_REPEAT)
    if(cmd == CMD_REPEAT) {
 800b8a0:	79fb      	ldrb	r3, [r7, #7]
 800b8a2:	2bc6      	cmp	r3, #198	@ 0xc6
 800b8a4:	d10b      	bne.n	800b8be <spi_cmd_rsp+0x4a>
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800b8a6:	f107 030d 	add.w	r3, r7, #13
 800b8aa:	2101      	movs	r1, #1
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f7ff fe28 	bl	800b502 <nmi_spi_read>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d002      	beq.n	800b8be <spi_cmd_rsp+0x4a>
			result = N_FAIL;
 800b8b8:	23ff      	movs	r3, #255	@ 0xff
 800b8ba:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800b8bc:	e033      	b.n	800b926 <spi_cmd_rsp+0xb2>
		}
	}
#endif

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 800b8be:	230a      	movs	r3, #10
 800b8c0:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800b8c2:	f107 030d 	add.w	r3, r7, #13
 800b8c6:	2101      	movs	r1, #1
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f7ff fe1a 	bl	800b502 <nmi_spi_read>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d002      	beq.n	800b8da <spi_cmd_rsp+0x66>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
 800b8d4:	23ff      	movs	r3, #255	@ 0xff
 800b8d6:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800b8d8:	e025      	b.n	800b926 <spi_cmd_rsp+0xb2>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
 800b8da:	7b7b      	ldrb	r3, [r7, #13]
 800b8dc:	79fa      	ldrb	r2, [r7, #7]
 800b8de:	429a      	cmp	r2, r3
 800b8e0:	d007      	beq.n	800b8f2 <spi_cmd_rsp+0x7e>
 800b8e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b8e6:	b2da      	uxtb	r2, r3
 800b8e8:	3a01      	subs	r2, #1
 800b8ea:	b2d2      	uxtb	r2, r2
 800b8ec:	73ba      	strb	r2, [r7, #14]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	dce7      	bgt.n	800b8c2 <spi_cmd_rsp+0x4e>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 800b8f2:	230a      	movs	r3, #10
 800b8f4:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800b8f6:	f107 030d 	add.w	r3, r7, #13
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f7ff fe00 	bl	800b502 <nmi_spi_read>
 800b902:	4603      	mov	r3, r0
 800b904:	2b00      	cmp	r3, #0
 800b906:	d002      	beq.n	800b90e <spi_cmd_rsp+0x9a>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
 800b908:	23ff      	movs	r3, #255	@ 0xff
 800b90a:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800b90c:	e00b      	b.n	800b926 <spi_cmd_rsp+0xb2>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
 800b90e:	7b7b      	ldrb	r3, [r7, #13]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d007      	beq.n	800b924 <spi_cmd_rsp+0xb0>
 800b914:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b918:	b2da      	uxtb	r2, r3
 800b91a:	3a01      	subs	r2, #1
 800b91c:	b2d2      	uxtb	r2, r2
 800b91e:	73ba      	strb	r2, [r7, #14]
 800b920:	2b00      	cmp	r3, #0
 800b922:	dce8      	bgt.n	800b8f6 <spi_cmd_rsp+0x82>

_fail_:
 800b924:	bf00      	nop

	return result;
 800b926:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	3710      	adds	r7, #16
 800b92e:	46bd      	mov	sp, r7
 800b930:	bd80      	pop	{r7, pc}

0800b932 <nm_spi_reset>:

sint8 nm_spi_reset(void)
{
 800b932:	b580      	push	{r7, lr}
 800b934:	b086      	sub	sp, #24
 800b936:	af02      	add	r7, sp, #8
	//M2M_INFO("Reset Spi\n");
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800b938:	2300      	movs	r3, #0
 800b93a:	9300      	str	r3, [sp, #0]
 800b93c:	2300      	movs	r3, #0
 800b93e:	2200      	movs	r2, #0
 800b940:	2100      	movs	r1, #0
 800b942:	20cf      	movs	r0, #207	@ 0xcf
 800b944:	f7ff fe46 	bl	800b5d4 <spi_cmd>

	if(spi_cmd_rsp(CMD_RESET) != N_OK) {
 800b948:	20cf      	movs	r0, #207	@ 0xcf
 800b94a:	f7ff ff93 	bl	800b874 <spi_cmd_rsp>
 800b94e:	4603      	mov	r3, r0
 800b950:	2b00      	cmp	r3, #0
 800b952:	d010      	beq.n	800b976 <nm_spi_reset+0x44>
		// Reset command failed, need to send repeated 1's until reset occurs
		uint8 w_buf[8] = {0xFF};
 800b954:	23ff      	movs	r3, #255	@ 0xff
 800b956:	60bb      	str	r3, [r7, #8]
 800b958:	2300      	movs	r3, #0
 800b95a:	60fb      	str	r3, [r7, #12]
		uint8 r_buf[8];
		M2M_ERR("[nmi spi]: Failed rst cmd response\n");
		nmi_spi_writeread(w_buf, r_buf, 8);
 800b95c:	4639      	mov	r1, r7
 800b95e:	f107 0308 	add.w	r3, r7, #8
 800b962:	2208      	movs	r2, #8
 800b964:	4618      	mov	r0, r3
 800b966:	f7ff fdee 	bl	800b546 <nmi_spi_writeread>
		if(r_buf[7] != 0xFF)
 800b96a:	79fb      	ldrb	r3, [r7, #7]
 800b96c:	2bff      	cmp	r3, #255	@ 0xff
 800b96e:	d002      	beq.n	800b976 <nm_spi_reset+0x44>
		{
			M2M_ERR("[nmi spi]: Failed repeated reset\n");
			return N_FAIL;
 800b970:	f04f 33ff 	mov.w	r3, #4294967295
 800b974:	e000      	b.n	800b978 <nm_spi_reset+0x46>
		}
	}
	return N_OK;
 800b976:	2300      	movs	r3, #0
}
 800b978:	4618      	mov	r0, r3
 800b97a:	3710      	adds	r7, #16
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bd80      	pop	{r7, pc}

0800b980 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b086      	sub	sp, #24
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
 800b988:	460b      	mov	r3, r1
 800b98a:	807b      	strh	r3, [r7, #2]
 800b98c:	4613      	mov	r3, r2
 800b98e:	707b      	strb	r3, [r7, #1]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
 800b990:	2300      	movs	r3, #0
 800b992:	747b      	strb	r3, [r7, #17]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
 800b994:	2300      	movs	r3, #0
 800b996:	82bb      	strh	r3, [r7, #20]
	do {
		if (sz <= DATA_PKT_SZ)
 800b998:	887b      	ldrh	r3, [r7, #2]
 800b99a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b99e:	d802      	bhi.n	800b9a6 <spi_data_read+0x26>
			nbytes = sz;
 800b9a0:	887b      	ldrh	r3, [r7, #2]
 800b9a2:	827b      	strh	r3, [r7, #18]
 800b9a4:	e002      	b.n	800b9ac <spi_data_read+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 800b9a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b9aa:	827b      	strh	r3, [r7, #18]

		/**
			Data Response header
		**/
		retry = SPI_RESP_RETRY_COUNT;
 800b9ac:	230a      	movs	r3, #10
 800b9ae:	82fb      	strh	r3, [r7, #22]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800b9b0:	f107 030b 	add.w	r3, r7, #11
 800b9b4:	2101      	movs	r1, #1
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f7ff fda3 	bl	800b502 <nmi_spi_read>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d002      	beq.n	800b9c8 <spi_data_read+0x48>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
				result = N_FAIL;
 800b9c2:	23ff      	movs	r3, #255	@ 0xff
 800b9c4:	747b      	strb	r3, [r7, #17]
				break;
 800b9c6:	e00e      	b.n	800b9e6 <spi_data_read+0x66>
			}
            if((rsp & 0xf0) == 0xf0)
 800b9c8:	7afb      	ldrb	r3, [r7, #11]
 800b9ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b9ce:	2bf0      	cmp	r3, #240	@ 0xf0
 800b9d0:	d008      	beq.n	800b9e4 <spi_data_read+0x64>
				break;
		} while (retry--);
 800b9d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800b9d6:	b29a      	uxth	r2, r3
 800b9d8:	3a01      	subs	r2, #1
 800b9da:	b292      	uxth	r2, r2
 800b9dc:	82fa      	strh	r2, [r7, #22]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d1e6      	bne.n	800b9b0 <spi_data_read+0x30>
 800b9e2:	e000      	b.n	800b9e6 <spi_data_read+0x66>
				break;
 800b9e4:	bf00      	nop

		if (result == N_FAIL)
 800b9e6:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b9ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9ee:	d035      	beq.n	800ba5c <spi_data_read+0xdc>
			break;

		if (retry <= 0) {
 800b9f0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	dc02      	bgt.n	800b9fe <spi_data_read+0x7e>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
			result = N_FAIL;
 800b9f8:	23ff      	movs	r3, #255	@ 0xff
 800b9fa:	747b      	strb	r3, [r7, #17]
			break;
 800b9fc:	e02f      	b.n	800ba5e <spi_data_read+0xde>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
 800b9fe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	4413      	add	r3, r2
 800ba06:	8a7a      	ldrh	r2, [r7, #18]
 800ba08:	4611      	mov	r1, r2
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7ff fd79 	bl	800b502 <nmi_spi_read>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d002      	beq.n	800ba1c <spi_data_read+0x9c>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
			result = N_FAIL;
 800ba16:	23ff      	movs	r3, #255	@ 0xff
 800ba18:	747b      	strb	r3, [r7, #17]
			break;
 800ba1a:	e020      	b.n	800ba5e <spi_data_read+0xde>
		}
		if(!clockless)
 800ba1c:	787b      	ldrb	r3, [r7, #1]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d10f      	bne.n	800ba42 <spi_data_read+0xc2>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
 800ba22:	4b12      	ldr	r3, [pc, #72]	@ (800ba6c <spi_data_read+0xec>)
 800ba24:	781b      	ldrb	r3, [r3, #0]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d10b      	bne.n	800ba42 <spi_data_read+0xc2>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
 800ba2a:	f107 030c 	add.w	r3, r7, #12
 800ba2e:	2102      	movs	r1, #2
 800ba30:	4618      	mov	r0, r3
 800ba32:	f7ff fd66 	bl	800b502 <nmi_spi_read>
 800ba36:	4603      	mov	r3, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d002      	beq.n	800ba42 <spi_data_read+0xc2>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
					result = N_FAIL;
 800ba3c:	23ff      	movs	r3, #255	@ 0xff
 800ba3e:	747b      	strb	r3, [r7, #17]
					break;
 800ba40:	e00d      	b.n	800ba5e <spi_data_read+0xde>
				}
			}
		}
		ix += nbytes;
 800ba42:	8aba      	ldrh	r2, [r7, #20]
 800ba44:	8a7b      	ldrh	r3, [r7, #18]
 800ba46:	4413      	add	r3, r2
 800ba48:	b29b      	uxth	r3, r3
 800ba4a:	82bb      	strh	r3, [r7, #20]
		sz -= nbytes;
 800ba4c:	8a7b      	ldrh	r3, [r7, #18]
 800ba4e:	887a      	ldrh	r2, [r7, #2]
 800ba50:	1ad3      	subs	r3, r2, r3
 800ba52:	807b      	strh	r3, [r7, #2]

	} while (sz);
 800ba54:	887b      	ldrh	r3, [r7, #2]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d19e      	bne.n	800b998 <spi_data_read+0x18>
 800ba5a:	e000      	b.n	800ba5e <spi_data_read+0xde>
			break;
 800ba5c:	bf00      	nop

	return result;
 800ba5e:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3718      	adds	r7, #24
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}
 800ba6a:	bf00      	nop
 800ba6c:	200030c0 	.word	0x200030c0

0800ba70 <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b086      	sub	sp, #24
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	460b      	mov	r3, r1
 800ba7a:	807b      	strh	r3, [r7, #2]
    sint16 ix = 0;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	82fb      	strh	r3, [r7, #22]
	uint16 nbytes;
    sint8 result = N_OK;
 800ba80:	2300      	movs	r3, #0
 800ba82:	74fb      	strb	r3, [r7, #19]
	uint8 cmd, order, crc[2] = {0};
 800ba84:	2300      	movs	r3, #0
 800ba86:	81bb      	strh	r3, [r7, #12]

	/**
		Data
	**/
	do {
		if (sz <= DATA_PKT_SZ)
 800ba88:	887b      	ldrh	r3, [r7, #2]
 800ba8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba8e:	d802      	bhi.n	800ba96 <spi_data_write+0x26>
			nbytes = sz;
 800ba90:	887b      	ldrh	r3, [r7, #2]
 800ba92:	82bb      	strh	r3, [r7, #20]
 800ba94:	e002      	b.n	800ba9c <spi_data_write+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 800ba96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ba9a:	82bb      	strh	r3, [r7, #20]

		/**
			Write command
		**/
		cmd = 0xf0;
 800ba9c:	23f0      	movs	r3, #240	@ 0xf0
 800ba9e:	747b      	strb	r3, [r7, #17]
		if (ix == 0)  {
 800baa0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d109      	bne.n	800babc <spi_data_write+0x4c>
			if (sz <= DATA_PKT_SZ)
 800baa8:	887b      	ldrh	r3, [r7, #2]
 800baaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800baae:	d802      	bhi.n	800bab6 <spi_data_write+0x46>
				order = 0x3;
 800bab0:	2303      	movs	r3, #3
 800bab2:	74bb      	strb	r3, [r7, #18]
 800bab4:	e00b      	b.n	800bace <spi_data_write+0x5e>
			else
				order = 0x1;
 800bab6:	2301      	movs	r3, #1
 800bab8:	74bb      	strb	r3, [r7, #18]
 800baba:	e008      	b.n	800bace <spi_data_write+0x5e>
		} else {
			if (sz <= DATA_PKT_SZ)
 800babc:	887b      	ldrh	r3, [r7, #2]
 800babe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bac2:	d802      	bhi.n	800baca <spi_data_write+0x5a>
				order = 0x3;
 800bac4:	2303      	movs	r3, #3
 800bac6:	74bb      	strb	r3, [r7, #18]
 800bac8:	e001      	b.n	800bace <spi_data_write+0x5e>
			else
				order = 0x2;
 800baca:	2302      	movs	r3, #2
 800bacc:	74bb      	strb	r3, [r7, #18]
		}
		cmd |= order;
 800bace:	7c7a      	ldrb	r2, [r7, #17]
 800bad0:	7cbb      	ldrb	r3, [r7, #18]
 800bad2:	4313      	orrs	r3, r2
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	747b      	strb	r3, [r7, #17]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
 800bad8:	f107 0311 	add.w	r3, r7, #17
 800badc:	2101      	movs	r1, #1
 800bade:	4618      	mov	r0, r3
 800bae0:	f7ff fd20 	bl	800b524 <nmi_spi_write>
 800bae4:	4603      	mov	r3, r0
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d002      	beq.n	800baf0 <spi_data_write+0x80>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
			result = N_FAIL;
 800baea:	23ff      	movs	r3, #255	@ 0xff
 800baec:	74fb      	strb	r3, [r7, #19]
			break;
 800baee:	e02a      	b.n	800bb46 <spi_data_write+0xd6>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
 800baf0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	4413      	add	r3, r2
 800baf8:	8aba      	ldrh	r2, [r7, #20]
 800bafa:	4611      	mov	r1, r2
 800bafc:	4618      	mov	r0, r3
 800bafe:	f7ff fd11 	bl	800b524 <nmi_spi_write>
 800bb02:	4603      	mov	r3, r0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d002      	beq.n	800bb0e <spi_data_write+0x9e>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
			result = N_FAIL;
 800bb08:	23ff      	movs	r3, #255	@ 0xff
 800bb0a:	74fb      	strb	r3, [r7, #19]
			break;
 800bb0c:	e01b      	b.n	800bb46 <spi_data_write+0xd6>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
 800bb0e:	4b11      	ldr	r3, [pc, #68]	@ (800bb54 <spi_data_write+0xe4>)
 800bb10:	781b      	ldrb	r3, [r3, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d10b      	bne.n	800bb2e <spi_data_write+0xbe>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
 800bb16:	f107 030c 	add.w	r3, r7, #12
 800bb1a:	2102      	movs	r1, #2
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f7ff fd01 	bl	800b524 <nmi_spi_write>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d002      	beq.n	800bb2e <spi_data_write+0xbe>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
				result = N_FAIL;
 800bb28:	23ff      	movs	r3, #255	@ 0xff
 800bb2a:	74fb      	strb	r3, [r7, #19]
				break;
 800bb2c:	e00b      	b.n	800bb46 <spi_data_write+0xd6>
			}
		}

		ix += nbytes;
 800bb2e:	8afa      	ldrh	r2, [r7, #22]
 800bb30:	8abb      	ldrh	r3, [r7, #20]
 800bb32:	4413      	add	r3, r2
 800bb34:	b29b      	uxth	r3, r3
 800bb36:	82fb      	strh	r3, [r7, #22]
		sz -= nbytes;
 800bb38:	887a      	ldrh	r2, [r7, #2]
 800bb3a:	8abb      	ldrh	r3, [r7, #20]
 800bb3c:	1ad3      	subs	r3, r2, r3
 800bb3e:	807b      	strh	r3, [r7, #2]
	} while (sz);
 800bb40:	887b      	ldrh	r3, [r7, #2]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1a0      	bne.n	800ba88 <spi_data_write+0x18>


	return result;
 800bb46:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3718      	adds	r7, #24
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}
 800bb52:	bf00      	nop
 800bb54:	200030c0 	.word	0x200030c0

0800bb58 <nm_spi_write_reg>:
 *  @param[in]  u32Val
 *                  Value to be written to the register
 *  @return     @ref M2M_SUCCESS in case of success and @ref M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_spi_write_reg(uint32 addr, uint32 u32data)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b086      	sub	sp, #24
 800bb5c:	af02      	add	r7, sp, #8
 800bb5e:	6078      	str	r0, [r7, #4]
 800bb60:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 800bb62:	230a      	movs	r3, #10
 800bb64:	73fb      	strb	r3, [r7, #15]
	sint8 result = N_OK;
 800bb66:	2300      	movs	r3, #0
 800bb68:	73bb      	strb	r3, [r7, #14]
	uint8 cmd = CMD_SINGLE_WRITE;
 800bb6a:	23c9      	movs	r3, #201	@ 0xc9
 800bb6c:	737b      	strb	r3, [r7, #13]
	uint8 clockless = 0;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	733b      	strb	r3, [r7, #12]
	
_RETRY_:	
	if (addr <= 0x30)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2b30      	cmp	r3, #48	@ 0x30
 800bb76:	d803      	bhi.n	800bb80 <nm_spi_write_reg+0x28>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
 800bb78:	23c3      	movs	r3, #195	@ 0xc3
 800bb7a:	737b      	strb	r3, [r7, #13]
		clockless = 1;
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	733b      	strb	r3, [r7, #12]
	}

	result = spi_cmd(cmd, addr, u32data, 4, clockless);
 800bb80:	7b78      	ldrb	r0, [r7, #13]
 800bb82:	7b3b      	ldrb	r3, [r7, #12]
 800bb84:	9300      	str	r3, [sp, #0]
 800bb86:	2304      	movs	r3, #4
 800bb88:	683a      	ldr	r2, [r7, #0]
 800bb8a:	6879      	ldr	r1, [r7, #4]
 800bb8c:	f7ff fd22 	bl	800b5d4 <spi_cmd>
 800bb90:	4603      	mov	r3, r0
 800bb92:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800bb94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d109      	bne.n	800bbb0 <nm_spi_write_reg+0x58>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800bb9c:	7b7b      	ldrb	r3, [r7, #13]
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7ff fe68 	bl	800b874 <spi_cmd_rsp>
 800bba4:	4603      	mov	r3, r0
 800bba6:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800bba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbac:	2b00      	cmp	r3, #0
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}
_FAIL_:
 800bbae:	e000      	b.n	800bbb2 <nm_spi_write_reg+0x5a>
		goto _FAIL_;
 800bbb0:	bf00      	nop
	if(result != N_OK)
 800bbb2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d017      	beq.n	800bbea <nm_spi_write_reg+0x92>
	{
		nm_bsp_sleep(1);
 800bbba:	2001      	movs	r0, #1
 800bbbc:	f7fd fc50 	bl	8009460 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	9300      	str	r3, [sp, #0]
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	2100      	movs	r1, #0
 800bbca:	20cf      	movs	r0, #207	@ 0xcf
 800bbcc:	f7ff fd02 	bl	800b5d4 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800bbd0:	20cf      	movs	r0, #207	@ 0xcf
 800bbd2:	f7ff fe4f 	bl	800b874 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %x %x\n",retry,addr,u32data);
		nm_bsp_sleep(1);
 800bbd6:	2001      	movs	r0, #1
 800bbd8:	f7fd fc42 	bl	8009460 <nm_bsp_sleep>
		retry--;
 800bbdc:	7bfb      	ldrb	r3, [r7, #15]
 800bbde:	3b01      	subs	r3, #1
 800bbe0:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 800bbe2:	7bfb      	ldrb	r3, [r7, #15]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d000      	beq.n	800bbea <nm_spi_write_reg+0x92>
 800bbe8:	e7c3      	b.n	800bb72 <nm_spi_write_reg+0x1a>
	}

	return result;
 800bbea:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3710      	adds	r7, #16
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}

0800bbf6 <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
 800bbf6:	b580      	push	{r7, lr}
 800bbf8:	b088      	sub	sp, #32
 800bbfa:	af02      	add	r7, sp, #8
 800bbfc:	60f8      	str	r0, [r7, #12]
 800bbfe:	60b9      	str	r1, [r7, #8]
 800bc00:	4613      	mov	r3, r2
 800bc02:	80fb      	strh	r3, [r7, #6]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 800bc04:	230a      	movs	r3, #10
 800bc06:	75bb      	strb	r3, [r7, #22]
	uint8 cmd = CMD_DMA_EXT_WRITE;
 800bc08:	23c7      	movs	r3, #199	@ 0xc7
 800bc0a:	757b      	strb	r3, [r7, #21]
_RETRY_:
	/**
		Command
	**/
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
 800bc0c:	88fb      	ldrh	r3, [r7, #6]
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d101      	bne.n	800bc16 <nm_spi_write+0x20>
		size = 2;
 800bc12:	2302      	movs	r3, #2
 800bc14:	80fb      	strh	r3, [r7, #6]

	result = spi_cmd(cmd, addr, 0, size,0);
 800bc16:	88fb      	ldrh	r3, [r7, #6]
 800bc18:	7d78      	ldrb	r0, [r7, #21]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	9200      	str	r2, [sp, #0]
 800bc1e:	2200      	movs	r2, #0
 800bc20:	68f9      	ldr	r1, [r7, #12]
 800bc22:	f7ff fcd7 	bl	800b5d4 <spi_cmd>
 800bc26:	4603      	mov	r3, r0
 800bc28:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800bc2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d11e      	bne.n	800bc70 <nm_spi_write+0x7a>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800bc32:	7d7b      	ldrb	r3, [r7, #21]
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7ff fe1d 	bl	800b874 <spi_cmd_rsp>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800bc3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d116      	bne.n	800bc74 <nm_spi_write+0x7e>
	}

	/**
		Data
	**/
	result = spi_data_write(buf, size);
 800bc46:	88fb      	ldrh	r3, [r7, #6]
 800bc48:	4619      	mov	r1, r3
 800bc4a:	68b8      	ldr	r0, [r7, #8]
 800bc4c:	f7ff ff10 	bl	800ba70 <spi_data_write>
 800bc50:	4603      	mov	r3, r0
 800bc52:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800bc54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d10d      	bne.n	800bc78 <nm_spi_write+0x82>
		goto _FAIL_;
	}
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
 800bc5c:	7d7b      	ldrb	r3, [r7, #21]
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7ff fdce 	bl	800b800 <spi_data_rsp>
 800bc64:	4603      	mov	r3, r0
 800bc66:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800bc68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc6c:	2b00      	cmp	r3, #0
		M2M_ERR("[nmi spi]: Failed block data write...\n");
		goto _FAIL_;
	}
	
_FAIL_:
 800bc6e:	e004      	b.n	800bc7a <nm_spi_write+0x84>
		goto _FAIL_;
 800bc70:	bf00      	nop
 800bc72:	e002      	b.n	800bc7a <nm_spi_write+0x84>
		goto _FAIL_;
 800bc74:	bf00      	nop
 800bc76:	e000      	b.n	800bc7a <nm_spi_write+0x84>
		goto _FAIL_;
 800bc78:	bf00      	nop
	if(result != N_OK)
 800bc7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d017      	beq.n	800bcb2 <nm_spi_write+0xbc>
	{
		nm_bsp_sleep(1);
 800bc82:	2001      	movs	r0, #1
 800bc84:	f7fd fbec 	bl	8009460 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800bc88:	2300      	movs	r3, #0
 800bc8a:	9300      	str	r3, [sp, #0]
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	2200      	movs	r2, #0
 800bc90:	2100      	movs	r1, #0
 800bc92:	20cf      	movs	r0, #207	@ 0xcf
 800bc94:	f7ff fc9e 	bl	800b5d4 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800bc98:	20cf      	movs	r0, #207	@ 0xcf
 800bc9a:	f7ff fdeb 	bl	800b874 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %x %d\n",retry,addr,size);
		nm_bsp_sleep(1);
 800bc9e:	2001      	movs	r0, #1
 800bca0:	f7fd fbde 	bl	8009460 <nm_bsp_sleep>
		retry--;
 800bca4:	7dbb      	ldrb	r3, [r7, #22]
 800bca6:	3b01      	subs	r3, #1
 800bca8:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 800bcaa:	7dbb      	ldrb	r3, [r7, #22]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d000      	beq.n	800bcb2 <nm_spi_write+0xbc>
 800bcb0:	e7ac      	b.n	800bc0c <nm_spi_write+0x16>
	}


	return result;
 800bcb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	3718      	adds	r7, #24
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}

0800bcbe <nm_spi_read_reg_with_ret>:
 *  @param[out] pu32RetVal
 *                  Pointer to u32 variable used to return the read value
 *  @return     @ref M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_spi_read_reg_with_ret(uint32 addr, uint32 *u32data)
{
 800bcbe:	b580      	push	{r7, lr}
 800bcc0:	b086      	sub	sp, #24
 800bcc2:	af02      	add	r7, sp, #8
 800bcc4:	6078      	str	r0, [r7, #4]
 800bcc6:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 800bcc8:	230a      	movs	r3, #10
 800bcca:	73fb      	strb	r3, [r7, #15]
	volatile sint8 result = N_OK;
 800bccc:	2300      	movs	r3, #0
 800bcce:	733b      	strb	r3, [r7, #12]
	uint8 cmd = CMD_SINGLE_READ;
 800bcd0:	23ca      	movs	r3, #202	@ 0xca
 800bcd2:	73bb      	strb	r3, [r7, #14]
	uint8 tmp[4];
	uint8 clockless = 0;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	737b      	strb	r3, [r7, #13]

_RETRY_:

	if (addr <= 0xff)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2bff      	cmp	r3, #255	@ 0xff
 800bcdc:	d803      	bhi.n	800bce6 <nm_spi_read_reg_with_ret+0x28>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
 800bcde:	23c4      	movs	r3, #196	@ 0xc4
 800bce0:	73bb      	strb	r3, [r7, #14]
		clockless = 1;
 800bce2:	2301      	movs	r3, #1
 800bce4:	737b      	strb	r3, [r7, #13]
	}

	result = spi_cmd(cmd, addr, 0, 4, clockless);
 800bce6:	7bb8      	ldrb	r0, [r7, #14]
 800bce8:	7b7b      	ldrb	r3, [r7, #13]
 800bcea:	9300      	str	r3, [sp, #0]
 800bcec:	2304      	movs	r3, #4
 800bcee:	2200      	movs	r2, #0
 800bcf0:	6879      	ldr	r1, [r7, #4]
 800bcf2:	f7ff fc6f 	bl	800b5d4 <spi_cmd>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	733b      	strb	r3, [r7, #12]
	if (result != N_OK) {
 800bcfa:	7b3b      	ldrb	r3, [r7, #12]
 800bcfc:	b25b      	sxtb	r3, r3
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d124      	bne.n	800bd4c <nm_spi_read_reg_with_ret+0x8e>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800bd02:	7bbb      	ldrb	r3, [r7, #14]
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7ff fdb5 	bl	800b874 <spi_cmd_rsp>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	733b      	strb	r3, [r7, #12]
	if (result != N_OK) {
 800bd0e:	7b3b      	ldrb	r3, [r7, #12]
 800bd10:	b25b      	sxtb	r3, r3
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d11c      	bne.n	800bd50 <nm_spi_read_reg_with_ret+0x92>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianness issues */
	result = spi_data_read(&tmp[0], 4, clockless);
 800bd16:	7b7a      	ldrb	r2, [r7, #13]
 800bd18:	f107 0308 	add.w	r3, r7, #8
 800bd1c:	2104      	movs	r1, #4
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f7ff fe2e 	bl	800b980 <spi_data_read>
 800bd24:	4603      	mov	r3, r0
 800bd26:	733b      	strb	r3, [r7, #12]
	if (result != N_OK) {
 800bd28:	7b3b      	ldrb	r3, [r7, #12]
 800bd2a:	b25b      	sxtb	r3, r3
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d111      	bne.n	800bd54 <nm_spi_read_reg_with_ret+0x96>
		M2M_ERR("[nmi spi]: Failed data read...\n");
		goto _FAIL_;
	}

	*u32data = tmp[0] |
 800bd30:	7a3b      	ldrb	r3, [r7, #8]
 800bd32:	461a      	mov	r2, r3
		((uint32)tmp[1] << 8) |
 800bd34:	7a7b      	ldrb	r3, [r7, #9]
 800bd36:	021b      	lsls	r3, r3, #8
	*u32data = tmp[0] |
 800bd38:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
 800bd3a:	7abb      	ldrb	r3, [r7, #10]
 800bd3c:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
 800bd3e:	431a      	orrs	r2, r3
		((uint32)tmp[3] << 24);
 800bd40:	7afb      	ldrb	r3, [r7, #11]
 800bd42:	061b      	lsls	r3, r3, #24
		((uint32)tmp[2] << 16) |
 800bd44:	431a      	orrs	r2, r3
	*u32data = tmp[0] |
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	601a      	str	r2, [r3, #0]
 800bd4a:	e004      	b.n	800bd56 <nm_spi_read_reg_with_ret+0x98>
		goto _FAIL_;
 800bd4c:	bf00      	nop
 800bd4e:	e002      	b.n	800bd56 <nm_spi_read_reg_with_ret+0x98>
		goto _FAIL_;
 800bd50:	bf00      	nop
 800bd52:	e000      	b.n	800bd56 <nm_spi_read_reg_with_ret+0x98>
		goto _FAIL_;
 800bd54:	bf00      	nop
		
_FAIL_:
	if(result != N_OK)
 800bd56:	7b3b      	ldrb	r3, [r7, #12]
 800bd58:	b25b      	sxtb	r3, r3
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d017      	beq.n	800bd8e <nm_spi_read_reg_with_ret+0xd0>
	{
		nm_bsp_sleep(1);
 800bd5e:	2001      	movs	r0, #1
 800bd60:	f7fd fb7e 	bl	8009460 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800bd64:	2300      	movs	r3, #0
 800bd66:	9300      	str	r3, [sp, #0]
 800bd68:	2300      	movs	r3, #0
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	2100      	movs	r1, #0
 800bd6e:	20cf      	movs	r0, #207	@ 0xcf
 800bd70:	f7ff fc30 	bl	800b5d4 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800bd74:	20cf      	movs	r0, #207	@ 0xcf
 800bd76:	f7ff fd7d 	bl	800b874 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
		nm_bsp_sleep(1);
 800bd7a:	2001      	movs	r0, #1
 800bd7c:	f7fd fb70 	bl	8009460 <nm_bsp_sleep>
		retry--;
 800bd80:	7bfb      	ldrb	r3, [r7, #15]
 800bd82:	3b01      	subs	r3, #1
 800bd84:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 800bd86:	7bfb      	ldrb	r3, [r7, #15]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d000      	beq.n	800bd8e <nm_spi_read_reg_with_ret+0xd0>
 800bd8c:	e7a4      	b.n	800bcd8 <nm_spi_read_reg_with_ret+0x1a>
	}
		
	return result;
 800bd8e:	7b3b      	ldrb	r3, [r7, #12]
 800bd90:	b25b      	sxtb	r3, r3
}
 800bd92:	4618      	mov	r0, r3
 800bd94:	3710      	adds	r7, #16
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bd80      	pop	{r7, pc}

0800bd9a <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
 800bd9a:	b580      	push	{r7, lr}
 800bd9c:	b088      	sub	sp, #32
 800bd9e:	af02      	add	r7, sp, #8
 800bda0:	60f8      	str	r0, [r7, #12]
 800bda2:	60b9      	str	r1, [r7, #8]
 800bda4:	4613      	mov	r3, r2
 800bda6:	80fb      	strh	r3, [r7, #6]
	uint8 cmd = CMD_DMA_EXT_READ;
 800bda8:	23c8      	movs	r3, #200	@ 0xc8
 800bdaa:	753b      	strb	r3, [r7, #20]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 800bdac:	230a      	movs	r3, #10
 800bdae:	75bb      	strb	r3, [r7, #22]
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	757b      	strb	r3, [r7, #21]
_RETRY_:

	/**
		Command
	**/
	if (size == 1)
 800bdb4:	88fb      	ldrh	r3, [r7, #6]
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d103      	bne.n	800bdc2 <nm_spi_read+0x28>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
 800bdba:	2302      	movs	r3, #2
 800bdbc:	80fb      	strh	r3, [r7, #6]
		single_byte_workaround = 1;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	757b      	strb	r3, [r7, #21]
	}
	result = spi_cmd(cmd, addr, 0, size,0);
 800bdc2:	88fb      	ldrh	r3, [r7, #6]
 800bdc4:	7d38      	ldrb	r0, [r7, #20]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	9200      	str	r2, [sp, #0]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	68f9      	ldr	r1, [r7, #12]
 800bdce:	f7ff fc01 	bl	800b5d4 <spi_cmd>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800bdd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d125      	bne.n	800be2a <nm_spi_read+0x90>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 800bdde:	7d3b      	ldrb	r3, [r7, #20]
 800bde0:	4618      	mov	r0, r3
 800bde2:	f7ff fd47 	bl	800b874 <spi_cmd_rsp>
 800bde6:	4603      	mov	r3, r0
 800bde8:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800bdea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d11d      	bne.n	800be2e <nm_spi_read+0x94>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
 800bdf2:	7d7b      	ldrb	r3, [r7, #21]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d00c      	beq.n	800be12 <nm_spi_read+0x78>
	{
		result = spi_data_read(tmp, size,0);
 800bdf8:	88f9      	ldrh	r1, [r7, #6]
 800bdfa:	f107 0310 	add.w	r3, r7, #16
 800bdfe:	2200      	movs	r2, #0
 800be00:	4618      	mov	r0, r3
 800be02:	f7ff fdbd 	bl	800b980 <spi_data_read>
 800be06:	4603      	mov	r3, r0
 800be08:	75fb      	strb	r3, [r7, #23]
		buf[0] = tmp[0];
 800be0a:	7c3a      	ldrb	r2, [r7, #16]
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	701a      	strb	r2, [r3, #0]
 800be10:	e007      	b.n	800be22 <nm_spi_read+0x88>
	}
	else
		result = spi_data_read(buf, size,0);
 800be12:	88fb      	ldrh	r3, [r7, #6]
 800be14:	2200      	movs	r2, #0
 800be16:	4619      	mov	r1, r3
 800be18:	68b8      	ldr	r0, [r7, #8]
 800be1a:	f7ff fdb1 	bl	800b980 <spi_data_read>
 800be1e:	4603      	mov	r3, r0
 800be20:	75fb      	strb	r3, [r7, #23]

	if (result != N_OK) {
 800be22:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be26:	2b00      	cmp	r3, #0
		M2M_ERR("[nmi spi]: Failed block data read...\n");
		goto _FAIL_;
	}

_FAIL_:
 800be28:	e002      	b.n	800be30 <nm_spi_read+0x96>
		goto _FAIL_;
 800be2a:	bf00      	nop
 800be2c:	e000      	b.n	800be30 <nm_spi_read+0x96>
		goto _FAIL_;
 800be2e:	bf00      	nop
	if(result != N_OK)
 800be30:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d017      	beq.n	800be68 <nm_spi_read+0xce>
	{
		nm_bsp_sleep(1);
 800be38:	2001      	movs	r0, #1
 800be3a:	f7fd fb11 	bl	8009460 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800be3e:	2300      	movs	r3, #0
 800be40:	9300      	str	r3, [sp, #0]
 800be42:	2300      	movs	r3, #0
 800be44:	2200      	movs	r2, #0
 800be46:	2100      	movs	r1, #0
 800be48:	20cf      	movs	r0, #207	@ 0xcf
 800be4a:	f7ff fbc3 	bl	800b5d4 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800be4e:	20cf      	movs	r0, #207	@ 0xcf
 800be50:	f7ff fd10 	bl	800b874 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
		nm_bsp_sleep(1);
 800be54:	2001      	movs	r0, #1
 800be56:	f7fd fb03 	bl	8009460 <nm_bsp_sleep>
		retry--;
 800be5a:	7dbb      	ldrb	r3, [r7, #22]
 800be5c:	3b01      	subs	r3, #1
 800be5e:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 800be60:	7dbb      	ldrb	r3, [r7, #22]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d000      	beq.n	800be68 <nm_spi_read+0xce>
 800be66:	e7a5      	b.n	800bdb4 <nm_spi_read+0x1a>
	}

	return result;
 800be68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	3718      	adds	r7, #24
 800be70:	46bd      	mov	sp, r7
 800be72:	bd80      	pop	{r7, pc}

0800be74 <spi_init_pkt_sz>:
	Bus interfaces

********************************************/

static void spi_init_pkt_sz(void)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b082      	sub	sp, #8
 800be78:	af00      	add	r7, sp, #0
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
 800be7a:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800be7e:	f000 f875 	bl	800bf6c <nm_spi_read_reg>
 800be82:	6078      	str	r0, [r7, #4]
	val32 &= ~(0x7 << 4);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be8a:	607b      	str	r3, [r7, #4]
            break;
        case 4096:
            val32 |= (4 << 4);
            break;
        case 8192:
            val32 |= (5 << 4);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800be92:	607b      	str	r3, [r7, #4]
            break;
 800be94:	bf00      	nop
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
 800be96:	6879      	ldr	r1, [r7, #4]
 800be98:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800be9c:	f7ff fe5c 	bl	800bb58 <nm_spi_write_reg>
}
 800bea0:	bf00      	nop
 800bea2:	3708      	adds	r7, #8
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <nm_spi_init>:
*	@fn		nm_spi_init
*	@brief	Initialize the SPI
 *  @return     @ref M2M_SUCCESS in case of success and @ref M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_spi_init(void)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg = 0;
 800beae:	2300      	movs	r3, #0
 800beb0:	603b      	str	r3, [r7, #0]
	

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
 800beb2:	4b26      	ldr	r3, [pc, #152]	@ (800bf4c <nm_spi_init+0xa4>)
 800beb4:	2200      	movs	r2, #0
 800beb6:	701a      	strb	r2, [r3, #0]

    if(nm_spi_read_reg_with_ret(NMI_SPI_PROTOCOL_CONFIG, &reg) != M2M_SUCCESS) {
 800beb8:	463b      	mov	r3, r7
 800beba:	4619      	mov	r1, r3
 800bebc:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800bec0:	f7ff fefd 	bl	800bcbe <nm_spi_read_reg_with_ret>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d00e      	beq.n	800bee8 <nm_spi_init+0x40>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
 800beca:	4b20      	ldr	r3, [pc, #128]	@ (800bf4c <nm_spi_init+0xa4>)
 800becc:	2201      	movs	r2, #1
 800bece:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retrying with CRC off...\n");
        if(nm_spi_read_reg_with_ret(NMI_SPI_PROTOCOL_CONFIG, &reg) != M2M_SUCCESS) {
 800bed0:	463b      	mov	r3, r7
 800bed2:	4619      	mov	r1, r3
 800bed4:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800bed8:	f7ff fef1 	bl	800bcbe <nm_spi_read_reg_with_ret>
 800bedc:	4603      	mov	r3, r0
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d002      	beq.n	800bee8 <nm_spi_init+0x40>
			// Read failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
            return M2M_ERR_BUS_FAIL;
 800bee2:	f06f 0305 	mvn.w	r3, #5
 800bee6:	e02d      	b.n	800bf44 <nm_spi_init+0x9c>
		}
	}
	if(gu8Crc_off == 0)
 800bee8:	4b18      	ldr	r3, [pc, #96]	@ (800bf4c <nm_spi_init+0xa4>)
 800beea:	781b      	ldrb	r3, [r3, #0]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d11a      	bne.n	800bf26 <nm_spi_init+0x7e>
	{
		reg &= ~0xc;	/* disable crc checking */
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	f023 030c 	bic.w	r3, r3, #12
 800bef6:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800befe:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800bf06:	603b      	str	r3, [r7, #0]
        if(nm_spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg) != M2M_SUCCESS) {
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800bf10:	f7ff fe22 	bl	800bb58 <nm_spi_write_reg>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d002      	beq.n	800bf20 <nm_spi_init+0x78>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
            return M2M_ERR_BUS_FAIL;
 800bf1a:	f06f 0305 	mvn.w	r3, #5
 800bf1e:	e011      	b.n	800bf44 <nm_spi_init+0x9c>
		}
		gu8Crc_off = 1;
 800bf20:	4b0a      	ldr	r3, [pc, #40]	@ (800bf4c <nm_spi_init+0xa4>)
 800bf22:	2201      	movs	r2, #1
 800bf24:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
    if(nm_spi_read_reg_with_ret(0x1000, &chipid) != M2M_SUCCESS) {
 800bf26:	1d3b      	adds	r3, r7, #4
 800bf28:	4619      	mov	r1, r3
 800bf2a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800bf2e:	f7ff fec6 	bl	800bcbe <nm_spi_read_reg_with_ret>
 800bf32:	4603      	mov	r3, r0
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d002      	beq.n	800bf3e <nm_spi_init+0x96>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
		return M2M_ERR_BUS_FAIL;
 800bf38:	f06f 0305 	mvn.w	r3, #5
 800bf3c:	e002      	b.n	800bf44 <nm_spi_init+0x9c>
	}

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();
 800bf3e:	f7ff ff99 	bl	800be74 <spi_init_pkt_sz>


	return M2M_SUCCESS;
 800bf42:	2300      	movs	r3, #0
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3708      	adds	r7, #8
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}
 800bf4c:	200030c0 	.word	0x200030c0

0800bf50 <nm_spi_deinit>:
*	@fn		nm_spi_init
*	@brief	DeInitialize the SPI 
 *  @return     @ref M2M_SUCCESS in case of success and @ref M2M_ERR_BUS_FAIL in case of failure
*/ 
sint8 nm_spi_deinit(void)
{
 800bf50:	b480      	push	{r7}
 800bf52:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
 800bf54:	4b04      	ldr	r3, [pc, #16]	@ (800bf68 <nm_spi_deinit+0x18>)
 800bf56:	2200      	movs	r2, #0
 800bf58:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
 800bf5a:	2300      	movs	r3, #0
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf64:	4770      	bx	lr
 800bf66:	bf00      	nop
 800bf68:	200030c0 	.word	0x200030c0

0800bf6c <nm_spi_read_reg>:
*	@param [in]	u32Addr
*				Register address
*	@return	Register value
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b084      	sub	sp, #16
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

    nm_spi_read_reg_with_ret(u32Addr, &u32Val);
 800bf74:	f107 030c 	add.w	r3, r7, #12
 800bf78:	4619      	mov	r1, r3
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f7ff fe9f 	bl	800bcbe <nm_spi_read_reg_with_ret>

	return u32Val;
 800bf80:	68fb      	ldr	r3, [r7, #12]
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3710      	adds	r7, #16
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b086      	sub	sp, #24
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	60f8      	str	r0, [r7, #12]
 800bf92:	60b9      	str	r1, [r7, #8]
 800bf94:	4613      	mov	r3, r2
 800bf96:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
 800bf98:	88fb      	ldrh	r3, [r7, #6]
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	68b9      	ldr	r1, [r7, #8]
 800bf9e:	68f8      	ldr	r0, [r7, #12]
 800bfa0:	f7ff fefb 	bl	800bd9a <nm_spi_read>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800bfa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d102      	bne.n	800bfb6 <nm_spi_read_block+0x2c>
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	75fb      	strb	r3, [r7, #23]
 800bfb4:	e001      	b.n	800bfba <nm_spi_read_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800bfb6:	23fa      	movs	r3, #250	@ 0xfa
 800bfb8:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 800bfba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3718      	adds	r7, #24
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}

0800bfc6 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800bfc6:	b580      	push	{r7, lr}
 800bfc8:	b086      	sub	sp, #24
 800bfca:	af00      	add	r7, sp, #0
 800bfcc:	60f8      	str	r0, [r7, #12]
 800bfce:	60b9      	str	r1, [r7, #8]
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
 800bfd4:	88fb      	ldrh	r3, [r7, #6]
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	68b9      	ldr	r1, [r7, #8]
 800bfda:	68f8      	ldr	r0, [r7, #12]
 800bfdc:	f7ff fe0b 	bl	800bbf6 <nm_spi_write>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800bfe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d102      	bne.n	800bff2 <nm_spi_write_block+0x2c>
 800bfec:	2300      	movs	r3, #0
 800bfee:	75fb      	strb	r3, [r7, #23]
 800bff0:	e001      	b.n	800bff6 <nm_spi_write_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800bff2:	23fa      	movs	r3, #250	@ 0xfa
 800bff4:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 800bff6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3718      	adds	r7, #24
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
	...

0800c004 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
 800c004:	b580      	push	{r7, lr}
 800c006:	b082      	sub	sp, #8
 800c008:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 800c00a:	463b      	mov	r3, r7
 800c00c:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	22b9      	movs	r2, #185	@ 0xb9
 800c012:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 800c014:	2100      	movs	r1, #0
 800c016:	4810      	ldr	r0, [pc, #64]	@ (800c058 <spi_flash_enter_low_power_mode+0x54>)
 800c018:	f7ff f878 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	781b      	ldrb	r3, [r3, #0]
 800c020:	4619      	mov	r1, r3
 800c022:	480e      	ldr	r0, [pc, #56]	@ (800c05c <spi_flash_enter_low_power_mode+0x58>)
 800c024:	f7ff f872 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 800c028:	2101      	movs	r1, #1
 800c02a:	480d      	ldr	r0, [pc, #52]	@ (800c060 <spi_flash_enter_low_power_mode+0x5c>)
 800c02c:	f7ff f86e 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 800c030:	2100      	movs	r1, #0
 800c032:	480c      	ldr	r0, [pc, #48]	@ (800c064 <spi_flash_enter_low_power_mode+0x60>)
 800c034:	f7ff f86a 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
 800c038:	2181      	movs	r1, #129	@ 0x81
 800c03a:	480b      	ldr	r0, [pc, #44]	@ (800c068 <spi_flash_enter_low_power_mode+0x64>)
 800c03c:	f7ff f866 	bl	800b10c <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 800c040:	bf00      	nop
 800c042:	480a      	ldr	r0, [pc, #40]	@ (800c06c <spi_flash_enter_low_power_mode+0x68>)
 800c044:	f7ff f848 	bl	800b0d8 <nm_read_reg>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b01      	cmp	r3, #1
 800c04c:	d1f9      	bne.n	800c042 <spi_flash_enter_low_power_mode+0x3e>
}
 800c04e:	bf00      	nop
 800c050:	bf00      	nop
 800c052:	3708      	adds	r7, #8
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}
 800c058:	00010208 	.word	0x00010208
 800c05c:	0001020c 	.word	0x0001020c
 800c060:	00010214 	.word	0x00010214
 800c064:	0001021c 	.word	0x0001021c
 800c068:	00010204 	.word	0x00010204
 800c06c:	00010218 	.word	0x00010218

0800c070 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
 800c070:	b580      	push	{r7, lr}
 800c072:	b082      	sub	sp, #8
 800c074:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 800c076:	463b      	mov	r3, r7
 800c078:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	22ab      	movs	r2, #171	@ 0xab
 800c07e:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 800c080:	2100      	movs	r1, #0
 800c082:	4810      	ldr	r0, [pc, #64]	@ (800c0c4 <spi_flash_leave_low_power_mode+0x54>)
 800c084:	f7ff f842 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	781b      	ldrb	r3, [r3, #0]
 800c08c:	4619      	mov	r1, r3
 800c08e:	480e      	ldr	r0, [pc, #56]	@ (800c0c8 <spi_flash_leave_low_power_mode+0x58>)
 800c090:	f7ff f83c 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 800c094:	2101      	movs	r1, #1
 800c096:	480d      	ldr	r0, [pc, #52]	@ (800c0cc <spi_flash_leave_low_power_mode+0x5c>)
 800c098:	f7ff f838 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 800c09c:	2100      	movs	r1, #0
 800c09e:	480c      	ldr	r0, [pc, #48]	@ (800c0d0 <spi_flash_leave_low_power_mode+0x60>)
 800c0a0:	f7ff f834 	bl	800b10c <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
 800c0a4:	2181      	movs	r1, #129	@ 0x81
 800c0a6:	480b      	ldr	r0, [pc, #44]	@ (800c0d4 <spi_flash_leave_low_power_mode+0x64>)
 800c0a8:	f7ff f830 	bl	800b10c <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 800c0ac:	bf00      	nop
 800c0ae:	480a      	ldr	r0, [pc, #40]	@ (800c0d8 <spi_flash_leave_low_power_mode+0x68>)
 800c0b0:	f7ff f812 	bl	800b0d8 <nm_read_reg>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	2b01      	cmp	r3, #1
 800c0b8:	d1f9      	bne.n	800c0ae <spi_flash_leave_low_power_mode+0x3e>
}
 800c0ba:	bf00      	nop
 800c0bc:	bf00      	nop
 800c0be:	3708      	adds	r7, #8
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}
 800c0c4:	00010208 	.word	0x00010208
 800c0c8:	0001020c 	.word	0x0001020c
 800c0cc:	00010214 	.word	0x00010214
 800c0d0:	0001021c 	.word	0x0001021c
 800c0d4:	00010204 	.word	0x00010204
 800c0d8:	00010218 	.word	0x00010218

0800c0dc <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b084      	sub	sp, #16
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	71fb      	strb	r3, [r7, #7]
	sint8 s8Ret = M2M_SUCCESS;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	73fb      	strb	r3, [r7, #15]
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
 800c0ea:	f7fe fd73 	bl	800abd4 <nmi_get_chipid>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0f4:	f5b3 7f68 	cmp.w	r3, #928	@ 0x3a0
 800c0f8:	d331      	bcc.n	800c15e <spi_flash_enable+0x82>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
 800c0fa:	f107 0308 	add.w	r3, r7, #8
 800c0fe:	4619      	mov	r1, r3
 800c100:	f241 4010 	movw	r0, #5136	@ 0x1410
 800c104:	f7fe fff4 	bl	800b0f0 <nm_read_reg_with_ret>
 800c108:	4603      	mov	r3, r0
 800c10a:	73fb      	strb	r3, [r7, #15]
		if(s8Ret != M2M_SUCCESS) {
 800c10c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d126      	bne.n	800c162 <spi_flash_enable+0x86>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	f023 63ee 	bic.w	r3, r3, #124780544	@ 0x7700000
 800c11a:	f423 23ee 	bic.w	r3, r3, #487424	@ 0x77000
 800c11e:	60bb      	str	r3, [r7, #8]
		if(enable) {
 800c120:	79fb      	ldrb	r3, [r7, #7]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d00e      	beq.n	800c144 <spi_flash_enable+0x68>
			u32Val |= ((0x1111ul) << 12);
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	f043 7388 	orr.w	r3, r3, #17825792	@ 0x1100000
 800c12c:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 800c130:	60bb      	str	r3, [r7, #8]
			nm_write_reg(0x1410, u32Val);
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	4619      	mov	r1, r3
 800c136:	f241 4010 	movw	r0, #5136	@ 0x1410
 800c13a:	f7fe ffe7 	bl	800b10c <nm_write_reg>
			spi_flash_leave_low_power_mode();
 800c13e:	f7ff ff97 	bl	800c070 <spi_flash_leave_low_power_mode>
 800c142:	e00f      	b.n	800c164 <spi_flash_enable+0x88>
		} else {
			spi_flash_enter_low_power_mode();
 800c144:	f7ff ff5e 	bl	800c004 <spi_flash_enter_low_power_mode>
			/* Disable pinmux to SPI flash to minimize leakage. */
			u32Val |= ((0x0010ul) << 12);
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c14e:	60bb      	str	r3, [r7, #8]
			nm_write_reg(0x1410, u32Val);
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	4619      	mov	r1, r3
 800c154:	f241 4010 	movw	r0, #5136	@ 0x1410
 800c158:	f7fe ffd8 	bl	800b10c <nm_write_reg>
 800c15c:	e002      	b.n	800c164 <spi_flash_enable+0x88>
		}
	}
ERR1:
 800c15e:	bf00      	nop
 800c160:	e000      	b.n	800c164 <spi_flash_enable+0x88>
			goto ERR1;
 800c162:	bf00      	nop
	return s8Ret;
 800c164:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <malloc>:
 800c170:	4b02      	ldr	r3, [pc, #8]	@ (800c17c <malloc+0xc>)
 800c172:	4601      	mov	r1, r0
 800c174:	6818      	ldr	r0, [r3, #0]
 800c176:	f000 b82d 	b.w	800c1d4 <_malloc_r>
 800c17a:	bf00      	nop
 800c17c:	20000038 	.word	0x20000038

0800c180 <free>:
 800c180:	4b02      	ldr	r3, [pc, #8]	@ (800c18c <free+0xc>)
 800c182:	4601      	mov	r1, r0
 800c184:	6818      	ldr	r0, [r3, #0]
 800c186:	f000 bb53 	b.w	800c830 <_free_r>
 800c18a:	bf00      	nop
 800c18c:	20000038 	.word	0x20000038

0800c190 <sbrk_aligned>:
 800c190:	b570      	push	{r4, r5, r6, lr}
 800c192:	4e0f      	ldr	r6, [pc, #60]	@ (800c1d0 <sbrk_aligned+0x40>)
 800c194:	460c      	mov	r4, r1
 800c196:	4605      	mov	r5, r0
 800c198:	6831      	ldr	r1, [r6, #0]
 800c19a:	b911      	cbnz	r1, 800c1a2 <sbrk_aligned+0x12>
 800c19c:	f000 faec 	bl	800c778 <_sbrk_r>
 800c1a0:	6030      	str	r0, [r6, #0]
 800c1a2:	4621      	mov	r1, r4
 800c1a4:	4628      	mov	r0, r5
 800c1a6:	f000 fae7 	bl	800c778 <_sbrk_r>
 800c1aa:	1c43      	adds	r3, r0, #1
 800c1ac:	d103      	bne.n	800c1b6 <sbrk_aligned+0x26>
 800c1ae:	f04f 34ff 	mov.w	r4, #4294967295
 800c1b2:	4620      	mov	r0, r4
 800c1b4:	bd70      	pop	{r4, r5, r6, pc}
 800c1b6:	1cc4      	adds	r4, r0, #3
 800c1b8:	f024 0403 	bic.w	r4, r4, #3
 800c1bc:	42a0      	cmp	r0, r4
 800c1be:	d0f8      	beq.n	800c1b2 <sbrk_aligned+0x22>
 800c1c0:	1a21      	subs	r1, r4, r0
 800c1c2:	4628      	mov	r0, r5
 800c1c4:	f000 fad8 	bl	800c778 <_sbrk_r>
 800c1c8:	3001      	adds	r0, #1
 800c1ca:	d1f2      	bne.n	800c1b2 <sbrk_aligned+0x22>
 800c1cc:	e7ef      	b.n	800c1ae <sbrk_aligned+0x1e>
 800c1ce:	bf00      	nop
 800c1d0:	200030c4 	.word	0x200030c4

0800c1d4 <_malloc_r>:
 800c1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1d8:	1ccd      	adds	r5, r1, #3
 800c1da:	4606      	mov	r6, r0
 800c1dc:	f025 0503 	bic.w	r5, r5, #3
 800c1e0:	3508      	adds	r5, #8
 800c1e2:	2d0c      	cmp	r5, #12
 800c1e4:	bf38      	it	cc
 800c1e6:	250c      	movcc	r5, #12
 800c1e8:	2d00      	cmp	r5, #0
 800c1ea:	db01      	blt.n	800c1f0 <_malloc_r+0x1c>
 800c1ec:	42a9      	cmp	r1, r5
 800c1ee:	d904      	bls.n	800c1fa <_malloc_r+0x26>
 800c1f0:	230c      	movs	r3, #12
 800c1f2:	6033      	str	r3, [r6, #0]
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c2d0 <_malloc_r+0xfc>
 800c1fe:	f000 f869 	bl	800c2d4 <__malloc_lock>
 800c202:	f8d8 3000 	ldr.w	r3, [r8]
 800c206:	461c      	mov	r4, r3
 800c208:	bb44      	cbnz	r4, 800c25c <_malloc_r+0x88>
 800c20a:	4629      	mov	r1, r5
 800c20c:	4630      	mov	r0, r6
 800c20e:	f7ff ffbf 	bl	800c190 <sbrk_aligned>
 800c212:	1c43      	adds	r3, r0, #1
 800c214:	4604      	mov	r4, r0
 800c216:	d158      	bne.n	800c2ca <_malloc_r+0xf6>
 800c218:	f8d8 4000 	ldr.w	r4, [r8]
 800c21c:	4627      	mov	r7, r4
 800c21e:	2f00      	cmp	r7, #0
 800c220:	d143      	bne.n	800c2aa <_malloc_r+0xd6>
 800c222:	2c00      	cmp	r4, #0
 800c224:	d04b      	beq.n	800c2be <_malloc_r+0xea>
 800c226:	6823      	ldr	r3, [r4, #0]
 800c228:	4639      	mov	r1, r7
 800c22a:	4630      	mov	r0, r6
 800c22c:	eb04 0903 	add.w	r9, r4, r3
 800c230:	f000 faa2 	bl	800c778 <_sbrk_r>
 800c234:	4581      	cmp	r9, r0
 800c236:	d142      	bne.n	800c2be <_malloc_r+0xea>
 800c238:	6821      	ldr	r1, [r4, #0]
 800c23a:	4630      	mov	r0, r6
 800c23c:	1a6d      	subs	r5, r5, r1
 800c23e:	4629      	mov	r1, r5
 800c240:	f7ff ffa6 	bl	800c190 <sbrk_aligned>
 800c244:	3001      	adds	r0, #1
 800c246:	d03a      	beq.n	800c2be <_malloc_r+0xea>
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	442b      	add	r3, r5
 800c24c:	6023      	str	r3, [r4, #0]
 800c24e:	f8d8 3000 	ldr.w	r3, [r8]
 800c252:	685a      	ldr	r2, [r3, #4]
 800c254:	bb62      	cbnz	r2, 800c2b0 <_malloc_r+0xdc>
 800c256:	f8c8 7000 	str.w	r7, [r8]
 800c25a:	e00f      	b.n	800c27c <_malloc_r+0xa8>
 800c25c:	6822      	ldr	r2, [r4, #0]
 800c25e:	1b52      	subs	r2, r2, r5
 800c260:	d420      	bmi.n	800c2a4 <_malloc_r+0xd0>
 800c262:	2a0b      	cmp	r2, #11
 800c264:	d917      	bls.n	800c296 <_malloc_r+0xc2>
 800c266:	1961      	adds	r1, r4, r5
 800c268:	42a3      	cmp	r3, r4
 800c26a:	6025      	str	r5, [r4, #0]
 800c26c:	bf18      	it	ne
 800c26e:	6059      	strne	r1, [r3, #4]
 800c270:	6863      	ldr	r3, [r4, #4]
 800c272:	bf08      	it	eq
 800c274:	f8c8 1000 	streq.w	r1, [r8]
 800c278:	5162      	str	r2, [r4, r5]
 800c27a:	604b      	str	r3, [r1, #4]
 800c27c:	4630      	mov	r0, r6
 800c27e:	f000 f82f 	bl	800c2e0 <__malloc_unlock>
 800c282:	f104 000b 	add.w	r0, r4, #11
 800c286:	1d23      	adds	r3, r4, #4
 800c288:	f020 0007 	bic.w	r0, r0, #7
 800c28c:	1ac2      	subs	r2, r0, r3
 800c28e:	bf1c      	itt	ne
 800c290:	1a1b      	subne	r3, r3, r0
 800c292:	50a3      	strne	r3, [r4, r2]
 800c294:	e7af      	b.n	800c1f6 <_malloc_r+0x22>
 800c296:	6862      	ldr	r2, [r4, #4]
 800c298:	42a3      	cmp	r3, r4
 800c29a:	bf0c      	ite	eq
 800c29c:	f8c8 2000 	streq.w	r2, [r8]
 800c2a0:	605a      	strne	r2, [r3, #4]
 800c2a2:	e7eb      	b.n	800c27c <_malloc_r+0xa8>
 800c2a4:	4623      	mov	r3, r4
 800c2a6:	6864      	ldr	r4, [r4, #4]
 800c2a8:	e7ae      	b.n	800c208 <_malloc_r+0x34>
 800c2aa:	463c      	mov	r4, r7
 800c2ac:	687f      	ldr	r7, [r7, #4]
 800c2ae:	e7b6      	b.n	800c21e <_malloc_r+0x4a>
 800c2b0:	461a      	mov	r2, r3
 800c2b2:	685b      	ldr	r3, [r3, #4]
 800c2b4:	42a3      	cmp	r3, r4
 800c2b6:	d1fb      	bne.n	800c2b0 <_malloc_r+0xdc>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	6053      	str	r3, [r2, #4]
 800c2bc:	e7de      	b.n	800c27c <_malloc_r+0xa8>
 800c2be:	230c      	movs	r3, #12
 800c2c0:	4630      	mov	r0, r6
 800c2c2:	6033      	str	r3, [r6, #0]
 800c2c4:	f000 f80c 	bl	800c2e0 <__malloc_unlock>
 800c2c8:	e794      	b.n	800c1f4 <_malloc_r+0x20>
 800c2ca:	6005      	str	r5, [r0, #0]
 800c2cc:	e7d6      	b.n	800c27c <_malloc_r+0xa8>
 800c2ce:	bf00      	nop
 800c2d0:	200030c8 	.word	0x200030c8

0800c2d4 <__malloc_lock>:
 800c2d4:	4801      	ldr	r0, [pc, #4]	@ (800c2dc <__malloc_lock+0x8>)
 800c2d6:	f000 ba9c 	b.w	800c812 <__retarget_lock_acquire_recursive>
 800c2da:	bf00      	nop
 800c2dc:	2000320c 	.word	0x2000320c

0800c2e0 <__malloc_unlock>:
 800c2e0:	4801      	ldr	r0, [pc, #4]	@ (800c2e8 <__malloc_unlock+0x8>)
 800c2e2:	f000 ba97 	b.w	800c814 <__retarget_lock_release_recursive>
 800c2e6:	bf00      	nop
 800c2e8:	2000320c 	.word	0x2000320c

0800c2ec <std>:
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	b510      	push	{r4, lr}
 800c2f0:	4604      	mov	r4, r0
 800c2f2:	6083      	str	r3, [r0, #8]
 800c2f4:	8181      	strh	r1, [r0, #12]
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	6643      	str	r3, [r0, #100]	@ 0x64
 800c2fa:	81c2      	strh	r2, [r0, #14]
 800c2fc:	2208      	movs	r2, #8
 800c2fe:	6183      	str	r3, [r0, #24]
 800c300:	e9c0 3300 	strd	r3, r3, [r0]
 800c304:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c308:	305c      	adds	r0, #92	@ 0x5c
 800c30a:	f000 f9f9 	bl	800c700 <memset>
 800c30e:	4b0d      	ldr	r3, [pc, #52]	@ (800c344 <std+0x58>)
 800c310:	6224      	str	r4, [r4, #32]
 800c312:	6263      	str	r3, [r4, #36]	@ 0x24
 800c314:	4b0c      	ldr	r3, [pc, #48]	@ (800c348 <std+0x5c>)
 800c316:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c318:	4b0c      	ldr	r3, [pc, #48]	@ (800c34c <std+0x60>)
 800c31a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c31c:	4b0c      	ldr	r3, [pc, #48]	@ (800c350 <std+0x64>)
 800c31e:	6323      	str	r3, [r4, #48]	@ 0x30
 800c320:	4b0c      	ldr	r3, [pc, #48]	@ (800c354 <std+0x68>)
 800c322:	429c      	cmp	r4, r3
 800c324:	d006      	beq.n	800c334 <std+0x48>
 800c326:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c32a:	4294      	cmp	r4, r2
 800c32c:	d002      	beq.n	800c334 <std+0x48>
 800c32e:	33d0      	adds	r3, #208	@ 0xd0
 800c330:	429c      	cmp	r4, r3
 800c332:	d105      	bne.n	800c340 <std+0x54>
 800c334:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c33c:	f000 ba68 	b.w	800c810 <__retarget_lock_init_recursive>
 800c340:	bd10      	pop	{r4, pc}
 800c342:	bf00      	nop
 800c344:	0800c551 	.word	0x0800c551
 800c348:	0800c573 	.word	0x0800c573
 800c34c:	0800c5ab 	.word	0x0800c5ab
 800c350:	0800c5cf 	.word	0x0800c5cf
 800c354:	200030cc 	.word	0x200030cc

0800c358 <stdio_exit_handler>:
 800c358:	4a02      	ldr	r2, [pc, #8]	@ (800c364 <stdio_exit_handler+0xc>)
 800c35a:	4903      	ldr	r1, [pc, #12]	@ (800c368 <stdio_exit_handler+0x10>)
 800c35c:	4803      	ldr	r0, [pc, #12]	@ (800c36c <stdio_exit_handler+0x14>)
 800c35e:	f000 b869 	b.w	800c434 <_fwalk_sglue>
 800c362:	bf00      	nop
 800c364:	2000002c 	.word	0x2000002c
 800c368:	0800cf71 	.word	0x0800cf71
 800c36c:	2000003c 	.word	0x2000003c

0800c370 <cleanup_stdio>:
 800c370:	6841      	ldr	r1, [r0, #4]
 800c372:	4b0c      	ldr	r3, [pc, #48]	@ (800c3a4 <cleanup_stdio+0x34>)
 800c374:	4299      	cmp	r1, r3
 800c376:	b510      	push	{r4, lr}
 800c378:	4604      	mov	r4, r0
 800c37a:	d001      	beq.n	800c380 <cleanup_stdio+0x10>
 800c37c:	f000 fdf8 	bl	800cf70 <_fflush_r>
 800c380:	68a1      	ldr	r1, [r4, #8]
 800c382:	4b09      	ldr	r3, [pc, #36]	@ (800c3a8 <cleanup_stdio+0x38>)
 800c384:	4299      	cmp	r1, r3
 800c386:	d002      	beq.n	800c38e <cleanup_stdio+0x1e>
 800c388:	4620      	mov	r0, r4
 800c38a:	f000 fdf1 	bl	800cf70 <_fflush_r>
 800c38e:	68e1      	ldr	r1, [r4, #12]
 800c390:	4b06      	ldr	r3, [pc, #24]	@ (800c3ac <cleanup_stdio+0x3c>)
 800c392:	4299      	cmp	r1, r3
 800c394:	d004      	beq.n	800c3a0 <cleanup_stdio+0x30>
 800c396:	4620      	mov	r0, r4
 800c398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c39c:	f000 bde8 	b.w	800cf70 <_fflush_r>
 800c3a0:	bd10      	pop	{r4, pc}
 800c3a2:	bf00      	nop
 800c3a4:	200030cc 	.word	0x200030cc
 800c3a8:	20003134 	.word	0x20003134
 800c3ac:	2000319c 	.word	0x2000319c

0800c3b0 <global_stdio_init.part.0>:
 800c3b0:	b510      	push	{r4, lr}
 800c3b2:	4b0b      	ldr	r3, [pc, #44]	@ (800c3e0 <global_stdio_init.part.0+0x30>)
 800c3b4:	2104      	movs	r1, #4
 800c3b6:	4c0b      	ldr	r4, [pc, #44]	@ (800c3e4 <global_stdio_init.part.0+0x34>)
 800c3b8:	4a0b      	ldr	r2, [pc, #44]	@ (800c3e8 <global_stdio_init.part.0+0x38>)
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	601a      	str	r2, [r3, #0]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f7ff ff94 	bl	800c2ec <std>
 800c3c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c3c8:	2201      	movs	r2, #1
 800c3ca:	2109      	movs	r1, #9
 800c3cc:	f7ff ff8e 	bl	800c2ec <std>
 800c3d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c3d4:	2202      	movs	r2, #2
 800c3d6:	2112      	movs	r1, #18
 800c3d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3dc:	f7ff bf86 	b.w	800c2ec <std>
 800c3e0:	20003204 	.word	0x20003204
 800c3e4:	200030cc 	.word	0x200030cc
 800c3e8:	0800c359 	.word	0x0800c359

0800c3ec <__sfp_lock_acquire>:
 800c3ec:	4801      	ldr	r0, [pc, #4]	@ (800c3f4 <__sfp_lock_acquire+0x8>)
 800c3ee:	f000 ba10 	b.w	800c812 <__retarget_lock_acquire_recursive>
 800c3f2:	bf00      	nop
 800c3f4:	2000320d 	.word	0x2000320d

0800c3f8 <__sfp_lock_release>:
 800c3f8:	4801      	ldr	r0, [pc, #4]	@ (800c400 <__sfp_lock_release+0x8>)
 800c3fa:	f000 ba0b 	b.w	800c814 <__retarget_lock_release_recursive>
 800c3fe:	bf00      	nop
 800c400:	2000320d 	.word	0x2000320d

0800c404 <__sinit>:
 800c404:	b510      	push	{r4, lr}
 800c406:	4604      	mov	r4, r0
 800c408:	f7ff fff0 	bl	800c3ec <__sfp_lock_acquire>
 800c40c:	6a23      	ldr	r3, [r4, #32]
 800c40e:	b11b      	cbz	r3, 800c418 <__sinit+0x14>
 800c410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c414:	f7ff bff0 	b.w	800c3f8 <__sfp_lock_release>
 800c418:	4b04      	ldr	r3, [pc, #16]	@ (800c42c <__sinit+0x28>)
 800c41a:	6223      	str	r3, [r4, #32]
 800c41c:	4b04      	ldr	r3, [pc, #16]	@ (800c430 <__sinit+0x2c>)
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d1f5      	bne.n	800c410 <__sinit+0xc>
 800c424:	f7ff ffc4 	bl	800c3b0 <global_stdio_init.part.0>
 800c428:	e7f2      	b.n	800c410 <__sinit+0xc>
 800c42a:	bf00      	nop
 800c42c:	0800c371 	.word	0x0800c371
 800c430:	20003204 	.word	0x20003204

0800c434 <_fwalk_sglue>:
 800c434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c438:	4607      	mov	r7, r0
 800c43a:	4688      	mov	r8, r1
 800c43c:	4614      	mov	r4, r2
 800c43e:	2600      	movs	r6, #0
 800c440:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c444:	f1b9 0901 	subs.w	r9, r9, #1
 800c448:	d505      	bpl.n	800c456 <_fwalk_sglue+0x22>
 800c44a:	6824      	ldr	r4, [r4, #0]
 800c44c:	2c00      	cmp	r4, #0
 800c44e:	d1f7      	bne.n	800c440 <_fwalk_sglue+0xc>
 800c450:	4630      	mov	r0, r6
 800c452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c456:	89ab      	ldrh	r3, [r5, #12]
 800c458:	2b01      	cmp	r3, #1
 800c45a:	d907      	bls.n	800c46c <_fwalk_sglue+0x38>
 800c45c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c460:	3301      	adds	r3, #1
 800c462:	d003      	beq.n	800c46c <_fwalk_sglue+0x38>
 800c464:	4629      	mov	r1, r5
 800c466:	4638      	mov	r0, r7
 800c468:	47c0      	blx	r8
 800c46a:	4306      	orrs	r6, r0
 800c46c:	3568      	adds	r5, #104	@ 0x68
 800c46e:	e7e9      	b.n	800c444 <_fwalk_sglue+0x10>

0800c470 <iprintf>:
 800c470:	b40f      	push	{r0, r1, r2, r3}
 800c472:	b507      	push	{r0, r1, r2, lr}
 800c474:	4906      	ldr	r1, [pc, #24]	@ (800c490 <iprintf+0x20>)
 800c476:	ab04      	add	r3, sp, #16
 800c478:	6808      	ldr	r0, [r1, #0]
 800c47a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c47e:	6881      	ldr	r1, [r0, #8]
 800c480:	9301      	str	r3, [sp, #4]
 800c482:	f000 fa49 	bl	800c918 <_vfiprintf_r>
 800c486:	b003      	add	sp, #12
 800c488:	f85d eb04 	ldr.w	lr, [sp], #4
 800c48c:	b004      	add	sp, #16
 800c48e:	4770      	bx	lr
 800c490:	20000038 	.word	0x20000038

0800c494 <_puts_r>:
 800c494:	6a03      	ldr	r3, [r0, #32]
 800c496:	b570      	push	{r4, r5, r6, lr}
 800c498:	4605      	mov	r5, r0
 800c49a:	460e      	mov	r6, r1
 800c49c:	6884      	ldr	r4, [r0, #8]
 800c49e:	b90b      	cbnz	r3, 800c4a4 <_puts_r+0x10>
 800c4a0:	f7ff ffb0 	bl	800c404 <__sinit>
 800c4a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4a6:	07db      	lsls	r3, r3, #31
 800c4a8:	d405      	bmi.n	800c4b6 <_puts_r+0x22>
 800c4aa:	89a3      	ldrh	r3, [r4, #12]
 800c4ac:	0598      	lsls	r0, r3, #22
 800c4ae:	d402      	bmi.n	800c4b6 <_puts_r+0x22>
 800c4b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4b2:	f000 f9ae 	bl	800c812 <__retarget_lock_acquire_recursive>
 800c4b6:	89a3      	ldrh	r3, [r4, #12]
 800c4b8:	0719      	lsls	r1, r3, #28
 800c4ba:	d502      	bpl.n	800c4c2 <_puts_r+0x2e>
 800c4bc:	6923      	ldr	r3, [r4, #16]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d135      	bne.n	800c52e <_puts_r+0x9a>
 800c4c2:	4621      	mov	r1, r4
 800c4c4:	4628      	mov	r0, r5
 800c4c6:	f000 f8c5 	bl	800c654 <__swsetup_r>
 800c4ca:	b380      	cbz	r0, 800c52e <_puts_r+0x9a>
 800c4cc:	f04f 35ff 	mov.w	r5, #4294967295
 800c4d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4d2:	07da      	lsls	r2, r3, #31
 800c4d4:	d405      	bmi.n	800c4e2 <_puts_r+0x4e>
 800c4d6:	89a3      	ldrh	r3, [r4, #12]
 800c4d8:	059b      	lsls	r3, r3, #22
 800c4da:	d402      	bmi.n	800c4e2 <_puts_r+0x4e>
 800c4dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4de:	f000 f999 	bl	800c814 <__retarget_lock_release_recursive>
 800c4e2:	4628      	mov	r0, r5
 800c4e4:	bd70      	pop	{r4, r5, r6, pc}
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	da04      	bge.n	800c4f4 <_puts_r+0x60>
 800c4ea:	69a2      	ldr	r2, [r4, #24]
 800c4ec:	429a      	cmp	r2, r3
 800c4ee:	dc17      	bgt.n	800c520 <_puts_r+0x8c>
 800c4f0:	290a      	cmp	r1, #10
 800c4f2:	d015      	beq.n	800c520 <_puts_r+0x8c>
 800c4f4:	6823      	ldr	r3, [r4, #0]
 800c4f6:	1c5a      	adds	r2, r3, #1
 800c4f8:	6022      	str	r2, [r4, #0]
 800c4fa:	7019      	strb	r1, [r3, #0]
 800c4fc:	68a3      	ldr	r3, [r4, #8]
 800c4fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c502:	3b01      	subs	r3, #1
 800c504:	60a3      	str	r3, [r4, #8]
 800c506:	2900      	cmp	r1, #0
 800c508:	d1ed      	bne.n	800c4e6 <_puts_r+0x52>
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	da11      	bge.n	800c532 <_puts_r+0x9e>
 800c50e:	4622      	mov	r2, r4
 800c510:	210a      	movs	r1, #10
 800c512:	4628      	mov	r0, r5
 800c514:	f000 f85f 	bl	800c5d6 <__swbuf_r>
 800c518:	3001      	adds	r0, #1
 800c51a:	d0d7      	beq.n	800c4cc <_puts_r+0x38>
 800c51c:	250a      	movs	r5, #10
 800c51e:	e7d7      	b.n	800c4d0 <_puts_r+0x3c>
 800c520:	4622      	mov	r2, r4
 800c522:	4628      	mov	r0, r5
 800c524:	f000 f857 	bl	800c5d6 <__swbuf_r>
 800c528:	3001      	adds	r0, #1
 800c52a:	d1e7      	bne.n	800c4fc <_puts_r+0x68>
 800c52c:	e7ce      	b.n	800c4cc <_puts_r+0x38>
 800c52e:	3e01      	subs	r6, #1
 800c530:	e7e4      	b.n	800c4fc <_puts_r+0x68>
 800c532:	6823      	ldr	r3, [r4, #0]
 800c534:	1c5a      	adds	r2, r3, #1
 800c536:	6022      	str	r2, [r4, #0]
 800c538:	220a      	movs	r2, #10
 800c53a:	701a      	strb	r2, [r3, #0]
 800c53c:	e7ee      	b.n	800c51c <_puts_r+0x88>
	...

0800c540 <puts>:
 800c540:	4b02      	ldr	r3, [pc, #8]	@ (800c54c <puts+0xc>)
 800c542:	4601      	mov	r1, r0
 800c544:	6818      	ldr	r0, [r3, #0]
 800c546:	f7ff bfa5 	b.w	800c494 <_puts_r>
 800c54a:	bf00      	nop
 800c54c:	20000038 	.word	0x20000038

0800c550 <__sread>:
 800c550:	b510      	push	{r4, lr}
 800c552:	460c      	mov	r4, r1
 800c554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c558:	f000 f8fc 	bl	800c754 <_read_r>
 800c55c:	2800      	cmp	r0, #0
 800c55e:	bfab      	itete	ge
 800c560:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c562:	89a3      	ldrhlt	r3, [r4, #12]
 800c564:	181b      	addge	r3, r3, r0
 800c566:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c56a:	bfac      	ite	ge
 800c56c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c56e:	81a3      	strhlt	r3, [r4, #12]
 800c570:	bd10      	pop	{r4, pc}

0800c572 <__swrite>:
 800c572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c576:	461f      	mov	r7, r3
 800c578:	898b      	ldrh	r3, [r1, #12]
 800c57a:	4605      	mov	r5, r0
 800c57c:	460c      	mov	r4, r1
 800c57e:	05db      	lsls	r3, r3, #23
 800c580:	4616      	mov	r6, r2
 800c582:	d505      	bpl.n	800c590 <__swrite+0x1e>
 800c584:	2302      	movs	r3, #2
 800c586:	2200      	movs	r2, #0
 800c588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c58c:	f000 f8d0 	bl	800c730 <_lseek_r>
 800c590:	89a3      	ldrh	r3, [r4, #12]
 800c592:	4632      	mov	r2, r6
 800c594:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c598:	4628      	mov	r0, r5
 800c59a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c59e:	81a3      	strh	r3, [r4, #12]
 800c5a0:	463b      	mov	r3, r7
 800c5a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5a6:	f000 b8f7 	b.w	800c798 <_write_r>

0800c5aa <__sseek>:
 800c5aa:	b510      	push	{r4, lr}
 800c5ac:	460c      	mov	r4, r1
 800c5ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5b2:	f000 f8bd 	bl	800c730 <_lseek_r>
 800c5b6:	1c43      	adds	r3, r0, #1
 800c5b8:	89a3      	ldrh	r3, [r4, #12]
 800c5ba:	bf15      	itete	ne
 800c5bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c5be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c5c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c5c6:	81a3      	strheq	r3, [r4, #12]
 800c5c8:	bf18      	it	ne
 800c5ca:	81a3      	strhne	r3, [r4, #12]
 800c5cc:	bd10      	pop	{r4, pc}

0800c5ce <__sclose>:
 800c5ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5d2:	f000 b89d 	b.w	800c710 <_close_r>

0800c5d6 <__swbuf_r>:
 800c5d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5d8:	460e      	mov	r6, r1
 800c5da:	4614      	mov	r4, r2
 800c5dc:	4605      	mov	r5, r0
 800c5de:	b118      	cbz	r0, 800c5e8 <__swbuf_r+0x12>
 800c5e0:	6a03      	ldr	r3, [r0, #32]
 800c5e2:	b90b      	cbnz	r3, 800c5e8 <__swbuf_r+0x12>
 800c5e4:	f7ff ff0e 	bl	800c404 <__sinit>
 800c5e8:	69a3      	ldr	r3, [r4, #24]
 800c5ea:	60a3      	str	r3, [r4, #8]
 800c5ec:	89a3      	ldrh	r3, [r4, #12]
 800c5ee:	071a      	lsls	r2, r3, #28
 800c5f0:	d501      	bpl.n	800c5f6 <__swbuf_r+0x20>
 800c5f2:	6923      	ldr	r3, [r4, #16]
 800c5f4:	b943      	cbnz	r3, 800c608 <__swbuf_r+0x32>
 800c5f6:	4621      	mov	r1, r4
 800c5f8:	4628      	mov	r0, r5
 800c5fa:	f000 f82b 	bl	800c654 <__swsetup_r>
 800c5fe:	b118      	cbz	r0, 800c608 <__swbuf_r+0x32>
 800c600:	f04f 37ff 	mov.w	r7, #4294967295
 800c604:	4638      	mov	r0, r7
 800c606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c608:	6823      	ldr	r3, [r4, #0]
 800c60a:	b2f6      	uxtb	r6, r6
 800c60c:	6922      	ldr	r2, [r4, #16]
 800c60e:	4637      	mov	r7, r6
 800c610:	1a98      	subs	r0, r3, r2
 800c612:	6963      	ldr	r3, [r4, #20]
 800c614:	4283      	cmp	r3, r0
 800c616:	dc05      	bgt.n	800c624 <__swbuf_r+0x4e>
 800c618:	4621      	mov	r1, r4
 800c61a:	4628      	mov	r0, r5
 800c61c:	f000 fca8 	bl	800cf70 <_fflush_r>
 800c620:	2800      	cmp	r0, #0
 800c622:	d1ed      	bne.n	800c600 <__swbuf_r+0x2a>
 800c624:	68a3      	ldr	r3, [r4, #8]
 800c626:	3b01      	subs	r3, #1
 800c628:	60a3      	str	r3, [r4, #8]
 800c62a:	6823      	ldr	r3, [r4, #0]
 800c62c:	1c5a      	adds	r2, r3, #1
 800c62e:	6022      	str	r2, [r4, #0]
 800c630:	701e      	strb	r6, [r3, #0]
 800c632:	1c43      	adds	r3, r0, #1
 800c634:	6962      	ldr	r2, [r4, #20]
 800c636:	429a      	cmp	r2, r3
 800c638:	d004      	beq.n	800c644 <__swbuf_r+0x6e>
 800c63a:	89a3      	ldrh	r3, [r4, #12]
 800c63c:	07db      	lsls	r3, r3, #31
 800c63e:	d5e1      	bpl.n	800c604 <__swbuf_r+0x2e>
 800c640:	2e0a      	cmp	r6, #10
 800c642:	d1df      	bne.n	800c604 <__swbuf_r+0x2e>
 800c644:	4621      	mov	r1, r4
 800c646:	4628      	mov	r0, r5
 800c648:	f000 fc92 	bl	800cf70 <_fflush_r>
 800c64c:	2800      	cmp	r0, #0
 800c64e:	d0d9      	beq.n	800c604 <__swbuf_r+0x2e>
 800c650:	e7d6      	b.n	800c600 <__swbuf_r+0x2a>
	...

0800c654 <__swsetup_r>:
 800c654:	b538      	push	{r3, r4, r5, lr}
 800c656:	4b29      	ldr	r3, [pc, #164]	@ (800c6fc <__swsetup_r+0xa8>)
 800c658:	4605      	mov	r5, r0
 800c65a:	460c      	mov	r4, r1
 800c65c:	6818      	ldr	r0, [r3, #0]
 800c65e:	b118      	cbz	r0, 800c668 <__swsetup_r+0x14>
 800c660:	6a03      	ldr	r3, [r0, #32]
 800c662:	b90b      	cbnz	r3, 800c668 <__swsetup_r+0x14>
 800c664:	f7ff fece 	bl	800c404 <__sinit>
 800c668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c66c:	0719      	lsls	r1, r3, #28
 800c66e:	d422      	bmi.n	800c6b6 <__swsetup_r+0x62>
 800c670:	06da      	lsls	r2, r3, #27
 800c672:	d407      	bmi.n	800c684 <__swsetup_r+0x30>
 800c674:	2209      	movs	r2, #9
 800c676:	602a      	str	r2, [r5, #0]
 800c678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c67c:	f04f 30ff 	mov.w	r0, #4294967295
 800c680:	81a3      	strh	r3, [r4, #12]
 800c682:	e033      	b.n	800c6ec <__swsetup_r+0x98>
 800c684:	0758      	lsls	r0, r3, #29
 800c686:	d512      	bpl.n	800c6ae <__swsetup_r+0x5a>
 800c688:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c68a:	b141      	cbz	r1, 800c69e <__swsetup_r+0x4a>
 800c68c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c690:	4299      	cmp	r1, r3
 800c692:	d002      	beq.n	800c69a <__swsetup_r+0x46>
 800c694:	4628      	mov	r0, r5
 800c696:	f000 f8cb 	bl	800c830 <_free_r>
 800c69a:	2300      	movs	r3, #0
 800c69c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c69e:	89a3      	ldrh	r3, [r4, #12]
 800c6a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c6a4:	81a3      	strh	r3, [r4, #12]
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	6063      	str	r3, [r4, #4]
 800c6aa:	6923      	ldr	r3, [r4, #16]
 800c6ac:	6023      	str	r3, [r4, #0]
 800c6ae:	89a3      	ldrh	r3, [r4, #12]
 800c6b0:	f043 0308 	orr.w	r3, r3, #8
 800c6b4:	81a3      	strh	r3, [r4, #12]
 800c6b6:	6923      	ldr	r3, [r4, #16]
 800c6b8:	b94b      	cbnz	r3, 800c6ce <__swsetup_r+0x7a>
 800c6ba:	89a3      	ldrh	r3, [r4, #12]
 800c6bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c6c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c6c4:	d003      	beq.n	800c6ce <__swsetup_r+0x7a>
 800c6c6:	4621      	mov	r1, r4
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	f000 fc9e 	bl	800d00a <__smakebuf_r>
 800c6ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6d2:	f013 0201 	ands.w	r2, r3, #1
 800c6d6:	d00a      	beq.n	800c6ee <__swsetup_r+0x9a>
 800c6d8:	2200      	movs	r2, #0
 800c6da:	60a2      	str	r2, [r4, #8]
 800c6dc:	6962      	ldr	r2, [r4, #20]
 800c6de:	4252      	negs	r2, r2
 800c6e0:	61a2      	str	r2, [r4, #24]
 800c6e2:	6922      	ldr	r2, [r4, #16]
 800c6e4:	b942      	cbnz	r2, 800c6f8 <__swsetup_r+0xa4>
 800c6e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c6ea:	d1c5      	bne.n	800c678 <__swsetup_r+0x24>
 800c6ec:	bd38      	pop	{r3, r4, r5, pc}
 800c6ee:	0799      	lsls	r1, r3, #30
 800c6f0:	bf58      	it	pl
 800c6f2:	6962      	ldrpl	r2, [r4, #20]
 800c6f4:	60a2      	str	r2, [r4, #8]
 800c6f6:	e7f4      	b.n	800c6e2 <__swsetup_r+0x8e>
 800c6f8:	2000      	movs	r0, #0
 800c6fa:	e7f7      	b.n	800c6ec <__swsetup_r+0x98>
 800c6fc:	20000038 	.word	0x20000038

0800c700 <memset>:
 800c700:	4402      	add	r2, r0
 800c702:	4603      	mov	r3, r0
 800c704:	4293      	cmp	r3, r2
 800c706:	d100      	bne.n	800c70a <memset+0xa>
 800c708:	4770      	bx	lr
 800c70a:	f803 1b01 	strb.w	r1, [r3], #1
 800c70e:	e7f9      	b.n	800c704 <memset+0x4>

0800c710 <_close_r>:
 800c710:	b538      	push	{r3, r4, r5, lr}
 800c712:	2300      	movs	r3, #0
 800c714:	4d05      	ldr	r5, [pc, #20]	@ (800c72c <_close_r+0x1c>)
 800c716:	4604      	mov	r4, r0
 800c718:	4608      	mov	r0, r1
 800c71a:	602b      	str	r3, [r5, #0]
 800c71c:	f7f4 fdad 	bl	800127a <_close>
 800c720:	1c43      	adds	r3, r0, #1
 800c722:	d102      	bne.n	800c72a <_close_r+0x1a>
 800c724:	682b      	ldr	r3, [r5, #0]
 800c726:	b103      	cbz	r3, 800c72a <_close_r+0x1a>
 800c728:	6023      	str	r3, [r4, #0]
 800c72a:	bd38      	pop	{r3, r4, r5, pc}
 800c72c:	20003208 	.word	0x20003208

0800c730 <_lseek_r>:
 800c730:	b538      	push	{r3, r4, r5, lr}
 800c732:	4604      	mov	r4, r0
 800c734:	4d06      	ldr	r5, [pc, #24]	@ (800c750 <_lseek_r+0x20>)
 800c736:	4608      	mov	r0, r1
 800c738:	4611      	mov	r1, r2
 800c73a:	2200      	movs	r2, #0
 800c73c:	602a      	str	r2, [r5, #0]
 800c73e:	461a      	mov	r2, r3
 800c740:	f7f4 fdc2 	bl	80012c8 <_lseek>
 800c744:	1c43      	adds	r3, r0, #1
 800c746:	d102      	bne.n	800c74e <_lseek_r+0x1e>
 800c748:	682b      	ldr	r3, [r5, #0]
 800c74a:	b103      	cbz	r3, 800c74e <_lseek_r+0x1e>
 800c74c:	6023      	str	r3, [r4, #0]
 800c74e:	bd38      	pop	{r3, r4, r5, pc}
 800c750:	20003208 	.word	0x20003208

0800c754 <_read_r>:
 800c754:	b538      	push	{r3, r4, r5, lr}
 800c756:	4604      	mov	r4, r0
 800c758:	4d06      	ldr	r5, [pc, #24]	@ (800c774 <_read_r+0x20>)
 800c75a:	4608      	mov	r0, r1
 800c75c:	4611      	mov	r1, r2
 800c75e:	2200      	movs	r2, #0
 800c760:	602a      	str	r2, [r5, #0]
 800c762:	461a      	mov	r2, r3
 800c764:	f7f4 fd50 	bl	8001208 <_read>
 800c768:	1c43      	adds	r3, r0, #1
 800c76a:	d102      	bne.n	800c772 <_read_r+0x1e>
 800c76c:	682b      	ldr	r3, [r5, #0]
 800c76e:	b103      	cbz	r3, 800c772 <_read_r+0x1e>
 800c770:	6023      	str	r3, [r4, #0]
 800c772:	bd38      	pop	{r3, r4, r5, pc}
 800c774:	20003208 	.word	0x20003208

0800c778 <_sbrk_r>:
 800c778:	b538      	push	{r3, r4, r5, lr}
 800c77a:	2300      	movs	r3, #0
 800c77c:	4d05      	ldr	r5, [pc, #20]	@ (800c794 <_sbrk_r+0x1c>)
 800c77e:	4604      	mov	r4, r0
 800c780:	4608      	mov	r0, r1
 800c782:	602b      	str	r3, [r5, #0]
 800c784:	f7f4 fdae 	bl	80012e4 <_sbrk>
 800c788:	1c43      	adds	r3, r0, #1
 800c78a:	d102      	bne.n	800c792 <_sbrk_r+0x1a>
 800c78c:	682b      	ldr	r3, [r5, #0]
 800c78e:	b103      	cbz	r3, 800c792 <_sbrk_r+0x1a>
 800c790:	6023      	str	r3, [r4, #0]
 800c792:	bd38      	pop	{r3, r4, r5, pc}
 800c794:	20003208 	.word	0x20003208

0800c798 <_write_r>:
 800c798:	b538      	push	{r3, r4, r5, lr}
 800c79a:	4604      	mov	r4, r0
 800c79c:	4d06      	ldr	r5, [pc, #24]	@ (800c7b8 <_write_r+0x20>)
 800c79e:	4608      	mov	r0, r1
 800c7a0:	4611      	mov	r1, r2
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	602a      	str	r2, [r5, #0]
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	f7f4 fd4b 	bl	8001242 <_write>
 800c7ac:	1c43      	adds	r3, r0, #1
 800c7ae:	d102      	bne.n	800c7b6 <_write_r+0x1e>
 800c7b0:	682b      	ldr	r3, [r5, #0]
 800c7b2:	b103      	cbz	r3, 800c7b6 <_write_r+0x1e>
 800c7b4:	6023      	str	r3, [r4, #0]
 800c7b6:	bd38      	pop	{r3, r4, r5, pc}
 800c7b8:	20003208 	.word	0x20003208

0800c7bc <__errno>:
 800c7bc:	4b01      	ldr	r3, [pc, #4]	@ (800c7c4 <__errno+0x8>)
 800c7be:	6818      	ldr	r0, [r3, #0]
 800c7c0:	4770      	bx	lr
 800c7c2:	bf00      	nop
 800c7c4:	20000038 	.word	0x20000038

0800c7c8 <__libc_init_array>:
 800c7c8:	b570      	push	{r4, r5, r6, lr}
 800c7ca:	4d0d      	ldr	r5, [pc, #52]	@ (800c800 <__libc_init_array+0x38>)
 800c7cc:	2600      	movs	r6, #0
 800c7ce:	4c0d      	ldr	r4, [pc, #52]	@ (800c804 <__libc_init_array+0x3c>)
 800c7d0:	1b64      	subs	r4, r4, r5
 800c7d2:	10a4      	asrs	r4, r4, #2
 800c7d4:	42a6      	cmp	r6, r4
 800c7d6:	d109      	bne.n	800c7ec <__libc_init_array+0x24>
 800c7d8:	4d0b      	ldr	r5, [pc, #44]	@ (800c808 <__libc_init_array+0x40>)
 800c7da:	2600      	movs	r6, #0
 800c7dc:	4c0b      	ldr	r4, [pc, #44]	@ (800c80c <__libc_init_array+0x44>)
 800c7de:	f000 fc81 	bl	800d0e4 <_init>
 800c7e2:	1b64      	subs	r4, r4, r5
 800c7e4:	10a4      	asrs	r4, r4, #2
 800c7e6:	42a6      	cmp	r6, r4
 800c7e8:	d105      	bne.n	800c7f6 <__libc_init_array+0x2e>
 800c7ea:	bd70      	pop	{r4, r5, r6, pc}
 800c7ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7f0:	3601      	adds	r6, #1
 800c7f2:	4798      	blx	r3
 800c7f4:	e7ee      	b.n	800c7d4 <__libc_init_array+0xc>
 800c7f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7fa:	3601      	adds	r6, #1
 800c7fc:	4798      	blx	r3
 800c7fe:	e7f2      	b.n	800c7e6 <__libc_init_array+0x1e>
 800c800:	0800d3b8 	.word	0x0800d3b8
 800c804:	0800d3b8 	.word	0x0800d3b8
 800c808:	0800d3b8 	.word	0x0800d3b8
 800c80c:	0800d3bc 	.word	0x0800d3bc

0800c810 <__retarget_lock_init_recursive>:
 800c810:	4770      	bx	lr

0800c812 <__retarget_lock_acquire_recursive>:
 800c812:	4770      	bx	lr

0800c814 <__retarget_lock_release_recursive>:
 800c814:	4770      	bx	lr

0800c816 <memcpy>:
 800c816:	440a      	add	r2, r1
 800c818:	1e43      	subs	r3, r0, #1
 800c81a:	4291      	cmp	r1, r2
 800c81c:	d100      	bne.n	800c820 <memcpy+0xa>
 800c81e:	4770      	bx	lr
 800c820:	b510      	push	{r4, lr}
 800c822:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c826:	4291      	cmp	r1, r2
 800c828:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c82c:	d1f9      	bne.n	800c822 <memcpy+0xc>
 800c82e:	bd10      	pop	{r4, pc}

0800c830 <_free_r>:
 800c830:	b538      	push	{r3, r4, r5, lr}
 800c832:	4605      	mov	r5, r0
 800c834:	2900      	cmp	r1, #0
 800c836:	d041      	beq.n	800c8bc <_free_r+0x8c>
 800c838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c83c:	1f0c      	subs	r4, r1, #4
 800c83e:	2b00      	cmp	r3, #0
 800c840:	bfb8      	it	lt
 800c842:	18e4      	addlt	r4, r4, r3
 800c844:	f7ff fd46 	bl	800c2d4 <__malloc_lock>
 800c848:	4a1d      	ldr	r2, [pc, #116]	@ (800c8c0 <_free_r+0x90>)
 800c84a:	6813      	ldr	r3, [r2, #0]
 800c84c:	b933      	cbnz	r3, 800c85c <_free_r+0x2c>
 800c84e:	6063      	str	r3, [r4, #4]
 800c850:	6014      	str	r4, [r2, #0]
 800c852:	4628      	mov	r0, r5
 800c854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c858:	f7ff bd42 	b.w	800c2e0 <__malloc_unlock>
 800c85c:	42a3      	cmp	r3, r4
 800c85e:	d908      	bls.n	800c872 <_free_r+0x42>
 800c860:	6820      	ldr	r0, [r4, #0]
 800c862:	1821      	adds	r1, r4, r0
 800c864:	428b      	cmp	r3, r1
 800c866:	bf01      	itttt	eq
 800c868:	6819      	ldreq	r1, [r3, #0]
 800c86a:	685b      	ldreq	r3, [r3, #4]
 800c86c:	1809      	addeq	r1, r1, r0
 800c86e:	6021      	streq	r1, [r4, #0]
 800c870:	e7ed      	b.n	800c84e <_free_r+0x1e>
 800c872:	461a      	mov	r2, r3
 800c874:	685b      	ldr	r3, [r3, #4]
 800c876:	b10b      	cbz	r3, 800c87c <_free_r+0x4c>
 800c878:	42a3      	cmp	r3, r4
 800c87a:	d9fa      	bls.n	800c872 <_free_r+0x42>
 800c87c:	6811      	ldr	r1, [r2, #0]
 800c87e:	1850      	adds	r0, r2, r1
 800c880:	42a0      	cmp	r0, r4
 800c882:	d10b      	bne.n	800c89c <_free_r+0x6c>
 800c884:	6820      	ldr	r0, [r4, #0]
 800c886:	4401      	add	r1, r0
 800c888:	1850      	adds	r0, r2, r1
 800c88a:	6011      	str	r1, [r2, #0]
 800c88c:	4283      	cmp	r3, r0
 800c88e:	d1e0      	bne.n	800c852 <_free_r+0x22>
 800c890:	6818      	ldr	r0, [r3, #0]
 800c892:	685b      	ldr	r3, [r3, #4]
 800c894:	4408      	add	r0, r1
 800c896:	6053      	str	r3, [r2, #4]
 800c898:	6010      	str	r0, [r2, #0]
 800c89a:	e7da      	b.n	800c852 <_free_r+0x22>
 800c89c:	d902      	bls.n	800c8a4 <_free_r+0x74>
 800c89e:	230c      	movs	r3, #12
 800c8a0:	602b      	str	r3, [r5, #0]
 800c8a2:	e7d6      	b.n	800c852 <_free_r+0x22>
 800c8a4:	6820      	ldr	r0, [r4, #0]
 800c8a6:	1821      	adds	r1, r4, r0
 800c8a8:	428b      	cmp	r3, r1
 800c8aa:	bf02      	ittt	eq
 800c8ac:	6819      	ldreq	r1, [r3, #0]
 800c8ae:	685b      	ldreq	r3, [r3, #4]
 800c8b0:	1809      	addeq	r1, r1, r0
 800c8b2:	6063      	str	r3, [r4, #4]
 800c8b4:	bf08      	it	eq
 800c8b6:	6021      	streq	r1, [r4, #0]
 800c8b8:	6054      	str	r4, [r2, #4]
 800c8ba:	e7ca      	b.n	800c852 <_free_r+0x22>
 800c8bc:	bd38      	pop	{r3, r4, r5, pc}
 800c8be:	bf00      	nop
 800c8c0:	200030c8 	.word	0x200030c8

0800c8c4 <__sfputc_r>:
 800c8c4:	6893      	ldr	r3, [r2, #8]
 800c8c6:	3b01      	subs	r3, #1
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	b410      	push	{r4}
 800c8cc:	6093      	str	r3, [r2, #8]
 800c8ce:	da08      	bge.n	800c8e2 <__sfputc_r+0x1e>
 800c8d0:	6994      	ldr	r4, [r2, #24]
 800c8d2:	42a3      	cmp	r3, r4
 800c8d4:	db01      	blt.n	800c8da <__sfputc_r+0x16>
 800c8d6:	290a      	cmp	r1, #10
 800c8d8:	d103      	bne.n	800c8e2 <__sfputc_r+0x1e>
 800c8da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8de:	f7ff be7a 	b.w	800c5d6 <__swbuf_r>
 800c8e2:	6813      	ldr	r3, [r2, #0]
 800c8e4:	1c58      	adds	r0, r3, #1
 800c8e6:	6010      	str	r0, [r2, #0]
 800c8e8:	4608      	mov	r0, r1
 800c8ea:	7019      	strb	r1, [r3, #0]
 800c8ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8f0:	4770      	bx	lr

0800c8f2 <__sfputs_r>:
 800c8f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	460f      	mov	r7, r1
 800c8f8:	4614      	mov	r4, r2
 800c8fa:	18d5      	adds	r5, r2, r3
 800c8fc:	42ac      	cmp	r4, r5
 800c8fe:	d101      	bne.n	800c904 <__sfputs_r+0x12>
 800c900:	2000      	movs	r0, #0
 800c902:	e007      	b.n	800c914 <__sfputs_r+0x22>
 800c904:	463a      	mov	r2, r7
 800c906:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c90a:	4630      	mov	r0, r6
 800c90c:	f7ff ffda 	bl	800c8c4 <__sfputc_r>
 800c910:	1c43      	adds	r3, r0, #1
 800c912:	d1f3      	bne.n	800c8fc <__sfputs_r+0xa>
 800c914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c918 <_vfiprintf_r>:
 800c918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c91c:	460d      	mov	r5, r1
 800c91e:	b09d      	sub	sp, #116	@ 0x74
 800c920:	4614      	mov	r4, r2
 800c922:	4698      	mov	r8, r3
 800c924:	4606      	mov	r6, r0
 800c926:	b118      	cbz	r0, 800c930 <_vfiprintf_r+0x18>
 800c928:	6a03      	ldr	r3, [r0, #32]
 800c92a:	b90b      	cbnz	r3, 800c930 <_vfiprintf_r+0x18>
 800c92c:	f7ff fd6a 	bl	800c404 <__sinit>
 800c930:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c932:	07d9      	lsls	r1, r3, #31
 800c934:	d405      	bmi.n	800c942 <_vfiprintf_r+0x2a>
 800c936:	89ab      	ldrh	r3, [r5, #12]
 800c938:	059a      	lsls	r2, r3, #22
 800c93a:	d402      	bmi.n	800c942 <_vfiprintf_r+0x2a>
 800c93c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c93e:	f7ff ff68 	bl	800c812 <__retarget_lock_acquire_recursive>
 800c942:	89ab      	ldrh	r3, [r5, #12]
 800c944:	071b      	lsls	r3, r3, #28
 800c946:	d501      	bpl.n	800c94c <_vfiprintf_r+0x34>
 800c948:	692b      	ldr	r3, [r5, #16]
 800c94a:	b99b      	cbnz	r3, 800c974 <_vfiprintf_r+0x5c>
 800c94c:	4629      	mov	r1, r5
 800c94e:	4630      	mov	r0, r6
 800c950:	f7ff fe80 	bl	800c654 <__swsetup_r>
 800c954:	b170      	cbz	r0, 800c974 <_vfiprintf_r+0x5c>
 800c956:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c958:	07dc      	lsls	r4, r3, #31
 800c95a:	d504      	bpl.n	800c966 <_vfiprintf_r+0x4e>
 800c95c:	f04f 30ff 	mov.w	r0, #4294967295
 800c960:	b01d      	add	sp, #116	@ 0x74
 800c962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c966:	89ab      	ldrh	r3, [r5, #12]
 800c968:	0598      	lsls	r0, r3, #22
 800c96a:	d4f7      	bmi.n	800c95c <_vfiprintf_r+0x44>
 800c96c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c96e:	f7ff ff51 	bl	800c814 <__retarget_lock_release_recursive>
 800c972:	e7f3      	b.n	800c95c <_vfiprintf_r+0x44>
 800c974:	2300      	movs	r3, #0
 800c976:	f8cd 800c 	str.w	r8, [sp, #12]
 800c97a:	f04f 0901 	mov.w	r9, #1
 800c97e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800cb34 <_vfiprintf_r+0x21c>
 800c982:	9309      	str	r3, [sp, #36]	@ 0x24
 800c984:	2320      	movs	r3, #32
 800c986:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c98a:	2330      	movs	r3, #48	@ 0x30
 800c98c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c990:	4623      	mov	r3, r4
 800c992:	469a      	mov	sl, r3
 800c994:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c998:	b10a      	cbz	r2, 800c99e <_vfiprintf_r+0x86>
 800c99a:	2a25      	cmp	r2, #37	@ 0x25
 800c99c:	d1f9      	bne.n	800c992 <_vfiprintf_r+0x7a>
 800c99e:	ebba 0b04 	subs.w	fp, sl, r4
 800c9a2:	d00b      	beq.n	800c9bc <_vfiprintf_r+0xa4>
 800c9a4:	465b      	mov	r3, fp
 800c9a6:	4622      	mov	r2, r4
 800c9a8:	4629      	mov	r1, r5
 800c9aa:	4630      	mov	r0, r6
 800c9ac:	f7ff ffa1 	bl	800c8f2 <__sfputs_r>
 800c9b0:	3001      	adds	r0, #1
 800c9b2:	f000 80a7 	beq.w	800cb04 <_vfiprintf_r+0x1ec>
 800c9b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9b8:	445a      	add	r2, fp
 800c9ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	f000 809f 	beq.w	800cb04 <_vfiprintf_r+0x1ec>
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c9cc:	f10a 0a01 	add.w	sl, sl, #1
 800c9d0:	9304      	str	r3, [sp, #16]
 800c9d2:	9307      	str	r3, [sp, #28]
 800c9d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c9d8:	931a      	str	r3, [sp, #104]	@ 0x68
 800c9da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c9de:	4654      	mov	r4, sl
 800c9e0:	2205      	movs	r2, #5
 800c9e2:	4854      	ldr	r0, [pc, #336]	@ (800cb34 <_vfiprintf_r+0x21c>)
 800c9e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9e8:	f000 fb6e 	bl	800d0c8 <memchr>
 800c9ec:	9a04      	ldr	r2, [sp, #16]
 800c9ee:	b9d8      	cbnz	r0, 800ca28 <_vfiprintf_r+0x110>
 800c9f0:	06d1      	lsls	r1, r2, #27
 800c9f2:	bf44      	itt	mi
 800c9f4:	2320      	movmi	r3, #32
 800c9f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9fa:	0713      	lsls	r3, r2, #28
 800c9fc:	bf44      	itt	mi
 800c9fe:	232b      	movmi	r3, #43	@ 0x2b
 800ca00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca04:	f89a 3000 	ldrb.w	r3, [sl]
 800ca08:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca0a:	d015      	beq.n	800ca38 <_vfiprintf_r+0x120>
 800ca0c:	9a07      	ldr	r2, [sp, #28]
 800ca0e:	4654      	mov	r4, sl
 800ca10:	2000      	movs	r0, #0
 800ca12:	f04f 0c0a 	mov.w	ip, #10
 800ca16:	4621      	mov	r1, r4
 800ca18:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca1c:	3b30      	subs	r3, #48	@ 0x30
 800ca1e:	2b09      	cmp	r3, #9
 800ca20:	d94b      	bls.n	800caba <_vfiprintf_r+0x1a2>
 800ca22:	b1b0      	cbz	r0, 800ca52 <_vfiprintf_r+0x13a>
 800ca24:	9207      	str	r2, [sp, #28]
 800ca26:	e014      	b.n	800ca52 <_vfiprintf_r+0x13a>
 800ca28:	eba0 0308 	sub.w	r3, r0, r8
 800ca2c:	46a2      	mov	sl, r4
 800ca2e:	fa09 f303 	lsl.w	r3, r9, r3
 800ca32:	4313      	orrs	r3, r2
 800ca34:	9304      	str	r3, [sp, #16]
 800ca36:	e7d2      	b.n	800c9de <_vfiprintf_r+0xc6>
 800ca38:	9b03      	ldr	r3, [sp, #12]
 800ca3a:	1d19      	adds	r1, r3, #4
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	9103      	str	r1, [sp, #12]
 800ca42:	bfbb      	ittet	lt
 800ca44:	425b      	neglt	r3, r3
 800ca46:	f042 0202 	orrlt.w	r2, r2, #2
 800ca4a:	9307      	strge	r3, [sp, #28]
 800ca4c:	9307      	strlt	r3, [sp, #28]
 800ca4e:	bfb8      	it	lt
 800ca50:	9204      	strlt	r2, [sp, #16]
 800ca52:	7823      	ldrb	r3, [r4, #0]
 800ca54:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca56:	d10a      	bne.n	800ca6e <_vfiprintf_r+0x156>
 800ca58:	7863      	ldrb	r3, [r4, #1]
 800ca5a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca5c:	d132      	bne.n	800cac4 <_vfiprintf_r+0x1ac>
 800ca5e:	9b03      	ldr	r3, [sp, #12]
 800ca60:	3402      	adds	r4, #2
 800ca62:	1d1a      	adds	r2, r3, #4
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca6a:	9203      	str	r2, [sp, #12]
 800ca6c:	9305      	str	r3, [sp, #20]
 800ca6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb44 <_vfiprintf_r+0x22c>
 800ca72:	2203      	movs	r2, #3
 800ca74:	7821      	ldrb	r1, [r4, #0]
 800ca76:	4650      	mov	r0, sl
 800ca78:	f000 fb26 	bl	800d0c8 <memchr>
 800ca7c:	b138      	cbz	r0, 800ca8e <_vfiprintf_r+0x176>
 800ca7e:	eba0 000a 	sub.w	r0, r0, sl
 800ca82:	2240      	movs	r2, #64	@ 0x40
 800ca84:	9b04      	ldr	r3, [sp, #16]
 800ca86:	3401      	adds	r4, #1
 800ca88:	4082      	lsls	r2, r0
 800ca8a:	4313      	orrs	r3, r2
 800ca8c:	9304      	str	r3, [sp, #16]
 800ca8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca92:	2206      	movs	r2, #6
 800ca94:	4828      	ldr	r0, [pc, #160]	@ (800cb38 <_vfiprintf_r+0x220>)
 800ca96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca9a:	f000 fb15 	bl	800d0c8 <memchr>
 800ca9e:	2800      	cmp	r0, #0
 800caa0:	d03f      	beq.n	800cb22 <_vfiprintf_r+0x20a>
 800caa2:	4b26      	ldr	r3, [pc, #152]	@ (800cb3c <_vfiprintf_r+0x224>)
 800caa4:	bb1b      	cbnz	r3, 800caee <_vfiprintf_r+0x1d6>
 800caa6:	9b03      	ldr	r3, [sp, #12]
 800caa8:	3307      	adds	r3, #7
 800caaa:	f023 0307 	bic.w	r3, r3, #7
 800caae:	3308      	adds	r3, #8
 800cab0:	9303      	str	r3, [sp, #12]
 800cab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cab4:	443b      	add	r3, r7
 800cab6:	9309      	str	r3, [sp, #36]	@ 0x24
 800cab8:	e76a      	b.n	800c990 <_vfiprintf_r+0x78>
 800caba:	fb0c 3202 	mla	r2, ip, r2, r3
 800cabe:	460c      	mov	r4, r1
 800cac0:	2001      	movs	r0, #1
 800cac2:	e7a8      	b.n	800ca16 <_vfiprintf_r+0xfe>
 800cac4:	2300      	movs	r3, #0
 800cac6:	3401      	adds	r4, #1
 800cac8:	f04f 0c0a 	mov.w	ip, #10
 800cacc:	4619      	mov	r1, r3
 800cace:	9305      	str	r3, [sp, #20]
 800cad0:	4620      	mov	r0, r4
 800cad2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cad6:	3a30      	subs	r2, #48	@ 0x30
 800cad8:	2a09      	cmp	r2, #9
 800cada:	d903      	bls.n	800cae4 <_vfiprintf_r+0x1cc>
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d0c6      	beq.n	800ca6e <_vfiprintf_r+0x156>
 800cae0:	9105      	str	r1, [sp, #20]
 800cae2:	e7c4      	b.n	800ca6e <_vfiprintf_r+0x156>
 800cae4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cae8:	4604      	mov	r4, r0
 800caea:	2301      	movs	r3, #1
 800caec:	e7f0      	b.n	800cad0 <_vfiprintf_r+0x1b8>
 800caee:	ab03      	add	r3, sp, #12
 800caf0:	462a      	mov	r2, r5
 800caf2:	a904      	add	r1, sp, #16
 800caf4:	4630      	mov	r0, r6
 800caf6:	9300      	str	r3, [sp, #0]
 800caf8:	4b11      	ldr	r3, [pc, #68]	@ (800cb40 <_vfiprintf_r+0x228>)
 800cafa:	f3af 8000 	nop.w
 800cafe:	4607      	mov	r7, r0
 800cb00:	1c78      	adds	r0, r7, #1
 800cb02:	d1d6      	bne.n	800cab2 <_vfiprintf_r+0x19a>
 800cb04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb06:	07d9      	lsls	r1, r3, #31
 800cb08:	d405      	bmi.n	800cb16 <_vfiprintf_r+0x1fe>
 800cb0a:	89ab      	ldrh	r3, [r5, #12]
 800cb0c:	059a      	lsls	r2, r3, #22
 800cb0e:	d402      	bmi.n	800cb16 <_vfiprintf_r+0x1fe>
 800cb10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb12:	f7ff fe7f 	bl	800c814 <__retarget_lock_release_recursive>
 800cb16:	89ab      	ldrh	r3, [r5, #12]
 800cb18:	065b      	lsls	r3, r3, #25
 800cb1a:	f53f af1f 	bmi.w	800c95c <_vfiprintf_r+0x44>
 800cb1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb20:	e71e      	b.n	800c960 <_vfiprintf_r+0x48>
 800cb22:	ab03      	add	r3, sp, #12
 800cb24:	462a      	mov	r2, r5
 800cb26:	a904      	add	r1, sp, #16
 800cb28:	4630      	mov	r0, r6
 800cb2a:	9300      	str	r3, [sp, #0]
 800cb2c:	4b04      	ldr	r3, [pc, #16]	@ (800cb40 <_vfiprintf_r+0x228>)
 800cb2e:	f000 f87d 	bl	800cc2c <_printf_i>
 800cb32:	e7e4      	b.n	800cafe <_vfiprintf_r+0x1e6>
 800cb34:	0800d37c 	.word	0x0800d37c
 800cb38:	0800d386 	.word	0x0800d386
 800cb3c:	00000000 	.word	0x00000000
 800cb40:	0800c8f3 	.word	0x0800c8f3
 800cb44:	0800d382 	.word	0x0800d382

0800cb48 <_printf_common>:
 800cb48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb4c:	4616      	mov	r6, r2
 800cb4e:	4698      	mov	r8, r3
 800cb50:	688a      	ldr	r2, [r1, #8]
 800cb52:	4607      	mov	r7, r0
 800cb54:	690b      	ldr	r3, [r1, #16]
 800cb56:	460c      	mov	r4, r1
 800cb58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	bfb8      	it	lt
 800cb60:	4613      	movlt	r3, r2
 800cb62:	6033      	str	r3, [r6, #0]
 800cb64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cb68:	b10a      	cbz	r2, 800cb6e <_printf_common+0x26>
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	6033      	str	r3, [r6, #0]
 800cb6e:	6823      	ldr	r3, [r4, #0]
 800cb70:	0699      	lsls	r1, r3, #26
 800cb72:	bf42      	ittt	mi
 800cb74:	6833      	ldrmi	r3, [r6, #0]
 800cb76:	3302      	addmi	r3, #2
 800cb78:	6033      	strmi	r3, [r6, #0]
 800cb7a:	6825      	ldr	r5, [r4, #0]
 800cb7c:	f015 0506 	ands.w	r5, r5, #6
 800cb80:	d106      	bne.n	800cb90 <_printf_common+0x48>
 800cb82:	f104 0a19 	add.w	sl, r4, #25
 800cb86:	68e3      	ldr	r3, [r4, #12]
 800cb88:	6832      	ldr	r2, [r6, #0]
 800cb8a:	1a9b      	subs	r3, r3, r2
 800cb8c:	42ab      	cmp	r3, r5
 800cb8e:	dc2b      	bgt.n	800cbe8 <_printf_common+0xa0>
 800cb90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cb94:	6822      	ldr	r2, [r4, #0]
 800cb96:	3b00      	subs	r3, #0
 800cb98:	bf18      	it	ne
 800cb9a:	2301      	movne	r3, #1
 800cb9c:	0692      	lsls	r2, r2, #26
 800cb9e:	d430      	bmi.n	800cc02 <_printf_common+0xba>
 800cba0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cba4:	4641      	mov	r1, r8
 800cba6:	4638      	mov	r0, r7
 800cba8:	47c8      	blx	r9
 800cbaa:	3001      	adds	r0, #1
 800cbac:	d023      	beq.n	800cbf6 <_printf_common+0xae>
 800cbae:	6823      	ldr	r3, [r4, #0]
 800cbb0:	341a      	adds	r4, #26
 800cbb2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cbb6:	f003 0306 	and.w	r3, r3, #6
 800cbba:	2b04      	cmp	r3, #4
 800cbbc:	bf0a      	itet	eq
 800cbbe:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cbc2:	2500      	movne	r5, #0
 800cbc4:	6833      	ldreq	r3, [r6, #0]
 800cbc6:	f04f 0600 	mov.w	r6, #0
 800cbca:	bf08      	it	eq
 800cbcc:	1aed      	subeq	r5, r5, r3
 800cbce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cbd2:	bf08      	it	eq
 800cbd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	bfc4      	itt	gt
 800cbdc:	1a9b      	subgt	r3, r3, r2
 800cbde:	18ed      	addgt	r5, r5, r3
 800cbe0:	42b5      	cmp	r5, r6
 800cbe2:	d11a      	bne.n	800cc1a <_printf_common+0xd2>
 800cbe4:	2000      	movs	r0, #0
 800cbe6:	e008      	b.n	800cbfa <_printf_common+0xb2>
 800cbe8:	2301      	movs	r3, #1
 800cbea:	4652      	mov	r2, sl
 800cbec:	4641      	mov	r1, r8
 800cbee:	4638      	mov	r0, r7
 800cbf0:	47c8      	blx	r9
 800cbf2:	3001      	adds	r0, #1
 800cbf4:	d103      	bne.n	800cbfe <_printf_common+0xb6>
 800cbf6:	f04f 30ff 	mov.w	r0, #4294967295
 800cbfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbfe:	3501      	adds	r5, #1
 800cc00:	e7c1      	b.n	800cb86 <_printf_common+0x3e>
 800cc02:	18e1      	adds	r1, r4, r3
 800cc04:	1c5a      	adds	r2, r3, #1
 800cc06:	2030      	movs	r0, #48	@ 0x30
 800cc08:	3302      	adds	r3, #2
 800cc0a:	4422      	add	r2, r4
 800cc0c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc18:	e7c2      	b.n	800cba0 <_printf_common+0x58>
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	4622      	mov	r2, r4
 800cc1e:	4641      	mov	r1, r8
 800cc20:	4638      	mov	r0, r7
 800cc22:	47c8      	blx	r9
 800cc24:	3001      	adds	r0, #1
 800cc26:	d0e6      	beq.n	800cbf6 <_printf_common+0xae>
 800cc28:	3601      	adds	r6, #1
 800cc2a:	e7d9      	b.n	800cbe0 <_printf_common+0x98>

0800cc2c <_printf_i>:
 800cc2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc30:	7e0f      	ldrb	r7, [r1, #24]
 800cc32:	4691      	mov	r9, r2
 800cc34:	4680      	mov	r8, r0
 800cc36:	460c      	mov	r4, r1
 800cc38:	2f78      	cmp	r7, #120	@ 0x78
 800cc3a:	469a      	mov	sl, r3
 800cc3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cc3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cc42:	d807      	bhi.n	800cc54 <_printf_i+0x28>
 800cc44:	2f62      	cmp	r7, #98	@ 0x62
 800cc46:	d80a      	bhi.n	800cc5e <_printf_i+0x32>
 800cc48:	2f00      	cmp	r7, #0
 800cc4a:	f000 80d1 	beq.w	800cdf0 <_printf_i+0x1c4>
 800cc4e:	2f58      	cmp	r7, #88	@ 0x58
 800cc50:	f000 80b8 	beq.w	800cdc4 <_printf_i+0x198>
 800cc54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cc5c:	e03a      	b.n	800ccd4 <_printf_i+0xa8>
 800cc5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cc62:	2b15      	cmp	r3, #21
 800cc64:	d8f6      	bhi.n	800cc54 <_printf_i+0x28>
 800cc66:	a101      	add	r1, pc, #4	@ (adr r1, 800cc6c <_printf_i+0x40>)
 800cc68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc6c:	0800ccc5 	.word	0x0800ccc5
 800cc70:	0800ccd9 	.word	0x0800ccd9
 800cc74:	0800cc55 	.word	0x0800cc55
 800cc78:	0800cc55 	.word	0x0800cc55
 800cc7c:	0800cc55 	.word	0x0800cc55
 800cc80:	0800cc55 	.word	0x0800cc55
 800cc84:	0800ccd9 	.word	0x0800ccd9
 800cc88:	0800cc55 	.word	0x0800cc55
 800cc8c:	0800cc55 	.word	0x0800cc55
 800cc90:	0800cc55 	.word	0x0800cc55
 800cc94:	0800cc55 	.word	0x0800cc55
 800cc98:	0800cdd7 	.word	0x0800cdd7
 800cc9c:	0800cd03 	.word	0x0800cd03
 800cca0:	0800cd91 	.word	0x0800cd91
 800cca4:	0800cc55 	.word	0x0800cc55
 800cca8:	0800cc55 	.word	0x0800cc55
 800ccac:	0800cdf9 	.word	0x0800cdf9
 800ccb0:	0800cc55 	.word	0x0800cc55
 800ccb4:	0800cd03 	.word	0x0800cd03
 800ccb8:	0800cc55 	.word	0x0800cc55
 800ccbc:	0800cc55 	.word	0x0800cc55
 800ccc0:	0800cd99 	.word	0x0800cd99
 800ccc4:	6833      	ldr	r3, [r6, #0]
 800ccc6:	1d1a      	adds	r2, r3, #4
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	6032      	str	r2, [r6, #0]
 800cccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ccd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ccd4:	2301      	movs	r3, #1
 800ccd6:	e09c      	b.n	800ce12 <_printf_i+0x1e6>
 800ccd8:	6833      	ldr	r3, [r6, #0]
 800ccda:	6820      	ldr	r0, [r4, #0]
 800ccdc:	1d19      	adds	r1, r3, #4
 800ccde:	6031      	str	r1, [r6, #0]
 800cce0:	0606      	lsls	r6, r0, #24
 800cce2:	d501      	bpl.n	800cce8 <_printf_i+0xbc>
 800cce4:	681d      	ldr	r5, [r3, #0]
 800cce6:	e003      	b.n	800ccf0 <_printf_i+0xc4>
 800cce8:	0645      	lsls	r5, r0, #25
 800ccea:	d5fb      	bpl.n	800cce4 <_printf_i+0xb8>
 800ccec:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ccf0:	2d00      	cmp	r5, #0
 800ccf2:	da03      	bge.n	800ccfc <_printf_i+0xd0>
 800ccf4:	232d      	movs	r3, #45	@ 0x2d
 800ccf6:	426d      	negs	r5, r5
 800ccf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ccfc:	4858      	ldr	r0, [pc, #352]	@ (800ce60 <_printf_i+0x234>)
 800ccfe:	230a      	movs	r3, #10
 800cd00:	e011      	b.n	800cd26 <_printf_i+0xfa>
 800cd02:	6821      	ldr	r1, [r4, #0]
 800cd04:	6833      	ldr	r3, [r6, #0]
 800cd06:	0608      	lsls	r0, r1, #24
 800cd08:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd0c:	d402      	bmi.n	800cd14 <_printf_i+0xe8>
 800cd0e:	0649      	lsls	r1, r1, #25
 800cd10:	bf48      	it	mi
 800cd12:	b2ad      	uxthmi	r5, r5
 800cd14:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd16:	6033      	str	r3, [r6, #0]
 800cd18:	4851      	ldr	r0, [pc, #324]	@ (800ce60 <_printf_i+0x234>)
 800cd1a:	bf14      	ite	ne
 800cd1c:	230a      	movne	r3, #10
 800cd1e:	2308      	moveq	r3, #8
 800cd20:	2100      	movs	r1, #0
 800cd22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd26:	6866      	ldr	r6, [r4, #4]
 800cd28:	2e00      	cmp	r6, #0
 800cd2a:	60a6      	str	r6, [r4, #8]
 800cd2c:	db05      	blt.n	800cd3a <_printf_i+0x10e>
 800cd2e:	6821      	ldr	r1, [r4, #0]
 800cd30:	432e      	orrs	r6, r5
 800cd32:	f021 0104 	bic.w	r1, r1, #4
 800cd36:	6021      	str	r1, [r4, #0]
 800cd38:	d04b      	beq.n	800cdd2 <_printf_i+0x1a6>
 800cd3a:	4616      	mov	r6, r2
 800cd3c:	fbb5 f1f3 	udiv	r1, r5, r3
 800cd40:	fb03 5711 	mls	r7, r3, r1, r5
 800cd44:	5dc7      	ldrb	r7, [r0, r7]
 800cd46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cd4a:	462f      	mov	r7, r5
 800cd4c:	460d      	mov	r5, r1
 800cd4e:	42bb      	cmp	r3, r7
 800cd50:	d9f4      	bls.n	800cd3c <_printf_i+0x110>
 800cd52:	2b08      	cmp	r3, #8
 800cd54:	d10b      	bne.n	800cd6e <_printf_i+0x142>
 800cd56:	6823      	ldr	r3, [r4, #0]
 800cd58:	07df      	lsls	r7, r3, #31
 800cd5a:	d508      	bpl.n	800cd6e <_printf_i+0x142>
 800cd5c:	6923      	ldr	r3, [r4, #16]
 800cd5e:	6861      	ldr	r1, [r4, #4]
 800cd60:	4299      	cmp	r1, r3
 800cd62:	bfde      	ittt	le
 800cd64:	2330      	movle	r3, #48	@ 0x30
 800cd66:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cd6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cd6e:	1b92      	subs	r2, r2, r6
 800cd70:	6122      	str	r2, [r4, #16]
 800cd72:	464b      	mov	r3, r9
 800cd74:	aa03      	add	r2, sp, #12
 800cd76:	4621      	mov	r1, r4
 800cd78:	4640      	mov	r0, r8
 800cd7a:	f8cd a000 	str.w	sl, [sp]
 800cd7e:	f7ff fee3 	bl	800cb48 <_printf_common>
 800cd82:	3001      	adds	r0, #1
 800cd84:	d14a      	bne.n	800ce1c <_printf_i+0x1f0>
 800cd86:	f04f 30ff 	mov.w	r0, #4294967295
 800cd8a:	b004      	add	sp, #16
 800cd8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd90:	6823      	ldr	r3, [r4, #0]
 800cd92:	f043 0320 	orr.w	r3, r3, #32
 800cd96:	6023      	str	r3, [r4, #0]
 800cd98:	2778      	movs	r7, #120	@ 0x78
 800cd9a:	4832      	ldr	r0, [pc, #200]	@ (800ce64 <_printf_i+0x238>)
 800cd9c:	6823      	ldr	r3, [r4, #0]
 800cd9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cda2:	061f      	lsls	r7, r3, #24
 800cda4:	6831      	ldr	r1, [r6, #0]
 800cda6:	f851 5b04 	ldr.w	r5, [r1], #4
 800cdaa:	d402      	bmi.n	800cdb2 <_printf_i+0x186>
 800cdac:	065f      	lsls	r7, r3, #25
 800cdae:	bf48      	it	mi
 800cdb0:	b2ad      	uxthmi	r5, r5
 800cdb2:	6031      	str	r1, [r6, #0]
 800cdb4:	07d9      	lsls	r1, r3, #31
 800cdb6:	bf44      	itt	mi
 800cdb8:	f043 0320 	orrmi.w	r3, r3, #32
 800cdbc:	6023      	strmi	r3, [r4, #0]
 800cdbe:	b11d      	cbz	r5, 800cdc8 <_printf_i+0x19c>
 800cdc0:	2310      	movs	r3, #16
 800cdc2:	e7ad      	b.n	800cd20 <_printf_i+0xf4>
 800cdc4:	4826      	ldr	r0, [pc, #152]	@ (800ce60 <_printf_i+0x234>)
 800cdc6:	e7e9      	b.n	800cd9c <_printf_i+0x170>
 800cdc8:	6823      	ldr	r3, [r4, #0]
 800cdca:	f023 0320 	bic.w	r3, r3, #32
 800cdce:	6023      	str	r3, [r4, #0]
 800cdd0:	e7f6      	b.n	800cdc0 <_printf_i+0x194>
 800cdd2:	4616      	mov	r6, r2
 800cdd4:	e7bd      	b.n	800cd52 <_printf_i+0x126>
 800cdd6:	6833      	ldr	r3, [r6, #0]
 800cdd8:	6825      	ldr	r5, [r4, #0]
 800cdda:	1d18      	adds	r0, r3, #4
 800cddc:	6961      	ldr	r1, [r4, #20]
 800cdde:	6030      	str	r0, [r6, #0]
 800cde0:	062e      	lsls	r6, r5, #24
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	d501      	bpl.n	800cdea <_printf_i+0x1be>
 800cde6:	6019      	str	r1, [r3, #0]
 800cde8:	e002      	b.n	800cdf0 <_printf_i+0x1c4>
 800cdea:	0668      	lsls	r0, r5, #25
 800cdec:	d5fb      	bpl.n	800cde6 <_printf_i+0x1ba>
 800cdee:	8019      	strh	r1, [r3, #0]
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	4616      	mov	r6, r2
 800cdf4:	6123      	str	r3, [r4, #16]
 800cdf6:	e7bc      	b.n	800cd72 <_printf_i+0x146>
 800cdf8:	6833      	ldr	r3, [r6, #0]
 800cdfa:	2100      	movs	r1, #0
 800cdfc:	1d1a      	adds	r2, r3, #4
 800cdfe:	6032      	str	r2, [r6, #0]
 800ce00:	681e      	ldr	r6, [r3, #0]
 800ce02:	6862      	ldr	r2, [r4, #4]
 800ce04:	4630      	mov	r0, r6
 800ce06:	f000 f95f 	bl	800d0c8 <memchr>
 800ce0a:	b108      	cbz	r0, 800ce10 <_printf_i+0x1e4>
 800ce0c:	1b80      	subs	r0, r0, r6
 800ce0e:	6060      	str	r0, [r4, #4]
 800ce10:	6863      	ldr	r3, [r4, #4]
 800ce12:	6123      	str	r3, [r4, #16]
 800ce14:	2300      	movs	r3, #0
 800ce16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce1a:	e7aa      	b.n	800cd72 <_printf_i+0x146>
 800ce1c:	6923      	ldr	r3, [r4, #16]
 800ce1e:	4632      	mov	r2, r6
 800ce20:	4649      	mov	r1, r9
 800ce22:	4640      	mov	r0, r8
 800ce24:	47d0      	blx	sl
 800ce26:	3001      	adds	r0, #1
 800ce28:	d0ad      	beq.n	800cd86 <_printf_i+0x15a>
 800ce2a:	6823      	ldr	r3, [r4, #0]
 800ce2c:	079b      	lsls	r3, r3, #30
 800ce2e:	d413      	bmi.n	800ce58 <_printf_i+0x22c>
 800ce30:	68e0      	ldr	r0, [r4, #12]
 800ce32:	9b03      	ldr	r3, [sp, #12]
 800ce34:	4298      	cmp	r0, r3
 800ce36:	bfb8      	it	lt
 800ce38:	4618      	movlt	r0, r3
 800ce3a:	e7a6      	b.n	800cd8a <_printf_i+0x15e>
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	4632      	mov	r2, r6
 800ce40:	4649      	mov	r1, r9
 800ce42:	4640      	mov	r0, r8
 800ce44:	47d0      	blx	sl
 800ce46:	3001      	adds	r0, #1
 800ce48:	d09d      	beq.n	800cd86 <_printf_i+0x15a>
 800ce4a:	3501      	adds	r5, #1
 800ce4c:	68e3      	ldr	r3, [r4, #12]
 800ce4e:	9903      	ldr	r1, [sp, #12]
 800ce50:	1a5b      	subs	r3, r3, r1
 800ce52:	42ab      	cmp	r3, r5
 800ce54:	dcf2      	bgt.n	800ce3c <_printf_i+0x210>
 800ce56:	e7eb      	b.n	800ce30 <_printf_i+0x204>
 800ce58:	2500      	movs	r5, #0
 800ce5a:	f104 0619 	add.w	r6, r4, #25
 800ce5e:	e7f5      	b.n	800ce4c <_printf_i+0x220>
 800ce60:	0800d38d 	.word	0x0800d38d
 800ce64:	0800d39e 	.word	0x0800d39e

0800ce68 <__sflush_r>:
 800ce68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce70:	0716      	lsls	r6, r2, #28
 800ce72:	4605      	mov	r5, r0
 800ce74:	460c      	mov	r4, r1
 800ce76:	d454      	bmi.n	800cf22 <__sflush_r+0xba>
 800ce78:	684b      	ldr	r3, [r1, #4]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	dc02      	bgt.n	800ce84 <__sflush_r+0x1c>
 800ce7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	dd48      	ble.n	800cf16 <__sflush_r+0xae>
 800ce84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce86:	2e00      	cmp	r6, #0
 800ce88:	d045      	beq.n	800cf16 <__sflush_r+0xae>
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ce90:	682f      	ldr	r7, [r5, #0]
 800ce92:	6a21      	ldr	r1, [r4, #32]
 800ce94:	602b      	str	r3, [r5, #0]
 800ce96:	d030      	beq.n	800cefa <__sflush_r+0x92>
 800ce98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ce9a:	89a3      	ldrh	r3, [r4, #12]
 800ce9c:	0759      	lsls	r1, r3, #29
 800ce9e:	d505      	bpl.n	800ceac <__sflush_r+0x44>
 800cea0:	6863      	ldr	r3, [r4, #4]
 800cea2:	1ad2      	subs	r2, r2, r3
 800cea4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cea6:	b10b      	cbz	r3, 800ceac <__sflush_r+0x44>
 800cea8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ceaa:	1ad2      	subs	r2, r2, r3
 800ceac:	2300      	movs	r3, #0
 800ceae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ceb0:	6a21      	ldr	r1, [r4, #32]
 800ceb2:	4628      	mov	r0, r5
 800ceb4:	47b0      	blx	r6
 800ceb6:	1c43      	adds	r3, r0, #1
 800ceb8:	89a3      	ldrh	r3, [r4, #12]
 800ceba:	d106      	bne.n	800ceca <__sflush_r+0x62>
 800cebc:	6829      	ldr	r1, [r5, #0]
 800cebe:	291d      	cmp	r1, #29
 800cec0:	d82b      	bhi.n	800cf1a <__sflush_r+0xb2>
 800cec2:	4a2a      	ldr	r2, [pc, #168]	@ (800cf6c <__sflush_r+0x104>)
 800cec4:	40ca      	lsrs	r2, r1
 800cec6:	07d6      	lsls	r6, r2, #31
 800cec8:	d527      	bpl.n	800cf1a <__sflush_r+0xb2>
 800ceca:	2200      	movs	r2, #0
 800cecc:	04d9      	lsls	r1, r3, #19
 800cece:	6062      	str	r2, [r4, #4]
 800ced0:	6922      	ldr	r2, [r4, #16]
 800ced2:	6022      	str	r2, [r4, #0]
 800ced4:	d504      	bpl.n	800cee0 <__sflush_r+0x78>
 800ced6:	1c42      	adds	r2, r0, #1
 800ced8:	d101      	bne.n	800cede <__sflush_r+0x76>
 800ceda:	682b      	ldr	r3, [r5, #0]
 800cedc:	b903      	cbnz	r3, 800cee0 <__sflush_r+0x78>
 800cede:	6560      	str	r0, [r4, #84]	@ 0x54
 800cee0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cee2:	602f      	str	r7, [r5, #0]
 800cee4:	b1b9      	cbz	r1, 800cf16 <__sflush_r+0xae>
 800cee6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ceea:	4299      	cmp	r1, r3
 800ceec:	d002      	beq.n	800cef4 <__sflush_r+0x8c>
 800ceee:	4628      	mov	r0, r5
 800cef0:	f7ff fc9e 	bl	800c830 <_free_r>
 800cef4:	2300      	movs	r3, #0
 800cef6:	6363      	str	r3, [r4, #52]	@ 0x34
 800cef8:	e00d      	b.n	800cf16 <__sflush_r+0xae>
 800cefa:	2301      	movs	r3, #1
 800cefc:	4628      	mov	r0, r5
 800cefe:	47b0      	blx	r6
 800cf00:	4602      	mov	r2, r0
 800cf02:	1c50      	adds	r0, r2, #1
 800cf04:	d1c9      	bne.n	800ce9a <__sflush_r+0x32>
 800cf06:	682b      	ldr	r3, [r5, #0]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d0c6      	beq.n	800ce9a <__sflush_r+0x32>
 800cf0c:	2b1d      	cmp	r3, #29
 800cf0e:	d001      	beq.n	800cf14 <__sflush_r+0xac>
 800cf10:	2b16      	cmp	r3, #22
 800cf12:	d11d      	bne.n	800cf50 <__sflush_r+0xe8>
 800cf14:	602f      	str	r7, [r5, #0]
 800cf16:	2000      	movs	r0, #0
 800cf18:	e021      	b.n	800cf5e <__sflush_r+0xf6>
 800cf1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf1e:	b21b      	sxth	r3, r3
 800cf20:	e01a      	b.n	800cf58 <__sflush_r+0xf0>
 800cf22:	690f      	ldr	r7, [r1, #16]
 800cf24:	2f00      	cmp	r7, #0
 800cf26:	d0f6      	beq.n	800cf16 <__sflush_r+0xae>
 800cf28:	0793      	lsls	r3, r2, #30
 800cf2a:	680e      	ldr	r6, [r1, #0]
 800cf2c:	600f      	str	r7, [r1, #0]
 800cf2e:	bf0c      	ite	eq
 800cf30:	694b      	ldreq	r3, [r1, #20]
 800cf32:	2300      	movne	r3, #0
 800cf34:	eba6 0807 	sub.w	r8, r6, r7
 800cf38:	608b      	str	r3, [r1, #8]
 800cf3a:	f1b8 0f00 	cmp.w	r8, #0
 800cf3e:	ddea      	ble.n	800cf16 <__sflush_r+0xae>
 800cf40:	4643      	mov	r3, r8
 800cf42:	463a      	mov	r2, r7
 800cf44:	6a21      	ldr	r1, [r4, #32]
 800cf46:	4628      	mov	r0, r5
 800cf48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf4a:	47b0      	blx	r6
 800cf4c:	2800      	cmp	r0, #0
 800cf4e:	dc08      	bgt.n	800cf62 <__sflush_r+0xfa>
 800cf50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf58:	f04f 30ff 	mov.w	r0, #4294967295
 800cf5c:	81a3      	strh	r3, [r4, #12]
 800cf5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf62:	4407      	add	r7, r0
 800cf64:	eba8 0800 	sub.w	r8, r8, r0
 800cf68:	e7e7      	b.n	800cf3a <__sflush_r+0xd2>
 800cf6a:	bf00      	nop
 800cf6c:	20400001 	.word	0x20400001

0800cf70 <_fflush_r>:
 800cf70:	b538      	push	{r3, r4, r5, lr}
 800cf72:	690b      	ldr	r3, [r1, #16]
 800cf74:	4605      	mov	r5, r0
 800cf76:	460c      	mov	r4, r1
 800cf78:	b913      	cbnz	r3, 800cf80 <_fflush_r+0x10>
 800cf7a:	2500      	movs	r5, #0
 800cf7c:	4628      	mov	r0, r5
 800cf7e:	bd38      	pop	{r3, r4, r5, pc}
 800cf80:	b118      	cbz	r0, 800cf8a <_fflush_r+0x1a>
 800cf82:	6a03      	ldr	r3, [r0, #32]
 800cf84:	b90b      	cbnz	r3, 800cf8a <_fflush_r+0x1a>
 800cf86:	f7ff fa3d 	bl	800c404 <__sinit>
 800cf8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d0f3      	beq.n	800cf7a <_fflush_r+0xa>
 800cf92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cf94:	07d0      	lsls	r0, r2, #31
 800cf96:	d404      	bmi.n	800cfa2 <_fflush_r+0x32>
 800cf98:	0599      	lsls	r1, r3, #22
 800cf9a:	d402      	bmi.n	800cfa2 <_fflush_r+0x32>
 800cf9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf9e:	f7ff fc38 	bl	800c812 <__retarget_lock_acquire_recursive>
 800cfa2:	4628      	mov	r0, r5
 800cfa4:	4621      	mov	r1, r4
 800cfa6:	f7ff ff5f 	bl	800ce68 <__sflush_r>
 800cfaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cfac:	4605      	mov	r5, r0
 800cfae:	07da      	lsls	r2, r3, #31
 800cfb0:	d4e4      	bmi.n	800cf7c <_fflush_r+0xc>
 800cfb2:	89a3      	ldrh	r3, [r4, #12]
 800cfb4:	059b      	lsls	r3, r3, #22
 800cfb6:	d4e1      	bmi.n	800cf7c <_fflush_r+0xc>
 800cfb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cfba:	f7ff fc2b 	bl	800c814 <__retarget_lock_release_recursive>
 800cfbe:	e7dd      	b.n	800cf7c <_fflush_r+0xc>

0800cfc0 <__swhatbuf_r>:
 800cfc0:	b570      	push	{r4, r5, r6, lr}
 800cfc2:	460c      	mov	r4, r1
 800cfc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfc8:	b096      	sub	sp, #88	@ 0x58
 800cfca:	4615      	mov	r5, r2
 800cfcc:	2900      	cmp	r1, #0
 800cfce:	461e      	mov	r6, r3
 800cfd0:	da0c      	bge.n	800cfec <__swhatbuf_r+0x2c>
 800cfd2:	89a3      	ldrh	r3, [r4, #12]
 800cfd4:	2100      	movs	r1, #0
 800cfd6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cfda:	bf14      	ite	ne
 800cfdc:	2340      	movne	r3, #64	@ 0x40
 800cfde:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cfe2:	2000      	movs	r0, #0
 800cfe4:	6031      	str	r1, [r6, #0]
 800cfe6:	602b      	str	r3, [r5, #0]
 800cfe8:	b016      	add	sp, #88	@ 0x58
 800cfea:	bd70      	pop	{r4, r5, r6, pc}
 800cfec:	466a      	mov	r2, sp
 800cfee:	f000 f849 	bl	800d084 <_fstat_r>
 800cff2:	2800      	cmp	r0, #0
 800cff4:	dbed      	blt.n	800cfd2 <__swhatbuf_r+0x12>
 800cff6:	9901      	ldr	r1, [sp, #4]
 800cff8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cffc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d000:	4259      	negs	r1, r3
 800d002:	4159      	adcs	r1, r3
 800d004:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d008:	e7eb      	b.n	800cfe2 <__swhatbuf_r+0x22>

0800d00a <__smakebuf_r>:
 800d00a:	898b      	ldrh	r3, [r1, #12]
 800d00c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d00e:	079d      	lsls	r5, r3, #30
 800d010:	4606      	mov	r6, r0
 800d012:	460c      	mov	r4, r1
 800d014:	d507      	bpl.n	800d026 <__smakebuf_r+0x1c>
 800d016:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d01a:	6023      	str	r3, [r4, #0]
 800d01c:	6123      	str	r3, [r4, #16]
 800d01e:	2301      	movs	r3, #1
 800d020:	6163      	str	r3, [r4, #20]
 800d022:	b003      	add	sp, #12
 800d024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d026:	ab01      	add	r3, sp, #4
 800d028:	466a      	mov	r2, sp
 800d02a:	f7ff ffc9 	bl	800cfc0 <__swhatbuf_r>
 800d02e:	9f00      	ldr	r7, [sp, #0]
 800d030:	4605      	mov	r5, r0
 800d032:	4630      	mov	r0, r6
 800d034:	4639      	mov	r1, r7
 800d036:	f7ff f8cd 	bl	800c1d4 <_malloc_r>
 800d03a:	b948      	cbnz	r0, 800d050 <__smakebuf_r+0x46>
 800d03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d040:	059a      	lsls	r2, r3, #22
 800d042:	d4ee      	bmi.n	800d022 <__smakebuf_r+0x18>
 800d044:	f023 0303 	bic.w	r3, r3, #3
 800d048:	f043 0302 	orr.w	r3, r3, #2
 800d04c:	81a3      	strh	r3, [r4, #12]
 800d04e:	e7e2      	b.n	800d016 <__smakebuf_r+0xc>
 800d050:	89a3      	ldrh	r3, [r4, #12]
 800d052:	6020      	str	r0, [r4, #0]
 800d054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d058:	81a3      	strh	r3, [r4, #12]
 800d05a:	9b01      	ldr	r3, [sp, #4]
 800d05c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d060:	b15b      	cbz	r3, 800d07a <__smakebuf_r+0x70>
 800d062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d066:	4630      	mov	r0, r6
 800d068:	f000 f81e 	bl	800d0a8 <_isatty_r>
 800d06c:	b128      	cbz	r0, 800d07a <__smakebuf_r+0x70>
 800d06e:	89a3      	ldrh	r3, [r4, #12]
 800d070:	f023 0303 	bic.w	r3, r3, #3
 800d074:	f043 0301 	orr.w	r3, r3, #1
 800d078:	81a3      	strh	r3, [r4, #12]
 800d07a:	89a3      	ldrh	r3, [r4, #12]
 800d07c:	431d      	orrs	r5, r3
 800d07e:	81a5      	strh	r5, [r4, #12]
 800d080:	e7cf      	b.n	800d022 <__smakebuf_r+0x18>
	...

0800d084 <_fstat_r>:
 800d084:	b538      	push	{r3, r4, r5, lr}
 800d086:	2300      	movs	r3, #0
 800d088:	4d06      	ldr	r5, [pc, #24]	@ (800d0a4 <_fstat_r+0x20>)
 800d08a:	4604      	mov	r4, r0
 800d08c:	4608      	mov	r0, r1
 800d08e:	4611      	mov	r1, r2
 800d090:	602b      	str	r3, [r5, #0]
 800d092:	f7f4 f8fe 	bl	8001292 <_fstat>
 800d096:	1c43      	adds	r3, r0, #1
 800d098:	d102      	bne.n	800d0a0 <_fstat_r+0x1c>
 800d09a:	682b      	ldr	r3, [r5, #0]
 800d09c:	b103      	cbz	r3, 800d0a0 <_fstat_r+0x1c>
 800d09e:	6023      	str	r3, [r4, #0]
 800d0a0:	bd38      	pop	{r3, r4, r5, pc}
 800d0a2:	bf00      	nop
 800d0a4:	20003208 	.word	0x20003208

0800d0a8 <_isatty_r>:
 800d0a8:	b538      	push	{r3, r4, r5, lr}
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	4d05      	ldr	r5, [pc, #20]	@ (800d0c4 <_isatty_r+0x1c>)
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	4608      	mov	r0, r1
 800d0b2:	602b      	str	r3, [r5, #0]
 800d0b4:	f7f4 f8fd 	bl	80012b2 <_isatty>
 800d0b8:	1c43      	adds	r3, r0, #1
 800d0ba:	d102      	bne.n	800d0c2 <_isatty_r+0x1a>
 800d0bc:	682b      	ldr	r3, [r5, #0]
 800d0be:	b103      	cbz	r3, 800d0c2 <_isatty_r+0x1a>
 800d0c0:	6023      	str	r3, [r4, #0]
 800d0c2:	bd38      	pop	{r3, r4, r5, pc}
 800d0c4:	20003208 	.word	0x20003208

0800d0c8 <memchr>:
 800d0c8:	b2c9      	uxtb	r1, r1
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	4402      	add	r2, r0
 800d0ce:	b510      	push	{r4, lr}
 800d0d0:	4293      	cmp	r3, r2
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	d101      	bne.n	800d0da <memchr+0x12>
 800d0d6:	2000      	movs	r0, #0
 800d0d8:	e003      	b.n	800d0e2 <memchr+0x1a>
 800d0da:	7804      	ldrb	r4, [r0, #0]
 800d0dc:	3301      	adds	r3, #1
 800d0de:	428c      	cmp	r4, r1
 800d0e0:	d1f6      	bne.n	800d0d0 <memchr+0x8>
 800d0e2:	bd10      	pop	{r4, pc}

0800d0e4 <_init>:
 800d0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0e6:	bf00      	nop
 800d0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ea:	bc08      	pop	{r3}
 800d0ec:	469e      	mov	lr, r3
 800d0ee:	4770      	bx	lr

0800d0f0 <_fini>:
 800d0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f2:	bf00      	nop
 800d0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0f6:	bc08      	pop	{r3}
 800d0f8:	469e      	mov	lr, r3
 800d0fa:	4770      	bx	lr
