Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Tue Apr 11 23:51:16 2017
| Host         : admin-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file tb_timing_summary_routed.rpt -pb tb_timing_summary_routed.pb
| Design       : tb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRELIMINARY 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 531 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[0]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[1]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[2]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[3]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[0]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[10]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[11]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[12]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[13]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[14]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[15]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[16]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[17]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[18]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[19]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[1]/G (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[20]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[21]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[22]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[23]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[24]/G (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[25]/G (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[26]/G (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[27]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[28]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[29]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[30]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[31]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[3]/G (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[4]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[5]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[6]/G (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[7]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[8]/G (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[9]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/is_write_sig_reg/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_inst/myDec/DT_subclass_reg/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_inst/myDec/operation_reg[1]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_inst/myDec/operation_reg[2]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_inst/myDec/operation_reg[3]/G (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[10]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[11]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[12]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[13]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[14]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[15]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[16]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[17]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[18]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[19]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[1]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[20]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[21]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[22]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[23]/C (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[24]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[25]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[26]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[2]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[3]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[4]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[5]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[6]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[7]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[8]/C (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/FSM_onehot_in_st_reg[9]/C (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: mem_if/rx_clk_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: mem_if/tx_clk_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2398 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.766        0.000                      0                  108        0.112        0.000                      0                  108        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.766        0.000                      0                  108        0.112        0.000                      0                  108        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 cpu_inst/myFSM/FSM_onehot_in_st_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/myFSM/FSM_onehot_in_st_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.482ns (29.777%)  route 3.495ns (70.223%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 13.262 - 10.000 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  IBUF/O
                         net (fo=74, routed)          2.179     3.637    cpu_inst/myFSM/CLK
    SLICE_X34Y16                                                      r  cpu_inst/myFSM/FSM_onehot_in_st_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     4.155 f  cpu_inst/myFSM/FSM_onehot_in_st_reg[18]/Q
                         net (fo=12, routed)          1.783     5.938    cpu_inst/myFSM/n_22_FSM_onehot_in_st_reg[18]
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.152     6.090 f  cpu_inst/myFSM/FSM_onehot_in_st[21]_i_6/O
                         net (fo=3, routed)           0.281     6.371    cpu_inst/myFSM/n_22_FSM_onehot_in_st[21]_i_6
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.332     6.703 f  cpu_inst/myFSM/FSM_onehot_in_st[11]_i_3/O
                         net (fo=4, routed)           0.882     7.585    cpu_inst/myFSM/n_22_FSM_onehot_in_st[11]_i_3
    SLICE_X35Y17         LUT4 (Prop_lut4_I0_O)        0.153     7.738 r  cpu_inst/myFSM/FSM_onehot_in_st[8]_i_3/O
                         net (fo=1, routed)           0.549     8.287    cpu_inst/myFSM/n_22_FSM_onehot_in_st[8]_i_3
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.327     8.614 r  cpu_inst/myFSM/FSM_onehot_in_st[8]_i_1/O
                         net (fo=1, routed)           0.000     8.614    cpu_inst/myFSM/n_22_FSM_onehot_in_st[8]_i_1
    SLICE_X35Y18         FDRE                                         r  cpu_inst/myFSM/FSM_onehot_in_st_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  IBUF/O
                         net (fo=74, routed)          1.874    13.262    cpu_inst/myFSM/CLK
    SLICE_X35Y18                                                      r  cpu_inst/myFSM/FSM_onehot_in_st_reg[8]/C
                         clock pessimism              0.122    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)        0.031    13.380    cpu_inst/myFSM/FSM_onehot_in_st_reg[8]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  4.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mem_if/count_rxclk_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_if/rx_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.087%)  route 0.236ns (55.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  IBUF/O
                         net (fo=74, routed)          1.089     1.316    mem_if/CLK
    SLICE_X13Y18                                                      r  mem_if/count_rxclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141     1.457 r  mem_if/count_rxclk_reg[10]/Q
                         net (fo=7, routed)           0.236     1.692    mem_if/count_rxclk_reg[10]
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.737 r  mem_if/rx_clk_i_1/O
                         net (fo=1, routed)           0.000     1.737    mem_if/n_22_rx_clk_i_1
    SLICE_X12Y17         FDCE                                         r  mem_if/rx_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  IBUF/O
                         net (fo=74, routed)          1.310     1.724    mem_if/CLK
    SLICE_X12Y17                                                      r  mem_if/rx_clk_reg/C
                         clock pessimism             -0.219     1.505    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.120     1.625    mem_if/rx_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y4   mem_if/bram_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X37Y16  cpu_inst/myFSM/FSM_onehot_in_st_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X37Y18  cpu_inst/myFSM/FSM_onehot_in_st_reg[10]/C



