{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 11:43:27 2015 " "Info: Processing started: Fri Nov 20 11:43:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Trabalho_VHDL -c Trabalho_VHDL " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Trabalho_VHDL -c Trabalho_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 12 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "contador_clk:ISL1\|led_state " "Info: Detected ripple clock \"contador_clk:ISL1\|led_state\" as buffer" {  } { { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 21 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador_clk:ISL1\|led_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register AUTO_PULSE_MOD:APM1\|PULSE_W_I\[6\] register PWM:PWM1\|CLK1 23.46 MHz 42.63 ns Internal " "Info: Clock \"clk\" has Internal fmax of 23.46 MHz between source register \"AUTO_PULSE_MOD:APM1\|PULSE_W_I\[6\]\" and destination register \"PWM:PWM1\|CLK1\" (period= 42.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.275 ns + Longest register register " "Info: + Longest register to register delay is 16.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUTO_PULSE_MOD:APM1\|PULSE_W_I\[6\] 1 REG LC_X9_Y6_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N4; Fanout = 4; REG Node = 'AUTO_PULSE_MOD:APM1\|PULSE_W_I\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUTO_PULSE_MOD:APM1|PULSE_W_I[6] } "NODE_NAME" } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.747 ns) 3.360 ns PWM:PWM1\|Add1~42 2 COMB LC_X9_Y5_N0 2 " "Info: 2: + IC(2.613 ns) + CELL(0.747 ns) = 3.360 ns; Loc. = LC_X9_Y5_N0; Fanout = 2; COMB Node = 'PWM:PWM1\|Add1~42'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { AUTO_PULSE_MOD:APM1|PULSE_W_I[6] PWM:PWM1|Add1~42 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.483 ns PWM:PWM1\|Add1~47 3 COMB LC_X9_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.483 ns; Loc. = LC_X9_Y5_N1; Fanout = 2; COMB Node = 'PWM:PWM1\|Add1~47'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { PWM:PWM1|Add1~42 PWM:PWM1|Add1~47 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.606 ns PWM:PWM1\|Add1~77 4 COMB LC_X9_Y5_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.606 ns; Loc. = LC_X9_Y5_N2; Fanout = 2; COMB Node = 'PWM:PWM1\|Add1~77'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { PWM:PWM1|Add1~47 PWM:PWM1|Add1~77 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.729 ns PWM:PWM1\|Add1~82 5 COMB LC_X9_Y5_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.729 ns; Loc. = LC_X9_Y5_N3; Fanout = 2; COMB Node = 'PWM:PWM1\|Add1~82'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { PWM:PWM1|Add1~77 PWM:PWM1|Add1~82 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.990 ns PWM:PWM1\|Add1~57 6 COMB LC_X9_Y5_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 3.990 ns; Loc. = LC_X9_Y5_N4; Fanout = 6; COMB Node = 'PWM:PWM1\|Add1~57'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { PWM:PWM1|Add1~82 PWM:PWM1|Add1~57 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.965 ns PWM:PWM1\|Add1~50 7 COMB LC_X9_Y5_N7 4 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 4.965 ns; Loc. = LC_X9_Y5_N7; Fanout = 4; COMB Node = 'PWM:PWM1\|Add1~50'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { PWM:PWM1|Add1~57 PWM:PWM1|Add1~50 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.511 ns) 7.459 ns PWM:PWM1\|LessThan2~30 8 COMB LC_X11_Y5_N6 1 " "Info: 8: + IC(1.983 ns) + CELL(0.511 ns) = 7.459 ns; Loc. = LC_X11_Y5_N6; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { PWM:PWM1|Add1~50 PWM:PWM1|LessThan2~30 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.200 ns) 10.082 ns PWM:PWM1\|LessThan2~32 9 COMB LC_X8_Y4_N6 1 " "Info: 9: + IC(2.423 ns) + CELL(0.200 ns) = 10.082 ns; Loc. = LC_X8_Y4_N6; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~32'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { PWM:PWM1|LessThan2~30 PWM:PWM1|LessThan2~32 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.511 ns) 11.358 ns PWM:PWM1\|LessThan2~33 10 COMB LC_X8_Y4_N5 1 " "Info: 10: + IC(0.765 ns) + CELL(0.511 ns) = 11.358 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { PWM:PWM1|LessThan2~32 PWM:PWM1|LessThan2~33 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.740 ns) 14.645 ns PWM:PWM1\|LessThan2~34 11 COMB LC_X11_Y6_N4 1 " "Info: 11: + IC(2.547 ns) + CELL(0.740 ns) = 14.645 ns; Loc. = LC_X11_Y6_N4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.287 ns" { PWM:PWM1|LessThan2~33 PWM:PWM1|LessThan2~34 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 15.379 ns PWM:PWM1\|CLK1~2 12 COMB LC_X11_Y6_N5 1 " "Info: 12: + IC(0.534 ns) + CELL(0.200 ns) = 15.379 ns; Loc. = LC_X11_Y6_N5; Fanout = 1; COMB Node = 'PWM:PWM1\|CLK1~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { PWM:PWM1|LessThan2~34 PWM:PWM1|CLK1~2 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 16.275 ns PWM:PWM1\|CLK1 13 REG LC_X11_Y6_N6 6 " "Info: 13: + IC(0.305 ns) + CELL(0.591 ns) = 16.275 ns; Loc. = LC_X11_Y6_N6; Fanout = 6; REG Node = 'PWM:PWM1\|CLK1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { PWM:PWM1|CLK1~2 PWM:PWM1|CLK1 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.105 ns ( 31.37 % ) " "Info: Total cell delay = 5.105 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.170 ns ( 68.63 % ) " "Info: Total interconnect delay = 11.170 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.275 ns" { AUTO_PULSE_MOD:APM1|PULSE_W_I[6] PWM:PWM1|Add1~42 PWM:PWM1|Add1~47 PWM:PWM1|Add1~77 PWM:PWM1|Add1~82 PWM:PWM1|Add1~57 PWM:PWM1|Add1~50 PWM:PWM1|LessThan2~30 PWM:PWM1|LessThan2~32 PWM:PWM1|LessThan2~33 PWM:PWM1|LessThan2~34 PWM:PWM1|CLK1~2 PWM:PWM1|CLK1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.275 ns" { AUTO_PULSE_MOD:APM1|PULSE_W_I[6] {} PWM:PWM1|Add1~42 {} PWM:PWM1|Add1~47 {} PWM:PWM1|Add1~77 {} PWM:PWM1|Add1~82 {} PWM:PWM1|Add1~57 {} PWM:PWM1|Add1~50 {} PWM:PWM1|LessThan2~30 {} PWM:PWM1|LessThan2~32 {} PWM:PWM1|LessThan2~33 {} PWM:PWM1|LessThan2~34 {} PWM:PWM1|CLK1~2 {} PWM:PWM1|CLK1 {} } { 0.000ns 2.613ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.983ns 2.423ns 0.765ns 2.547ns 0.534ns 0.305ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.200ns 0.511ns 0.740ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.331 ns - Smallest " "Info: - Smallest clock skew is -4.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 66 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns PWM:PWM1\|CLK1 2 REG LC_X11_Y6_N6 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y6_N6; Fanout = 6; REG Node = 'PWM:PWM1\|CLK1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk PWM:PWM1|CLK1 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk PWM:PWM1|CLK1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} PWM:PWM1|CLK1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.150 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 66 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns contador_clk:ISL1\|led_state 2 REG LC_X12_Y3_N4 120 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 120; REG Node = 'contador_clk:ISL1\|led_state'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk contador_clk:ISL1|led_state } "NODE_NAME" } } { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.037 ns) + CELL(0.918 ns) 8.150 ns AUTO_PULSE_MOD:APM1\|PULSE_W_I\[6\] 3 REG LC_X9_Y6_N4 4 " "Info: 3: + IC(3.037 ns) + CELL(0.918 ns) = 8.150 ns; Loc. = LC_X9_Y6_N4; Fanout = 4; REG Node = 'AUTO_PULSE_MOD:APM1\|PULSE_W_I\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { contador_clk:ISL1|led_state AUTO_PULSE_MOD:APM1|PULSE_W_I[6] } "NODE_NAME" } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.41 % ) " "Info: Total cell delay = 3.375 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 58.59 % ) " "Info: Total interconnect delay = 4.775 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk contador_clk:ISL1|led_state AUTO_PULSE_MOD:APM1|PULSE_W_I[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} contador_clk:ISL1|led_state {} AUTO_PULSE_MOD:APM1|PULSE_W_I[6] {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk PWM:PWM1|CLK1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} PWM:PWM1|CLK1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk contador_clk:ISL1|led_state AUTO_PULSE_MOD:APM1|PULSE_W_I[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} contador_clk:ISL1|led_state {} AUTO_PULSE_MOD:APM1|PULSE_W_I[6] {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 22 -1 0 } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.275 ns" { AUTO_PULSE_MOD:APM1|PULSE_W_I[6] PWM:PWM1|Add1~42 PWM:PWM1|Add1~47 PWM:PWM1|Add1~77 PWM:PWM1|Add1~82 PWM:PWM1|Add1~57 PWM:PWM1|Add1~50 PWM:PWM1|LessThan2~30 PWM:PWM1|LessThan2~32 PWM:PWM1|LessThan2~33 PWM:PWM1|LessThan2~34 PWM:PWM1|CLK1~2 PWM:PWM1|CLK1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.275 ns" { AUTO_PULSE_MOD:APM1|PULSE_W_I[6] {} PWM:PWM1|Add1~42 {} PWM:PWM1|Add1~47 {} PWM:PWM1|Add1~77 {} PWM:PWM1|Add1~82 {} PWM:PWM1|Add1~57 {} PWM:PWM1|Add1~50 {} PWM:PWM1|LessThan2~30 {} PWM:PWM1|LessThan2~32 {} PWM:PWM1|LessThan2~33 {} PWM:PWM1|LessThan2~34 {} PWM:PWM1|CLK1~2 {} PWM:PWM1|CLK1 {} } { 0.000ns 2.613ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.983ns 2.423ns 0.765ns 2.547ns 0.534ns 0.305ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.200ns 0.511ns 0.740ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk PWM:PWM1|CLK1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} PWM:PWM1|CLK1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk contador_clk:ISL1|led_state AUTO_PULSE_MOD:APM1|PULSE_W_I[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} contador_clk:ISL1|led_state {} AUTO_PULSE_MOD:APM1|PULSE_W_I[6] {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp_vermelho switch4 clk 4.264 ns register " "Info: tsu for register \"temp_vermelho\" (data pin = \"switch4\", clock pin = \"clk\") is 4.264 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.750 ns + Longest pin register " "Info: + Longest pin to register delay is 7.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns switch4 1 PIN PIN_R16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 5; PIN Node = 'switch4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch4 } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.202 ns) + CELL(0.511 ns) 5.845 ns temp_verde~0 2 COMB LC_X9_Y8_N2 3 " "Info: 2: + IC(4.202 ns) + CELL(0.511 ns) = 5.845 ns; Loc. = LC_X9_Y8_N2; Fanout = 3; COMB Node = 'temp_verde~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { switch4 temp_verde~0 } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(1.243 ns) 7.750 ns temp_vermelho 3 REG LC_X9_Y8_N9 1 " "Info: 3: + IC(0.662 ns) + CELL(1.243 ns) = 7.750 ns; Loc. = LC_X9_Y8_N9; Fanout = 1; REG Node = 'temp_vermelho'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { temp_verde~0 temp_vermelho } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 37.24 % ) " "Info: Total cell delay = 2.886 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.864 ns ( 62.76 % ) " "Info: Total interconnect delay = 4.864 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { switch4 temp_verde~0 temp_vermelho } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { switch4 {} switch4~combout {} temp_verde~0 {} temp_vermelho {} } { 0.000ns 0.000ns 4.202ns 0.662ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 66 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns temp_vermelho 2 REG LC_X9_Y8_N9 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y8_N9; Fanout = 1; REG Node = 'temp_vermelho'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk temp_vermelho } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk temp_vermelho } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} temp_vermelho {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { switch4 temp_verde~0 temp_vermelho } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { switch4 {} switch4~combout {} temp_verde~0 {} temp_vermelho {} } { 0.000ns 0.000ns 4.202ns 0.662ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk temp_vermelho } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} temp_vermelho {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ADC_CNTRL_DATA ADC_INTERFACE:ADC1\|ADC_CNTRL_DATA 12.997 ns register " "Info: tco from clock \"clk\" to destination pin \"ADC_CNTRL_DATA\" through register \"ADC_INTERFACE:ADC1\|ADC_CNTRL_DATA\" is 12.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.150 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 66 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns contador_clk:ISL1\|led_state 2 REG LC_X12_Y3_N4 120 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 120; REG Node = 'contador_clk:ISL1\|led_state'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk contador_clk:ISL1|led_state } "NODE_NAME" } } { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.037 ns) + CELL(0.918 ns) 8.150 ns ADC_INTERFACE:ADC1\|ADC_CNTRL_DATA 3 REG LC_X12_Y7_N5 5 " "Info: 3: + IC(3.037 ns) + CELL(0.918 ns) = 8.150 ns; Loc. = LC_X12_Y7_N5; Fanout = 5; REG Node = 'ADC_INTERFACE:ADC1\|ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { contador_clk:ISL1|led_state ADC_INTERFACE:ADC1|ADC_CNTRL_DATA } "NODE_NAME" } } { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.41 % ) " "Info: Total cell delay = 3.375 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 58.59 % ) " "Info: Total interconnect delay = 4.775 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk contador_clk:ISL1|led_state ADC_INTERFACE:ADC1|ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} contador_clk:ISL1|led_state {} ADC_INTERFACE:ADC1|ADC_CNTRL_DATA {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.471 ns + Longest register pin " "Info: + Longest register to pin delay is 4.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_INTERFACE:ADC1\|ADC_CNTRL_DATA 1 REG LC_X12_Y7_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N5; Fanout = 5; REG Node = 'ADC_INTERFACE:ADC1\|ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_INTERFACE:ADC1|ADC_CNTRL_DATA } "NODE_NAME" } } { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(2.322 ns) 4.471 ns ADC_CNTRL_DATA 2 PIN PIN_B12 0 " "Info: 2: + IC(2.149 ns) + CELL(2.322 ns) = 4.471 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { ADC_INTERFACE:ADC1|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.93 % ) " "Info: Total cell delay = 2.322 ns ( 51.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.149 ns ( 48.07 % ) " "Info: Total interconnect delay = 2.149 ns ( 48.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { ADC_INTERFACE:ADC1|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.471 ns" { ADC_INTERFACE:ADC1|ADC_CNTRL_DATA {} ADC_CNTRL_DATA {} } { 0.000ns 2.149ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk contador_clk:ISL1|led_state ADC_INTERFACE:ADC1|ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} contador_clk:ISL1|led_state {} ADC_INTERFACE:ADC1|ADC_CNTRL_DATA {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { ADC_INTERFACE:ADC1|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.471 ns" { ADC_INTERFACE:ADC1|ADC_CNTRL_DATA {} ADC_CNTRL_DATA {} } { 0.000ns 2.149ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC_INTERFACE:ADC1\|SR_CAPTURE\[0\] ADC_SSTRB clk 2.942 ns register " "Info: th for register \"ADC_INTERFACE:ADC1\|SR_CAPTURE\[0\]\" (data pin = \"ADC_SSTRB\", clock pin = \"clk\") is 2.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.150 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 66 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns contador_clk:ISL1\|led_state 2 REG LC_X12_Y3_N4 120 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 120; REG Node = 'contador_clk:ISL1\|led_state'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk contador_clk:ISL1|led_state } "NODE_NAME" } } { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.037 ns) + CELL(0.918 ns) 8.150 ns ADC_INTERFACE:ADC1\|SR_CAPTURE\[0\] 3 REG LC_X13_Y9_N1 1 " "Info: 3: + IC(3.037 ns) + CELL(0.918 ns) = 8.150 ns; Loc. = LC_X13_Y9_N1; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC1\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { contador_clk:ISL1|led_state ADC_INTERFACE:ADC1|SR_CAPTURE[0] } "NODE_NAME" } } { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.41 % ) " "Info: Total cell delay = 3.375 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 58.59 % ) " "Info: Total interconnect delay = 4.775 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk contador_clk:ISL1|led_state ADC_INTERFACE:ADC1|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} contador_clk:ISL1|led_state {} ADC_INTERFACE:ADC1|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.429 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_SSTRB 1 PIN PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A12; Fanout = 2; PIN Node = 'ADC_SSTRB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SSTRB } "NODE_NAME" } } { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.017 ns) + CELL(0.280 ns) 5.429 ns ADC_INTERFACE:ADC1\|SR_CAPTURE\[0\] 2 REG LC_X13_Y9_N1 1 " "Info: 2: + IC(4.017 ns) + CELL(0.280 ns) = 5.429 ns; Loc. = LC_X13_Y9_N1; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC1\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { ADC_SSTRB ADC_INTERFACE:ADC1|SR_CAPTURE[0] } "NODE_NAME" } } { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.01 % ) " "Info: Total cell delay = 1.412 ns ( 26.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.017 ns ( 73.99 % ) " "Info: Total interconnect delay = 4.017 ns ( 73.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { ADC_SSTRB ADC_INTERFACE:ADC1|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC1|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 4.017ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk contador_clk:ISL1|led_state ADC_INTERFACE:ADC1|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} contador_clk:ISL1|led_state {} ADC_INTERFACE:ADC1|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { ADC_SSTRB ADC_INTERFACE:ADC1|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC1|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 4.017ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 11:43:28 2015 " "Info: Processing ended: Fri Nov 20 11:43:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
