GEN7_MISCCPCTL,VAR_0
GEN8_DOP_CLOCK_GATE_GUC_ENABLE,VAR_1
GEN9LP_GT_PM_CONFIG,VAR_2
GEN9_GT_PM_CONFIG,VAR_3
GT_DOORBELL_ENABLE,VAR_4
GUC_ARAT_C6DIS,VAR_5
GUC_DISABLE_SRAM_INIT_TO_ZEROES,VAR_6
GUC_ENABLE_MIA_CACHING,VAR_7
GUC_ENABLE_MIA_CLOCK_GATING,VAR_8
GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA,VAR_9
GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA,VAR_10
GUC_ENABLE_READ_CACHE_LOGIC,VAR_11
GUC_SHIM_CONTROL,VAR_12
IS_GEN,FUNC_0
IS_GEN9_LP,FUNC_1
intel_uncore_rmw,FUNC_2
intel_uncore_write,FUNC_3
guc_prepare_xfer,FUNC_4
uncore,VAR_13
shim_flags,VAR_14
