=============================================================================
Filelist generated by IPexpress    03/01/2017    15:46:35          
Filename: gbit_mac_filelist.log                                         
Copyright(c) 2008 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/FPGA/gravitinolink/experiments/tempy_temp/eth_mac/gbit_mac 
-----------------------------------------------------------------------------
  gbit_mac.lpc
      : IP Diamond LPC File
  gbit_mac.ngo
      : IP Diamond Database File
  gbit_mac_bb.v
      : IP Verilog Blackbox Module
  gbit_mac_inst.v
      : IP Verilog Instantiation Template
  gbit_mac_beh.v
      : IP Verilog Behaviorial Sim Model
  gbit_mac_gen.log
      : IP Status Log
  gbit_mac_generate.log
      : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all Tri-Speed MAC configurations
    ../ts_mac_eval/testbench/top 
    ../ts_mac_eval/testbench/tests 
 
Models common to all Tri-Speed MAC configurations
    ../ts_mac_eval/models/ecp5u 
 
Evaluation source files specific to gbit_mac configuration
    ../ts_mac_eval/gbit_mac/src/rtl/top 
    ../ts_mac_eval/gbit_mac/src/rtl/templates 
    ../ts_mac_eval/gbit_mac/src/params 
 
Simulation files specific to gbit_mac configuration
    ../ts_mac_eval/gbit_mac/sim/modelsim 
    ../ts_mac_eval/gbit_mac/sim/aldec 
 
Implementation files specific to gbit_mac configuration
    ../ts_mac_eval/gbit_mac/impl/synplify 
    ../ts_mac_eval/gbit_mac/impl/lse 

