hmLoadTopic({
hmKeywords:"EXC_ADDR,EXC_SUM,ExceptionStateUpdate_inl,faultVA,HWPCB,IPR,saveExceptionAddress,saveFaultVirtualAddress,saveProcessorState,updateExceptionIPRs,updateExceptionSummary,updateMemoryManagementStatus",
hmTitle:"ExceptionStateUpdate_inl",
hmDescription:"Returns Function Description \/ Usage void updateExceptionSummary Update EXC_SUM register based on exception type EXC_SUM encodes exception-specific information:  * - Bit 0",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"Introduction > Appendix > Appendix I â€“ Global Singletons",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">ExceptionStateUpdate_inl<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">&nbsp;<\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0; border-collapse:collapse;\">\n\r<thead>\n\r<tr>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Returns<\/span><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Function<\/span><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Description \/ Usage<\/span><\/p>\n\r<\/th>\n\r<\/tr>\n\r<\/thead>\n\r<tbody>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">void<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">updateExceptionSummary<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">Update<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;EXC_SUM register based on exception type<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">EXC_SUM encodes exception-specific information:<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 0: TLB miss<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 1: Access violation<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 2: Unaligned access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 3: D-stream fault<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 4: Illegal opcode<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bits [15:8]: FP exception summary (for ARITH)<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">void<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">updateMemoryManagementStatus<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">Update MM_STAT register for memory management faults<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">MM_STAT encodes memory fault details:<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 0: Write access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 1: Execute access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bits [7:4]: Fault type code<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* - Bit 8: ITB vs DTB (1=ITB, 0=DTB)<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">void<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">saveFaultVirtualAddress<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">Save fault virtual address to&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">IPRs<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">void<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">saveExceptionAddress<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">Save exception address to&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">IPRs<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">void<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">saveProcessorState<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">Save<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;current PC\/PS to HWPCB before exception delivery<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">void<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">updateExceptionIPRs<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">Update exception-<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">specific<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;IPRs (per exception type)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* This is a comprehensive update that handles all exception-<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">specific<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* IPR state modifications.<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/tbody>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
