#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16f65b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f6740 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x16e78c0 .functor NOT 1, L_0x1746090, C4<0>, C4<0>, C4<0>;
L_0x1744e00 .functor XOR 2, L_0x1745cd0, L_0x1745e00, C4<00>, C4<00>;
L_0x16e7c10 .functor XOR 2, L_0x1744e00, L_0x1745fc0, C4<00>, C4<00>;
v0x1732880_0 .net *"_ivl_10", 1 0, L_0x1745fc0;  1 drivers
v0x1732980_0 .net *"_ivl_12", 1 0, L_0x16e7c10;  1 drivers
v0x1732a60_0 .net *"_ivl_2", 1 0, L_0x1745c30;  1 drivers
v0x1732b20_0 .net *"_ivl_4", 1 0, L_0x1745cd0;  1 drivers
v0x1732c00_0 .net *"_ivl_6", 1 0, L_0x1745e00;  1 drivers
v0x1732d30_0 .net *"_ivl_8", 1 0, L_0x1744e00;  1 drivers
v0x1732e10_0 .net "a", 0 0, v0x172fc30_0;  1 drivers
v0x1732eb0_0 .net "b", 0 0, v0x172fcd0_0;  1 drivers
v0x1732f50_0 .net "cin", 0 0, v0x172fd70_0;  1 drivers
v0x1732ff0_0 .var "clk", 0 0;
RS_0x7f2d43f22b28 .resolv tri, L_0x1733fc0, L_0x17451c0;
v0x1733090_0 .net8 "cout_dut", 0 0, RS_0x7f2d43f22b28;  2 drivers
v0x1733130_0 .net "cout_ref", 0 0, L_0x17337c0;  1 drivers
v0x17331d0_0 .var/2u "stats1", 223 0;
v0x1733270_0 .var/2u "strobe", 0 0;
RS_0x7f2d43f22b58 .resolv tri, L_0x17340b0, L_0x1745a80;
v0x1733310_0 .net8 "sum_dut", 0 0, RS_0x7f2d43f22b58;  2 drivers
v0x17333b0_0 .net "sum_ref", 0 0, L_0x1733860;  1 drivers
v0x1733480_0 .net "tb_match", 0 0, L_0x1746090;  1 drivers
v0x1733520_0 .net "tb_mismatch", 0 0, L_0x16e78c0;  1 drivers
v0x17335c0_0 .net "wavedrom_enable", 0 0, v0x172feb0_0;  1 drivers
v0x1733690_0 .net "wavedrom_title", 511 0, v0x172ffa0_0;  1 drivers
L_0x1745c30 .concat [ 1 1 0 0], L_0x1733860, L_0x17337c0;
L_0x1745cd0 .concat [ 1 1 0 0], L_0x1733860, L_0x17337c0;
L_0x1745e00 .concat [ 1 1 0 0], RS_0x7f2d43f22b58, RS_0x7f2d43f22b28;
L_0x1745fc0 .concat [ 1 1 0 0], L_0x1733860, L_0x17337c0;
L_0x1746090 .cmp/eeq 2, L_0x1745c30, L_0x16e7c10;
S_0x16fbb00 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x16f6740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f2d43ed9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x170a540_0 .net *"_ivl_10", 0 0, L_0x7f2d43ed9060;  1 drivers
v0x16e7670_0 .net *"_ivl_11", 1 0, L_0x1733bd0;  1 drivers
v0x16e7990_0 .net *"_ivl_13", 1 0, L_0x1733d10;  1 drivers
L_0x7f2d43ed90a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16e7ce0_0 .net *"_ivl_16", 0 0, L_0x7f2d43ed90a8;  1 drivers
v0x16e8070_0 .net *"_ivl_17", 1 0, L_0x1733e80;  1 drivers
v0x16e8400_0 .net *"_ivl_3", 1 0, L_0x17339a0;  1 drivers
L_0x7f2d43ed9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16e8790_0 .net *"_ivl_6", 0 0, L_0x7f2d43ed9018;  1 drivers
v0x172ef10_0 .net *"_ivl_7", 1 0, L_0x1733a40;  1 drivers
v0x172eff0_0 .net "a", 0 0, v0x172fc30_0;  alias, 1 drivers
v0x172f0b0_0 .net "b", 0 0, v0x172fcd0_0;  alias, 1 drivers
v0x172f170_0 .net "cin", 0 0, v0x172fd70_0;  alias, 1 drivers
v0x172f230_0 .net "cout", 0 0, L_0x17337c0;  alias, 1 drivers
v0x172f2f0_0 .net "sum", 0 0, L_0x1733860;  alias, 1 drivers
L_0x17337c0 .part L_0x1733e80, 1, 1;
L_0x1733860 .part L_0x1733e80, 0, 1;
L_0x17339a0 .concat [ 1 1 0 0], v0x172fc30_0, L_0x7f2d43ed9018;
L_0x1733a40 .concat [ 1 1 0 0], v0x172fcd0_0, L_0x7f2d43ed9060;
L_0x1733bd0 .arith/sum 2, L_0x17339a0, L_0x1733a40;
L_0x1733d10 .concat [ 1 1 0 0], v0x172fd70_0, L_0x7f2d43ed90a8;
L_0x1733e80 .arith/sum 2, L_0x1733bd0, L_0x1733d10;
S_0x172f450 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x16f6740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x172fc30_0 .var "a", 0 0;
v0x172fcd0_0 .var "b", 0 0;
v0x172fd70_0 .var "cin", 0 0;
v0x172fe10_0 .net "clk", 0 0, v0x1732ff0_0;  1 drivers
v0x172feb0_0 .var "wavedrom_enable", 0 0;
v0x172ffa0_0 .var "wavedrom_title", 511 0;
E_0x16f5dd0/0 .event negedge, v0x172fe10_0;
E_0x16f5dd0/1 .event posedge, v0x172fe10_0;
E_0x16f5dd0 .event/or E_0x16f5dd0/0, E_0x16f5dd0/1;
E_0x16f6020 .event negedge, v0x172fe10_0;
E_0x16e09f0 .event posedge, v0x172fe10_0;
S_0x172f730 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x172f450;
 .timescale -12 -12;
v0x172f930_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x172fa30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x172f450;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1730100 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x16f6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f2d43ed9138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17303c0_0 .net *"_ivl_10", 0 0, L_0x7f2d43ed9138;  1 drivers
v0x17304a0_0 .net *"_ivl_11", 1 0, L_0x1734450;  1 drivers
v0x1730580_0 .net *"_ivl_13", 1 0, L_0x1734590;  1 drivers
L_0x7f2d43ed9180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1730670_0 .net *"_ivl_16", 0 0, L_0x7f2d43ed9180;  1 drivers
v0x1730750_0 .net *"_ivl_17", 1 0, L_0x17346c0;  1 drivers
v0x1730880_0 .net *"_ivl_19", 31 0, L_0x1734800;  1 drivers
L_0x7f2d43ed91c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1730960_0 .net *"_ivl_22", 30 0, L_0x7f2d43ed91c8;  1 drivers
v0x1730a40_0 .net *"_ivl_23", 31 0, L_0x1744950;  1 drivers
L_0x7f2d43ed9210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1730b20_0 .net *"_ivl_26", 30 0, L_0x7f2d43ed9210;  1 drivers
v0x1730c90_0 .net *"_ivl_27", 31 0, L_0x1744a40;  1 drivers
v0x1730d70_0 .net *"_ivl_29", 31 0, L_0x1744be0;  1 drivers
v0x1730e50_0 .net *"_ivl_3", 1 0, L_0x17341f0;  1 drivers
L_0x7f2d43ed9258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1730f30_0 .net *"_ivl_32", 30 0, L_0x7f2d43ed9258;  1 drivers
v0x1731010_0 .net *"_ivl_33", 31 0, L_0x1744d10;  1 drivers
L_0x7f2d43ed92a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x17310f0_0 .net/2u *"_ivl_35", 31 0, L_0x7f2d43ed92a0;  1 drivers
v0x17311d0_0 .net *"_ivl_37", 0 0, L_0x1744e70;  1 drivers
L_0x7f2d43ed92e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1731290_0 .net/2s *"_ivl_39", 1 0, L_0x7f2d43ed92e8;  1 drivers
L_0x7f2d43ed9330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1731370_0 .net/2s *"_ivl_41", 1 0, L_0x7f2d43ed9330;  1 drivers
v0x1731450_0 .net *"_ivl_43", 1 0, L_0x1744fb0;  1 drivers
v0x1731530_0 .net *"_ivl_47", 31 0, L_0x17452b0;  1 drivers
L_0x7f2d43ed9378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1731610_0 .net *"_ivl_50", 30 0, L_0x7f2d43ed9378;  1 drivers
v0x17316f0_0 .net *"_ivl_51", 31 0, L_0x1745430;  1 drivers
L_0x7f2d43ed93c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17317d0_0 .net *"_ivl_54", 30 0, L_0x7f2d43ed93c0;  1 drivers
v0x17318b0_0 .net *"_ivl_55", 31 0, L_0x1745520;  1 drivers
v0x1731990_0 .net *"_ivl_57", 31 0, L_0x1745700;  1 drivers
L_0x7f2d43ed90f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1731a70_0 .net *"_ivl_6", 0 0, L_0x7f2d43ed90f0;  1 drivers
L_0x7f2d43ed9408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1731b50_0 .net *"_ivl_60", 30 0, L_0x7f2d43ed9408;  1 drivers
v0x1731c30_0 .net *"_ivl_61", 31 0, L_0x17457f0;  1 drivers
L_0x7f2d43ed9450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1731d10_0 .net/2u *"_ivl_63", 31 0, L_0x7f2d43ed9450;  1 drivers
v0x1731df0_0 .net *"_ivl_65", 31 0, L_0x1745660;  1 drivers
v0x1731ed0_0 .net *"_ivl_7", 1 0, L_0x17342e0;  1 drivers
v0x1731fb0_0 .net "a", 0 0, v0x172fc30_0;  alias, 1 drivers
v0x1732050_0 .net "b", 0 0, v0x172fcd0_0;  alias, 1 drivers
v0x1732350_0 .net "cin", 0 0, v0x172fd70_0;  alias, 1 drivers
v0x1732440_0 .net8 "cout", 0 0, RS_0x7f2d43f22b28;  alias, 2 drivers
v0x1732500_0 .net8 "sum", 0 0, RS_0x7f2d43f22b58;  alias, 2 drivers
L_0x1733fc0 .part L_0x17346c0, 1, 1;
L_0x17340b0 .part L_0x17346c0, 0, 1;
L_0x17341f0 .concat [ 1 1 0 0], v0x172fc30_0, L_0x7f2d43ed90f0;
L_0x17342e0 .concat [ 1 1 0 0], v0x172fcd0_0, L_0x7f2d43ed9138;
L_0x1734450 .arith/sum 2, L_0x17341f0, L_0x17342e0;
L_0x1734590 .concat [ 1 1 0 0], v0x172fd70_0, L_0x7f2d43ed9180;
L_0x17346c0 .arith/sum 2, L_0x1734450, L_0x1734590;
L_0x1734800 .concat [ 1 31 0 0], v0x172fc30_0, L_0x7f2d43ed91c8;
L_0x1744950 .concat [ 1 31 0 0], v0x172fcd0_0, L_0x7f2d43ed9210;
L_0x1744a40 .arith/sum 32, L_0x1734800, L_0x1744950;
L_0x1744be0 .concat [ 1 31 0 0], v0x172fd70_0, L_0x7f2d43ed9258;
L_0x1744d10 .arith/sum 32, L_0x1744a40, L_0x1744be0;
L_0x1744e70 .cmp/ge 32, L_0x1744d10, L_0x7f2d43ed92a0;
L_0x1744fb0 .functor MUXZ 2, L_0x7f2d43ed9330, L_0x7f2d43ed92e8, L_0x1744e70, C4<>;
L_0x17451c0 .part L_0x1744fb0, 0, 1;
L_0x17452b0 .concat [ 1 31 0 0], v0x172fc30_0, L_0x7f2d43ed9378;
L_0x1745430 .concat [ 1 31 0 0], v0x172fcd0_0, L_0x7f2d43ed93c0;
L_0x1745520 .arith/sum 32, L_0x17452b0, L_0x1745430;
L_0x1745700 .concat [ 1 31 0 0], v0x172fd70_0, L_0x7f2d43ed9408;
L_0x17457f0 .arith/sum 32, L_0x1745520, L_0x1745700;
L_0x1745660 .arith/mod 32, L_0x17457f0, L_0x7f2d43ed9450;
L_0x1745a80 .part L_0x1745660, 0, 1;
S_0x1732660 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x16f6740;
 .timescale -12 -12;
E_0x16f5b70 .event anyedge, v0x1733270_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1733270_0;
    %nor/r;
    %assign/vec4 v0x1733270_0, 0;
    %wait E_0x16f5b70;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x172f450;
T_3 ;
    %wait E_0x16e09f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %wait E_0x16e09f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %wait E_0x16e09f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %wait E_0x16e09f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %wait E_0x16e09f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %wait E_0x16e09f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %wait E_0x16e09f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %wait E_0x16f6020;
    %fork TD_tb.stim1.wavedrom_stop, S_0x172fa30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f5dd0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x172fd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172fcd0_0, 0;
    %assign/vec4 v0x172fc30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16f6740;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1732ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1733270_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16f6740;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1732ff0_0;
    %inv;
    %store/vec4 v0x1732ff0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16f6740;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x172fe10_0, v0x1733520_0, v0x1732e10_0, v0x1732eb0_0, v0x1732f50_0, v0x1733130_0, v0x1733090_0, v0x17333b0_0, v0x1733310_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16f6740;
T_7 ;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16f6740;
T_8 ;
    %wait E_0x16f5dd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17331d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17331d0_0, 4, 32;
    %load/vec4 v0x1733480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17331d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17331d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17331d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1733130_0;
    %load/vec4 v0x1733130_0;
    %load/vec4 v0x1733090_0;
    %xor;
    %load/vec4 v0x1733130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17331d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17331d0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x17333b0_0;
    %load/vec4 v0x17333b0_0;
    %load/vec4 v0x1733310_0;
    %xor;
    %load/vec4 v0x17333b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17331d0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x17331d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17331d0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/fadd/iter0/response17/top_module.sv";
