// Seed: 1252026327
module module_0;
  assign id_1 = id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5
);
  always @(posedge 1'b0) repeat (id_1) $display(1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0
    , id_6,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri   id_3,
    output tri0  id_4
);
  assign id_4 = (1);
  module_0 modCall_1 ();
  always @(posedge 1'h0) begin : LABEL_0
    id_4 = 1 ? id_0 : 1;
  end
endmodule
