Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 30 17:24:08 2021
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.741        0.000                      0                  389        0.072        0.000                      0                  389        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.741        0.000                      0                  389        0.072        0.000                      0                  389        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 tester/gest_read1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.378ns (45.210%)  route 2.882ns (54.790%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.620     5.171    tester/gest_read1/CLK
    SLICE_X4Y57          FDRE                                         r  tester/gest_read1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  tester/gest_read1/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.497    tester/gest_read1/count_0[18]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     6.621 r  tester/gest_read1/stato_i_8/O
                         net (fo=1, routed)           0.773     7.394    tester/gest_read1/stato_i_8_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  tester/gest_read1/stato_i_4/O
                         net (fo=4, routed)           1.239     8.757    tester/gest_read1/stato_i_4_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  tester/gest_read1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     8.881    tester/gest_read1/count[3]_i_3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.413 r  tester/gest_read1/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    tester/gest_read1/count_reg[3]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  tester/gest_read1/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    tester/gest_read1/count_reg[7]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  tester/gest_read1/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    tester/gest_read1/count_reg[11]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  tester/gest_read1/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    tester/gest_read1/count_reg[15]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  tester/gest_read1/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    tester/gest_read1/count_reg[19]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  tester/gest_read1/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    tester/gest_read1/count_reg[23]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.097 r  tester/gest_read1/count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    tester/gest_read1/count_reg[27]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.431 r  tester/gest_read1/count_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.431    tester/gest_read1/count[29]
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    tester/gest_read1/CLK
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[29]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    15.172    tester/gest_read1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 tester/gest_read1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.357ns (44.990%)  route 2.882ns (55.010%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.620     5.171    tester/gest_read1/CLK
    SLICE_X4Y57          FDRE                                         r  tester/gest_read1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  tester/gest_read1/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.497    tester/gest_read1/count_0[18]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     6.621 r  tester/gest_read1/stato_i_8/O
                         net (fo=1, routed)           0.773     7.394    tester/gest_read1/stato_i_8_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  tester/gest_read1/stato_i_4/O
                         net (fo=4, routed)           1.239     8.757    tester/gest_read1/stato_i_4_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  tester/gest_read1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     8.881    tester/gest_read1/count[3]_i_3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.413 r  tester/gest_read1/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    tester/gest_read1/count_reg[3]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  tester/gest_read1/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    tester/gest_read1/count_reg[7]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  tester/gest_read1/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    tester/gest_read1/count_reg[11]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  tester/gest_read1/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    tester/gest_read1/count_reg[15]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  tester/gest_read1/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    tester/gest_read1/count_reg[19]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  tester/gest_read1/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    tester/gest_read1/count_reg[23]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.097 r  tester/gest_read1/count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    tester/gest_read1/count_reg[27]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.410 r  tester/gest_read1/count_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.410    tester/gest_read1/count[31]
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    tester/gest_read1/CLK
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[31]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    15.172    tester/gest_read1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 tester/gest_read1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 2.283ns (44.202%)  route 2.882ns (55.798%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.620     5.171    tester/gest_read1/CLK
    SLICE_X4Y57          FDRE                                         r  tester/gest_read1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  tester/gest_read1/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.497    tester/gest_read1/count_0[18]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     6.621 r  tester/gest_read1/stato_i_8/O
                         net (fo=1, routed)           0.773     7.394    tester/gest_read1/stato_i_8_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  tester/gest_read1/stato_i_4/O
                         net (fo=4, routed)           1.239     8.757    tester/gest_read1/stato_i_4_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  tester/gest_read1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     8.881    tester/gest_read1/count[3]_i_3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.413 r  tester/gest_read1/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    tester/gest_read1/count_reg[3]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  tester/gest_read1/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    tester/gest_read1/count_reg[7]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  tester/gest_read1/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    tester/gest_read1/count_reg[11]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  tester/gest_read1/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    tester/gest_read1/count_reg[15]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  tester/gest_read1/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    tester/gest_read1/count_reg[19]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  tester/gest_read1/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    tester/gest_read1/count_reg[23]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.097 r  tester/gest_read1/count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    tester/gest_read1/count_reg[27]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.336 r  tester/gest_read1/count_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.336    tester/gest_read1/count[30]
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    tester/gest_read1/CLK
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[30]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    15.172    tester/gest_read1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 tester/gest_read1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 2.267ns (44.029%)  route 2.882ns (55.971%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.620     5.171    tester/gest_read1/CLK
    SLICE_X4Y57          FDRE                                         r  tester/gest_read1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  tester/gest_read1/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.497    tester/gest_read1/count_0[18]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     6.621 r  tester/gest_read1/stato_i_8/O
                         net (fo=1, routed)           0.773     7.394    tester/gest_read1/stato_i_8_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  tester/gest_read1/stato_i_4/O
                         net (fo=4, routed)           1.239     8.757    tester/gest_read1/stato_i_4_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  tester/gest_read1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     8.881    tester/gest_read1/count[3]_i_3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.413 r  tester/gest_read1/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    tester/gest_read1/count_reg[3]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  tester/gest_read1/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    tester/gest_read1/count_reg[7]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  tester/gest_read1/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    tester/gest_read1/count_reg[11]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  tester/gest_read1/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    tester/gest_read1/count_reg[15]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  tester/gest_read1/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    tester/gest_read1/count_reg[19]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  tester/gest_read1/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    tester/gest_read1/count_reg[23]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.097 r  tester/gest_read1/count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    tester/gest_read1/count_reg[27]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.320 r  tester/gest_read1/count_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.320    tester/gest_read1/count[28]
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    tester/gest_read1/CLK
    SLICE_X4Y60          FDRE                                         r  tester/gest_read1/count_reg[28]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    15.172    tester/gest_read1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 tester/gest_read1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.264ns (43.996%)  route 2.882ns (56.004%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.620     5.171    tester/gest_read1/CLK
    SLICE_X4Y57          FDRE                                         r  tester/gest_read1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  tester/gest_read1/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.497    tester/gest_read1/count_0[18]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     6.621 r  tester/gest_read1/stato_i_8/O
                         net (fo=1, routed)           0.773     7.394    tester/gest_read1/stato_i_8_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  tester/gest_read1/stato_i_4/O
                         net (fo=4, routed)           1.239     8.757    tester/gest_read1/stato_i_4_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  tester/gest_read1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     8.881    tester/gest_read1/count[3]_i_3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.413 r  tester/gest_read1/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    tester/gest_read1/count_reg[3]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  tester/gest_read1/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    tester/gest_read1/count_reg[7]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  tester/gest_read1/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    tester/gest_read1/count_reg[11]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  tester/gest_read1/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    tester/gest_read1/count_reg[15]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  tester/gest_read1/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    tester/gest_read1/count_reg[19]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  tester/gest_read1/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    tester/gest_read1/count_reg[23]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.317 r  tester/gest_read1/count_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.317    tester/gest_read1/count[25]
    SLICE_X4Y59          FDRE                                         r  tester/gest_read1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    tester/gest_read1/CLK
    SLICE_X4Y59          FDRE                                         r  tester/gest_read1/count_reg[25]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    15.172    tester/gest_read1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 tester/gest_read1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 2.243ns (43.767%)  route 2.882ns (56.233%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.620     5.171    tester/gest_read1/CLK
    SLICE_X4Y57          FDRE                                         r  tester/gest_read1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  tester/gest_read1/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.497    tester/gest_read1/count_0[18]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     6.621 r  tester/gest_read1/stato_i_8/O
                         net (fo=1, routed)           0.773     7.394    tester/gest_read1/stato_i_8_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  tester/gest_read1/stato_i_4/O
                         net (fo=4, routed)           1.239     8.757    tester/gest_read1/stato_i_4_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  tester/gest_read1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     8.881    tester/gest_read1/count[3]_i_3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.413 r  tester/gest_read1/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    tester/gest_read1/count_reg[3]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  tester/gest_read1/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    tester/gest_read1/count_reg[7]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  tester/gest_read1/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    tester/gest_read1/count_reg[11]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  tester/gest_read1/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    tester/gest_read1/count_reg[15]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  tester/gest_read1/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    tester/gest_read1/count_reg[19]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  tester/gest_read1/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    tester/gest_read1/count_reg[23]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.296 r  tester/gest_read1/count_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.296    tester/gest_read1/count[27]
    SLICE_X4Y59          FDRE                                         r  tester/gest_read1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    tester/gest_read1/CLK
    SLICE_X4Y59          FDRE                                         r  tester/gest_read1/count_reg[27]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    15.172    tester/gest_read1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 deb_reset/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.058ns (22.933%)  route 3.555ns (77.067%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.175    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  deb_reset/count_reg[29]/Q
                         net (fo=2, routed)           0.683     6.315    deb_reset/count_reg_n_0_[29]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.439 f  deb_reset/count[31]_i_9__0/O
                         net (fo=2, routed)           0.825     7.264    deb_reset/count[31]_i_9__0_n_0
    SLICE_X0Y55          LUT5 (Prop_lut5_I4_O)        0.152     7.416 f  deb_reset/count[31]_i_5__0/O
                         net (fo=4, routed)           1.083     8.498    deb_reset/count[31]_i_5__0_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I2_O)        0.326     8.824 r  deb_reset/count[31]_i_1__0/O
                         net (fo=31, routed)          0.965     9.789    deb_reset/count[31]_i_1__0_n_0
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506    14.877    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[29]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X1Y56          FDRE (Setup_fdre_C_R)       -0.429    14.711    deb_reset/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 deb_reset/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.058ns (22.933%)  route 3.555ns (77.067%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.175    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  deb_reset/count_reg[29]/Q
                         net (fo=2, routed)           0.683     6.315    deb_reset/count_reg_n_0_[29]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.439 f  deb_reset/count[31]_i_9__0/O
                         net (fo=2, routed)           0.825     7.264    deb_reset/count[31]_i_9__0_n_0
    SLICE_X0Y55          LUT5 (Prop_lut5_I4_O)        0.152     7.416 f  deb_reset/count[31]_i_5__0/O
                         net (fo=4, routed)           1.083     8.498    deb_reset/count[31]_i_5__0_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I2_O)        0.326     8.824 r  deb_reset/count[31]_i_1__0/O
                         net (fo=31, routed)          0.965     9.789    deb_reset/count[31]_i_1__0_n_0
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506    14.877    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[30]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X1Y56          FDRE (Setup_fdre_C_R)       -0.429    14.711    deb_reset/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 deb_reset/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.058ns (22.933%)  route 3.555ns (77.067%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.175    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  deb_reset/count_reg[29]/Q
                         net (fo=2, routed)           0.683     6.315    deb_reset/count_reg_n_0_[29]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.439 f  deb_reset/count[31]_i_9__0/O
                         net (fo=2, routed)           0.825     7.264    deb_reset/count[31]_i_9__0_n_0
    SLICE_X0Y55          LUT5 (Prop_lut5_I4_O)        0.152     7.416 f  deb_reset/count[31]_i_5__0/O
                         net (fo=4, routed)           1.083     8.498    deb_reset/count[31]_i_5__0_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I2_O)        0.326     8.824 r  deb_reset/count[31]_i_1__0/O
                         net (fo=31, routed)          0.965     9.789    deb_reset/count[31]_i_1__0_n_0
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506    14.877    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  deb_reset/count_reg[31]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X1Y56          FDRE (Setup_fdre_C_R)       -0.429    14.711    deb_reset/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 tester/gest_read1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.169ns (42.943%)  route 2.882ns (57.057%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.620     5.171    tester/gest_read1/CLK
    SLICE_X4Y57          FDRE                                         r  tester/gest_read1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  tester/gest_read1/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.497    tester/gest_read1/count_0[18]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     6.621 r  tester/gest_read1/stato_i_8/O
                         net (fo=1, routed)           0.773     7.394    tester/gest_read1/stato_i_8_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  tester/gest_read1/stato_i_4/O
                         net (fo=4, routed)           1.239     8.757    tester/gest_read1/stato_i_4_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  tester/gest_read1/count[3]_i_3/O
                         net (fo=1, routed)           0.000     8.881    tester/gest_read1/count[3]_i_3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.413 r  tester/gest_read1/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    tester/gest_read1/count_reg[3]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  tester/gest_read1/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    tester/gest_read1/count_reg[7]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  tester/gest_read1/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    tester/gest_read1/count_reg[11]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  tester/gest_read1/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    tester/gest_read1/count_reg[15]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  tester/gest_read1/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    tester/gest_read1/count_reg[19]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  tester/gest_read1/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    tester/gest_read1/count_reg[23]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.222 r  tester/gest_read1/count_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.222    tester/gest_read1/count[26]
    SLICE_X4Y59          FDRE                                         r  tester/gest_read1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    tester/gest_read1/CLK
    SLICE_X4Y59          FDRE                                         r  tester/gest_read1/count_reg[26]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    15.172    tester/gest_read1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.288ns (63.390%)  route 0.166ns (36.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.505    deb_reset/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  deb_reset/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  deb_reset/count_reg[0]/Q
                         net (fo=3, routed)           0.166     1.813    deb_reset/count_reg_n_0_[0]
    SLICE_X1Y49          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.960 r  deb_reset/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.960    deb_reset/count_reg[4]_i_1__0_n_7
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.027    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[1]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.105     1.887    deb_reset/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.308ns (64.933%)  route 0.166ns (35.067%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.505    deb_reset/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  deb_reset/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  deb_reset/count_reg[0]/Q
                         net (fo=3, routed)           0.166     1.813    deb_reset/count_reg_n_0_[0]
    SLICE_X1Y49          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.980 r  deb_reset/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.980    deb_reset/count_reg[4]_i_1__0_n_5
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.027    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[3]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.105     1.887    deb_reset/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.316ns (65.515%)  route 0.166ns (34.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.505    deb_reset/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  deb_reset/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  deb_reset/count_reg[0]/Q
                         net (fo=3, routed)           0.166     1.813    deb_reset/count_reg_n_0_[0]
    SLICE_X1Y49          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.988 r  deb_reset/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.988    deb_reset/count_reg[4]_i_1__0_n_6
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.027    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[2]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.105     1.887    deb_reset/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  deb_reset/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.773    deb_reset/count_reg_n_0_[4]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  deb_reset/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    deb_reset/count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  deb_reset/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    deb_reset/count_reg[8]_i_1__0_n_7
    SLICE_X1Y50          FDRE                                         r  deb_reset/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  deb_reset/count_reg[5]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    deb_reset/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 deb_read/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_read/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.509    deb_read/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  deb_read/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  deb_read/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.771    deb_read/count_reg_n_0_[4]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  deb_read/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    deb_read/count_reg[4]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  deb_read/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    deb_read/count_reg[8]_i_1_n_7
    SLICE_X7Y50          FDRE                                         r  deb_read/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.019    deb_read/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  deb_read/count_reg[5]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    deb_read/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gestore_led1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.511    gestore_led1/CLK
    SLICE_X3Y49          FDRE                                         r  gestore_led1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  gestore_led1/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.773    gestore_led1/count_reg[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  gestore_led1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.933    gestore_led1/count_reg[4]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  gestore_led1/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.987    gestore_led1/count_reg[8]_i_1__1_n_7
    SLICE_X3Y50          FDRE                                         r  gestore_led1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     2.021    gestore_led1/CLK
    SLICE_X3Y50          FDRE                                         r  gestore_led1/count_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    gestore_led1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.330ns (66.488%)  route 0.166ns (33.512%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.505    deb_reset/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  deb_reset/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  deb_reset/count_reg[0]/Q
                         net (fo=3, routed)           0.166     1.813    deb_reset/count_reg_n_0_[0]
    SLICE_X1Y49          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     2.002 r  deb_reset/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.002    deb_reset/count_reg[4]_i_1__0_n_4
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.027    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[4]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.105     1.887    deb_reset/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  deb_reset/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  deb_reset/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.773    deb_reset/count_reg_n_0_[4]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  deb_reset/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    deb_reset/count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  deb_reset/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.998    deb_reset/count_reg[8]_i_1__0_n_5
    SLICE_X1Y50          FDRE                                         r  deb_reset/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  deb_reset/count_reg[7]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    deb_reset/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 deb_read/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_read/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.509    deb_read/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  deb_read/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  deb_read/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.771    deb_read/count_reg_n_0_[4]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  deb_read/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    deb_read/count_reg[4]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  deb_read/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    deb_read/count_reg[8]_i_1_n_5
    SLICE_X7Y50          FDRE                                         r  deb_read/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.019    deb_read/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  deb_read/count_reg[7]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    deb_read/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 gestore_led1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.511    gestore_led1/CLK
    SLICE_X3Y49          FDRE                                         r  gestore_led1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  gestore_led1/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.773    gestore_led1/count_reg[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  gestore_led1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.933    gestore_led1/count_reg[4]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  gestore_led1/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.998    gestore_led1/count_reg[8]_i_1__1_n_5
    SLICE_X3Y50          FDRE                                         r  gestore_led1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     2.021    gestore_led1/CLK
    SLICE_X3Y50          FDRE                                         r  gestore_led1/count_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    gestore_led1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52     deb_read/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52     deb_read/cleared_button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y53     deb_read/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y53     deb_read/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y53     deb_read/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49     deb_read/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y53     deb_read/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y54     deb_read/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y54     deb_read/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     deb_reset/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     deb_reset/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     deb_reset/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     deb_reset/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48     gestore_led1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48     gestore_led1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48     gestore_led1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48     gestore_led1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     gestore_led1/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     tester/gest_read1/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     deb_read/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     deb_read/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     deb_read/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     deb_read/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50     deb_reset/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     deb_reset/cleared_button_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     deb_reset/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     deb_reset/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     deb_reset/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     deb_reset/count_reg[8]/C



