
---------- Begin Simulation Statistics ----------
simSeconds                                   0.037046                       # Number of seconds simulated (Second)
simTicks                                  37045527500                       # Number of ticks simulated (Tick)
finalTick                                 37045527500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    883.15                       # Real time elapsed on the host (Second)
hostTickRate                                 41947108                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     936368                       # Number of bytes of host memory used (Byte)
simInsts                                    133033795                       # Number of instructions simulated (Count)
simOps                                      235514879                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   150636                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     266676                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       148182111                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       55959922                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1242                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      55849228                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2086                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              572546                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           776350                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                342                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          147793113                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.377888                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.188999                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                128096148     86.67%     86.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6124747      4.14%     90.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  5109999      3.46%     94.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2159011      1.46%     95.74% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2749673      1.86%     97.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1047069      0.71%     98.30% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1168154      0.79%     99.09% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   922007      0.62%     99.72% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   416305      0.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            147793113                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13254      1.57%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   117      0.01%      1.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   113      0.01%      1.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   65      0.01%      1.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  24      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           751070     89.24%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     90.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1874      0.22%     91.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1270      0.15%     91.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            14594      1.73%     92.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           59272      7.04%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6508      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     28589513     51.19%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          316      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2913      0.01%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4131509      7.40%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          550      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2660      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        26692      0.05%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6380      0.01%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4213      0.01%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1837      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7135469     12.78%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           26      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3015754      5.40%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           16      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1005281      1.80%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       178128      0.32%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       185640      0.33%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9175092     16.43%     95.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2380655      4.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      55849228                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.376896                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             841655                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.015070                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               201714080                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               27577301                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       26898398                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 58621230                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                28956719                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        28882836                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   26961254                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    29723121                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         55817413                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      9347363                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    31815                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          11912653                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5222096                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2565290                       # Number of stores executed (Count)
system.cpu0.numRate                          0.376681                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1901                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         388998                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   30474905                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     55388612                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.862431                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.862431                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.205658                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.205658                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  44037625                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 19312884                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   36947311                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  23493641                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   32061614                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  14690795                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 23378143                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       9348442                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2571249                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129539                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       127987                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5277444                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5223126                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9108                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2145566                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2141893                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998288                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19034                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10708                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6474                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4234                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          896                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         463801                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            900                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9333                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    147725659                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.374942                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.549235                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      136616140     92.48%     92.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2443472      1.65%     94.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         982522      0.67%     94.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1038604      0.70%     95.50% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         935729      0.63%     96.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         336529      0.23%     96.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         255319      0.17%     96.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          31943      0.02%     96.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5085401      3.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    147725659                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            30474905                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              55388612                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   11815216                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9266121                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5185830                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28826801                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   38066797                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8909                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     28273185     51.05%     51.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          288      0.00%     51.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2620      0.00%     51.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4128281      7.45%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14221      0.03%     58.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3593      0.01%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7130264     12.87%     71.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     71.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3007909      5.43%     76.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     76.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002663      1.81%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       120739      0.22%     78.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       169075      0.31%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9145382     16.51%     95.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380020      4.30%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     55388612                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5085401                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      7017468                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          7017468                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      7017468                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         7017468                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4851137                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4851137                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4851137                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4851137                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 211176335245                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 211176335245                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 211176335245                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 211176335245                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     11868605                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     11868605                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     11868605                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     11868605                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.408737                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.408737                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.408737                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.408737                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 43531.307247                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 43531.307247                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 43531.307247                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 43531.307247                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      4311075                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         5811                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       125841                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           28                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     34.258111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   207.535714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       314759                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           314759                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3782111                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3782111                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3782111                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3782111                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1069026                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1069026                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1069026                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1069026                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  81200143745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  81200143745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  81200143745                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  81200143745                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.090072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.090072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.090072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.090072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 75957.127090                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 75957.127090                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 75957.127090                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 75957.127090                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067715                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       732000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       732000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 17853.658537                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 17853.658537                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1921250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1921250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 46859.756098                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 46859.756098                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4767527                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4767527                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4552187                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4552187                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 189815368250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 189815368250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      9319714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9319714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.488447                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.488447                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 41697.621001                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 41697.621001                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3782101                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3782101                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       770086                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       770086                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  59989176000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  59989176000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.082630                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.082630                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 77899.320336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 77899.320336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2249941                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2249941                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298950                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298950                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  21360966995                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  21360966995                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2548891                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2548891                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117286                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117286                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 71453.309901                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 71453.309901                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298940                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298940                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  21210967745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  21210967745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117282                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117282                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 70953.929702                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 70953.929702                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.381706                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             8086939                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068981                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              7.565091                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.381706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          150                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          873                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          24807079                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         24807079                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3442740                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            136882058                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4378093                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3077648                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 12574                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2138277                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1349                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              56056296                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6520                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4582872                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      30861660                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5277444                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2167401                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    143183623                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  27806                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1618                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        11038                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4465098                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3430                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         147793113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.379973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.608811                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               138498091     93.71%     93.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  981229      0.66%     94.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  316397      0.21%     94.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1348442      0.91%     95.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  192258      0.13%     95.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  275552      0.19%     95.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  197751      0.13%     95.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  702436      0.48%     96.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5280957      3.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           147793113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.035615                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.208268                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4461619                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4461619                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4461619                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4461619                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3479                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3479                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3479                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3479                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    215252499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    215252499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    215252499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    215252499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4465098                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4465098                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4465098                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4465098                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000779                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000779                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000779                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000779                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 61871.945674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 61871.945674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 61871.945674                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 61871.945674                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          925                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     84.090909                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2233                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2233                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          732                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          732                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          732                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          732                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2747                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2747                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2747                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2747                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    174206249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    174206249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    174206249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    174206249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000615                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000615                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000615                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000615                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 63416.908992                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 63416.908992                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 63416.908992                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 63416.908992                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2233                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4461619                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4461619                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3479                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3479                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    215252499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    215252499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4465098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4465098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000779                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000779                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 61871.945674                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 61871.945674                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          732                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          732                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2747                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2747                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    174206249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    174206249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000615                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000615                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 63416.908992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 63416.908992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.534746                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4464365                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2746                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1625.770211                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.534746                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          113                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          332                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           8932942                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          8932942                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    12574                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  30226069                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                19582733                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              55961164                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1043                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 9348442                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2571249                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  574                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   740286                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                18823802                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           323                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2763                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8008                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10771                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                55790027                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               55781234                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 39958499                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 64991309                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.376437                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.614828                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      11542                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  82321                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  73                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                323                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22154                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  36                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 10950                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9266121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            84.852420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          138.816346                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4309119     46.50%     46.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              282205      3.05%     49.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1071710     11.57%     61.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              527443      5.69%     66.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              426500      4.60%     71.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              184045      1.99%     73.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              102109      1.10%     74.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               70393      0.76%     75.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               23179      0.25%     75.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               14050      0.15%     75.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             10034      0.11%     75.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             10205      0.11%     75.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             10454      0.11%     75.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             10639      0.11%     76.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             11319      0.12%     76.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             62804      0.68%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             60298      0.65%     77.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              6885      0.07%     77.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              5354      0.06%     77.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              4688      0.05%     77.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              4267      0.05%     77.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              4874      0.05%     77.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              3404      0.04%     77.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              5412      0.06%     77.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              5878      0.06%     78.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            125519      1.35%     79.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            399944      4.32%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            284489      3.07%     86.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            424569      4.58%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            213083      2.30%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          591249      6.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9266121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9332352                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2565314                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13059                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5072                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4466775                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1936                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 12574                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4268690                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               65299319                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8120                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  6068908                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             72135502                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              56019764                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1551468                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2741373                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                673006                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              67367432                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           73160602                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  164534218                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44337806                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 36966629                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             72149431                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1011162                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    255                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 17231529                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       198453931                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      111772525                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                30474905                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  55388612                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2776                       # Number of system calls (Count)
system.cpu1.numCycles                        95640190                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       25786385                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     207                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      25799612                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   118                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18270                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            21452                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           95620320                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.269813                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.009354                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 86352461     90.31%     90.31% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3039947      3.18%     93.49% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2386169      2.50%     95.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1041104      1.09%     97.07% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   803717      0.84%     97.91% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   974629      1.02%     98.93% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   403658      0.42%     99.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   595026      0.62%     99.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    23609      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             95620320                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2178      1.67%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            58490     44.87%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     46.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   162      0.12%     46.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   48      0.04%     46.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            10557      8.10%     54.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           58924     45.20%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          196      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     16364739     63.43%     63.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     63.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     63.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1125092      4.36%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          104      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125000      4.36%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000000      3.88%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       541167      2.10%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125904      0.49%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      3141737     12.18%     90.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2375151      9.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      25799612                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.269757                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             130368                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.005053                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               125687263                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               15052271                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       15031019                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 21662767                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                10752598                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        10750835                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   15034418                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    10895366                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         25799249                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3682854                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      363                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           6183869                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2128960                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2501015                       # Number of stores executed (Count)
system.cpu1.numRate                          0.269753                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            130                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          19870                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1214655                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   14671915                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     25768255                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              6.518589                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         6.518589                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.153407                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.153407                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  25402857                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10109069                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   12750989                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   8375621                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   10644374                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   7436394                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11442869                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3666608                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2501393                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125636                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125275                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2130837                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2129805                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              259                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1590120                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1589968                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999904                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    219                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            318                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             280                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          16580                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              202                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     95617993                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.269492                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.214328                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       89100916     93.18%     93.18% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        1995732      2.09%     95.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         567459      0.59%     95.86% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         592465      0.62%     96.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         799269      0.84%     97.32% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         598570      0.63%     97.95% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         248911      0.26%     98.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         540550      0.57%     98.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1174121      1.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     95617993                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            14671915                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              25768255                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6165303                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3664643                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2127424                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10750428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   19979695                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           62      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     16352442     63.46%     63.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     63.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     63.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1125029      4.37%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     67.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.37%     72.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      3.88%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       539503      2.09%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125580      0.49%     78.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125140     12.13%     90.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375080      9.22%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     25768255                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1174121                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3188206                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3188206                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3188206                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3188206                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2978512                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2978512                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2978512                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2978512                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  79575951744                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  79575951744                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  79575951744                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  79575951744                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      6166718                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      6166718                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      6166718                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      6166718                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.482998                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.482998                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.482998                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.482998                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 26716.679921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 26716.679921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 26716.679921                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 26716.679921                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      5456088                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         3183                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       131276                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     41.561961                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   122.423077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312440                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312440                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2290536                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2290536                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2290536                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2290536                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       687976                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       687976                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       687976                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       687976                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  51537313744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  51537313744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  51537313744                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  51537313744                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.111563                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.111563                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.111563                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.111563                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 74911.499448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 74911.499448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 74911.499448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 74911.499448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686820                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1232250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1232250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 29339.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 29339.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2525500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2525500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 60130.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 60130.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       984545                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         984545                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2681558                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2681558                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  58347222250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  58347222250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      3666103                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      3666103                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.731446                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.731446                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 21758.702310                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 21758.702310                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2290536                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2290536                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       391022                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       391022                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  30457061250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  30457061250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.106659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.106659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 77890.914706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 77890.914706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203661                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203661                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296954                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296954                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  21228729494                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  21228729494                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118752                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118752                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 71488.275942                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 71488.275942                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296954                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296954                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  21080252494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  21080252494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118752                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118752                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 70988.275942                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 70988.275942                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1013.392795                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3876273                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            687989                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.634208                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          303749000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1013.392795                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.989641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.989641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          13021605                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         13021605                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  644257                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             91467332                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2105244                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1403256                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   231                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1589753                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              25788624                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  313                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1340347                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      14685262                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2130837                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1590225                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     94279617                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    576                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1332472                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   91                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          95620320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.269749                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.334969                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                90929803     95.09%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  768957      0.80%     95.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  267698      0.28%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  170622      0.18%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  690194      0.72%     97.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  134969      0.14%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  150953      0.16%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  421085      0.44%     97.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2086039      2.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            95620320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.022280                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.153547                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1332313                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1332313                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1332313                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1332313                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          159                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            159                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          159                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           159                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     10458750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     10458750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     10458750                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     10458750                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1332472                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1332472                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1332472                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1332472                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 65778.301887                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 65778.301887                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 65778.301887                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 65778.301887                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          130                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            65                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           25                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      9308000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      9308000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      9308000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      9308000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000101                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000101                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000101                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000101                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 69462.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 69462.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 69462.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 69462.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1332313                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1332313                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          159                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          159                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     10458750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     10458750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1332472                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1332472                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 65778.301887                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 65778.301887                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           25                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      9308000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      9308000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000101                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000101                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 69462.686567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 69462.686567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          126.424751                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1332447                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               134                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           9943.634328                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          303730000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   126.424751                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.246923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.246923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          132                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          132                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.257812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2665078                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2665078                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      231                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     71957                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                18223657                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              25786592                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3666608                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2501393                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   82                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1058                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                18206182                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          164                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 306                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                25781964                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               25781854                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 18288480                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 27171683                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.269571                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.673071                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        122                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1957                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   733                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 13563                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3664643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            66.655544                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          107.723542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                820971     22.40%     22.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               37291      1.02%     23.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              988900     26.98%     50.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              448244     12.23%     62.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              382535     10.44%     73.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              169269      4.62%     77.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              124479      3.40%     81.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               77552      2.12%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               24050      0.66%     83.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               16857      0.46%     84.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             13981      0.38%     84.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             14398      0.39%     85.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             14646      0.40%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             14974      0.41%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             14460      0.39%     86.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             12588      0.34%     86.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             10593      0.29%     86.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              9701      0.26%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              8369      0.23%     87.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              7608      0.21%     87.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              7023      0.19%     87.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              6380      0.17%     88.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              6025      0.16%     88.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              5818      0.16%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              5694      0.16%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              6145      0.17%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             33355      0.91%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             22518      0.61%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289            190445      5.20%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             19666      0.54%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          150108      4.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1868                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3664643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3666275                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2501015                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6274                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1332478                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  12831816250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  12831816250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  12831816250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  24213711250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  12831816250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   231                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1128482                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               23181616                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           625                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2957903                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             68351463                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              25787735                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               265903                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1375201                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  2706                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              67617882                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           39214810                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   80598132                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                25377670                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 12752254                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             39181679                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   33002                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  7328052                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       120228408                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       51572190                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14671915                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  25768255                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                        95632850                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       25768844                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     204                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      25781218                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   119                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               17633                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            21239                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           95612652                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.269642                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.010098                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 86351224     90.31%     90.31% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3047552      3.19%     93.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2397549      2.51%     96.01% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1021036      1.07%     97.08% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   779830      0.82%     97.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   987505      1.03%     98.92% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   399701      0.42%     99.34% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   605631      0.63%     99.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    22624      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             95612652                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2111      1.55%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     1      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            58370     42.90%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     44.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   141      0.10%     44.56% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   37      0.03%     44.59% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            16549     12.16%     56.75% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           58842     43.25%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          182      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     16349335     63.42%     63.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     63.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     63.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1125096      4.36%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           24      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           64      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           58      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           23      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125009      4.36%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000000      3.88%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       539600      2.09%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125741      0.49%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      3140685     12.18%     90.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      2375118      9.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      25781218                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.269585                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             136052                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.005277                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               125645177                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               15034780                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       15013871                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 21666082                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                10751907                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        10750574                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   15017171                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    10899917                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         25780860                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3680229                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      358                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           6181053                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2126243                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2500824                       # Number of stores executed (Count)
system.cpu2.numRate                          0.269582                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            127                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          20198                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1223227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   14662276                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     25751348                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              6.522374                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         6.522374                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.153318                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.153318                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  25384026                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10098704                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   12750642                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   8375418                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   10630317                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7428057                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11434679                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3664964                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2501197                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125641                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125272                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2128139                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2127134                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              246                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1588857                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1588706                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999905                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    214                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            309                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           30                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          15945                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              190                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     95610461                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.269336                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.213848                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       89089169     93.18%     93.18% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2006651      2.10%     95.28% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         562244      0.59%     95.87% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         599186      0.63%     96.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         793895      0.83%     97.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         595958      0.62%     97.95% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         249992      0.26%     98.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         539599      0.56%     98.77% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1173767      1.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     95610461                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            14662276                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              25751348                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6163603                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3663082                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2124739                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10750247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   19964128                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           51      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     16337348     63.44%     63.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     63.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     63.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1125020      4.37%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.37%     72.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      3.88%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       538000      2.09%     78.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125477      0.49%     78.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125082     12.14%     90.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375044      9.22%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     25751348                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1173767                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      3203691                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          3203691                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      3203691                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         3203691                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2961244                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2961244                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2961244                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2961244                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  77600174998                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  77600174998                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  77600174998                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  77600174998                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      6164935                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      6164935                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      6164935                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      6164935                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.480337                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.480337                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.480337                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.480337                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 26205.262045                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 26205.262045                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 26205.262045                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 26205.262045                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      4696449                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         3387                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       127950                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     36.705346                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   130.269231                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312446                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312446                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2273285                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2273285                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2273285                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2273285                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       687959                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       687959                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       687959                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       687959                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  51283274498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  51283274498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  51283274498                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  51283274498                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.111592                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.111592                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.111592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.111592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 74544.085473                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 74544.085473                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 74544.085473                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 74544.085473                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686805                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1187750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1187750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 28279.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 28279.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2442500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2442500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 58154.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 58154.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      1000167                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1000167                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2664291                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2664291                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  56371694500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  56371694500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3664458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3664458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.727063                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.727063                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 21158.234780                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 21158.234780                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2273285                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2273285                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       391006                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       391006                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  30203270500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  30203270500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.106702                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.106702                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 77245.030767                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 77245.030767                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296953                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296953                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  21228480498                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  21228480498                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 71487.678178                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 71487.678178                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296953                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296953                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  21080003998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  21080003998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 70987.678178                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 70987.678178                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1013.404694                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3891741                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            687975                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.656806                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          305888000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1013.404694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.989653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.989653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13018021                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13018021                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  643916                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             91462760                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2100661                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1405095                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   220                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1588480                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              25770942                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  311                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1341060                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      14674950                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2128139                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1588957                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     94271241                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    552                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1332566                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          95612652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.269581                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.334134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                90924779     95.10%     95.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  770109      0.81%     95.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  257579      0.27%     96.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  163787      0.17%     96.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  710199      0.74%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  144120      0.15%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  142973      0.15%     97.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  413319      0.43%     97.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2085787      2.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            95612652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.022253                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.153451                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1332412                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1332412                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1332412                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1332412                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          154                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            154                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          154                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           154                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     11814500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     11814500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     11814500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     11814500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1332566                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1332566                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1332566                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1332566                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000116                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000116                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000116                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000116                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 76717.532468                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 76717.532468                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 76717.532468                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 76717.532468                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          126                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            63                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           25                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          129                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      9750250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      9750250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      9750250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      9750250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 75583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 75583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 75583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 75583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1332412                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1332412                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          154                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          154                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     11814500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     11814500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1332566                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1332566                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000116                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000116                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 76717.532468                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 76717.532468                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           25                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          129                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      9750250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      9750250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 75583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 75583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          122.150513                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1332541                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               129                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          10329.775194                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          305874000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   122.150513                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.238575                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.238575                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2665261                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2665261                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      220                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     67077                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                18881376                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              25769048                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  16                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3664964                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2501197                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   75                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      816                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                18862396                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           136                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          164                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 300                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                25764550                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               25764445                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 18273784                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 27164883                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.269410                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.672699                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         85                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1874                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   676                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 12000                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3663082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            64.534285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          105.517217                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                833327     22.75%     22.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               36869      1.01%     23.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              993251     27.12%     50.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              442870     12.09%     62.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              410511     11.21%     74.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              175508      4.79%     78.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69              128887      3.52%     82.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               79036      2.16%     84.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               21310      0.58%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               13203      0.36%     85.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             10167      0.28%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             10087      0.28%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             10870      0.30%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             10842      0.30%     86.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             10185      0.28%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              9019      0.25%     87.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              8221      0.22%     87.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              7207      0.20%     87.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              6128      0.17%     87.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              5476      0.15%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              5001      0.14%     88.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              4803      0.13%     88.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              4422      0.12%     88.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              3976      0.11%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              4203      0.11%     88.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              4961      0.14%     88.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             34135      0.93%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             20409      0.56%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289            192803      5.26%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             17854      0.49%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          147541      4.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3663082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3664589                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2500824                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6271                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1332575                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  12831508250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  12831508250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  12831508250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  24214019250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  12831508250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   220                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1137243                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               23832818                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           446                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2946178                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             67695747                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              25770135                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               265894                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                693218                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1330                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              66954632                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           39180442                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   80536524                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                25360520                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 12751555                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             39148498                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   31815                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  7376310                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       120203662                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       51536969                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                14662276                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  25751348                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        95625618                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       25739915                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      25759671                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   111                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16383                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            16913                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           95608123                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.269430                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.006081                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 86298928     90.26%     90.26% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3085080      3.23%     93.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2397165      2.51%     96.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1039030      1.09%     97.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   805405      0.84%     97.93% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   989915      1.04%     98.96% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   380731      0.40%     99.36% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   587362      0.61%     99.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    24507      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             95608123                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2182      1.68%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     2      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            58996     45.55%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     47.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   175      0.14%     47.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   39      0.03%     47.40% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             8895      6.87%     54.27% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           59230     45.73%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          167      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     16323644     63.37%     63.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     63.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     63.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1125087      4.37%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           21      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           48      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           52      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           20      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            5      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125012      4.37%     72.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000000      3.88%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       537310      2.09%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125666      0.49%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      3147272     12.22%     90.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      2375111      9.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      25759671                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.269380                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             129520                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.005028                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               125584619                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               15004830                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       14985822                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 21672477                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                10751661                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        10750511                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   14989228                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    10899796                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         25759376                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3684551                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      295                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           6185302                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2121697                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2500751                       # Number of stores executed (Count)
system.cpu3.numRate                          0.269377                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            125                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          17495                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1230431                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   14646111                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     25723652                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              6.529079                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         6.529079                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.153161                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.153161                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  25371857                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10082065                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   12750540                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   8375373                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   10607735                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7414487                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 11429655                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3662487                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2501040                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125592                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125243                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2123335                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2122373                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              228                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1586433                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1586326                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999933                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    205                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            306                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             268                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          14709                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              173                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     95606119                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.269059                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.213620                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       89099187     93.19%     93.19% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        1999360      2.09%     95.29% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         558306      0.58%     95.87% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         593651      0.62%     96.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         802034      0.84%     97.33% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         591538      0.62%     97.95% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         250698      0.26%     98.21% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         534047      0.56%     98.77% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1177298      1.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     95606119                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            14646111                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              25723652                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6161273                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3660768                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2120145                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10750217                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   19938758                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     16312001     63.41%     63.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     63.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     63.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1125019      4.37%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     67.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.37%     72.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      3.89%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       535692      2.08%     78.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125461      0.49%     78.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125076     12.15%     90.77% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375044      9.23%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     25723652                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1177298                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3151817                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3151817                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3151817                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3151817                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      3010802                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        3010802                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      3010802                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       3010802                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  82186075246                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  82186075246                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  82186075246                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  82186075246                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      6162619                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      6162619                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      6162619                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      6162619                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.488559                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.488559                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.488559                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.488559                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 27297.070763                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 27297.070763                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 27297.070763                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 27297.070763                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      6052678                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         3272                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       138657                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     43.652163                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   125.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312440                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312440                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2322857                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2322857                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2322857                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2322857                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       687945                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       687945                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687945                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687945                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  51827886246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  51827886246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  51827886246                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  51827886246                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.111632                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.111632                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.111632                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.111632                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 75337.252609                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 75337.252609                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 75337.252609                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 75337.252609                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686798                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1193750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1193750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 28422.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 28422.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2432500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2432500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 57916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 57916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data       948303                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         948303                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2713855                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2713855                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  60957964000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  60957964000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      3662158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      3662158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.741053                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.741053                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 22461.761590                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 22461.761590                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2322857                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2322857                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       390998                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       390998                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  30748248500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  30748248500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.106767                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.106767                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 78640.423992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 78640.423992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203514                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203514                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296947                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296947                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  21228111246                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  21228111246                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 71487.879137                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 71487.879137                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296947                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296947                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  21079637746                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  21079637746                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 70987.879137                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 70987.879137                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1013.332272                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3839851                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            687963                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.581479                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          307689000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1013.332272                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.989582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.989582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          13013377                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         13013377                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  675879                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             91429152                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2043173                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1459719                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   200                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1586133                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   56                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              25741720                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  302                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1344399                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      14657808                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2123335                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1586569                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     94263389                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    510                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1336526                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   83                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          95608123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.269283                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.332533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                90923026     95.10%     95.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  754673      0.79%     95.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  267453      0.28%     96.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  185490      0.19%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  689453      0.72%     97.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  143947      0.15%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  156321      0.16%     97.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  417947      0.44%     97.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2069813      2.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            95608123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.022205                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.153283                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1336383                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1336383                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1336383                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1336383                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          143                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            143                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          143                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           143                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      9927750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      9927750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      9927750                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      9927750                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1336526                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1336526                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1336526                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1336526                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000107                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000107                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000107                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000107                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 69424.825175                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 69424.825175                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 69424.825175                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 69424.825175                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          115                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     57.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           20                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          123                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          123                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          123                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          123                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      8785250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      8785250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      8785250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      8785250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 71424.796748                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 71424.796748                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 71424.796748                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 71424.796748                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1336383                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1336383                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          143                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          143                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      9927750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      9927750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1336526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1336526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000107                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000107                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 69424.825175                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 69424.825175                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           20                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           20                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          123                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          123                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      8785250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      8785250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 71424.796748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 71424.796748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          116.783585                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1336506                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               123                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          10865.902439                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          307675000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   116.783585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.228093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.228093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          122                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          122                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.238281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           2673175                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          2673175                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      200                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     99844                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                18163169                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              25740102                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3662487                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2501040                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1604                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                18144835                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           145                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          141                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 286                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                25736424                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               25736333                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 18238288                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 27114662                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.269136                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.672636                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         65                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1711                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   535                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 18706                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3660768                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            69.599566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          110.951413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                790699     21.60%     21.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               35353      0.97%     22.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              948516     25.91%     48.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              439622     12.01%     60.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              352768      9.64%     70.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              171449      4.68%     74.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69              167443      4.57%     79.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              108995      2.98%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               29748      0.81%     83.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               21175      0.58%     83.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             16648      0.45%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             15246      0.42%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             15334      0.42%     85.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             14951      0.41%     85.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             13320      0.36%     85.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             11854      0.32%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             10272      0.28%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              9784      0.27%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              8916      0.24%     86.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              8460      0.23%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              8060      0.22%     87.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              7613      0.21%     87.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              7373      0.20%     87.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              7286      0.20%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              7255      0.20%     88.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              8055      0.22%     88.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             32323      0.88%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             28074      0.77%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289            176051      4.81%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             19735      0.54%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          168390      4.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3660768                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3662279                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2500751                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6271                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1336535                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  12831515250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  12831515250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  12831515250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  24214012250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  12831515250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   200                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1147768                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               23173387                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           446                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2963952                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             68322370                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              25741003                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               265825                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               1687942                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  2852                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              67593422                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           39123097                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   80435596                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                25333584                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 12751277                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             39093121                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   29847                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  7402405                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       120166909                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       51478917                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                14646111                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  25723652                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        95617138                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       25847443                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     195                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      25867602                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    95                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15303                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            16190                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 66                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           95605370                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.270566                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.010995                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 86284916     90.25%     90.25% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3088861      3.23%     93.48% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2402594      2.51%     95.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1045516      1.09%     97.09% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   770235      0.81%     97.89% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   980220      1.03%     98.92% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   402558      0.42%     99.34% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   604143      0.63%     99.97% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    26327      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             95605370                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2094      1.56%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            58775     43.75%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     45.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   146      0.11%     45.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   29      0.02%     45.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            14059     10.46%     55.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           59246     44.10%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          143      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     16423033     63.49%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          201      0.00%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      1125046      4.35%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125000      4.35%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000000      3.87%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       546163      2.11%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125535      0.49%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      3147449     12.17%     90.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2375014      9.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      25867602                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.270533                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                             134349                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.005194                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               125797872                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               15112377                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       15093913                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 21677146                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                10750568                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        10750091                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   15097195                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    10904613                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         25867315                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3693583                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      287                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           6194099                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2139871                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2500516                       # Number of stores executed (Count)
system.cpu4.numRate                          0.270530                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          11768                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1237363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   14709666                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     25832227                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              6.500293                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         6.500293                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.153839                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.153839                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  25470189                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10144684                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   12750048                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   8375077                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   10698123                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7468751                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 11474820                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       3671272                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2500861                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125598                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125290                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2141484                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2140509                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              191                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1595509                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1595443                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999959                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    211                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            311                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             274                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13670                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              152                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     95603543                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.270202                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.215740                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       89065420     93.16%     93.16% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2012438      2.10%     95.27% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         554863      0.58%     95.85% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         601504      0.63%     96.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         804588      0.84%     97.32% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         597010      0.62%     97.94% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         250088      0.26%     98.20% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         539435      0.56%     98.77% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1178197      1.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     95603543                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            14709666                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              25832227                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6170024                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3669662                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2138376                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20038216                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     16411937     63.53%     63.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     63.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     63.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      1125010      4.36%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.36%     72.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      3.87%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       544644      2.11%     78.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125354      0.49%     78.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125018     12.10%     90.81% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375008      9.19%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     25832227                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1178197                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      3172106                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          3172106                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      3172106                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         3172106                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2999137                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2999137                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2999137                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2999137                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data  82017240244                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  82017240244                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data  82017240244                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  82017240244                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      6171243                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      6171243                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      6171243                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      6171243                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.485986                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.485986                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.485986                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.485986                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 27346.946886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 27346.946886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 27346.946886                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 27346.946886                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs      6069591                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         3356                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       137610                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     44.107194                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   129.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312424                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312424                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      2311271                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      2311271                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      2311271                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      2311271                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       687866                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       687866                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687866                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687866                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  51808797994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  51808797994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  51808797994                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  51808797994                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.111463                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.111463                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.111463                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.111463                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 75318.154981                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 75318.154981                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 75318.154981                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 75318.154981                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686721                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      1065250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1065250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 25363.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 25363.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      2192000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2192000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 52190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 52190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data       968716                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         968716                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2702208                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2702208                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  60796305500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  60796305500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      3670924                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      3670924                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.736111                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.736111                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 22498.751206                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 22498.751206                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      2311271                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      2311271                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       390937                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       390937                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  30736327750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  30736327750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.106496                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.106496                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 78622.201915                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 78622.201915                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203390                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203390                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296929                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296929                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  21220934744                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  21220934744                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 71468.043687                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 71468.043687                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296929                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296929                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  21072470244                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  21072470244                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 70968.043687                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 70968.043687                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1013.239976                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3860059                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687885                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              5.611489                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          309422000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1013.239976                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.989492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.989492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          13030543                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         13030543                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  643347                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             91436747                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2134468                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1390630                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   178                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1595237                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              25849222                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1349190                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      14720747                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2141484                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1595691                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     94255886                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1344745                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   61                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          95605370                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.270413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.336495                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                90902663     95.08%     95.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  779900      0.82%     95.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  254344      0.27%     96.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  168163      0.18%     96.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  703120      0.74%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  140964      0.15%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  144043      0.15%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  419084      0.44%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 2093089      2.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            95605370                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.022396                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.153955                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1344664                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1344664                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1344664                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1344664                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           81                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             81                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           81                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            81                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      6340500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      6340500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      6340500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      6340500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1344745                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1344745                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1344745                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1344745                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000060                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000060                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000060                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000060                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 78277.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 78277.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 78277.777778                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 78277.777778                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      5510250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      5510250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      5510250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      5510250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 84773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 84773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 84773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 84773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1344664                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1344664                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           81                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      6340500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      6340500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1344745                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1344745                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000060                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000060                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 78277.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 78277.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      5510250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      5510250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 84773.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 84773.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           60.260040                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1344729                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          20688.138462                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          309408000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    60.260040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.117695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.117695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           2689555                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          2689555                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      178                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     88007                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                18431277                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              25847638                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3671272                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2500861                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   66                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     1224                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                18412804                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 276                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                25844109                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               25844004                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 18338998                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 27248832                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.270286                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.673020                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         32                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1599                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   499                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 18153                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3669662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            69.307345                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          110.786648                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                803535     21.90%     21.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               35984      0.98%     22.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              964297     26.28%     49.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              438222     11.94%     61.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              353231      9.63%     70.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              158681      4.32%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69              165632      4.51%     79.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79              104145      2.84%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               29187      0.80%     83.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               20209      0.55%     83.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             16227      0.44%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             15890      0.43%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             15532      0.42%     85.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             15191      0.41%     85.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             13595      0.37%     85.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             12020      0.33%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             10210      0.28%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              9216      0.25%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              8668      0.24%     86.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              7696      0.21%     87.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              7595      0.21%     87.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              7640      0.21%     87.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              7511      0.20%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              7581      0.21%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              7981      0.22%     88.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              8635      0.24%     88.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             32997      0.90%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             21975      0.60%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289            184875      5.04%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             18435      0.50%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          167069      4.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3669662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3671016                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2500516                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1344757                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  12831902250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  12831902250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  12831902250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  24213625250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  12831902250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   178                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1143619                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               23447309                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2957866                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             68056119                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              25848513                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               265803                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               1414695                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  2155                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              67298370                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           39338678                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   80811476                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                25431109                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 12750390                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             39310913                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   27550                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  7394947                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       120270957                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       51693809                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                14709666                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  25832227                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        95610010                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       25835600                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      25854005                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   100                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15039                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            14941                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           95597602                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.270446                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.008273                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 86247876     90.22%     90.22% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3124334      3.27%     93.49% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2381624      2.49%     95.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1042579      1.09%     97.07% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   811269      0.85%     97.92% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   985916      1.03%     98.95% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   389748      0.41%     99.36% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   588506      0.62%     99.97% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    25750      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             95597602                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2173      1.63%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            59015     44.27%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     45.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   166      0.12%     46.02% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   34      0.03%     46.05% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            12822      9.62%     55.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           59097     44.33%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          141      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     16412332     63.48%     63.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     63.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     63.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      1125069      4.35%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125014      4.35%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      3.87%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       545190      2.11%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125503      0.49%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3145506     12.17%     90.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2375028      9.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      25854005                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.270411                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             133307                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.005156                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               125766790                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               15099999                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       15082224                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 21672229                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                10750820                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        10750158                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   15085589                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    10901582                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         25853724                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3690664                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      281                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           6191170                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2137952                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2500506                       # Number of stores executed (Count)
system.cpu5.numRate                          0.270408                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          12408                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1244667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   14702920                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     25820669                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              6.502791                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         6.502791                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.153780                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.153780                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  25455770                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10137768                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   12750114                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   8375133                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   10688718                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   7463145                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 11468000                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       3670248                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2500778                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125593                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125250                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2139487                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2138570                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1594583                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1594519                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999960                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            298                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             262                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13365                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     95595820                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.270102                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.214754                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       89046354     93.15%     93.15% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2019307      2.11%     95.26% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         558340      0.58%     95.85% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         611391      0.64%     96.48% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         804711      0.84%     97.33% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         591327      0.62%     97.95% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         252329      0.26%     98.21% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         535432      0.56%     98.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1176629      1.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     95595820                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            14702920                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              25820669                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6169055                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3668697                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2136452                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   20027621                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     16401347     63.52%     63.52% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     63.52% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     63.52% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      1125010      4.36%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.36%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      3.87%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       543679      2.11%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125350      0.49%     78.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125018     12.10%     90.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375008      9.20%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     25820669                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1176629                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      3170082                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          3170082                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      3170082                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         3170082                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      3000196                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        3000196                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      3000196                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       3000196                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data  80601276497                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  80601276497                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data  80601276497                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  80601276497                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      6170278                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      6170278                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      6170278                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      6170278                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.486234                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.486234                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.486234                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.486234                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 26865.336964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 26865.336964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 26865.336964                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 26865.336964                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs      5645082                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         2432                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       135877                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     41.545530                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    93.538462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312419                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312419                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      2312335                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      2312335                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      2312335                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      2312335                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  51618040747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  51618040747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  51618040747                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  51618040747                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.111480                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.111480                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.111480                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.111480                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 75041.382993                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 75041.382993                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 75041.382993                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 75041.382993                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686717                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1351000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1351000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 32166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 32166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2745500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2745500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 65369.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 65369.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data       966694                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         966694                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2703269                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2703269                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  59384450750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  59384450750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      3669963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      3669963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.736593                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.736593                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 21967.643897                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 21967.643897                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      2312335                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      2312335                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  30549678500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  30549678500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.106523                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.106523                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 78145.360854                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 78145.360854                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  21216825747                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  21216825747                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 71454.686664                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 71454.686664                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  21068362247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  21068362247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 70954.686664                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 70954.686664                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1013.201437                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3858030                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687881                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              5.608572                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          311248000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1013.201437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.989455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.989455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          13028609                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         13028609                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  678965                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             91392514                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2109823                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1416135                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1594308                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              25837180                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1353683                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      14713609                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2139487                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1594753                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     94243640                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1350489                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          95597602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.270307                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.336721                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                90905172     95.09%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  764271      0.80%     95.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  265356      0.28%     96.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  189418      0.20%     96.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  663309      0.69%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  140234      0.15%     97.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  158606      0.17%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  418481      0.44%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 2092755      2.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            95597602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.022377                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.153892                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1350415                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1350415                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1350415                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1350415                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           74                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           74                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      5887750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      5887750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      5887750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      5887750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1350489                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1350489                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1350489                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1350489                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000055                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000055                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000055                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000055                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 79564.189189                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 79564.189189                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 79564.189189                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 79564.189189                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      5051250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      5051250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      5051250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      5051250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 84187.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 84187.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 84187.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 84187.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1350415                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1350415                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           74                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      5887750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      5887750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1350489                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1350489                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000055                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000055                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 79564.189189                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 79564.189189                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      5051250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      5051250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 84187.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 84187.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           55.301938                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1350475                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          22507.916667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          311234000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    55.301938                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.108012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.108012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           2701038                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          2701038                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     81114                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                18646487                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              25835775                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3670248                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2500778                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1188                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                18627480                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 258                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                25832469                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               25832382                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 18310472                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 27214013                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.270185                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.672832                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1543                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   420                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 16870                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3668697                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            67.760358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          109.131537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                804777     21.94%     21.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               33504      0.91%     22.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              978166     26.66%     49.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              439042     11.97%     61.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              369312     10.07%     71.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              163337      4.45%     76.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69              159228      4.34%     80.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79              104120      2.84%     83.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               28309      0.77%     83.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               18954      0.52%     84.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             14868      0.41%     84.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             14000      0.38%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             14445      0.39%     85.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             13771      0.38%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             11851      0.32%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             10790      0.29%     86.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              8954      0.24%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              8285      0.23%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              7593      0.21%     87.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              6859      0.19%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              6690      0.18%     87.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              6506      0.18%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              6127      0.17%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              5846      0.16%     88.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              6440      0.18%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              7171      0.20%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             32246      0.88%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             26517      0.72%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289            181420      4.95%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             18307      0.50%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          161262      4.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1706                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3668697                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3670060                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2500506                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6269                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4666                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1350501                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  12831858250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  12831858250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  12831858250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  24213669250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  12831858250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1171897                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               23641511                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2997468                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             67786282                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              25836541                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               265809                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               1297405                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  1880                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              67103613                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           39315275                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   80770278                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                25420138                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 12750536                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             39287806                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   27340                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  7386628                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       120252952                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       51670038                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                14702920                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  25820669                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        95604778                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       25682770                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     211                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      25693728                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    75                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               16277                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            20351                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 82                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           95593659                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.268781                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.001035                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 86301598     90.28%     90.28% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3025455      3.16%     93.44% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2394913      2.51%     95.95% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1109651      1.16%     97.11% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   833035      0.87%     97.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   962420      1.01%     98.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   383364      0.40%     99.39% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   560714      0.59%     99.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    22509      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             95593659                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2076      1.58%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            57219     43.67%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     45.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   120      0.09%     45.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   28      0.02%     45.37% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            13432     10.25%     55.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           58143     44.38%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          157      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     16271377     63.33%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      1125053      4.38%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125000      4.38%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000000      3.89%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       532372      2.07%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125545      0.49%     78.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3138988     12.22%     90.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2375014      9.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      25693728                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.268749                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             131018                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.005099                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               125455258                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               14948636                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       14928454                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 21656950                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                10750626                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        10750099                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   14931717                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    10892872                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         25693440                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3671323                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      288                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           6171857                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2112177                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2500534                       # Number of stores executed (Count)
system.cpu6.numRate                          0.268746                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          11119                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1251351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   14613091                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     25666637                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              6.542406                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         6.542406                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.152849                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.152849                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  25301297                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10048425                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   12750047                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   8375087                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   10559576                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   7385609                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 11397388                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       3657634                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2500908                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125643                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125288                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2114056                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2113031                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              188                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1581881                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1581786                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999940                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    214                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          14608                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              150                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     95591702                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.268503                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.210246                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       89071760     93.18%     93.18% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1995167      2.09%     95.27% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         586456      0.61%     95.88% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         597101      0.62%     96.50% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         803389      0.84%     97.35% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         590940      0.62%     97.96% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         251213      0.26%     98.23% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         533687      0.56%     98.78% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1161989      1.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     95591702                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            14613091                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              25666637                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6156254                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3655872                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2110766                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   19886426                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     16260122     63.35%     63.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     63.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     63.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      1125010      4.38%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.38%     72.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      3.90%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       530854      2.07%     78.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125374      0.49%     78.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125018     12.18%     90.75% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375008      9.25%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     25666637                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1161989                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      3202312                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          3202312                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      3202312                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         3202312                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2955128                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2955128                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2955128                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2955128                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data  77436404748                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  77436404748                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data  77436404748                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  77436404748                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      6157440                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      6157440                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      6157440                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      6157440                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.479928                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.479928                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.479928                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.479928                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 26204.078046                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 26204.078046                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 26204.078046                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 26204.078046                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs      5065415                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         3456                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       129904                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     38.993526                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          128                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312429                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312429                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      2267243                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      2267243                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      2267243                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      2267243                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       687885                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       687885                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687885                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687885                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  51254814748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  51254814748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  51254814748                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  51254814748                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.111716                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.111716                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.111716                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.111716                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 74510.731805                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 74510.731805                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 74510.731805                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 74510.731805                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686730                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1172500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1172500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 27916.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 27916.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      2419750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      2419750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 57613.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 57613.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data       998912                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         998912                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2658189                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2658189                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  56207660500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  56207660500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      3657101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      3657101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.726857                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.726857                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 21145.095590                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 21145.095590                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      2267243                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      2267243                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       390946                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       390946                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  30174540000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  30174540000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.106901                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.106901                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 77183.396172                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 77183.396172                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203400                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203400                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296939                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296939                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  21228744248                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  21228744248                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 71491.936889                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 71491.936889                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296939                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296939                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  21080274748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  21080274748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 70991.936889                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 70991.936889                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1013.583894                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             3890284                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687899                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              5.655313                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          312919000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1013.583894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.989828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.989828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          13002951                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         13002951                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  676098                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             91427477                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2006242                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1483661                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   181                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1581532                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              25684601                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1332394                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      14624846                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2114056                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1582036                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     94260969                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    438                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1329153                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          95593659                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.268729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.330867                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                90921377     95.11%     95.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  737905      0.77%     95.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  281496      0.29%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  196702      0.21%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  674409      0.71%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  118144      0.12%     97.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  181104      0.19%     97.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  437335      0.46%     97.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 2045187      2.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            95593659                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.022112                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.152972                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1329076                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1329076                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1329076                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1329076                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           77                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           77                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      6007750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      6007750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      6007750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      6007750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1329153                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1329153                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1329153                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1329153                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 78022.727273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 78022.727273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 78022.727273                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 78022.727273                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           63                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      5209250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      5209250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      5209250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      5209250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 82686.507937                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 82686.507937                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 82686.507937                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 82686.507937                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1329076                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1329076                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           77                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      6007750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      6007750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1329153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1329153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 78022.727273                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 78022.727273                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      5209250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      5209250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 82686.507937                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 82686.507937                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           57.784404                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1329139                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          21097.444444                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          312905000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    57.784404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.112860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.112860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           2658369                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          2658369                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      181                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     82441                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                18201915                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              25682981                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3657634                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2500908                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   71                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     1083                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                18183159                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           127                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 259                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                25678657                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               25678553                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 18177948                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 27008349                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.268591                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.673049                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1754                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   526                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 12403                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3655872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            64.475654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          105.606666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                830736     22.72%     22.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               38324      1.05%     23.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29             1025652     28.05%     51.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              457495     12.51%     64.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              392938     10.75%     75.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              165455      4.53%     79.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               98043      2.68%     82.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               68308      1.87%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               20455      0.56%     84.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               14122      0.39%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             12796      0.35%     85.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             12637      0.35%     85.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             12694      0.35%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             12628      0.35%     86.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             11871      0.32%     86.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             10137      0.28%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              8777      0.24%     87.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              7184      0.20%     87.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              6392      0.17%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199              5525      0.15%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              5531      0.15%     88.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              5242      0.14%     88.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              5072      0.14%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              5144      0.14%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              5214      0.14%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              5300      0.14%     88.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             36143      0.99%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             33831      0.93%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289            185602      5.08%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             17152      0.47%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          139472      3.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1701                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3655872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3657219                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2500534                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6260                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4665                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1329165                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  12831495250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  12831495250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  12831495250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  24214032250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  12831495250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   181                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1136958                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               23146157                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2962545                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             68347539                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              25683892                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               266639                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               1366453                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  1695                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              67630745                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           39008830                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   80234615                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                25280644                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 12750414                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             38979688                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   29013                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  7412804                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       120110607                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       51364635                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                14613091                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  25666637                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        95598350                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       25579296                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     200                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      25591372                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    95                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               15950                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            18887                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 71                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           95586069                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.267731                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.003187                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 86342587     90.33%     90.33% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3044767      3.19%     93.52% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2396279      2.51%     96.02% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1046958      1.10%     97.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   793595      0.83%     97.95% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   970294      1.02%     98.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   379861      0.40%     99.36% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   585667      0.61%     99.97% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    26061      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             95586069                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2016      1.53%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            57431     43.61%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     45.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   143      0.11%     45.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   31      0.02%     45.27% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            14025     10.65%     55.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           58043     44.08%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     16176668     63.21%     63.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     63.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     63.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      1125069      4.40%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125014      4.40%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000000      3.91%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       523790      2.05%     77.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125544      0.49%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      3139887     12.27%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      2375026      9.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      25591372                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.267697                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             131689                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.005146                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               125241047                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               14844635                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       14825138                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 21659550                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                10750816                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        10750154                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   14828384                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    10894525                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         25591049                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3663627                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      323                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           6164168                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2094985                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2500541                       # Number of stores executed (Count)
system.cpu7.numRate                          0.267693                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             82                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          12281                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1257751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   14552911                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     25563479                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              6.569019                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         6.569019                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.152230                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.152230                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  25208581                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  9988086                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   12750110                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   8375135                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   10473793                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   7334151                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 11355260                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       3648995                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2500895                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125635                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125280                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2096769                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2095777                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              187                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1573218                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1573149                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999956                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    210                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            317                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             280                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          14355                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              151                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     95584143                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.267445                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.208842                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       89095983     93.21%     93.21% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1991749      2.08%     95.30% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         581096      0.61%     95.90% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         584713      0.61%     96.52% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         799507      0.84%     97.35% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         586721      0.61%     97.97% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         251831      0.26%     98.23% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         527564      0.55%     98.78% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1164979      1.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     95584143                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            14552911                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              25563479                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6147647                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3647271                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2093576                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   19791864                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     16165570     63.24%     63.24% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     63.24% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     63.24% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      1125010      4.40%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.40%     72.04% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.04% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.04% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.04% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.04% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.04% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      3.91%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       522253      2.04%     77.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125368      0.49%     78.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125018     12.22%     90.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375008      9.29%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     25563479                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1164979                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      3196596                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          3196596                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      3196596                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         3196596                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2952291                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2952291                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2952291                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2952291                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data  78423132997                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  78423132997                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data  78423132997                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  78423132997                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      6148887                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      6148887                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      6148887                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      6148887                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.480134                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.480134                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.480134                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.480134                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 26563.483409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 26563.483409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 26563.483409                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 26563.483409                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs      5362476                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         3232                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       130337                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     41.143160                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   124.307692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312424                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312424                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      2264413                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      2264413                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      2264413                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      2264413                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       687878                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       687878                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687878                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687878                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  51384606997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  51384606997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  51384606997                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  51384606997                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.111870                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.111870                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.111870                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.111870                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 74700.175027                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 74700.175027                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 74700.175027                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 74700.175027                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686730                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1154000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1154000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 28146.341463                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 28146.341463                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      2374000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2374000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 57902.439024                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 57902.439024                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data       993199                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         993199                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2655355                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2655355                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  57188086000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  57188086000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      3648554                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      3648554                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.727783                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.727783                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 21536.889041                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 21536.889041                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      2264413                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      2264413                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       390942                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       390942                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  30298028000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  30298028000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.107150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.107150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 77500.058832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 77500.058832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203397                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203397                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296936                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296936                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  21235046997                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  21235046997                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 71513.885137                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 71513.885137                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296936                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296936                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  21086578997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  21086578997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 71013.885137                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 71013.885137                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1013.192631                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             3884561                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687892                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              5.647051                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          314519000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1013.192631                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.989446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.989446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          12985838                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         12985838                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  649496                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             91467873                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2025373                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1443144                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   183                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1572910                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              25581147                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1325432                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      14564349                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2096769                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1573396                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     94260396                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    442                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           17                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1320991                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          95586069                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.267665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.329093                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                90936742     95.14%     95.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  747328      0.78%     95.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  266414      0.28%     96.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  173400      0.18%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  692283      0.72%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  136761      0.14%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  154922      0.16%     97.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  423495      0.44%     97.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 2054724      2.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            95586069                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.021933                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.152349                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1320907                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1320907                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1320907                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1320907                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           84                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           84                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      6571750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      6571750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      6571750                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      6571750                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1320991                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1320991                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1320991                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1320991                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 78235.119048                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 78235.119048                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 78235.119048                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 78235.119048                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           21                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      5534750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      5534750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      5534750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      5534750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 87853.174603                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 87853.174603                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 87853.174603                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 87853.174603                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1320907                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1320907                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           84                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      6571750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      6571750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1320991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1320991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 78235.119048                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 78235.119048                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      5534750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      5534750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 87853.174603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 87853.174603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           58.046075                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1320970                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          20967.777778                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          314505000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    58.046075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.113371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.113371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           2642045                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          2642045                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      183                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                     84821                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                18342264                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              25579496                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3648995                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2500895                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   68                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     1261                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                18322684                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 253                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                25575402                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               25575292                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 18102952                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 26938072                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.267529                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.672021                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         40                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1716                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   519                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 12861                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3647271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            65.722165                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          107.249787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                822262     22.54%     22.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               34969      0.96%     23.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29             1022995     28.05%     51.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              457957     12.56%     64.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              384379     10.54%     74.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              161208      4.42%     79.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               95364      2.61%     81.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               64455      1.77%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               22695      0.62%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               15526      0.43%     84.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             13207      0.36%     84.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             13240      0.36%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             14749      0.40%     85.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             14861      0.41%     86.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             14073      0.39%     86.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             11996      0.33%     86.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             10081      0.28%     87.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              8433      0.23%     87.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              7256      0.20%     87.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              6646      0.18%     87.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              6296      0.17%     87.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              5718      0.16%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              5661      0.16%     88.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              5527      0.15%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              5641      0.15%     88.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              5988      0.16%     88.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             36528      1.00%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             30399      0.83%     90.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289            189101      5.18%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             17876      0.49%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          142184      3.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3647271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3648654                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2500541                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1320995                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       16                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  12831502250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  12831502250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  12831502250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  24214025250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  12831502250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   183                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1126992                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               23304419                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2924257                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             68229939                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              25580426                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               265922                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               1342361                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  1533                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              67492739                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           38802095                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   79872750                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                25185695                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 12750528                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             38773392                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   28574                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  7406300                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       119996660                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       51157782                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                14552911                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  25563479                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples    312966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       306.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    133594.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples     85976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples     85942.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples     85924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.025929440000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        16499                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        16499                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            1238863                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            296791                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     367887                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    156488                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                   735774                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  312976                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    96                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     24.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5               735774                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              312976                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 163078                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 167156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 105475                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 104714                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  56110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                  54937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  27529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  26902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  11027                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                   9999                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                  3756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                  3486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                   828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                   620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                    37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                    24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 13595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 14201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 16230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 17021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 18974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 23092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 21973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 17395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 16990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 16769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 16771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 16788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 16816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 16836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 16848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 16885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 16906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 17134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  1226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                   241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                    92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                    66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        16499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     44.587793                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    38.040294                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   363.263063                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-1023        16498     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        16499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        16499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.967271                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.834581                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.343053                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16            2327     14.10%     14.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             249      1.51%     15.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18            7739     46.91%     62.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             313      1.90%     64.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            3067     18.59%     83.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             117      0.71%     83.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            1577      9.56%     93.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23              65      0.39%     93.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             652      3.95%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25              24      0.15%     97.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             222      1.35%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27               8      0.05%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28              90      0.55%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               5      0.03%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30              32      0.19%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               4      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32               8      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        16499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   3072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               23544768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            10015232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             635563037.94027495                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             270349288.45324177                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  37044402999                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     70644.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst         9792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data      4275008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data      2751232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data      2750144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data      2749568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     10014112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 264323.405841636355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 115398761.699371129274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 17276.039597492570                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 74266239.021701067686                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 15548.435637743314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 74236869.754385322332                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 15548.435637743314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 74257601.001902312040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 74214410.902908593416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 74267966.625660806894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 74271421.833580315113                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 74221321.318747580051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 270319055.383946120739                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          332                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       133646                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data        85976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data        85944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data        85968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data        85984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       312976                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     11163500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data   5425357594                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst       742000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data   3468367288                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst       687000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data   3425712684                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst       692000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data   3495940196                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data   3503091036                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst       352500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data   3498637102                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst       336000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data   3421367854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst       531500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data   3443061492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 779253191402                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     33625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     40594.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     33727.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     40341.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     34350.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     39859.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     34600.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     40665.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     40772.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     44062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     40691.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     33600.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     39790.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     53150.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     40070.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   2489817.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        10624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data      4276672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data      2751232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data      2750208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data      2750976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data      2751488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      23544768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        10624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        13824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     10007360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     10007360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data        66823                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data        42988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data        42972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data        42984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data        42992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         367887                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       156365                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        156365                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       286782                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    115443679                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        19004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data     74266239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data     74238597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data     74259329                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data     74216139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data     74269694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data     74273149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data     74223049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        635563038                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       286782                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        19004                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       373162                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    270136793                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       270136793                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    270136793                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       286782                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    115443679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        19004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data     74266239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data     74238597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data     74259329                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data     74216139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data     74269694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data     74273149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data     74223049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       905699831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts              735678                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             312941                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        45796                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        46198                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        46200                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        46220                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        46290                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        46277                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        46214                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        46230                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        46344                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        46178                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        45638                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        45604                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        45606                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        45632                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        45629                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        45622                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        19418                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        19672                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        19673                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        19706                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        19734                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        19688                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        19700                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        19690                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        19702                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        19394                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        19366                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        19362                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        19386                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        19408                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        19352                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            14982814746                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           1471356000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       29696374746                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               20366.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          40366.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             368976                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            226941                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           50.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          72.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       452702                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    74.123392                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    69.694073                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    34.004094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::32-63         7679      1.70%      1.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-95       396177     87.51%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::96-127         6868      1.52%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-159        10418      2.30%     93.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::160-191         8865      1.96%     94.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-223        19242      4.25%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::224-255         1176      0.26%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-287         2236      0.49%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::288-319            7      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-351           31      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-479            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       452702                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             23541696                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          10014112                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             635.480113                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             270.319055                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  18306811767                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  16641455733                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    312890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    133382.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples     86000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples     86014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.025938648000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        16498                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        16498                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            1238510                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            296713                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     367867                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    156447                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                   735734                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  312894                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    80                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      3.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     27.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5               735734                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              312894                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 163003                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 167138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 105571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 104783                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  56121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                  55004                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  27602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  26839                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  10913                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                   9952                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                  3755                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                  3465                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                   821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                   624                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                    21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 13554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 14175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 16317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 17052                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 18931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 23018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 21891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 17368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 17024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 16820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 16841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 16820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 16796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 16828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 16854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 16901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 16928                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 17117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  1186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                   243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                    86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                    69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        16498                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     44.590132                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    38.011939                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   363.599452                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-1023        16497     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        16498                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        16498                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.964177                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.829544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.362466                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16            2353     14.26%     14.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             260      1.58%     15.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18            7773     47.11%     62.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             305      1.85%     64.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            2965     17.97%     82.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             113      0.68%     83.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            1621      9.83%     93.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23              51      0.31%     93.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             644      3.90%     97.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25              24      0.15%     97.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             236      1.43%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              16      0.10%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28              88      0.53%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29               1      0.01%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              33      0.20%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32              14      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        16498                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   2560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               23543488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            10012608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             635528485.86107993                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             270278456.69089204                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  37044477500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     70653.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst         9600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data      4268224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data      2752000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data      2752448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     10011872                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 259140.593962388579                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 115215635.679637700319                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 13820.831677994056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 74286970.269218057394                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 13820.831677994056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 74255873.397942572832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 74283515.061298564076                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 74247235.378143817186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 3455.207919498514                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 74299063.496936306357                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 270258589.245354890823                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          336                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       133422                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data        86000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data        86014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       312894                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     10144500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data   5402682136                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst      1064500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data   3449074412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst       628000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data   3439389196                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst       565000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data   3510552828                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst       307000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data   3508889590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data   3495870774                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst       283000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data   3449170852                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst       273000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data   3460354514                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 922055366452                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     30191.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     40493.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     59138.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     40105.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     39250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     40009.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     35312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     40822.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     51166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     40822.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     40655.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     47166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     40100.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     45500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     40242.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   2946861.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        10752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data      4269504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data      2752000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data      2752448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      23543488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        10752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        13056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     10004352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     10004352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data        66711                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data        43000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data        43007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         367867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       156318                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        156318                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       290237                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    115250188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        15548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data     74286970                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst        13821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data     74255873                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst        13821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data     74283515                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data     74247235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst         3455                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data     74299063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        635528486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       290237                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        15548                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst        13821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst        13821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst         3455                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       352431                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    270055596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       270055596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    270055596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       290237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    115250188                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        15548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data     74286970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst        13821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data     74255873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst        13821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data     74283515                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data     74247235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst         3455                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data     74299063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       905584082                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts              735654                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             312871                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        45734                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        46200                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        46200                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        46226                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        46262                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        46261                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        46216                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        46236                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        46386                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        45622                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        45600                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        45640                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        45606                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        45623                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        45624                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        19406                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        19684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        19674                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        19692                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        19698                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        19730                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        19688                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        19692                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        19684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        19636                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        19390                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        19372                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        19392                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        19384                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        19398                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        19351                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            15016303302                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           1471308000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       29729383302                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               20412.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          40412.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             369114                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            226902                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          72.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       452509                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    74.148359                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    69.721698                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    34.013063                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::32-63         7458      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-95       396234     87.56%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::96-127         6812      1.51%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-159        10449      2.31%     93.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::160-191         8788      1.94%     94.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-223        19316      4.27%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::224-255         1142      0.25%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-287         2279      0.50%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::288-319           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-351           18      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       452509                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             23540928                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          10011872                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             635.459382                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             270.258589                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  18314144988                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  16634122512                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_writebacks::samples    313104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu0.inst::samples       257.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu0.data::samples    133668.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu1.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu2.data::samples     85970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu3.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu4.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu5.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu6.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu7.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.025922996500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds        16508                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds        16509                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState           1238596                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState           296896                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                    367859                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                   156554                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                  735718                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                 313108                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                   63                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                    25.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5              735718                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5             313108                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                163110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                167299                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                105331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                104471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                 56084                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                 54965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                 27630                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                 26909                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                 11035                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                  9999                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                 3752                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                 3498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                  845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                  658                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                   42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                   27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                13623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                14237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                16273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                17041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                19009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                23151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                21972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                17358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                17023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                16784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                16795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                16806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                16810                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                16823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                16840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                16889                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                16915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                17127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                 1161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                  228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                   88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                   70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                   25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                   21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.rdPerTurnAround::samples        16509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::mean    44.560846                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::gmean    38.043347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::stdev   363.239823                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::0-1023        16508     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::total        16509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.wrPerTurnAround::samples        16508                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::mean    18.964805                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::gmean    18.832823                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::stdev     2.338405                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::16           2305     13.96%     13.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::17            269      1.63%     15.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::18           7724     46.79%     62.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::19            324      1.96%     64.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::20           3129     18.95%     83.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::21            104      0.63%     83.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::22           1564      9.47%     93.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::23             58      0.35%     93.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::24            640      3.88%     97.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::25             21      0.13%     97.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::26            219      1.33%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::27              9      0.05%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::28             90      0.55%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::29              6      0.04%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::30             31      0.19%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::31              2      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::32             13      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::total        16508                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.bytesReadWrQ                  2016                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys              23542976                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys           10019456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            635514665.02940202                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            270463310.31458521                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                 37045442500                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                    70641.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::cpu0.inst         8224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu0.data      4277376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu1.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu1.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu2.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu2.data      2751040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu3.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu4.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu5.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu6.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu7.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorWriteBytes::writebacks     10018656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls10.requestorReadRate::cpu0.inst 221997.108827779535                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu0.data 115462683.045881852508                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu1.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu1.data 74228231.734586581588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu2.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu2.data 74261056.209821820259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu3.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu3.data 74224776.526667088270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu4.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu4.data 74247235.378143817186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu5.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu5.data 74216138.506868332624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu6.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu6.data 74257601.001902312040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu7.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu7.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorWriteRate::writebacks 270441715.265088319778                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::cpu0.inst          278                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu0.data       133706                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu1.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu2.data        85974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu3.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu4.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu5.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu6.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu7.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::writebacks       313108                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::cpu0.inst      9488000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu0.data   5694457634                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu1.inst       541000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu1.data   3471816930                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu2.inst       469000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu2.data   3452839200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu3.inst       469000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu3.data   3536651816                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu4.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu4.data   3518503558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu5.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu5.data   3488510690                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu6.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu6.data   3441547320                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu7.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu7.data   3441721930                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorWriteTotalLat::writebacks 817145202011                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::cpu0.inst     34129.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu0.data     42589.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu1.inst     38642.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu1.data     40401.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu2.data     40161.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu3.data     41158.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu4.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu4.data     40934.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu5.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu5.data     40602.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu6.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu6.data     40033.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu7.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu7.data     40025.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::writebacks   2609787.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::cpu0.inst         8896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu0.data      4278592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu1.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu2.data      2751168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu3.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu4.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu5.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu6.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu7.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total     23542976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu0.inst         8896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::total        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::writebacks     10012864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total     10012864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::cpu0.inst          139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu0.data        66853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu1.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu2.data        42987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu3.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu4.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu5.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu6.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu7.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total        367859                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::writebacks       156451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total       156451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::cpu0.inst       240137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu0.data    115495508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu1.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu1.data     74228232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu2.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu2.data     74264511                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu3.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu3.data     74224777                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu4.data     74247235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu5.data     74216139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu6.data     74257601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu7.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       635514665                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu0.inst       240137                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu1.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu2.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu3.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::total       304058                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::writebacks    270285367                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total      270285367                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::writebacks    270285367                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu0.inst       240137                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu0.data    115495508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu1.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu1.data     74228232                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu2.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu2.data     74264511                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu3.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu3.data     74224777                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu4.data     74247235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu5.data     74216139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu6.data     74257601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu7.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      905800032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts             735655                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts            313083                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0        45710                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1        46234                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2        46212                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3        46242                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4        46328                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5        46304                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6        46214                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7        46212                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8        46265                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9        46150                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10        45716                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11        45586                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12        45583                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13        45622                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14        45643                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15        45634                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0        19436                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1        19686                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2        19682                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3        19694                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4        19738                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5        19768                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7        19686                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8        19692                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9        19670                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10        19468                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11        19364                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12        19352                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13        19388                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14        19388                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15        19387                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat           15345204078                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat          1471310000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat      30058304078                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              20859.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         40859.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits            369151                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits           226896                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate         72.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples       452689                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean    74.133226                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean    69.715894                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev    33.961190                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::32-63         7456      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::64-95       396423     87.57%     89.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::96-127         6793      1.50%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-159        10399      2.30%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::160-191         8995      1.99%     95.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::192-223        19199      4.24%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::224-255         1177      0.26%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-287         2214      0.49%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::288-319            7      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::320-351           22      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::352-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total       452689                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead            23540960                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten         10018656                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            635.460246                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW            270.441715                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             56.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE  18308199836                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT  16640067664                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_writebacks::samples    313131.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu0.inst::samples       285.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu0.data::samples    133682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu1.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu1.data::samples     86008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu2.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu2.data::samples     86038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu3.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu3.data::samples     85970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu4.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu5.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu6.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu7.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.025922044000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds        16499                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds        16499                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState           1239089                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState           296947                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                    368026                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                   156576                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                  736052                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                 313152                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                  133                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                  21                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                    26.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5              736052                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5             313152                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                163209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                167321                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                105280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                104527                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                 56207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                 54981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                 27558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                 26899                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                 11059                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                 10045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                 3766                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                 3523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                  840                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                  635                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                   41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                   28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                13585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                14207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                16214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                17035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                19030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                23162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                22002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                17382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                16971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                16799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                16820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                16807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                16795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                16799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                16822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                16842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                16848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                17131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                 1319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                  264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                   99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                   32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                   27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                   14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                   14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.rdPerTurnAround::samples        16499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::mean    44.603006                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::gmean    38.068701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::stdev   363.416746                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::0-1023        16498     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::total        16499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.wrPerTurnAround::samples        16499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::mean    18.977393                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::gmean    18.844136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::stdev     2.348302                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::16           2298     13.93%     13.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::17            278      1.68%     15.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::18           7704     46.69%     62.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::19            340      2.06%     64.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::20           3052     18.50%     82.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::21            120      0.73%     83.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::22           1582      9.59%     93.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::23             68      0.41%     93.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::24            641      3.89%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::25             38      0.23%     97.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::26            227      1.38%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::27              9      0.05%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::28             97      0.59%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::29              7      0.04%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::30             30      0.18%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::32              8      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::total        16499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.bytesReadWrQ                  4256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys              23553664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys           10020864                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            635803174.89068007                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            270501317.60169971                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                 37045377500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                    70616.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::cpu0.inst         9120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu0.data      4277824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu1.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu1.data      2752256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu2.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu2.data      2753216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu3.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu3.data      2751040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu4.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu5.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu6.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu7.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorWriteBytes::writebacks     10019456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls11.requestorReadRate::cpu0.inst 246183.564264269138                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu0.data 115474776.273600101471                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu1.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu1.data 74293880.685057058930                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu2.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu2.data 74319794.744453296065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu3.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu3.data 74261056.209821820259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu4.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu4.data 74278332.249419316649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu5.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu5.data 74247235.378143817186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu6.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu6.data 74278332.249419316649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu7.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu7.data 74247235.378143817186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorWriteRate::writebacks 270463310.314585208893                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::cpu0.inst          316                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu0.data       133738                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu1.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu1.data        86010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu2.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu2.data        86076                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu3.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu3.data        85970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu4.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu5.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu6.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu6.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu7.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu7.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::writebacks       313152                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::cpu0.inst     10680000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu0.data   5603121026                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu1.inst       268500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu1.data   3472446178                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu2.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu2.data   3426423526                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu3.inst       268500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu3.data   3509636170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu4.inst       273500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu4.data   3514396922                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu5.inst       201500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu5.data   3467044984                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu6.inst       273000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu6.data   3432315258                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu7.inst       273500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu7.data   3454264796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorWriteTotalLat::writebacks 921447798374                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::cpu0.inst     33797.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu0.data     41896.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu1.inst     26850.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu1.data     40372.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu2.inst     26800.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu2.data     39806.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu3.inst     26850.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu3.data     40823.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu4.inst     45583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu4.data     40869.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu5.inst     33583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu5.data     40336.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu6.inst     45500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu6.data     39915.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu7.inst     45583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu7.data     40187.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::writebacks   2942493.74                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::cpu0.inst        10048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu0.data      4279616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu1.data      2752320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu2.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu2.data      2754432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu3.data      2751040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu4.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu5.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu6.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu6.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu7.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total     23553600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu0.inst        10048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu2.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu6.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::total        11776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::writebacks     10013056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total     10013056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::cpu0.inst          157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu0.data        66869                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu1.data        43005                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu2.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu2.data        43038                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu3.data        42985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu4.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu5.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu6.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu6.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu7.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total        368025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::writebacks       156454                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total       156454                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::cpu0.inst       271234                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu0.data    115523149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu1.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu1.data     74295608                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu2.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu2.data     74352619                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu3.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu3.data     74261056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu4.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu4.data     74278332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu5.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu5.data     74247235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu6.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu6.data     74278332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu7.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu7.data     74247235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       635801447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu0.inst       271234                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu1.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu2.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu3.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu4.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu5.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu6.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu7.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::total       317879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::writebacks    270290550                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total      270290550                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::writebacks    270290550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu0.inst       271234                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu0.data    115523149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu1.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu1.data     74295608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu2.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu2.data     74352619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu3.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu3.data     74261056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu4.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu4.data     74278332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu5.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu5.data     74247235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu6.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu6.data     74278332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu7.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu7.data     74247235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      906091997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts             735919                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts            313108                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0        45706                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1        46230                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2        46226                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3        46231                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4        46316                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5        46302                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6        46210                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7        46204                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8        46530                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9        46100                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10        45730                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11        45604                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12        45598                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13        45626                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14        45654                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15        45652                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0        19448                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1        19690                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2        19692                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3        19699                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4        19738                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5        19770                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6        19690                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9        19610                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10        19476                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11        19368                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12        19356                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13        19394                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14        19423                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15        19386                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat           15173775360                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat          1471838000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat      29892155360                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              20618.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         40618.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits            369267                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits           226956                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate         72.48                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples       452804                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean    74.135529                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean    69.718779                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev    33.947647                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::32-63         7466      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::64-95       396460     87.56%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::96-127         6856      1.51%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-159        10364      2.29%     93.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::160-191         8979      1.98%     94.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::192-223        19287      4.26%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::224-255         1200      0.27%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-287         2161      0.48%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::288-319            7      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::320-351           20      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::352-383            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-415            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total       452804                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead            23549408                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten         10019456                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            635.688289                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW            270.463310                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE  18304747268                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT  16643520232                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_writebacks::samples    312994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu0.inst::samples       301.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu0.data::samples    133500.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu1.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu1.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu2.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu2.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu3.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu3.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu4.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu5.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu6.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu7.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.025919996000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds        16501                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds        16501                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState           1238593                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState           296738                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                    367806                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                   156504                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                  735612                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                 313008                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                   93                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                  14                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     3.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                    23.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5              735612                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5             313008                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                162919                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                167027                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                105339                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                104510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                 56121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                 55079                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                 27735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                 26982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                 10990                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                 10002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                 3782                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                 3508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                  827                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                  618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                   48                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                   32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                13616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                14213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                16312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                17096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                18964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                23086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                21918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                17351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                17015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                16783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                16791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                16800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                16811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                16850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                16884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                17164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                 1250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                  241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                  100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                   76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                   31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                   27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                   13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                   12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.rdPerTurnAround::samples        16501                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::mean    44.573117                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::gmean    38.004437                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::stdev   363.290999                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::0-1023        16500     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::total        16501                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.wrPerTurnAround::samples        16501                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::mean    18.966911                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::gmean    18.834303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::stdev     2.344509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::16           2293     13.90%     13.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::17            260      1.58%     15.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::18           7775     47.12%     62.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::19            344      2.08%     64.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::20           3048     18.47%     83.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::21            112      0.68%     83.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::22           1580      9.58%     93.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::23             54      0.33%     93.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::24            621      3.76%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::25             21      0.13%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::26            229      1.39%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::27             13      0.08%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::28            104      0.63%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::29              8      0.05%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::30             29      0.18%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::31              3      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::32              7      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::total        16501                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.bytesReadWrQ                  2976                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys              23539584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys           10016256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            635423102.01953530                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            270376930.11659771                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                 37044749000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                    70654.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::cpu0.inst         9632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu0.data      4272000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu1.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu1.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu2.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu2.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu3.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu3.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu4.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu5.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu6.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu7.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorWriteBytes::writebacks     10015136                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls12.requestorReadRate::cpu0.inst 260004.395942263189                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu0.data 115317564.313262909651                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu1.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu1.data 74278332.249419316649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu2.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu2.data 74269694.229620561004                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu3.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu3.data 74224776.526667088270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu4.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu4.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu5.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu5.data 74214410.902908593416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu6.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu6.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu7.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu7.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorWriteRate::writebacks 270346697.047302126884                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::cpu0.inst          348                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu0.data       133534                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu1.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu1.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu2.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu2.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu3.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu3.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu4.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu5.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu6.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu6.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu7.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu7.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::writebacks       313008                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::cpu0.inst     11330504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu0.data   5401118572                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu1.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu1.data   3482676288                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu2.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu2.data   3422794692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu3.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu3.data   3488598260                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu4.inst       604000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu4.data   3516869588                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu5.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu5.data   3485522558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu6.inst       201500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu6.data   3421137398                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu7.inst       792000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu7.data   3442496906                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorWriteTotalLat::writebacks 805620403984                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::cpu0.inst     32558.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu0.data     40447.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu1.inst     28333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu1.data     40500.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu2.inst     22333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu2.data     39809.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu3.inst     22333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu3.data     40599.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu4.inst    100666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu4.data     40916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu5.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu5.data     40568.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu6.inst     33583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu6.data     39802.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu7.inst    132000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu7.data     40051.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::writebacks   2573801.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::cpu0.inst        11136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu0.data      4273088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu1.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu1.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu2.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu2.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu3.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu3.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu4.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu5.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu6.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu6.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu7.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total     23539584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu0.inst        11136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu1.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu2.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu3.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu6.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::total        13056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::writebacks     10007680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total     10007680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::cpu0.inst          174                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu0.data        66767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu1.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu1.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu2.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu2.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu3.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu3.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu4.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu5.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu6.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu6.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu7.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total        367806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::writebacks       156370                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total       156370                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::cpu0.inst       300603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu0.data    115346934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu1.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu1.data     74278332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu2.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu2.data     74269694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu3.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu3.data     74224777                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu4.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu4.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu5.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu5.data     74214411                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu6.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu6.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu7.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu7.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       635423102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu0.inst       300603                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu1.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu2.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu3.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu4.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu5.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu6.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu7.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::total       352431                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::writebacks    270145431                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total      270145431                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::writebacks    270145431                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu0.inst       300603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu0.data    115346934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu1.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu1.data     74278332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu2.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu2.data     74269694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu3.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu3.data     74224777                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu4.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu4.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu5.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu5.data     74214411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu6.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu6.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu7.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu7.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      905568533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts             735519                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts            312973                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0        45696                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1        46242                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2        46226                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3        46264                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4        46280                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5        46273                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6        46210                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8        46250                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9        46168                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10        45650                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11        45594                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12        45604                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13        45608                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14        45630                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15        45616                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0        19420                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1        19690                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2        19684                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3        19704                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4        19704                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5        19742                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7        19686                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8        19696                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9        19690                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10        19404                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11        19366                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12        19362                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13        19386                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14        19399                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat           14964839266                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat          1471038000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat      29675219266                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              20345.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         40345.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits            369075                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits           226884                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate         72.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples       452533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean    74.142094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean    69.725770                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev    33.956523                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-63         7421      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::64-127       403107     89.08%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-191        19319      4.27%     94.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::192-255        20465      4.52%     99.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-319         2194      0.48%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::320-383           25      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total       452533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead            23536608                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten         10015136                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            635.342768                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW            270.346697                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE  18348278877                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT  16599988623                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_writebacks::samples    312914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu0.inst::samples       288.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu0.data::samples    133395.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu1.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu1.data::samples     86000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu2.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu2.data::samples     86026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu3.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu3.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu4.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu5.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu6.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu7.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000148118000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds        16481                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds        16481                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState           1238520                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState           296773                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                    367866                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                   156463                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                  735732                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                 312926                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                   88                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                  12                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     3.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                    22.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5              735732                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5             312926                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                162962                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                167025                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                105345                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                104602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                 56116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                 55003                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                 27691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                 26971                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                 11045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                  9993                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                 3768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                 3554                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                  853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                  643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                   44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                   29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                13597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                14210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                16182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                16978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                19021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                23085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                21936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                17402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                17035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                16816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                16798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                16795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                16798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                16795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                16814                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                16860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                16879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                17157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                 1260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                  246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                   90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                   68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                   24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                   22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.rdPerTurnAround::samples        16481                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::mean    41.806626                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::gmean    38.041566                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::stdev    19.086747                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::0-15           59      0.36%      0.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::16-31         3654     22.17%     22.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::32-47         6290     38.17%     60.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::48-63         4960     30.10%     90.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::64-79          863      5.24%     96.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::80-95          583      3.54%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::96-111           41      0.25%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::128-143            2      0.01%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::144-159            1      0.01%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::160-175            8      0.05%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::176-191            1      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::224-239            5      0.03%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::240-255            3      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::256-271            4      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::272-287            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::304-319            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::320-335            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::528-543            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::total        16481                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.wrPerTurnAround::samples        16481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::mean    18.984467                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::gmean    18.849061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::stdev     2.370224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::16           2318     14.06%     14.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::17            261      1.58%     15.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::18           7709     46.78%     62.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::19            320      1.94%     64.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::20           3011     18.27%     82.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::21            116      0.70%     83.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::22           1609      9.76%     93.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::23             69      0.42%     93.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::24            651      3.95%     97.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::25             28      0.17%     97.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::26            230      1.40%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::27             10      0.06%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::28             90      0.55%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::29             10      0.06%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::30             37      0.22%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::31              3      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::32              9      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::total        16481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.bytesReadWrQ                  2816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys              23543424                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys           10013632                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            635526758.25712025                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            270306098.35424799                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                 37043710250                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                    70649.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::cpu0.inst         9216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu0.data      4268640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu1.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu1.data      2752000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu2.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu2.data      2752832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu3.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu3.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu4.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu5.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu6.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu7.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorWriteBytes::writebacks     10012256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls13.requestorReadRate::cpu0.inst 248774.970203893026                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu0.data 115226865.105376079679                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu1.inst 7774.217818871657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu1.data 74286970.269218057394                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu2.inst 7774.217818871657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu2.data 74309429.120694801211                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu3.inst 7774.217818871657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu3.data 74283515.061298564076                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu4.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu4.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu5.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu5.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu6.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu6.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu7.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu7.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorWriteRate::writebacks 270268954.869113385677                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::cpu0.inst          326                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu0.data       133428                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu1.data        86000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu2.data        86026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu3.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu4.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu5.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu6.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu7.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::writebacks       312926                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::cpu0.inst     10936500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu0.data   5476063044                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu1.inst       514000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu1.data   3455671982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu2.inst       615500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu2.data   3453389568                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu3.inst       384000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu3.data   3533266844                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu4.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu4.data   3505914078                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu5.inst       679500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu5.data   3490772192                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu6.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu6.data   3430053436                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu7.inst       360000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu7.data   3450956996                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorWriteTotalLat::writebacks 572219900014                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::cpu0.inst     33547.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu0.data     41041.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu1.inst     36714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu1.data     40182.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu2.inst     43964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu2.data     40143.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu3.inst     27428.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu3.data     41086.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu4.inst     41200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu4.data     40772.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu5.inst     84937.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu5.data     40613.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu6.data     39889.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu7.inst     45000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu7.data     40149.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::writebacks   1828610.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::cpu0.inst        10432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu0.data      4269696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu1.data      2752000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu2.data      2752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu3.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu4.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu5.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu6.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu7.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total     23543424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu0.inst        10432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::total        12864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::writebacks     10005632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total     10005632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::cpu0.inst          163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu0.data        66714                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu1.data        43000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu2.data        43013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu3.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu4.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu5.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu6.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu7.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total        367866                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::writebacks       156338                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total       156338                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::cpu0.inst       281599                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu0.data    115255371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu1.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu1.data     74286970                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu2.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu2.data     74309429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu3.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu3.data     74283515                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu4.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu4.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu5.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu6.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu7.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       635526758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu0.inst       281599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu1.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu2.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu3.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu4.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::total       347248                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::writebacks    270090148                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total      270090148                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::writebacks    270090148                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu0.inst       281599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu0.data    115255371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu1.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu1.data     74286970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu2.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu2.data     74309429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu3.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu3.data     74283515                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu4.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu4.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu5.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu6.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu7.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      905616906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts             735644                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts            312883                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0        45670                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1        46230                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2        46228                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3        46234                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4        46262                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5        46285                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6        46214                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7        46218                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8        46274                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9        46356                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10        45638                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11        45598                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12        45595                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13        45610                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14        45614                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15        45618                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0        19398                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1        19694                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2        19680                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4        19706                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5        19727                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6        19682                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7        19690                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8        19710                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9        19650                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10        19402                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11        19364                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12        19362                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13        19380                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14        19388                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15        19360                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat           15097377640                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat          1471288000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat      29810257640                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              20522.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         40522.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits            369097                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits           226836                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate         72.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples       452594                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean    74.134575                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean    69.682947                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev    34.083534                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-63         7862      1.74%      1.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::64-127       402644     88.96%     90.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-191        19305      4.27%     94.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::192-255        20534      4.54%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-319         2206      0.49%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::320-383           39      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total       452594                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead            23540608                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten         10012256                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            635.450744                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW            270.268955                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE  18319208596                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT  16629058904                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_writebacks::samples    312980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu0.inst::samples       289.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu0.data::samples    133481.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu1.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu1.data::samples     86038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu2.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu2.data::samples     86004.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu3.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu3.data::samples     86054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu4.data::samples     86044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu5.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu6.data::samples     86038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu7.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.025930282000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds        16502                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds        16502                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState           1238922                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState           296742                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                    368063                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                   156515                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                  736126                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                 313030                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                  143                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                  50                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                    27.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5              736126                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5             313030                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                163042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                167075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                105260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                104471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                 56153                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                 55095                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                 27669                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                 26955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                 11065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                 10068                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                 3816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                 3547                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                  872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                  673                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                   55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                   41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                   10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                   10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                13600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                14185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                16262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                17026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                18962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                23135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                21972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                17367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                17005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                16789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                16781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                16807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                16833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                16826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                16835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                16891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                16890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                17144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                 1242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                  231                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                   75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                   61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                   17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                   13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.rdPerTurnAround::samples        16502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::mean    44.597382                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::gmean    38.045051                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::stdev   363.503696                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::0-1023        16501     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::total        16502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.wrPerTurnAround::samples        16502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::mean    18.964307                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::gmean    18.831567                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::stdev     2.343094                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::16           2328     14.11%     14.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::17            251      1.52%     15.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::18           7762     47.04%     62.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::19            315      1.91%     64.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::20           3058     18.53%     83.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::21            107      0.65%     83.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::22           1561      9.46%     93.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::23             52      0.32%     93.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::24            669      4.05%     97.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::25             27      0.16%     97.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::26            221      1.34%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::27             15      0.09%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::28             92      0.56%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::29              9      0.05%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::30             25      0.15%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::31              1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::32              9      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::total        16502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.bytesReadWrQ                  4576                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys              23556032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys           10016960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            635867096.23719084                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            270395933.76015496                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                 37042854750                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                    70614.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::cpu0.inst         9248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu0.data      4271392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu1.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu1.data      2753216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu2.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu2.data      2752128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu3.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu3.data      2753728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu4.data      2753408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu5.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu6.data      2753216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu7.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorWriteBytes::writebacks     10014368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls14.requestorReadRate::cpu0.inst 249638.772183767665                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu0.data 115301152.075645297766                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu1.inst 7774.217818871657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu1.data 74319794.744453296065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu2.inst 7774.217818871657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu2.data 74290425.477137550712                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu3.inst 7774.217818871657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu3.data 74333615.576131284237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu4.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu4.data 74324977.556332543492                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu5.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu5.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu6.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu6.data 74319794.744453296065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu7.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu7.data 74283515.061298564076                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorWriteRate::writebacks 270325965.799785137177                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::cpu0.inst          374                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu0.data       133516                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu1.data        86038                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu2.data        86004                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu3.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu4.data        86044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu5.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu6.data        86038                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu7.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::writebacks       313030                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::cpu0.inst     10650000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu0.data   5362227638                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu1.inst       776000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu1.data   3488860416                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu2.inst       854500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu2.data   3426931132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu3.inst       786500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu3.data   3554170200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu4.inst       663500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu4.data   3519807412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu5.inst       339500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu5.data   3480633116                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu6.inst       637500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu6.data   3438923868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu7.inst       681500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu7.data   3459888904                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorWriteTotalLat::writebacks 804802045970                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::cpu0.inst     28475.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu0.data     40161.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu1.inst     55428.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu1.data     40550.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu2.inst     61035.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu2.data     39846.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu3.inst     56178.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu3.data     41301.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu4.inst     82937.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu4.data     40907.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu5.inst     42437.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu5.data     40478.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu6.inst     79687.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu6.data     39969.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu7.inst     85187.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu7.data     40233.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::writebacks   2571006.12                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::cpu0.inst        11968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu0.data      4272512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu1.data      2753216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu2.data      2752128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu3.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu4.data      2753408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu5.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu6.data      2753216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu7.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total     23556032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu0.inst        11968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::total        14336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::writebacks     10007296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total     10007296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::cpu0.inst          187                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu0.data        66758                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu1.data        43019                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu2.data        43002                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu3.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu4.data        43022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu5.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu6.data        43019                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu7.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total        368063                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::writebacks       156364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total       156364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::cpu0.inst       323062                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu0.data    115331385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu1.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu1.data     74319795                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu2.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu2.data     74290425                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu3.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu3.data     74333616                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu4.data     74324978                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu5.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu6.data     74319795                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu7.data     74283515                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       635867096                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu0.inst       323062                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu1.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu2.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu3.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::total       386983                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::writebacks    270135066                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total      270135066                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::writebacks    270135066                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu0.inst       323062                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu0.data    115331385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu1.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu1.data     74319795                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu2.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu2.data     74290425                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu3.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu3.data     74333616                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu4.data     74324978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu5.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu6.data     74319795                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu7.data     74283515                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      906002162                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts             735983                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts            312949                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0        45988                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1        46225                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2        46206                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3        46242                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4        46272                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5        46260                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7        46214                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8        46520                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9        46140                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10        45626                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11        45606                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12        45589                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13        45624                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14        45637                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15        45618                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0        19438                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1        19694                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2        19676                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3        19692                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4        19710                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5        19721                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6        19682                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7        19690                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9        19690                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10        19393                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11        19374                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12        19360                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13        19394                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14        19391                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15        19356                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat           15027171686                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat          1471966000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat      29746831686                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              20417.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         40417.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits            369399                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits           226947                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          50.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate         72.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples       452586                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean    74.164521                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean    69.712420                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev    34.137136                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-63         7641      1.69%      1.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::64-127       403029     89.05%     90.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-191        19051      4.21%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::192-255        20584      4.55%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-319         2228      0.49%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::320-383           30      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-447           21      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total       452586                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead            23551456                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten         10014368                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            635.743573                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW            270.325966                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             56.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE  18281072021                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT  16667195479                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_writebacks::samples    312932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu0.inst::samples       289.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu0.data::samples    133463.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu1.data::samples     85998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu2.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu3.data::samples     86034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu4.data::samples     86014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu5.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu6.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu7.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.025930910000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds        16496                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds        16496                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState           1238666                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState           296709                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                    367924                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                   156475                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                  735848                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                 312950                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                   98                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                  18                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                    25.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5              735848                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5             312950                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                163022                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                167078                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                105461                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                104630                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                 56046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                 55047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                 27691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                 26952                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                 11020                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                  9995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                 3742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                 3478                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                  841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                  651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                   47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                   37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                13569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                14206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                16234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                17018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                18935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                23083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                22015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                17383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                16985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                16769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                16776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                16795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                16828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                16839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                16837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                16880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                16880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                17115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                 1250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                  243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                  100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                   38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                   35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.rdPerTurnAround::samples        16496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::mean    44.600145                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::gmean    38.069537                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::stdev   363.583262                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::0-1023        16495     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::total        16496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.wrPerTurnAround::samples        16496                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::mean    18.968538                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::gmean    18.836035                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::stdev     2.340578                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::16           2332     14.14%     14.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::17            272      1.65%     15.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::18           7652     46.39%     62.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::19            353      2.14%     64.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::20           3069     18.60%     82.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::21            122      0.74%     83.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::22           1611      9.77%     93.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::23             57      0.35%     93.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::24            635      3.85%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::25             29      0.18%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::26            212      1.29%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::27             14      0.08%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::28             88      0.53%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::29              7      0.04%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::30             31      0.19%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::31              5      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::32              7      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::total        16496                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.bytesReadWrQ                  3136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys              23547136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys           10014400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            635626959.28678572                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            270326829.60176504                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                 37044135500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                    70641.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::cpu0.inst         9248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu0.data      4270816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu1.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu1.data      2751936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu2.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu2.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu3.data      2753088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu4.data      2752448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu5.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu6.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu7.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorWriteBytes::writebacks     10012960                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls15.requestorReadRate::cpu0.inst 249638.772183767665                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu0.data 115285603.640007555485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu1.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu1.data 74285242.665258303285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu2.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu2.data 74250690.586063325405                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu3.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu3.data 74316339.536533787847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu4.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu4.data 74299063.496936306357                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu5.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu5.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu6.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu6.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu7.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu7.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorWriteRate::writebacks 270287958.512670636177                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::cpu0.inst          330                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu0.data       133490                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu1.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu1.data        85998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu2.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu3.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu3.data        86034                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu4.data        86014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu5.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu6.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu7.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::writebacks       312950                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::cpu0.inst     11179000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu0.data   5487638688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu1.inst       738000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu1.data   3475447996                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu2.inst       762000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu2.data   3422229680                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu3.inst       564500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu3.data   3520531204                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu4.inst       396000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu4.data   3535770970                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu5.inst       454000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu5.data   3493146614                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu6.inst       366000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu6.data   3435246904                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu7.inst       441000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu7.data   3443996532                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorWriteTotalLat::writebacks 753824683926                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::cpu0.inst     33875.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu0.data     41108.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu1.inst     33545.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu1.data     40413.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu2.inst     38100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu2.data     39812.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu3.inst     25659.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu3.data     40920.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu4.inst     49500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu4.data     41106.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu5.inst     56750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu5.data     40623.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu6.inst     45750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu6.data     39950.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu7.inst     55125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu7.data     40068.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::writebacks   2408770.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::cpu0.inst        10560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu0.data      4271680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu1.data      2751936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu2.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu3.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu3.data      2753088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu4.data      2752448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu5.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu6.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu7.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total     23547136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu0.inst        10560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu3.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::total        13632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::writebacks     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::cpu0.inst          165                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu0.data        66745                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu1.data        42999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu2.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu3.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu3.data        43017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu4.data        43007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu5.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu6.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu7.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total        367924                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::writebacks       156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total       156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::cpu0.inst       285055                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu0.data    115308926                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu1.inst        19004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu1.data     74285243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu2.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu2.data     74250691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu3.inst        19004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu3.data     74316340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu4.data     74299063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu5.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu6.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu7.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       635626959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu0.inst       285055                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu1.inst        19004                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu2.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu3.inst        19004                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::total       367980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::writebacks    270105696                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total      270105696                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::writebacks    270105696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu0.inst       285055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu0.data    115308926                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu1.inst        19004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu1.data     74285243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu2.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu2.data     74250691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu3.inst        19004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu3.data     74316340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu4.data     74299063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu5.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu6.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu7.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      905732656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts             735750                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts            312905                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0        45762                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1        46224                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2        46240                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3        46224                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4        46250                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5        46236                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6        46212                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7        46213                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8        46540                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9        46136                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10        45626                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11        45600                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12        45610                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13        45616                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14        45635                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15        45626                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0        19446                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1        19692                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2        19708                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3        19688                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4        19704                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5        19698                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7        19694                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8        19686                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9        19646                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11        19364                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12        19366                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13        19380                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14        19397                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15        19356                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat           15113909088                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat          1471500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat      29828909088                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              20542.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         40542.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits            369039                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits           226974                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          50.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate         72.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples       452642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean    74.135763                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean    69.688296                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev    34.104903                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::32-63         7719      1.71%      1.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::64-95       396257     87.54%     89.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::96-127         6779      1.50%     90.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-159        10170      2.25%     92.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::160-191         8928      1.97%     94.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::192-223        19190      4.24%     99.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::224-255         1246      0.28%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-287         2314      0.51%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::288-319            7      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::320-351           28      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-415            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total       452642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead            23544000                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten         10012960                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            635.542307                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW            270.287959                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE  18305476326                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT  16642791174                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    312946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples       304.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    133385.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        17.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.025881162000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        16479                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        16479                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            1238901                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            296737                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     367757                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    156475                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                   735514                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  312950                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    86                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      3.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     28.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5               735514                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              312950                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 163013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 167114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 105509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 104753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                  56046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                  54932                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  27572                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  26888                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  10988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                   9937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                  3731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                  3447                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                   821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                   611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                    37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                    29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 13683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 14292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 16287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 17033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 18935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 23119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 22002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 17377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 16961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 16758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 16777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 16791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 16812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 16825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 16810                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 16848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 16878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 17111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  1224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                   230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                    68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        16479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     44.627465                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    38.037887                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   363.351175                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-1023        16478     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        16479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        16479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.989320                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.857663                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     2.333965                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16            2228     13.52%     13.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             267      1.62%     15.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18            7729     46.90%     62.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             340      2.06%     64.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            3070     18.63%     82.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             128      0.78%     83.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            1611      9.78%     93.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23              63      0.38%     93.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             647      3.93%     97.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25              32      0.19%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             220      1.34%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              11      0.07%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28              88      0.53%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29               4      0.02%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30              29      0.18%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31               2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32              10      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        16479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   2752                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               23536448                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            10014400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             635338449.42550755                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             270326829.60176504                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  37044758000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     70664.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst         9728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data      4268320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst          544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst          480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst          352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     10013600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 262595.801881887077                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 115218227.085577324033                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 14684.633657868686                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 74252418.190023064613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 12957.029698119428                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 74223048.922707334161                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 9501.821778620913                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 74254145.793982818723                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.data 74250690.586063325405                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.data 74257601.001902312040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.data 74214410.902908593416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.data 74267966.625660806894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 270305234.552268147469                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst          342                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       133422                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.data        85978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       312950                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     10755500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data   5548837008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst       568000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data   3477307296                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst       605000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data   3446864632                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst       439000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data   3539940132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.inst       350000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.data   3517998122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.inst       309000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.data   3470543550                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.inst       362000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.data   3420347756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.inst       352000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.data   3452769840                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 740754801017                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     31448.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     41588.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     28400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     40452.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     33611.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     40114.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     27437.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     41180.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.inst     43750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.data     40926.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.data     40371.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.inst     45250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.data     39810.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.inst     44000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.data     40158.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   2367006.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        10944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data      4269504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.data      2751296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      23536448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        10944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        13632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     10006016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     10006016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          171                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data        66711                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.data        42989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         367757                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       156344                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        156344                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       295420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    115250188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data     74252418                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst        15548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data     74223049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst        13821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data     74254146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.data     74250691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.data     74257601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.data     74214411                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.data     74267967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        635338449                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       295420                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst        15548                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst        13821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu5.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       367980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    270100513                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       270100513                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    270100513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       295420                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    115250188                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data     74252418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst        15548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data     74223049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst        13821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data     74254146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.data     74250691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.data     74257601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.data     74214411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.data     74267967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       905438963                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts              735428                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             312925                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        45688                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        46253                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        46220                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        46262                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        46266                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        46222                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        46234                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        46174                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        45622                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        45596                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        45599                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        45618                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        45644                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        45606                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        19413                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        19712                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        19702                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        19732                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        19701                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        19682                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        19674                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        19368                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        19365                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        19384                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        19396                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        19350                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            15179788836                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           1470856000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       29888348836                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               20640.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          40640.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             369059                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            227105                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          72.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       452189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    74.188660                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    69.757662                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    34.046196                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::32-63         7296      1.61%      1.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-95       395954     87.56%     89.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::96-127         6822      1.51%     90.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-159        10522      2.33%     93.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::160-191         8874      1.96%     94.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-223        19194      4.24%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::224-255         1237      0.27%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-287         2248      0.50%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::288-319            9      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-351           29      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::352-383            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-415            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       452189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             23533696                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          10013600                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             635.264162                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             270.305235                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              56.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  18365240751                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  16583026749                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    312950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples       329.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    133457.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples     85984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.025944062000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        16490                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        16490                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            1238903                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            296722                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     367795                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    156489                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                   735590                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  312978                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    96                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   28                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     28.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5               735590                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              312978                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 163061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 167286                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 105541                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 104697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                  55991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                  54824                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  27644                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  26872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  10901                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                   9899                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                  3724                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                  3495                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                   848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                   647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                    38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                    26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 13637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 14256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 16310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 17082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 18968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 23112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 21964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 17332                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 16975                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 16787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 16781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 16770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 16787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 16816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 16830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 16851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 16865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 17120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  1232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                   247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                    88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                    67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        16490                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     44.601213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    38.012031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   363.358394                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-1023        16489     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        16490                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        16490                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.976531                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.843400                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     2.347436                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16            2298     13.94%     13.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             251      1.52%     15.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18            7763     47.08%     62.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             308      1.87%     64.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            3037     18.42%     82.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             117      0.71%     83.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            1592      9.65%     93.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23              57      0.35%     93.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24             667      4.04%     97.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25              32      0.19%     97.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26             221      1.34%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27               9      0.05%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28              94      0.57%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29               1      0.01%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30              32      0.19%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32              11      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        16490                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   3072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               23538880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            10015296                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             635404098.37597799                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             270351016.05720150                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  37044111500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     70656.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        10528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data      4270624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data      2751488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     10013536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 284190.851378752792                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 115280420.828128308058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 15548.435637743314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 74273149.437540069222                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.inst 15548.435637743314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 74228231.734586581588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 13820.831677994056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 74252418.190023064613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.data 74212683.298948839307                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.data 74243780.170224323869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.data 74223048.922707334161                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.data 74250690.586063325405                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 270303506.948308408260                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst          394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       133482                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data        85984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       312978                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     13313000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data   5787025120                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst       671000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data   3466294266                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.inst       747000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data   3418055168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst       536000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data   3495182306                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.inst       408000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.data   3530946580                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.inst       344000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.data   3470604294                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.inst       344000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.data   3432465986                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.inst       343000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.data   3440258412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 702508602358                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     33789.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     43354.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     33550.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     40313.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.inst     37350.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     39776.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     29777.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     40660.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.inst     51000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.data     41098.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.inst     43000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.data     40379.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.inst     43000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.data     39946.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.inst     42875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.data     40022.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   2244594.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        12608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data      4271424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data      2751488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      23538880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        12608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        15488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          197                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data        66741                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data        42992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         367795                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       340338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    115302016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data     74273149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data     74228232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst        15548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data     74252418                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.data     74212683                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.data     74243780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.data     74223049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.data     74250691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        635404098                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       340338                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu2.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst        15548                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       418080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    270079782                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       270079782                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    270079782                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       340338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    115302016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data     74273149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data     74228232                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst        15548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data     74252418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.data     74212683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.data     74243780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.data     74223049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.data     74250691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       905483881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts              735494                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             312923                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        45686                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        46243                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        46220                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        46264                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        46252                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        46228                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        46230                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        46248                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        46164                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        45626                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        45604                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        45626                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        45618                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        45665                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        45612                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        19412                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        19712                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        19680                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        19688                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        19700                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        19710                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        19696                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        19704                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        19692                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        19666                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        19402                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        19372                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        19362                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        19378                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        19395                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            15347658132                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           1470988000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       30057538132                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               20867.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          40867.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             368999                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            226833                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          72.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       452585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    74.128272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    69.702339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    34.006694                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::32-63         7556      1.67%      1.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-95       396274     87.56%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::96-127         6797      1.50%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-159        10410      2.30%     93.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::160-191         8907      1.97%     95.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-223        19123      4.23%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::224-255         1194      0.26%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-287         2292      0.51%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::288-319            7      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-351           24      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       452585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             23535808                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          10013536                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             635.321173                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             270.303507                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              56.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  18339393838                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  16608873662                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    312987.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.inst::samples       341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.data::samples    133346.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.data::samples     85956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.025904866000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        16485                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        16485                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            1238712                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            296697                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     367778                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    156508                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                   735556                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  313016                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                   139                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                   29                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      3.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     22.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5               735556                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              313016                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                 163049                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                 167192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                 105445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                 104653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                  55997                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                  54844                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                  27665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                  26942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                  10944                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                   9939                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                  3727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                  3466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                   837                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                   643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                    46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 13615                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 14224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 16288                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 17086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 18963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 23095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 21925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 17362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 16957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 16741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 16763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 16766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 16791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 16791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 16776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 16830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 16861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 17176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                  1396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                   291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                   104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        16485                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     44.610555                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    38.024936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev   363.485685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-1023        16484     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        16485                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        16485                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     18.984653                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    18.850144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     2.363594                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16            2269     13.76%     13.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17             270      1.64%     15.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18            7764     47.10%     62.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             319      1.94%     64.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20            3043     18.46%     82.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21             114      0.69%     83.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22            1567      9.51%     93.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::23              58      0.35%     93.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24             660      4.00%     97.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::25              28      0.17%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::26             231      1.40%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::27              12      0.07%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::28              98      0.59%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::29               6      0.04%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::30              33      0.20%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::31               1      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::32              12      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        16485                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                   4448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               23537792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            10016512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             635374729.10866225                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             270383840.53243673                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  37043785500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     70655.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu0.inst        10912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu0.data      4267072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.data      2750592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     10014784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu0.inst 294556.475137248344                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu0.data 115184538.808362215757                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.inst 13820.831677994056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.inst 13820.831677994056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.data 74257601.001902312040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.data 74248962.982103571296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.data 74212683.298948839307                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.data 74243780.170224323869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.data 74223048.922707334161                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.data 74250690.586063325405                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 270337195.225523531437                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu0.inst          424                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu0.data       133388                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       313016                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu0.inst     12498500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu0.data   5385583062                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.inst       761498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.data   3462611834                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.inst       789498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.data   3396498084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.inst      1066500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.data   3500268728                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.inst       350000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.data   3481284610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.inst       393000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.data   3487144498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.inst       369000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.data   3418398962                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.inst       307000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.data   3445325422                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 728384465555                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu0.inst     29477.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu0.data     40375.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.inst     38074.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.data     40267.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.inst     39474.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.data     39509.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.inst     66656.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.data     40720.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.inst     43750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.data     40520.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.inst     65500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.data     40571.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.inst     61500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.data     39783.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.inst     51166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.data     40081.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks   2326987.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu0.inst        13568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu0.data      4268416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      23537792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu0.inst        13568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu3.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu6.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total        16192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     10005760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     10005760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu0.inst          212                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu0.data        66694                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         367778                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       156340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        156340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu0.inst       366252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu0.data    115220818                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.data     74278332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.data     74257601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.inst        13821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.data     74250691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.data     74212683                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.data     74243780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.data     74223049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.data     74250691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        635374729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu0.inst       366252                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu1.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu2.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu3.inst        13821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu5.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu6.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu7.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total       437084                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    270093603                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       270093603                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    270093603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.inst       366252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.data    115220818                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.data     74278332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.data     74257601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.inst        13821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.data     74250691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.data     74212683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.data     74243780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.data     74223049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.data     74250691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       905468332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts              735417                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             312962                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        45684                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        46245                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        46236                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        46265                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        46266                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        46208                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        46222                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        46244                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        46134                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        45622                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        45644                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        45618                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        45602                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        45623                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        45596                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        19408                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        19713                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        19700                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        19714                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        19720                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        19703                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        19668                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        19388                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        19400                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        19373                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        19380                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        19391                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            14885310196                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           1470834000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       29593650196                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               20240.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          40240.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             369063                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            226862                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          72.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       452454                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    74.147047                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    69.715155                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    34.038520                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::32-63         7517      1.66%      1.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-95       396120     87.55%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::96-127         6905      1.53%     90.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-159        10316      2.28%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::160-191         8818      1.95%     94.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-223        19276      4.26%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::224-255         1183      0.26%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-287         2286      0.51%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::288-319            6      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-351           25      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-415            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       452454                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             23533344                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          10014784                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             635.254661                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             270.337195                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  18344809853                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  16603457647                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    312919.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.inst::samples       325.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.data::samples    133353.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.025931256000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        16482                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        16482                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            1238859                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            296646                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     367750                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    156478                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                   735500                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  312956                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                   108                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                   37                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     28.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5               735500                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              312956                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                 163011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                 167130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                 105409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                 104601                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                  56019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                  54920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                  27638                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                  26895                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                  10947                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                   9935                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                  3779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                  3551                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                   856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                   633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                    40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 13655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 14292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 16360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 17053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 18909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 23057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 21951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 17419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 17006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 16777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 16760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 16754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 16772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 16774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 16792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 16848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 16870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 17124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                  1246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                   242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                    66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                    33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        16482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     44.617279                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    38.032739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev   363.476037                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-1023        16481     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        16482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        16482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     18.984225                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    18.851928                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     2.339722                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16            2240     13.59%     13.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17             281      1.70%     15.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18            7779     47.20%     62.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             285      1.73%     64.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20            3039     18.44%     82.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21             122      0.74%     83.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22            1616      9.80%     93.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::23              73      0.44%     93.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24             663      4.02%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::25              20      0.12%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::26             211      1.28%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::27              14      0.08%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::28              96      0.58%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::29               3      0.02%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::30              29      0.18%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::31               2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::32               9      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        16482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                   3456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               23536000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            10014592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             635326356.19778931                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             270332012.41364425                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  37043477750                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     70662.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu0.inst        10400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu0.data      4267296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     10012736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu0.inst 280735.643459254294                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu0.data 115190585.422221347690                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.inst 13820.831677994056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.data 74226504.130626827478                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.inst 13820.831677994056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.data 74276604.645459562540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.data 74271421.833580315113                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.data 74214410.902908593416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.data 74214410.902908593416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.data 74245507.774184077978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 270281911.898811519146                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu0.inst          396                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu0.data       133376                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       312956                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu0.inst     12405000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu0.data   5393889102                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.inst       602000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.data   3466635806                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.inst       696500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.data   3448632626                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.inst       613000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.data   3504091208                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.inst       346000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.data   3510542954                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.inst       406000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.data   3504233536                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.data   3422942434                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.data   3450245872                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 727013741462                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu0.inst     31325.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu0.data     40441.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.inst     27363.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.data     40342.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.inst     34825.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.data     40105.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.inst     34055.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.data     40753.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.inst     43250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.data     40860.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.inst     50750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.data     40769.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.data     39840.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.data     40141.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks   2323054.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu0.inst        12672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu0.data      4268032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      23536000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu0.inst        12672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu3.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total        15616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu0.inst          198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu0.data        66688                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         367750                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu0.inst       342066                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu0.data    115210453                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.inst        19004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.data     74226504                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.data     74276605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.inst        15548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.data     74271422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.data     74214411                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.data     74214411                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.data     74245508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        635326356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu0.inst       342066                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu1.inst        19004                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu2.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu3.inst        15548                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total       421535                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    270053868                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       270053868                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    270053868                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.inst       342066                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.data    115210453                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.inst        19004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.data     74226504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.data     74276605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.inst        15548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.data     74271422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.data     74214411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.data     74214411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.data     74245508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       905380224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts              735392                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             312898                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        45710                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        46278                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        46202                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        46236                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        46278                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        46248                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        46214                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        46227                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        46230                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        46096                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        45648                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        45608                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        45608                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        45608                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        45607                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        45594                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        19420                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        19716                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        19676                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        19700                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        19714                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        19710                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        19707                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        19630                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        19364                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        19374                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        19382                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        19389                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        19352                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            15009122038                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           1470784000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       29716962038                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               20409.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          40409.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             368966                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            226885                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          72.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       452439                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    74.143210                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    69.715170                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    34.009513                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::32-63         7482      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-95       396249     87.58%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::96-127         6744      1.49%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-159        10227      2.26%     92.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::160-191         9025      1.99%     94.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-223        19254      4.26%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::224-255         1201      0.27%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-287         2224      0.49%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::288-319            8      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-351           25      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       452439                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             23532544                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          10012736                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             635.233066                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             270.281912                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  18430852630                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  16517414870                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    312914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.inst::samples       291.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.data::samples    133382.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.data::samples     85922.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.025933290000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        16475                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        16475                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            1238775                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            296708                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     367763                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    156475                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                   735526                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  312950                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                    89                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                   36                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     26.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5               735526                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              312950                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                 163072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                 167247                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                 105454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                 104612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                  55978                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                  54830                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                  27643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                  26971                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                  10934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                   9901                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                  3754                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                  3499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                   848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                   632                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                    37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                    25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 13676                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 14286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 16261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 17060                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 19064                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 23211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 21984                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 17363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 16963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 16766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 16745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 16723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 16760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 16762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 16771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 16835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 16854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 17099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                  1228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                   229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                    93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                    67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        16475                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     44.637511                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean    38.030309                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev   363.901106                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-1023        16474     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        16475                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        16475                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     18.991381                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    18.858818                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     2.348025                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16            2165     13.14%     13.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17             266      1.61%     14.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18            7881     47.84%     62.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             330      2.00%     64.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20            3016     18.31%     82.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21             131      0.80%     83.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22            1570      9.53%     93.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::23              57      0.35%     93.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24             638      3.87%     97.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::25              25      0.15%     97.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::26             231      1.40%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::27              13      0.08%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::28             100      0.61%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::29               5      0.03%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::30              35      0.21%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::31               2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::32              10      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        16475                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                   2848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               23536832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            10014400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             635348815.04926610                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             270326829.60176504                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  37044115250                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     70662.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu0.inst         9312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu0.data      4268224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.data      2749504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     10012256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu0.inst 251366.376143516914                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu0.data 115215635.679637700319                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.inst 17276.039597492570                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.data 74219593.714787840843                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.inst 17276.039597492570                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.data 74247235.378143817186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.inst 15548.435637743314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.data 74271421.833580315113                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.data 74243780.170224323869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.data 74274877.041499808431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.data 74212683.298948839307                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.data 74243780.170224323869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 270268954.869113385677                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu0.inst          354                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu0.data       133408                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.data        85922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.data        85986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       312950                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu0.inst     11151000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu0.data   5377304630                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.inst       830500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.data   3457259032                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.inst       964000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.data   3445168124                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.inst       803500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.data   3543951670                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.inst       593000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.data   3504376460                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.inst       676500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.data   3483401130                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.inst       513500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.data   3431853324                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.inst       843500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.data   3438888896                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 752446888019                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu0.inst     31500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu0.data     40307.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.inst     41525.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.data     40237.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.inst     48200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.data     40081.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.inst     44638.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.data     41217.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.inst     49416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.data     40772.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.inst     56375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.data     40511.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.inst     42791.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.data     39945.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.inst     70291.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.data     40010.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks   2404367.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu0.inst        11328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu0.data      4269056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.data      2749504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.data      2751552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      23536832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu0.inst        11328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu3.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu4.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu5.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu6.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu7.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total        14720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     10005504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     10005504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu0.inst          177                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu0.data        66704                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.data        42961                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.data        42993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         367763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       156336                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        156336                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu0.inst       305786                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu0.data    115238095                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.data     74219594                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.inst        17276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.data     74247235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.inst        15548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.data     74271422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.data     74243780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.data     74274877                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.data     74212683                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.data     74243780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        635348815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu0.inst       305786                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu1.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu2.inst        17276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu3.inst        15548                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu4.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu5.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu6.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu7.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total       397349                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    270086693                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       270086693                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    270086693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.inst       305786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.data    115238095                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.data     74219594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.inst        17276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.data     74247235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.inst        15548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.data     74271422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.data     74243780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.data     74274877                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.data     74212683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.data     74243780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       905435508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts              735437                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             312883                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        45700                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        46254                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        46200                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        46268                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        46289                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        46274                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        46214                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        46222                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        46224                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        46166                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        45622                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        45592                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        45598                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        45604                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        45609                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        45601                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        19408                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        19694                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        19702                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        19716                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        19728                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        19692                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        19680                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        19664                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        19394                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        19364                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        19358                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        19382                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        19377                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        19362                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            14989838766                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           1470874000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       29698578766                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               20382.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          40382.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             368977                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            226875                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          72.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       452468                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    74.140580                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    69.730180                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    33.932363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::32-63         7358      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-95       396200     87.56%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::96-127         6943      1.53%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-159        10387      2.30%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::160-191         8993      1.99%     95.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-223        19183      4.24%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::224-255         1160      0.26%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-287         2217      0.49%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::288-319            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-351           20      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       452468                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             23533984                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          10012256                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             635.271937                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             270.268955                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  18403255102                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  16545012398                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    312886.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.inst::samples       280.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.data::samples    133351.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000137205000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        16495                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        16495                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            1238646                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            296704                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     367720                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    156453                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                   735440                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  312906                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                    99                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                   20                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     23.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5               735440                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              312906                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                 162823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                 166993                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                 105540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                 104671                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                  56048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                  54985                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                  27647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                  26951                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                  10974                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                   9914                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                  3779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                  3514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                   817                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                   611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                    43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                    31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 13610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 14209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 16316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 17056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 18952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 23109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 21978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 17400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 17022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 16773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 16803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 16796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 16796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 16835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 16853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 17112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                  1193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                   228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                    91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                    75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                    33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        16495                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     41.750712                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    37.990874                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev    19.001865                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::8-15            56      0.34%      0.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::16-23         3392     20.56%     20.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::24-31          279      1.69%     22.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::32-39         3692     22.38%     44.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::40-47         2609     15.82%     60.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::48-55         3911     23.71%     84.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::56-63         1052      6.38%     90.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::64-71          471      2.86%     93.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::72-79          390      2.36%     96.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::80-87          380      2.30%     98.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::88-95          197      1.19%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::96-103           30      0.18%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::112-119            1      0.01%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::120-127            1      0.01%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::128-135            1      0.01%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::136-143            1      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::152-159            1      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::160-167            2      0.01%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::168-175            4      0.02%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::176-183            4      0.02%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::224-231            1      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::232-239            1      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::240-247            2      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::248-255            1      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::256-263            3      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::264-271            5      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::272-279            3      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::280-287            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::320-327            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::328-335            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::336-343            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        16495                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        16495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     18.966778                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    18.834787                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     2.337761                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16            2285     13.85%     13.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17             269      1.63%     15.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18            7779     47.16%     62.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             313      1.90%     64.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20            3046     18.47%     83.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21             126      0.76%     83.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22            1584      9.60%     93.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::23              57      0.35%     93.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24             651      3.95%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::25              16      0.10%     97.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26             210      1.27%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::27              18      0.11%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::28              91      0.55%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::29               7      0.04%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::30              33      0.20%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::31               1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::32               9      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        16495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                   3168                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               23534080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            10012992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             635274528.07899678                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             270288822.31465054                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  37044767500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     70672.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu0.inst         8960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu0.data      4267232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     10011424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu0.inst 241864.554364896001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu0.data 115188857.818261593580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.data 74228231.734586581588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.data 74257601.001902312040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.data 74226504.130626827478                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.data 74269694.229620561004                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.data 74262783.813781559467                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.data 74216138.506868332624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.inst 5182.811879247772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.data 74247235.378143817186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 270246496.017636656761                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu0.inst          340                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu0.data       133390                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       312906                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu0.inst     10293000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu0.data   5414904052                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.inst       522000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.data   3474036301                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.inst       945000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.data   3425482606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.inst       523000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.data   3494552098                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.inst       321000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.data   3529172420                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.inst       317000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.data   3465612024                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.inst       229500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.data   3436704758                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.inst       229000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.data   3447603318                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 571861805563                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu0.inst     30273.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu0.data     40594.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.inst     43500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.data     40427.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.inst     78750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.data     39846.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.inst     52300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.data     40667.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.inst     53500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.data     41046.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.inst     52833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.data     40310.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.inst     38250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.data     39999.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.inst     38166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.data     40109.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   1827583.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu0.inst        10880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu0.data      4268480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      23534080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu0.inst        10880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu1.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu2.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu6.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total        12736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     10004352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     10004352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu0.inst          170                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu0.data        66695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         367720                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       156318                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        156318                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu0.inst       293693                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu0.data    115222546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.data     74228232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.inst        10366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.data     74257601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.data     74226504                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.data     74269694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.data     74262784                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.data     74216139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.inst         5183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.data     74247235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        635274528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu0.inst       293693                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu1.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu2.inst        10366                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu3.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu4.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu5.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu6.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu7.inst         5183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total       343793                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    270055596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       270055596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    270055596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.inst       293693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.data    115222546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.data     74228232                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.inst        10366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.data     74257601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.data     74226504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.data     74269694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.data     74262784                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.data     74216139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.inst         5183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.data     74247235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       905330124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts              735341                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             312857                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        45682                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        46260                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        46202                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        46260                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        46282                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        46232                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        46212                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        46210                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        46240                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        46096                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        45660                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        45596                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        45582                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        45600                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        45621                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        45606                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        19430                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        19700                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        19692                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        19722                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        19700                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        19686                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        19686                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        19632                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        19404                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        19368                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        19350                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        19386                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        19377                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        19362                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            14994627077                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           1470682000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       29701447077                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               20391.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          40391.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             368957                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            226840                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          72.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       452401                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    74.142931                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    69.722598                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    33.954736                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::32-63         7466      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-95       396102     87.56%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::96-127         6787      1.50%     90.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-159        10424      2.30%     93.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::160-191         8819      1.95%     94.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-223        19476      4.31%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::224-255         1150      0.25%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-287         2148      0.47%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::288-319            4      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-351           25      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       452401                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             23530912                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          10011424                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             635.189012                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             270.246496                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  18378786721                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  16569480779                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_writebacks::samples    313166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu0.inst::samples       273.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu0.data::samples    133428.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu1.data::samples     86006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu2.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu2.data::samples     86000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu3.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu3.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu4.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu4.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu5.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu5.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu6.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu6.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu7.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu7.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.025935740000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds        16499                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds        16499                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState            1239164                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState            296974                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                     367907                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                    156592                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                   735814                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                  313184                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                    79                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                   18                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                     27.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5               735814                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5              313184                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                 163176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                 167312                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                 105451                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                 104631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                  56068                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                  54931                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                  27580                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                  26910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                  10956                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                   9936                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                  3788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                  3505                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                   804                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                   612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                    30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                 13640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                 14250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                 16317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                 17010                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                 18960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                 23198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                 22025                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                 17351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                 16985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                 16775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                 16772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                 16793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                 16813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                 16803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                 16822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                 16902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                 16907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                 17130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                  1195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                   252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                   101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.rdPerTurnAround::samples        16499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::mean     44.590521                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::gmean    38.027851                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::stdev   363.741617                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::0-1023        16498     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::total        16499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.wrPerTurnAround::samples        16499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::mean     18.979271                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::gmean    18.844831                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::stdev     2.364922                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::16            2279     13.81%     13.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::17             261      1.58%     15.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::18            7788     47.20%     62.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::19             308      1.87%     64.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::20            3062     18.56%     83.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::21             114      0.69%     83.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::22            1568      9.50%     93.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::23              63      0.38%     93.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::24             644      3.90%     97.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::25              17      0.10%     97.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::26             225      1.36%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::27              11      0.07%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::28             101      0.61%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::29               4      0.02%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::30              37      0.22%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::31               3      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::32              14      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::total        16499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.bytesReadWrQ                   2528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys               23546048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys            10021888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             635597590.01946998                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             270528959.26505566                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                  37045172750                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                     70629.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::cpu0.inst         8736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu0.data      4269696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu1.data      2752192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu2.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu2.data      2752000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu3.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu3.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu4.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu4.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu5.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu5.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu6.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu6.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu7.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu7.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorWriteBytes::writebacks     10020448                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls8.requestorReadRate::cpu0.inst 235817.940505773586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu0.data 115255370.570711940527                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu1.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu1.data 74292153.081097304821                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu2.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu2.data 74286970.269218057394                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu3.inst 10365.623758495543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu3.data 74257601.001902312040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu4.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu4.data 74278332.249419316649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu5.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu5.data 74300791.100896045566                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu6.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu6.data 74278332.249419316649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu7.inst 8638.019798746285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu7.data 74278332.249419316649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorWriteRate::writebacks 270490088.175961315632                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::cpu0.inst          310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu0.data       133464                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu1.data        86006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu2.data        86000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu3.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu4.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu5.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu5.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu6.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu6.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu7.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu7.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::writebacks       313184                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::cpu0.inst      9981500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu0.data   5387705542                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu1.inst       442000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu1.data   3460419926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu2.inst       542000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu2.data   3408047064                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu3.inst       486000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu3.data   3478644200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu4.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu4.data   3502487964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu5.inst       391000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu5.data   3490279600                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu6.inst       371000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu6.data   3414244310                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu7.inst       387000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu7.data   3434552358                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorWriteTotalLat::writebacks 778781403522                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::cpu0.inst     32198.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu0.data     40368.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu1.inst     31571.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu1.data     40234.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu2.inst     38714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu2.data     39628.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu3.inst     34714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu3.data     40465.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu4.data     40731.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu5.inst     39100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu5.data     40577.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu6.inst     37100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu6.data     39705.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu7.inst     38700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu7.data     39941.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::writebacks   2486657.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::cpu0.inst         9920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu0.data      4270848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu1.data      2752192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu2.data      2752000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu3.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu4.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu5.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu5.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu6.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu6.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu7.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu7.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total      23546048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu0.inst         9920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu5.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu6.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu7.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::total        12544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::writebacks     10014208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total     10014208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::cpu0.inst          155                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu0.data        66732                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu1.data        43003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu2.data        43000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu3.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu4.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu5.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu5.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu6.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu6.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu7.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu7.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total         367907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::writebacks       156472                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total        156472                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::cpu0.inst       267779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu0.data    115286467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu1.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu1.data     74292153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu2.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu2.data     74286970                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu3.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu3.data     74257601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu4.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu4.data     74278332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu5.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu5.data     74300791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu6.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu6.data     74278332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu7.inst         8638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu7.data     74278332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        635597590                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu0.inst       267779                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu1.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu2.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu3.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu4.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu5.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu6.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu7.inst         8638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::total       338610                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::writebacks    270321647                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total       270321647                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::writebacks    270321647                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu0.inst       267779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu0.data    115286467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu1.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu1.data     74292153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu2.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu2.data     74286970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu3.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu3.data     74257601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu4.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu4.data     74278332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu5.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu5.data     74300791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu6.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu6.data     74278332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu7.inst         8638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu7.data     74278332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       905919237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts              735735                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts             313139                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0        45796                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1        46230                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2        46206                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3        46246                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4        46279                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5        46324                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6        46242                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7        46214                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8        46226                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9        46168                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10        45668                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11        45636                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12        45602                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13        45614                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14        45650                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15        45634                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0        19486                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1        19694                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3        19700                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4        19712                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5        19780                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6        19718                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7        19686                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8        19684                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9        19668                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10        19430                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11        19402                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12        19350                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13        19382                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14        19381                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15        19388                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat            14874616464                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat           1471470000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat       29589316464                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               20217.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          40217.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits             369185                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits            227033                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate          72.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples       452656                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean    74.148952                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean    69.728658                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev    33.977622                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::32-63         7394      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::64-95       396436     87.58%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::96-127         6778      1.50%     90.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-159        10336      2.28%     92.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::160-191         9125      2.02%     95.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::192-223        19143      4.23%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::224-255         1142      0.25%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-287         2281      0.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::288-319            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::320-351           16      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total       452656                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead             23543520                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten          10020448                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             635.529350                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW             270.490088                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE  18326767392                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT  16621500108                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_writebacks::samples    312850.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu0.inst::samples       272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu0.data::samples    133312.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu1.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu2.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu3.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu4.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu5.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu6.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu7.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.025892385000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds        16487                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds        16487                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState            1238734                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState            296640                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                     367697                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                    156425                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                   735394                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                  312850                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                    52                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      3.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                     22.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5               735394                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5              312850                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                 163018                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                 167146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                 105381                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                 104572                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                  56081                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                  54995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                  27557                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                  26867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                  10997                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                   9960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                  3788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                  3484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                   806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                   619                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                    27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                 13645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                 14235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                 16233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                 16968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                 18936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                 23207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                 22016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                 17331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                 16967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                 16768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                 16789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                 16794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                 16824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                 16798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                 16789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                 16851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                 16853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                 17122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                  1224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                   233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                    92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.rdPerTurnAround::samples        16487                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::mean     44.601201                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::gmean    38.016959                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::stdev   363.575550                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::0-1023        16486     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::total        16487                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.wrPerTurnAround::samples        16487                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::mean     18.974525                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::gmean    18.840923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::stdev     2.356333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::16            2272     13.78%     13.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::17             262      1.59%     15.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::18            7799     47.30%     62.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::19             298      1.81%     64.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::20            3079     18.68%     83.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::21             117      0.71%     83.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::22            1543      9.36%     93.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::23              66      0.40%     93.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::24             635      3.85%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::25              27      0.16%     97.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::26             220      1.33%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::27              13      0.08%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::28             103      0.62%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::29               7      0.04%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::30              30      0.18%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::31               3      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::32              13      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::total        16487                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.bytesReadWrQ                   1664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys               23532608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys            10011200                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             635234793.18792260                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             270240449.40377754                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                  37044547000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                     70679.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::cpu0.inst         8704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu0.data      4265984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu1.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu1.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu2.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu2.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu3.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu4.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu5.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu6.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu7.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorWriteBytes::writebacks     10010656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls9.requestorReadRate::cpu0.inst 234954.138525898976                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu0.data 115155169.541046485305                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu1.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu1.data 74228231.734586581588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu2.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu2.data 74255873.397942572832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu3.inst 12093.227718244800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu3.data 74224776.526667088270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu4.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu4.data 74247235.378143817186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu5.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu5.data 74216138.506868332624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu6.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu6.data 74300791.100896045566                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu7.inst 6910.415838997028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu7.data 74262783.813781559467                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorWriteRate::writebacks 270225764.770119667053                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::cpu0.inst          292                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu0.data       133344                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu1.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu2.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu3.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu4.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu5.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu6.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu7.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::writebacks       312850                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::cpu0.inst     10352500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu0.data   5411320538                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu1.inst       641500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu1.data   3463405750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu2.inst      1088000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu2.data   3431985088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu3.inst       910500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu3.data   3519257262                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu4.inst       372000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu4.data   3500191004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu5.inst       350000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu5.data   3489309590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu6.inst       952000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu6.data   3420261752                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu7.inst       374000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu7.data   3457593844                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorWriteTotalLat::writebacks 727343715752                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::cpu0.inst     35453.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu0.data     40581.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu1.inst     45821.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu1.data     40304.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu2.inst     77714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu2.data     39923.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu3.inst     65035.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu3.data     40955.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu4.inst     46500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu4.data     40721.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu5.inst     43750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu5.data     40612.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu6.inst    119000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu6.data     39763.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu7.inst     46750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu7.data     40217.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::writebacks   2324896.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::cpu0.inst         9344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu0.data      4267008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu1.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu2.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu3.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu4.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu5.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu6.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu7.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total      23532608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu0.inst         9344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::total        11712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::writebacks     10004160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total     10004160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::cpu0.inst          146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu0.data        66672                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu1.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu2.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu3.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu4.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu5.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu6.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu7.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total         367697                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::writebacks       156315                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total        156315                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::cpu0.inst       252230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu0.data    115182811                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu1.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu1.data     74228232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu2.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu2.data     74255873                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu3.inst        12093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu3.data     74224777                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu4.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu4.data     74247235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu5.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu5.data     74216139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu6.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu6.data     74300791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu7.inst         6910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu7.data     74262784                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        635234793                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu0.inst       252230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu1.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu2.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu3.inst        12093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu4.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu5.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu6.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu7.inst         6910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::total       316152                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::writebacks    270050413                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total       270050413                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::writebacks    270050413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu0.inst       252230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu0.data    115182811                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu1.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu1.data     74228232                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu2.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu2.data     74255873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu3.inst        12093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu3.data     74224777                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu4.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu4.data     74247235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu5.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu5.data     74216139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu6.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu6.data     74300791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu7.inst         6910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu7.data     74262784                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       905285206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts              735342                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts             312833                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0        45660                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1        46224                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3        46264                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4        46296                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5        46242                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6        46206                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7        46214                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8        46235                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9        46140                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10        45644                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11        45592                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12        45592                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13        45608                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14        45615                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15        45602                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0        19412                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1        19694                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2        19670                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3        19700                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4        19720                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5        19708                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7        19690                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9        19632                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11        19370                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13        19378                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14        19391                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15        19352                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat            15001525328                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat           1470684000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat       29708365328                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               20400.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          40400.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits             368977                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits            226810                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate          72.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples       452388                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean    74.143434                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean    69.724690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev    33.961216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::32-63         7444      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::64-95       396061     87.55%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::96-127         6888      1.52%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-159        10354      2.29%     93.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::160-191         9017      1.99%     95.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::192-223        19243      4.25%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::224-255         1117      0.25%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-287         2235      0.49%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::288-319            6      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::320-351           21      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::352-383            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total       452388                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead             23530944                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten          10010656                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             635.189875                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW             270.225765                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   5.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              1.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              56.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE  18339433231                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF   2097260000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT  16608834269                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3510253                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501781                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2237                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3373255                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               265                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              198                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2377595                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2377595                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3384                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3506870                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls00.port          466                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls01.port          472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls02.port          481                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls03.port          559                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls04.port          604                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls05.port          562                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls06.port          499                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls07.port          478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls08.port          433                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls09.port          406                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls10.port          385                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls11.port          440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls12.port          491                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls13.port          457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls14.port          529                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls15.port          463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total         7725                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls00.port       200528                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls01.port       200233                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls02.port       200225                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls03.port       200286                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls04.port       200187                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls05.port       200126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls06.port       200176                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls07.port       200139                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls08.port       200244                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls09.port       200080                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls10.port       200523                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls11.port       200665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls12.port       200358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls13.port       200223                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls14.port       200371                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls15.port       200295                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      3204659                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls00.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls01.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls02.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls03.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls04.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls05.port           24                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls06.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls07.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls08.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls10.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls11.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls12.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls15.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total          270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls00.port       128906                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls01.port       128945                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls02.port       128919                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls03.port       128918                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls04.port       128909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls05.port       128833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls06.port       128819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls07.port       128840                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls08.port       128934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls09.port       128834                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls10.port       128889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls11.port       129020                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls12.port       128928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls13.port       128958                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls14.port       129011                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls15.port       128975                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      2062638                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls00.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls01.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls02.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls03.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls04.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls05.port           21                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls06.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls07.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls08.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls10.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls11.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls12.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls15.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total          259                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls00.port       128854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls01.port       128893                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls02.port       128870                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls03.port       128830                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls04.port       128911                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls05.port       128920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls06.port       128867                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls07.port       128890                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls08.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls09.port       128882                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls10.port       128945                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls11.port       129039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls12.port       128921                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls13.port       128985                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls14.port       128956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls15.port       128914                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2062617                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls00.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls01.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls02.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls03.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls04.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls05.port           19                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls06.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls07.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls08.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls10.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls11.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls12.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls15.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total          247                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls00.port       128890                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls01.port       128939                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls02.port       128916                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls03.port       128878                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls04.port       128878                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls05.port       128919                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls06.port       128897                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls07.port       128837                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls08.port       128889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls09.port       128828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls10.port       128886                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls11.port       128933                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls12.port       128835                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls13.port       128979                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls14.port       129039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls15.port       129013                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      2062556                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls00.port       128816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls01.port       128879                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls02.port       128891                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls03.port       128808                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls04.port       128813                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls05.port       128814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls06.port       128890                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls07.port       128909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls08.port       128925                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls09.port       128867                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls10.port       128925                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls11.port       128963                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls12.port       128870                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls13.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls14.port       129030                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls15.port       128984                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::total      2062324                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls00.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls01.port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls02.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls00.port       128907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls01.port       128928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls02.port       128908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls03.port       128861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls04.port       128864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls05.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls06.port       128902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls07.port       128908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls08.port       128954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls09.port       128813                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls10.port       128871                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls11.port       128909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls12.port       128816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls13.port       128886                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls14.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls15.port       128984                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::total      2062317                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls00.port       128922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls01.port       128955                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls02.port       128853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls03.port       128819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls04.port       128823                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls05.port       128812                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls06.port       128807                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls07.port       128817                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls08.port       128954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls09.port       128947                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls10.port       128939                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls11.port       128963                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls12.port       128870                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls13.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls14.port       129001                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls15.port       128956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::total      2062378                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls00.port       128829                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls01.port       128956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls02.port       128939                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls03.port       128869                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls04.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls05.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls06.port       128861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls07.port       128871                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls08.port       128925                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls09.port       128902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls10.port       128970                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls11.port       128911                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls12.port       128856                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls13.port       128886                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls14.port       128943                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls15.port       128902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::total      2062359                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17650851                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls00.port        19200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls01.port        19456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls02.port        19840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls03.port        23168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls04.port        25088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls05.port        23296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls06.port        20608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls07.port        19712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls08.port        17792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls09.port        16640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls10.port        15744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls11.port        18048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls12.port        20224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls13.port        18816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls14.port        21888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls15.port        19072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total       318592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls00.port      5537280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls01.port      5526592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls02.port      5528128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls03.port      5530432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls04.port      5526528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls05.port      5525760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls06.port      5527424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls07.port      5525504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls08.port      5528896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls09.port      5524160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls10.port      5536832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls11.port      5545728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls12.port      5533568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls13.port      5528128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls14.port      5533184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls15.port      5530560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     88488704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls00.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls01.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls02.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls03.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls04.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls05.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls06.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls07.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls08.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls10.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls11.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls12.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls15.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total         8704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls00.port      4000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls01.port      4001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls02.port      4000576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls03.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls04.port      4001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls05.port      3998848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls06.port      3998592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls07.port      3999040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls08.port      4002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls09.port      3998976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls10.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls11.port      4002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls12.port      4001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls13.port      4001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls14.port      4002944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls15.port      4001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     64015360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls00.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls01.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls02.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls03.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls04.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls05.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls06.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls07.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls08.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls10.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls11.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls12.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls15.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total         8320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls00.port      3999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls01.port      3999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls02.port      3998976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls03.port      3998912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls04.port      4001024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls05.port      4001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls06.port      4000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls07.port      4000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls08.port      4003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls09.port      4000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls10.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls11.port      4004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls12.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls13.port      4002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls14.port      4001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls15.port      3999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     64016448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls00.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls01.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls02.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls03.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls04.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls05.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls06.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls07.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls08.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls10.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls11.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls12.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls15.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total         7936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls00.port      4000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls01.port      4001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls02.port      4000512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls03.port      4000448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls04.port      4000512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls05.port      4001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls06.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls07.port      3999040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls08.port      4001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls09.port      3998848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls10.port      4000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls11.port      4000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls12.port      3998912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls13.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls14.port      4003776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls15.port      4002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     64013504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls00.port      3998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls01.port      3999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls02.port      3999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls03.port      3998272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls04.port      3998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls05.port      3998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls06.port      4000384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls07.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls08.port      4002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls09.port      4000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls10.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls11.port      4001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls12.port      4000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls13.port      4001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls14.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls15.port      4002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::total     64007616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls00.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls01.port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls02.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls00.port      4001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls01.port      4001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls02.port      4000576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls03.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls04.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls05.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls06.port      4001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls07.port      4001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls08.port      4003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls09.port      3998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls10.port      3999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls11.port      3999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls12.port      3998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls13.port      3999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls14.port      4000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls15.port      4001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::total     64007424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls00.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls01.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls02.port      3998720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls03.port      3998656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls04.port      3998720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls05.port      3998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls06.port      3998272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls07.port      3998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls08.port      4002944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls09.port      4002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls10.port      4001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls11.port      4001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls12.port      4000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls13.port      4001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls14.port      4002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls15.port      4001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::total     64009600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls00.port      3998656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls01.port      4001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls02.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls03.port      4000320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls04.port      4000384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls05.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls06.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls07.port      4000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls08.port      4002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls09.port      4001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls10.port      4002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls11.port      3999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls12.port      3999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls13.port      3999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls14.port      4000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls15.port      3999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::total     64008576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536926848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2582                       # Total snoops (Count)
system.membus.snoopTraffic                     152576                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5888114                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003120                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.101817                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5877314     99.82%     99.82% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     8694      0.15%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      428      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      382      0.01%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      242      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      234      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      217      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      595      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               10                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5888114                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37045527500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         1669017778                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         1668827187                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer18.occupancy         1669064521                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy         1668898093                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer20.occupancy         1668793227                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer20.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer21.occupancy         1668668317                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer22.occupancy         1668609705                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer22.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer23.occupancy         1668379275                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer24.occupancy         1669456266                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer24.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer25.occupancy         1668294226                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer26.occupancy         1669587660                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer26.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer27.occupancy         1669952573                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer28.occupancy         1668556426                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer28.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer29.occupancy         1668832519                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer30.occupancy         1669572561                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer30.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer31.occupancy         1669315637                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13796496                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            702750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        3464204350                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            668249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        3472976423                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5398947562                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            351500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        3473321052                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            325250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        3470539996                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            341500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        3462340737                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            338000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        3464395043                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             712749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         3466940342                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11765387                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5877795                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        10487                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
