// Seed: 377661766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout supply0 id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_9;
  assign id_5 = id_2;
  assign id_6 = -1 - 1;
  initial begin : LABEL_0
    #(-1);
  end
  wire id_10;
  genvar id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd3
) (
    output uwire id_0,
    input uwire _id_1,
    input wire id_2,
    inout tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7,
    output uwire id_8,
    input supply1 id_9
);
  wire [1 : id_1] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
