Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 16 21:24:47 2025
| Host         : DESKTOP-JRV5NQH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             708 |          216 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             219 |           62 |
| Yes          | No                    | No                     |            1079 |          373 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             552 |          274 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                                               Enable Signal                                                                                               |                                                                                              Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                                                                                                                                                                                    | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                                                                                                                                                                                    | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | u_confreg/state_count0                                                                                                                                                                                    |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/ena                                                                                                                                                                                    |                                                                                                                                                                                                           |                4 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/my_divider/ID_valid_reg[0]                                                                                                                                                                   | cpu/ex_stage/ID_to_EX_bus_reg[72]_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/p_0_in                                                                                                                                                                                          | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_5[0]                                                                                                                                                                      | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |                4 |              8 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | cpu/reset                                                                                                                                                                                                 |                6 |             13 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                           |               10 |             13 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | u_confreg/key_count0                                                                                                                                                                                      |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | u_confreg/step0_count0                                                                                                                                                                                    |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | u_confreg/step1_count0                                                                                                                                                                                    |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_8[0]                                                                                                                                                                      | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_7[0]                                                                                                                                                                      | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_15[0]                                                                                                                                                                     | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[73][0]                                                                                                                                                            | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[3]                                                                                                                                                                | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/E[0]                                                                                                                                                                                         | cpu/reset                                                                                                                                                                                                 |               15 |             32 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                           | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_10[0]                                                                                                                                                                     | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/cpu_resetn_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                           |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_4[0]                                                                                                                                                                      | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_16[0]                                                                                                                                                                     | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_12[0]                                                                                                                                                                     | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_9[0]                                                                                                                                                                      | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_6[0]                                                                                                                                                                      | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               16 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_14[0]                                                                                                                                                                     | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               16 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/mem_stage/MEM_to_WB_valid                                                                                                                                                                             |                                                                                                                                                                                                           |               20 |             38 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/my_divider/E[0]                                                                                                                                                                              |                                                                                                                                                                                                           |               28 |             39 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               14 |             44 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_13[0]                                                                                                                                                                     | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               21 |             48 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/IF_to_ID_bus_reg[63]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                           |               33 |             64 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/u_alu/EX_valid_reg_11[0]                                                                                                                                                                     | u_confreg/cpu_resetn_reg                                                                                                                                                                                  |               22 |             64 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                           |                                                                                                                                                                                                           |               21 |             67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/MEM_to_WB_bus_reg_reg[69]_0                                                                                                                                                                  |                                                                                                                                                                                                           |               12 |             96 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                                           |               29 |            112 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                                           |               25 |            114 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/my_divider/ID_valid_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                           |               60 |            117 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                                           |               77 |            273 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                                           |               74 |            273 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                           |                                                                                                                                                                                                           |              195 |            647 |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


