mult_32_20_lm.vhd,vhdl,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,
divider_32_20.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v,
divider_32_20_0.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v,
modul_puz.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/modul_puz.v,
puz.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/puz.v,
centroid.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/centroid.v,
centroid_0.v,verilog,xil_defaultlib,../../../../tor_wizyjny.srcs/sources_1/ip/centroid_0_1/sim/centroid_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
