<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_E_U_U_628bfc7c</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_E_U_U_628bfc7c'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_E_U_U_628bfc7c')">rsnoc_z_H_R_O_E_U_U_628bfc7c</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod2930.html#Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#Toggle" >  1.32</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2930.html#inst_tag_256121"  onclick="showContent('inst_tag_256121')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256121_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256121_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256121_Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256121_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2930.html#inst_tag_256122"  onclick="showContent('inst_tag_256122')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256122_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256122_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256122_Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256122_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2930.html#inst_tag_256123"  onclick="showContent('inst_tag_256123')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256123_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256123_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256123_Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256123_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2930.html#inst_tag_256120"  onclick="showContent('inst_tag_256120')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256120_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256120_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256120_Toggle" >  1.32</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256120_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_256121'>
<hr>
<a name="inst_tag_256121"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_256121" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256121_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256121_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256121_Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256121_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.98</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.48</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  3.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod141.html#inst_tag_11927" >ddr_axi_s3_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83383" id="tag_urg_inst_83383">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2013.html#inst_tag_173628" id="tag_urg_inst_173628">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_1.html#inst_tag_233448" id="tag_urg_inst_233448">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_2.html#inst_tag_253958" id="tag_urg_inst_253958">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_256122'>
<hr>
<a name="inst_tag_256122"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_256122" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256122_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256122_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256122_Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256122_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.98</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.48</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod963.html#inst_tag_68432" >ddr_axi_s2_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83387" id="tag_urg_inst_83387">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2013.html#inst_tag_173630" id="tag_urg_inst_173630">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_2.html#inst_tag_233508" id="tag_urg_inst_233508">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_3.html#inst_tag_254062" id="tag_urg_inst_254062">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_256123'>
<hr>
<a name="inst_tag_256123"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_256123" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256123_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256123_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256123_Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256123_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.98</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.48</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2824.html#inst_tag_253405" >ddr_axi_s0_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83391" id="tag_urg_inst_83391">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2013.html#inst_tag_173632" id="tag_urg_inst_173632">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_3.html#inst_tag_233641" id="tag_urg_inst_233641">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_4.html#inst_tag_254184" id="tag_urg_inst_254184">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_256120'>
<hr>
<a name="inst_tag_256120"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_256120" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod2930.html#inst_tag_256120_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod2930.html#inst_tag_256120_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2930.html#inst_tag_256120_Toggle" >  1.32</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2930.html#inst_tag_256120_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.01</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.62</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2102.html#inst_tag_179602" >ddr_axi_s1_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83373" id="tag_urg_inst_83373">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2013.html#inst_tag_173626" id="tag_urg_inst_173626">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_0.html#inst_tag_233327" id="tag_urg_inst_233327">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253818" id="tag_urg_inst_253818">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_E_U_U_628bfc7c'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2930.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143444</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143449</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143454</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143469</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143492</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
143377                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143378     1/1          		if ( ! Sys_Clk_RstN )
143379     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
143380     1/1          		else if ( HdrCe_0 )
143381     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_e072 );</font>
                        MISSING_ELSE
143382                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
143383                  		.Clk( Sys_Clk )
143384                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143385                  	,	.Clk_En( Sys_Clk_En )
143386                  	,	.Clk_EnS( Sys_Clk_EnS )
143387                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143388                  	,	.Clk_RstN( Sys_Clk_RstN )
143389                  	,	.Clk_Tm( Sys_Clk_Tm )
143390                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
143391                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
143392                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
143393                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
143394                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
143395                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
143396                  	,	.CurState( u_bdb6 )
143397                  	,	.NextState( u_b9ec )
143398                  	);
143399                  	assign CurState = u_bdb6;
143400                  	assign Sm_IDLE = CurState == 2'b00;
143401                  	assign Sm_ERR = CurState == 2'b10;
143402                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
143403                  	assign HdrSel_0 = SampleHdr;
143404                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
143405                  	assign HdrReg1_RouteId = u_7c15;
143406                  	assign HdrReg_RouteId = HdrReg1_RouteId;
143407                  	assign HdrReg1_Opc = u_ad40;
143408                  	assign HdrReg_Opc = HdrReg1_Opc;
143409                  	assign HdrReg1_Len1 = u_c280;
143410                  	assign HdrReg_Len1 = HdrReg1_Len1;
143411                  	assign HdrReg1_Addr = u_5057;
143412                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
143413                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
143414                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
143415                  	assign PreDataCe_0 = FirstDataCy;
143416                  	assign PreDataFld = PreDataWord_0;
143417                  	assign u_3795 = PreDataFld;
143418                  	assign u_828c = u_3795 [127:96];
143419                  	assign upreStrm_AddrLsb = u_828c [18:12];
143420                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
143421                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
143422                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
143423                  	assign RxPld = Rx_Data [145:0];
143424                  	assign u_324d = RxPld [143:0];
143425                  	assign u_2393 = u_324d;
143426                  	assign u_e423 = u_2393 [142:139];
143427                  	assign u_b175 = u_e423;
143428                  	assign IsStrmFld = u_b175 == 4'b1101;
143429                  	assign u_606e = Rx_Data [201:198];
143430                  	assign u_5878 = Rx_Data [195:189];
143431                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
143432                  	assign HdrReg_Addr =
143433                  		ObsStrm ?
143434                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
143435                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
143436                  	assign HdrReg1_User = u_9d98;
143437                  	assign HdrReg_User = HdrReg1_User;
143438                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
143439                  	assign Sm_HDR = CurState == 2'b01;
143440                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
143441                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
143442                  	assign ObsTx_Data = { ObsLcl_Data };
143443                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143444     1/1          		if ( ! Sys_Clk_RstN )
143445     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
143446     1/1          		else if ( HdrCe_0 )
143447     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );</font>
                        MISSING_ELSE
143448                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143449     1/1          		if ( ! Sys_Clk_RstN )
143450     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
143451     1/1          		else if ( HdrCe_0 )
143452     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );</font>
                        MISSING_ELSE
143453                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143454     1/1          		if ( ! Sys_Clk_RstN )
143455     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
143456     1/1          		else if ( HdrCe_0 )
143457     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );</font>
                        MISSING_ELSE
143458                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143459     1/1          		if ( ! Sys_Clk_RstN )
143460     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
143461     1/1          		else if ( HdrCe_0 )
143462     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );</font>
                        MISSING_ELSE
143463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143464     1/1          		if ( ! Sys_Clk_RstN )
143465     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
143466     1/1          		else if ( PreDataCe_0 )
143467     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
143468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143469     1/1          		if ( ! Sys_Clk_RstN )
143470     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
143471     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143472     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
143473                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
143474                  		.Clk( Sys_Clk )
143475                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143476                  	,	.Clk_En( Sys_Clk_En )
143477                  	,	.Clk_EnS( Sys_Clk_EnS )
143478                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143479                  	,	.Clk_RstN( Sys_Clk_RstN )
143480                  	,	.Clk_Tm( Sys_Clk_Tm )
143481                  	,	.En( Rx_Vld &amp; Rx_Rdy )
143482                  	,	.O( OnGoingStrm )
143483                  	,	.Reset( CurIsUnLock )
143484                  	,	.Set( CurIsStrm )
143485                  	);
143486                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143487     1/1          		if ( ! Sys_Clk_RstN )
143488     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
143489     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143490     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
143491                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143492     1/1          		if ( ! Sys_Clk_RstN )
143493     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
143494     1/1          		else if ( HdrCe_0 )
143495     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2930.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143352
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2930.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">8</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">16</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">8</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">16</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2930.html" >rsnoc_z_H_R_O_E_U_U_628bfc7c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">143352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">143432</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143444</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143449</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143454</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143469</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143487</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143492</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143352     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143432     	assign HdrReg_Addr =
           	                    
143433     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
143434     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
143435     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143378     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143379     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
143380     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143381     			u_a43 <= #1.0 ( u_e072 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143444     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143445     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
143446     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143447     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143449     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143450     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
143451     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143452     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143454     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143455     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143456     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143457     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143459     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143460     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
143461     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143462     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143465     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
143466     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
143467     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143470     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143471     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143472     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143487     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143488     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
143489     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143490     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143492     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143493     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
143494     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143495     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_256121'>
<a name="inst_tag_256121_Line"></a>
<b>Line Coverage for Instance : <a href="mod2930.html#inst_tag_256121" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143444</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143449</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143454</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143469</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143492</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
143377                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143378     1/1          		if ( ! Sys_Clk_RstN )
143379     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
143380     1/1          		else if ( HdrCe_0 )
143381     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_e072 );</font>
                        MISSING_ELSE
143382                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
143383                  		.Clk( Sys_Clk )
143384                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143385                  	,	.Clk_En( Sys_Clk_En )
143386                  	,	.Clk_EnS( Sys_Clk_EnS )
143387                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143388                  	,	.Clk_RstN( Sys_Clk_RstN )
143389                  	,	.Clk_Tm( Sys_Clk_Tm )
143390                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
143391                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
143392                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
143393                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
143394                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
143395                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
143396                  	,	.CurState( u_bdb6 )
143397                  	,	.NextState( u_b9ec )
143398                  	);
143399                  	assign CurState = u_bdb6;
143400                  	assign Sm_IDLE = CurState == 2'b00;
143401                  	assign Sm_ERR = CurState == 2'b10;
143402                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
143403                  	assign HdrSel_0 = SampleHdr;
143404                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
143405                  	assign HdrReg1_RouteId = u_7c15;
143406                  	assign HdrReg_RouteId = HdrReg1_RouteId;
143407                  	assign HdrReg1_Opc = u_ad40;
143408                  	assign HdrReg_Opc = HdrReg1_Opc;
143409                  	assign HdrReg1_Len1 = u_c280;
143410                  	assign HdrReg_Len1 = HdrReg1_Len1;
143411                  	assign HdrReg1_Addr = u_5057;
143412                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
143413                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
143414                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
143415                  	assign PreDataCe_0 = FirstDataCy;
143416                  	assign PreDataFld = PreDataWord_0;
143417                  	assign u_3795 = PreDataFld;
143418                  	assign u_828c = u_3795 [127:96];
143419                  	assign upreStrm_AddrLsb = u_828c [18:12];
143420                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
143421                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
143422                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
143423                  	assign RxPld = Rx_Data [145:0];
143424                  	assign u_324d = RxPld [143:0];
143425                  	assign u_2393 = u_324d;
143426                  	assign u_e423 = u_2393 [142:139];
143427                  	assign u_b175 = u_e423;
143428                  	assign IsStrmFld = u_b175 == 4'b1101;
143429                  	assign u_606e = Rx_Data [201:198];
143430                  	assign u_5878 = Rx_Data [195:189];
143431                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
143432                  	assign HdrReg_Addr =
143433                  		ObsStrm ?
143434                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
143435                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
143436                  	assign HdrReg1_User = u_9d98;
143437                  	assign HdrReg_User = HdrReg1_User;
143438                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
143439                  	assign Sm_HDR = CurState == 2'b01;
143440                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
143441                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
143442                  	assign ObsTx_Data = { ObsLcl_Data };
143443                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143444     1/1          		if ( ! Sys_Clk_RstN )
143445     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
143446     1/1          		else if ( HdrCe_0 )
143447     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );</font>
                        MISSING_ELSE
143448                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143449     1/1          		if ( ! Sys_Clk_RstN )
143450     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
143451     1/1          		else if ( HdrCe_0 )
143452     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );</font>
                        MISSING_ELSE
143453                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143454     1/1          		if ( ! Sys_Clk_RstN )
143455     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
143456     1/1          		else if ( HdrCe_0 )
143457     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );</font>
                        MISSING_ELSE
143458                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143459     1/1          		if ( ! Sys_Clk_RstN )
143460     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
143461     1/1          		else if ( HdrCe_0 )
143462     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );</font>
                        MISSING_ELSE
143463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143464     1/1          		if ( ! Sys_Clk_RstN )
143465     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
143466     1/1          		else if ( PreDataCe_0 )
143467     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
143468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143469     1/1          		if ( ! Sys_Clk_RstN )
143470     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
143471     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143472     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
143473                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
143474                  		.Clk( Sys_Clk )
143475                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143476                  	,	.Clk_En( Sys_Clk_En )
143477                  	,	.Clk_EnS( Sys_Clk_EnS )
143478                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143479                  	,	.Clk_RstN( Sys_Clk_RstN )
143480                  	,	.Clk_Tm( Sys_Clk_Tm )
143481                  	,	.En( Rx_Vld &amp; Rx_Rdy )
143482                  	,	.O( OnGoingStrm )
143483                  	,	.Reset( CurIsUnLock )
143484                  	,	.Set( CurIsStrm )
143485                  	);
143486                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143487     1/1          		if ( ! Sys_Clk_RstN )
143488     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
143489     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143490     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
143491                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143492     1/1          		if ( ! Sys_Clk_RstN )
143493     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
143494     1/1          		else if ( HdrCe_0 )
143495     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_256121_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2930.html#inst_tag_256121" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143352
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_256121_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2930.html#inst_tag_256121" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">12</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">12</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_256121_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2930.html#inst_tag_256121" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">143352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">143432</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143444</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143449</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143454</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143469</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143487</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143492</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143352     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143432     	assign HdrReg_Addr =
           	                    
143433     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
143434     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
143435     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143378     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143379     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
143380     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143381     			u_a43 <= #1.0 ( u_e072 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143444     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143445     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
143446     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143447     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143449     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143450     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
143451     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143452     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143454     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143455     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143456     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143457     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143459     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143460     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
143461     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143462     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143465     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
143466     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
143467     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143470     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143471     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143472     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143487     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143488     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
143489     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143490     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143492     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143493     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
143494     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143495     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_256122'>
<a name="inst_tag_256122_Line"></a>
<b>Line Coverage for Instance : <a href="mod2930.html#inst_tag_256122" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143444</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143449</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143454</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143469</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143492</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
143377                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143378     1/1          		if ( ! Sys_Clk_RstN )
143379     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
143380     1/1          		else if ( HdrCe_0 )
143381     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_e072 );</font>
                        MISSING_ELSE
143382                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
143383                  		.Clk( Sys_Clk )
143384                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143385                  	,	.Clk_En( Sys_Clk_En )
143386                  	,	.Clk_EnS( Sys_Clk_EnS )
143387                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143388                  	,	.Clk_RstN( Sys_Clk_RstN )
143389                  	,	.Clk_Tm( Sys_Clk_Tm )
143390                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
143391                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
143392                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
143393                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
143394                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
143395                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
143396                  	,	.CurState( u_bdb6 )
143397                  	,	.NextState( u_b9ec )
143398                  	);
143399                  	assign CurState = u_bdb6;
143400                  	assign Sm_IDLE = CurState == 2'b00;
143401                  	assign Sm_ERR = CurState == 2'b10;
143402                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
143403                  	assign HdrSel_0 = SampleHdr;
143404                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
143405                  	assign HdrReg1_RouteId = u_7c15;
143406                  	assign HdrReg_RouteId = HdrReg1_RouteId;
143407                  	assign HdrReg1_Opc = u_ad40;
143408                  	assign HdrReg_Opc = HdrReg1_Opc;
143409                  	assign HdrReg1_Len1 = u_c280;
143410                  	assign HdrReg_Len1 = HdrReg1_Len1;
143411                  	assign HdrReg1_Addr = u_5057;
143412                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
143413                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
143414                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
143415                  	assign PreDataCe_0 = FirstDataCy;
143416                  	assign PreDataFld = PreDataWord_0;
143417                  	assign u_3795 = PreDataFld;
143418                  	assign u_828c = u_3795 [127:96];
143419                  	assign upreStrm_AddrLsb = u_828c [18:12];
143420                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
143421                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
143422                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
143423                  	assign RxPld = Rx_Data [145:0];
143424                  	assign u_324d = RxPld [143:0];
143425                  	assign u_2393 = u_324d;
143426                  	assign u_e423 = u_2393 [142:139];
143427                  	assign u_b175 = u_e423;
143428                  	assign IsStrmFld = u_b175 == 4'b1101;
143429                  	assign u_606e = Rx_Data [201:198];
143430                  	assign u_5878 = Rx_Data [195:189];
143431                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
143432                  	assign HdrReg_Addr =
143433                  		ObsStrm ?
143434                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
143435                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
143436                  	assign HdrReg1_User = u_9d98;
143437                  	assign HdrReg_User = HdrReg1_User;
143438                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
143439                  	assign Sm_HDR = CurState == 2'b01;
143440                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
143441                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
143442                  	assign ObsTx_Data = { ObsLcl_Data };
143443                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143444     1/1          		if ( ! Sys_Clk_RstN )
143445     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
143446     1/1          		else if ( HdrCe_0 )
143447     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );</font>
                        MISSING_ELSE
143448                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143449     1/1          		if ( ! Sys_Clk_RstN )
143450     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
143451     1/1          		else if ( HdrCe_0 )
143452     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );</font>
                        MISSING_ELSE
143453                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143454     1/1          		if ( ! Sys_Clk_RstN )
143455     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
143456     1/1          		else if ( HdrCe_0 )
143457     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );</font>
                        MISSING_ELSE
143458                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143459     1/1          		if ( ! Sys_Clk_RstN )
143460     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
143461     1/1          		else if ( HdrCe_0 )
143462     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );</font>
                        MISSING_ELSE
143463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143464     1/1          		if ( ! Sys_Clk_RstN )
143465     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
143466     1/1          		else if ( PreDataCe_0 )
143467     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
143468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143469     1/1          		if ( ! Sys_Clk_RstN )
143470     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
143471     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143472     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
143473                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
143474                  		.Clk( Sys_Clk )
143475                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143476                  	,	.Clk_En( Sys_Clk_En )
143477                  	,	.Clk_EnS( Sys_Clk_EnS )
143478                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143479                  	,	.Clk_RstN( Sys_Clk_RstN )
143480                  	,	.Clk_Tm( Sys_Clk_Tm )
143481                  	,	.En( Rx_Vld &amp; Rx_Rdy )
143482                  	,	.O( OnGoingStrm )
143483                  	,	.Reset( CurIsUnLock )
143484                  	,	.Set( CurIsStrm )
143485                  	);
143486                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143487     1/1          		if ( ! Sys_Clk_RstN )
143488     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
143489     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143490     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
143491                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143492     1/1          		if ( ! Sys_Clk_RstN )
143493     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
143494     1/1          		else if ( HdrCe_0 )
143495     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_256122_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2930.html#inst_tag_256122" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143352
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_256122_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2930.html#inst_tag_256122" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">12</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">12</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_256122_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2930.html#inst_tag_256122" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">143352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">143432</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143444</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143449</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143454</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143469</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143487</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143492</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143352     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143432     	assign HdrReg_Addr =
           	                    
143433     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
143434     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
143435     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143378     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143379     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
143380     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143381     			u_a43 <= #1.0 ( u_e072 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143444     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143445     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
143446     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143447     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143449     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143450     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
143451     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143452     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143454     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143455     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143456     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143457     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143459     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143460     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
143461     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143462     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143465     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
143466     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
143467     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143470     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143471     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143472     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143487     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143488     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
143489     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143490     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143492     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143493     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
143494     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143495     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_256123'>
<a name="inst_tag_256123_Line"></a>
<b>Line Coverage for Instance : <a href="mod2930.html#inst_tag_256123" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143444</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143449</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143454</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143469</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143492</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
143377                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143378     1/1          		if ( ! Sys_Clk_RstN )
143379     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
143380     1/1          		else if ( HdrCe_0 )
143381     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_e072 );</font>
                        MISSING_ELSE
143382                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
143383                  		.Clk( Sys_Clk )
143384                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143385                  	,	.Clk_En( Sys_Clk_En )
143386                  	,	.Clk_EnS( Sys_Clk_EnS )
143387                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143388                  	,	.Clk_RstN( Sys_Clk_RstN )
143389                  	,	.Clk_Tm( Sys_Clk_Tm )
143390                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
143391                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
143392                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
143393                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
143394                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
143395                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
143396                  	,	.CurState( u_bdb6 )
143397                  	,	.NextState( u_b9ec )
143398                  	);
143399                  	assign CurState = u_bdb6;
143400                  	assign Sm_IDLE = CurState == 2'b00;
143401                  	assign Sm_ERR = CurState == 2'b10;
143402                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
143403                  	assign HdrSel_0 = SampleHdr;
143404                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
143405                  	assign HdrReg1_RouteId = u_7c15;
143406                  	assign HdrReg_RouteId = HdrReg1_RouteId;
143407                  	assign HdrReg1_Opc = u_ad40;
143408                  	assign HdrReg_Opc = HdrReg1_Opc;
143409                  	assign HdrReg1_Len1 = u_c280;
143410                  	assign HdrReg_Len1 = HdrReg1_Len1;
143411                  	assign HdrReg1_Addr = u_5057;
143412                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
143413                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
143414                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
143415                  	assign PreDataCe_0 = FirstDataCy;
143416                  	assign PreDataFld = PreDataWord_0;
143417                  	assign u_3795 = PreDataFld;
143418                  	assign u_828c = u_3795 [127:96];
143419                  	assign upreStrm_AddrLsb = u_828c [18:12];
143420                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
143421                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
143422                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
143423                  	assign RxPld = Rx_Data [145:0];
143424                  	assign u_324d = RxPld [143:0];
143425                  	assign u_2393 = u_324d;
143426                  	assign u_e423 = u_2393 [142:139];
143427                  	assign u_b175 = u_e423;
143428                  	assign IsStrmFld = u_b175 == 4'b1101;
143429                  	assign u_606e = Rx_Data [201:198];
143430                  	assign u_5878 = Rx_Data [195:189];
143431                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
143432                  	assign HdrReg_Addr =
143433                  		ObsStrm ?
143434                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
143435                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
143436                  	assign HdrReg1_User = u_9d98;
143437                  	assign HdrReg_User = HdrReg1_User;
143438                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
143439                  	assign Sm_HDR = CurState == 2'b01;
143440                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
143441                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
143442                  	assign ObsTx_Data = { ObsLcl_Data };
143443                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143444     1/1          		if ( ! Sys_Clk_RstN )
143445     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
143446     1/1          		else if ( HdrCe_0 )
143447     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );</font>
                        MISSING_ELSE
143448                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143449     1/1          		if ( ! Sys_Clk_RstN )
143450     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
143451     1/1          		else if ( HdrCe_0 )
143452     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );</font>
                        MISSING_ELSE
143453                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143454     1/1          		if ( ! Sys_Clk_RstN )
143455     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
143456     1/1          		else if ( HdrCe_0 )
143457     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );</font>
                        MISSING_ELSE
143458                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143459     1/1          		if ( ! Sys_Clk_RstN )
143460     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
143461     1/1          		else if ( HdrCe_0 )
143462     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );</font>
                        MISSING_ELSE
143463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143464     1/1          		if ( ! Sys_Clk_RstN )
143465     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
143466     1/1          		else if ( PreDataCe_0 )
143467     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
143468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143469     1/1          		if ( ! Sys_Clk_RstN )
143470     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
143471     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143472     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
143473                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
143474                  		.Clk( Sys_Clk )
143475                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143476                  	,	.Clk_En( Sys_Clk_En )
143477                  	,	.Clk_EnS( Sys_Clk_EnS )
143478                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143479                  	,	.Clk_RstN( Sys_Clk_RstN )
143480                  	,	.Clk_Tm( Sys_Clk_Tm )
143481                  	,	.En( Rx_Vld &amp; Rx_Rdy )
143482                  	,	.O( OnGoingStrm )
143483                  	,	.Reset( CurIsUnLock )
143484                  	,	.Set( CurIsStrm )
143485                  	);
143486                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143487     1/1          		if ( ! Sys_Clk_RstN )
143488     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
143489     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143490     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
143491                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143492     1/1          		if ( ! Sys_Clk_RstN )
143493     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
143494     1/1          		else if ( HdrCe_0 )
143495     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_256123_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2930.html#inst_tag_256123" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143352
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_256123_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2930.html#inst_tag_256123" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">12</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">12</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">6</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_256123_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2930.html#inst_tag_256123" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">143352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">143432</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143444</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143449</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143454</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143469</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143487</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143492</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143352     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143432     	assign HdrReg_Addr =
           	                    
143433     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
143434     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
143435     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143378     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143379     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
143380     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143381     			u_a43 <= #1.0 ( u_e072 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143444     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143445     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
143446     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143447     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143449     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143450     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
143451     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143452     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143454     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143455     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143456     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143457     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143459     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143460     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
143461     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143462     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143465     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
143466     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
143467     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143470     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143471     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143472     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143487     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143488     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
143489     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143490     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143492     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143493     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
143494     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143495     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_256120'>
<a name="inst_tag_256120_Line"></a>
<b>Line Coverage for Instance : <a href="mod2930.html#inst_tag_256120" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143444</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143449</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143454</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143469</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143492</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
143377                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143378     1/1          		if ( ! Sys_Clk_RstN )
143379     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
143380     1/1          		else if ( HdrCe_0 )
143381     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_e072 );</font>
                        MISSING_ELSE
143382                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
143383                  		.Clk( Sys_Clk )
143384                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143385                  	,	.Clk_En( Sys_Clk_En )
143386                  	,	.Clk_EnS( Sys_Clk_EnS )
143387                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143388                  	,	.Clk_RstN( Sys_Clk_RstN )
143389                  	,	.Clk_Tm( Sys_Clk_Tm )
143390                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
143391                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
143392                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
143393                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
143394                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
143395                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
143396                  	,	.CurState( u_bdb6 )
143397                  	,	.NextState( u_b9ec )
143398                  	);
143399                  	assign CurState = u_bdb6;
143400                  	assign Sm_IDLE = CurState == 2'b00;
143401                  	assign Sm_ERR = CurState == 2'b10;
143402                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
143403                  	assign HdrSel_0 = SampleHdr;
143404                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
143405                  	assign HdrReg1_RouteId = u_7c15;
143406                  	assign HdrReg_RouteId = HdrReg1_RouteId;
143407                  	assign HdrReg1_Opc = u_ad40;
143408                  	assign HdrReg_Opc = HdrReg1_Opc;
143409                  	assign HdrReg1_Len1 = u_c280;
143410                  	assign HdrReg_Len1 = HdrReg1_Len1;
143411                  	assign HdrReg1_Addr = u_5057;
143412                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
143413                  	rsnoc_z_H_R_N_T_U_P_Ps_220be6f8 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
143414                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
143415                  	assign PreDataCe_0 = FirstDataCy;
143416                  	assign PreDataFld = PreDataWord_0;
143417                  	assign u_3795 = PreDataFld;
143418                  	assign u_828c = u_3795 [127:96];
143419                  	assign upreStrm_AddrLsb = u_828c [18:12];
143420                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
143421                  	assign CurIsUnLock = ~ Rx_Data [219] &amp; Rx_Vld &amp; Rx_Head;
143422                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
143423                  	assign RxPld = Rx_Data [145:0];
143424                  	assign u_324d = RxPld [143:0];
143425                  	assign u_2393 = u_324d;
143426                  	assign u_e423 = u_2393 [142:139];
143427                  	assign u_b175 = u_e423;
143428                  	assign IsStrmFld = u_b175 == 4'b1101;
143429                  	assign u_606e = Rx_Data [201:198];
143430                  	assign u_5878 = Rx_Data [195:189];
143431                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_606e == 4'b1000 &amp; u_5878 == 7'b0000011 &amp; Rx_Data [219];
143432                  	assign HdrReg_Addr =
143433                  		ObsStrm ?
143434                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
143435                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
143436                  	assign HdrReg1_User = u_9d98;
143437                  	assign HdrReg_User = HdrReg1_User;
143438                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
143439                  	assign Sm_HDR = CurState == 2'b01;
143440                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
143441                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
143442                  	assign ObsTx_Data = { ObsLcl_Data };
143443                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143444     1/1          		if ( ! Sys_Clk_RstN )
143445     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
143446     1/1          		else if ( HdrCe_0 )
143447     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [218:202] );</font>
                        MISSING_ELSE
143448                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143449     1/1          		if ( ! Sys_Clk_RstN )
143450     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
143451     1/1          		else if ( HdrCe_0 )
143452     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [201:198] );</font>
                        MISSING_ELSE
143453                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143454     1/1          		if ( ! Sys_Clk_RstN )
143455     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
143456     1/1          		else if ( HdrCe_0 )
143457     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [195:189] );</font>
                        MISSING_ELSE
143458                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143459     1/1          		if ( ! Sys_Clk_RstN )
143460     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
143461     1/1          		else if ( HdrCe_0 )
143462     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [188:157] );</font>
                        MISSING_ELSE
143463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143464     1/1          		if ( ! Sys_Clk_RstN )
143465     1/1          			PreDataWord_0 &lt;= #1.0 ( 128'b0 );
143466     1/1          		else if ( PreDataCe_0 )
143467     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
143468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143469     1/1          		if ( ! Sys_Clk_RstN )
143470     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
143471     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143472     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
143473                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
143474                  		.Clk( Sys_Clk )
143475                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143476                  	,	.Clk_En( Sys_Clk_En )
143477                  	,	.Clk_EnS( Sys_Clk_EnS )
143478                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143479                  	,	.Clk_RstN( Sys_Clk_RstN )
143480                  	,	.Clk_Tm( Sys_Clk_Tm )
143481                  	,	.En( Rx_Vld &amp; Rx_Rdy )
143482                  	,	.O( OnGoingStrm )
143483                  	,	.Reset( CurIsUnLock )
143484                  	,	.Set( CurIsStrm )
143485                  	);
143486                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143487     1/1          		if ( ! Sys_Clk_RstN )
143488     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
143489     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
143490     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
143491                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143492     1/1          		if ( ! Sys_Clk_RstN )
143493     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
143494     1/1          		else if ( HdrCe_0 )
143495     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [156:149] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_256120_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2930.html#inst_tag_256120" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143352
 EXPRESSION (HdrCe_0 ? u_e072 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143432
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_256120_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2930.html#inst_tag_256120" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">8</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1216</td>
<td class="rt">16</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">8</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1216</td>
<td class="rt">16</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">608</td>
<td class="rt">8</td>
<td class="rt">1.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[219:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_256120_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2930.html#inst_tag_256120" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">143352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">143432</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143444</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143449</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143454</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143469</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143487</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143492</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143352     	assign StatusReg = HdrCe_0 ? u_e072 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143432     	assign HdrReg_Addr =
           	                    
143433     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
143434     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
143435     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143378     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143379     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
143380     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143381     			u_a43 <= #1.0 ( u_e072 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143444     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143445     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
143446     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143447     			u_7c15 <= #1.0 ( Rx_Data [218:202] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143449     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143450     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
143451     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143452     			u_ad40 <= #1.0 ( Rx_Data [201:198] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143454     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143455     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143456     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143457     			u_c280 <= #1.0 ( Rx_Data [195:189] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143459     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143460     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
143461     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143462     			u_5057 <= #1.0 ( Rx_Data [188:157] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143465     			PreDataWord_0 <= #1.0 ( 128'b0 );
           <font color = "green">			==></font>
143466     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
143467     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143470     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
143471     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143472     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143487     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143488     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
143489     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
143490     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143492     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
143493     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
143494     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
143495     			u_9d98 <= #1.0 ( Rx_Data [156:149] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_256120">
    <li>
      <a href="#inst_tag_256120_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_256120_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_256120_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_256120_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_256121">
    <li>
      <a href="#inst_tag_256121_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_256121_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_256121_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_256121_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_256122">
    <li>
      <a href="#inst_tag_256122_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_256122_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_256122_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_256122_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_256123">
    <li>
      <a href="#inst_tag_256123_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_256123_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_256123_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_256123_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_E_U_U_628bfc7c">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
