<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_port" family="Cyclone" style="COMPLEX"
    fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GN37ALZBS4">
        <generic name="WIDTH" value="1"/>
        <generic name="HDLTYPE" value="STD_LOGIC"/>
        <port name="input" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="output" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GN37ALZBS4.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNA5S4SQDN">
        <generic name="WIDTH" value="8"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNA5S4SQDN.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNJVFJM3AT">
        <generic name="WIDTH" value="9"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(9-1 downto 0)" width="9" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(9-1 downto 0)" width="9" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNJVFJM3AT.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNBO6OMO5Y">
        <generic name="WIDTH" value="16"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNBO6OMO5Y.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNLA26EJAH">
        <generic name="WIDTH" value="11"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNLA26EJAH.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNEPKLLZKY">
        <generic name="WIDTH" value="32"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(32-1 downto 0)" width="32" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(32-1 downto 0)" width="32" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNEPKLLZKY.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNU6ZT2WRZ">
        <generic name="WIDTH" value="40"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(40-1 downto 0)" width="40" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(40-1 downto 0)" width="40" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNU6ZT2WRZ.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNH2FMNPFF">
        <generic name="WIDTH" value="35"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(35-1 downto 0)" width="35" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(35-1 downto 0)" width="35" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNH2FMNPFF.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_port_GNKZFR37ZH">
        <generic name="WIDTH" value="13"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(13-1 downto 0)" width="13" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(13-1 downto 0)" width="13" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNKZFR37ZH.vhd"/>
    </instance>
    <parameter-static name="EXPORT" default="true" type="STRING"/>
    <parameter-static name="PIN" default="" type="STRING"/>
    <parameter-static name="PORTTYPE" default="Input" type="STRING"/>
    <parameter-static name="WIDTH" default="8" type="NATURAL"/>
    <parameter-static name="HDLTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
</jvgen>
