[2025-04-14 19:58:35 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv  && unbuffer vvp a.out  
Tempo = 0, clk = 0, PCNext = 00000000, PC = 00000000
Tempo = 5, clk = 1, PCNext = 00000000, PC = 00000000
Tempo = 10, clk = 0, PCNext = 00000004, PC = 00000000
Tempo = 15, clk = 1, PCNext = 00000004, PC = 00000004
Tempo = 20, clk = 0, PCNext = 00000008, PC = 00000004
Tempo = 25, clk = 1, PCNext = 00000008, PC = 00000008
testbench.sv:31: $finish called at 30 (1s)
Tempo = 30, clk = 0, PCNext = 00000008, PC = 00000008