{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 17:35:34 2012 " "Info: Processing started: Fri Sep 07 17:35:34 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/ simulation " "Info: Generated file CPU.vo in folder \"F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_slow.vo F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/ simulation " "Info: Generated file CPU_6_1200mv_0c_slow.vo in folder \"F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vo F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/ simulation " "Info: Generated file CPU_min_1200mv_0c_fast.vo in folder \"F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_v.sdo F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/ simulation " "Info: Generated file CPU_v.sdo in folder \"F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_v_slow.sdo F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/ simulation " "Info: Generated file CPU_6_1200mv_0c_v_slow.sdo in folder \"F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_v_fast.sdo F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/ simulation " "Info: Generated file CPU_min_1200mv_0c_v_fast.sdo in folder \"F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 17:35:51 2012 " "Info: Processing ended: Fri Sep 07 17:35:51 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
