INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_multimode
INFO: [VRFC 10-2458] undeclared symbol wn_rd_en, assumed default net type wire [E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/fft_multimode.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/in_resort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_resort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sources_1/new/sram_2x16x512bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_2x16x512bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/fft_pipeline_multimode/fft_pipeline_multimode.srcs/sim_1/new/tb_fft_multimode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_multimode
