Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:43:12 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.51
  Critical Path Slack:          -0.12
  Critical Path Clk Period:      1.30
  Total Negative Slack:         -0.24
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INTERNAL'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          1.01
  Critical Path Slack:           0.03
  Critical Path Clk Period:      1.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.24
  Total Hold Violation:        -40.78
  No. of Hold Violations:      176.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.28
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      1.30
  Total Negative Slack:         -2.14
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                350
  Buf/Inv Cell Count:              38
  Buf Cell Count:                   2
  Inv Cell Count:                  36
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       246
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      538.785288
  Noncombinational Area:   833.592340
  Buf/Inv Area:             50.574656
  Total Buffer Area:             4.07
  Total Inverter Area:          46.51
  Macro/Black Box Area: 209907.328125
  Net Area:                918.722843
  -----------------------------------
  Cell Area:            211279.705753
  Design Area:          212198.428595


  Design Rules
  -----------------------------------
  Total Number of Nets:           480
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  3.39
  Mapping Optimization:               63.10
  -----------------------------------------
  Overall Compile Time:               74.62
  Overall Compile Wall Clock Time:    75.61

  --------------------------------------------------------------------

  Design  WNS: 0.24  TNS: 2.38  Number of Violating Paths: 12


  Design (Hold)  WNS: 0.24  TNS: 40.78  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
