{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 20:34:34 2008 " "Info: Processing started: Fri Dec 26 20:34:34 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dlock -c dlock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dlock -c dlock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dl_control:CONTROL\|cnt_clk2 " "Info: Detected ripple clock \"dl_control:CONTROL\|cnt_clk2\" as buffer" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 21 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_control:CONTROL\|cnt_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[0\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[0\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[1\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[1\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[0\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[0\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[1\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[1\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[7\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[7\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[7\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[7\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "dl_coder:CODER\|Equal0~128 " "Info: Detected gated clock \"dl_coder:CODER\|Equal0~128\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|Equal0~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[9\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[9\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[9\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[9\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "dl_coder:CODER\|Equal0~129 " "Info: Detected gated clock \"dl_coder:CODER\|Equal0~129\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|Equal0~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[6\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[6\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[6\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[6\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[2\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[2\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[2\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[2\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[5\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[5\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[5\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[5\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[3\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[3\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[3\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[3\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[4\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[4\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_2\[8\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_2\[8\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[8\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[8\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "dl_coder:CODER\|key_in_1\[4\] " "Info: Detected ripple clock \"dl_coder:CODER\|key_in_1\[4\]\" as buffer" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|key_in_1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "dl_coder:CODER\|Equal0~130 " "Info: Detected gated clock \"dl_coder:CODER\|Equal0~130\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|Equal0~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "dl_coder:CODER\|Equal0~132 " "Info: Detected gated clock \"dl_coder:CODER\|Equal0~132\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|Equal0~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "dl_coder:CODER\|Equal0~131 " "Info: Detected gated clock \"dl_coder:CODER\|Equal0~131\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|Equal0~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "dl_coder:CODER\|Equal0~133 " "Info: Detected gated clock \"dl_coder:CODER\|Equal0~133\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "dl_coder:CODER\|Equal0~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register dl_counter:CONUTER\|cnt\[1\] register dl_reg:REG\|m0\[1\] 62.28 MHz 16.056 ns Internal " "Info: Clock \"clk\" has Internal fmax of 62.28 MHz between source register \"dl_counter:CONUTER\|cnt\[1\]\" and destination register \"dl_reg:REG\|m0\[1\]\" (period= 16.056 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.947 ns + Longest register register " "Info: + Longest register to register delay is 1.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dl_counter:CONUTER\|cnt\[1\] 1 REG LCFF_X21_Y31_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y31_N9; Fanout = 10; REG Node = 'dl_counter:CONUTER\|cnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { dl_counter:CONUTER|cnt[1] } "NODE_NAME" } } { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.275 ns) 0.602 ns dl_reg:REG\|m0\[3\]~37 2 COMB LCCOMB_X21_Y31_N16 4 " "Info: 2: + IC(0.327 ns) + CELL(0.275 ns) = 0.602 ns; Loc. = LCCOMB_X21_Y31_N16; Fanout = 4; COMB Node = 'dl_reg:REG\|m0\[3\]~37'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { dl_counter:CONUTER|cnt[1] dl_reg:REG|m0[3]~37 } "NODE_NAME" } } { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.660 ns) 1.947 ns dl_reg:REG\|m0\[1\] 3 REG LCFF_X20_Y30_N1 1 " "Info: 3: + IC(0.685 ns) + CELL(0.660 ns) = 1.947 ns; Loc. = LCFF_X20_Y30_N1; Fanout = 1; REG Node = 'dl_reg:REG\|m0\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { dl_reg:REG|m0[3]~37 dl_reg:REG|m0[1] } "NODE_NAME" } } { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.935 ns ( 48.02 % ) " "Info: Total cell delay = 0.935 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 51.98 % ) " "Info: Total interconnect delay = 1.012 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { dl_counter:CONUTER|cnt[1] dl_reg:REG|m0[3]~37 dl_reg:REG|m0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { dl_counter:CONUTER|cnt[1] {} dl_reg:REG|m0[3]~37 {} dl_reg:REG|m0[1] {} } { 0.000ns 0.327ns 0.685ns } { 0.000ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.867 ns - Smallest " "Info: - Smallest clock skew is -5.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns dl_reg:REG\|m0\[1\] 3 REG LCFF_X20_Y30_N1 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X20_Y30_N1; Fanout = 1; REG Node = 'dl_reg:REG\|m0\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk~clkctrl dl_reg:REG|m0[1] } "NODE_NAME" } } { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl dl_reg:REG|m0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} dl_reg:REG|m0[1] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.538 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.787 ns) 3.525 ns dl_coder:CODER\|key_in_1\[1\] 2 REG LCFF_X22_Y30_N25 2 " "Info: 2: + IC(1.739 ns) + CELL(0.787 ns) = 3.525 ns; Loc. = LCFF_X22_Y30_N25; Fanout = 2; REG Node = 'dl_coder:CODER\|key_in_1\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk dl_coder:CODER|key_in_1[1] } "NODE_NAME" } } { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.438 ns) 4.291 ns dl_coder:CODER\|Equal0~128 3 COMB LCCOMB_X22_Y30_N6 1 " "Info: 3: + IC(0.328 ns) + CELL(0.438 ns) = 4.291 ns; Loc. = LCCOMB_X22_Y30_N6; Fanout = 1; COMB Node = 'dl_coder:CODER\|Equal0~128'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 4.683 ns dl_coder:CODER\|Equal0~130 4 COMB LCCOMB_X22_Y30_N0 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 4.683 ns; Loc. = LCCOMB_X22_Y30_N0; Fanout = 1; COMB Node = 'dl_coder:CODER\|Equal0~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 5.496 ns dl_coder:CODER\|Equal0 5 COMB LCCOMB_X21_Y31_N0 9 " "Info: 5: + IC(0.663 ns) + CELL(0.150 ns) = 5.496 ns; Loc. = LCCOMB_X21_Y31_N0; Fanout = 9; COMB Node = 'dl_coder:CODER\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.000 ns) 6.985 ns dl_coder:CODER\|Equal0~clkctrl 6 COMB CLKCTRL_G10 3 " "Info: 6: + IC(1.489 ns) + CELL(0.000 ns) = 6.985 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'dl_coder:CODER\|Equal0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 8.538 ns dl_counter:CONUTER\|cnt\[1\] 7 REG LCFF_X21_Y31_N9 10 " "Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 8.538 ns; Loc. = LCFF_X21_Y31_N9; Fanout = 10; REG Node = 'dl_counter:CONUTER\|cnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[1] } "NODE_NAME" } } { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 35.85 % ) " "Info: Total cell delay = 3.061 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.477 ns ( 64.15 % ) " "Info: Total interconnect delay = 5.477 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { clk dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.538 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_1[1] {} dl_coder:CODER|Equal0~128 {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[1] {} } { 0.000ns 0.000ns 1.739ns 0.328ns 0.242ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl dl_reg:REG|m0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} dl_reg:REG|m0[1] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { clk dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.538 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_1[1] {} dl_coder:CODER|Equal0~128 {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[1] {} } { 0.000ns 0.000ns 1.739ns 0.328ns 0.242ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } } { "dl_reg.vhd" "" { Text "E:/dlock/dl_reg.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { dl_counter:CONUTER|cnt[1] dl_reg:REG|m0[3]~37 dl_reg:REG|m0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { dl_counter:CONUTER|cnt[1] {} dl_reg:REG|m0[3]~37 {} dl_reg:REG|m0[1] {} } { 0.000ns 0.327ns 0.685ns } { 0.000ns 0.275ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl dl_reg:REG|m0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} dl_reg:REG|m0[1] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { clk dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.538 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_1[1] {} dl_coder:CODER|Equal0~128 {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[1] {} } { 0.000ns 0.000ns 1.739ns 0.328ns 0.242ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dl_counter:CONUTER\|cnt\[0\] dl_counter:CONUTER\|cnt\[0\] clk 444 ps " "Info: Found hold time violation between source  pin or register \"dl_counter:CONUTER\|cnt\[0\]\" and destination pin or register \"dl_counter:CONUTER\|cnt\[0\]\" for clock \"clk\" (Hold time is 444 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.835 ns + Largest " "Info: + Largest clock skew is 0.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.538 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.787 ns) 3.525 ns dl_coder:CODER\|key_in_1\[1\] 2 REG LCFF_X22_Y30_N25 2 " "Info: 2: + IC(1.739 ns) + CELL(0.787 ns) = 3.525 ns; Loc. = LCFF_X22_Y30_N25; Fanout = 2; REG Node = 'dl_coder:CODER\|key_in_1\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk dl_coder:CODER|key_in_1[1] } "NODE_NAME" } } { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.438 ns) 4.291 ns dl_coder:CODER\|Equal0~128 3 COMB LCCOMB_X22_Y30_N6 1 " "Info: 3: + IC(0.328 ns) + CELL(0.438 ns) = 4.291 ns; Loc. = LCCOMB_X22_Y30_N6; Fanout = 1; COMB Node = 'dl_coder:CODER\|Equal0~128'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 4.683 ns dl_coder:CODER\|Equal0~130 4 COMB LCCOMB_X22_Y30_N0 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 4.683 ns; Loc. = LCCOMB_X22_Y30_N0; Fanout = 1; COMB Node = 'dl_coder:CODER\|Equal0~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 5.496 ns dl_coder:CODER\|Equal0 5 COMB LCCOMB_X21_Y31_N0 9 " "Info: 5: + IC(0.663 ns) + CELL(0.150 ns) = 5.496 ns; Loc. = LCCOMB_X21_Y31_N0; Fanout = 9; COMB Node = 'dl_coder:CODER\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.000 ns) 6.985 ns dl_coder:CODER\|Equal0~clkctrl 6 COMB CLKCTRL_G10 3 " "Info: 6: + IC(1.489 ns) + CELL(0.000 ns) = 6.985 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'dl_coder:CODER\|Equal0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 8.538 ns dl_counter:CONUTER\|cnt\[0\] 7 REG LCFF_X21_Y31_N29 11 " "Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 8.538 ns; Loc. = LCFF_X21_Y31_N29; Fanout = 11; REG Node = 'dl_counter:CONUTER\|cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 35.85 % ) " "Info: Total cell delay = 3.061 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.477 ns ( 64.15 % ) " "Info: Total interconnect delay = 5.477 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { clk dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.538 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_1[1] {} dl_coder:CODER|Equal0~128 {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 1.739ns 0.328ns 0.242ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.703 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.787 ns) 3.525 ns dl_coder:CODER\|key_in_2\[9\] 2 REG LCFF_X22_Y30_N1 1 " "Info: 2: + IC(1.739 ns) + CELL(0.787 ns) = 3.525 ns; Loc. = LCFF_X22_Y30_N1; Fanout = 1; REG Node = 'dl_coder:CODER\|key_in_2\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk dl_coder:CODER|key_in_2[9] } "NODE_NAME" } } { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 3.848 ns dl_coder:CODER\|Equal0~130 3 COMB LCCOMB_X22_Y30_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 3.848 ns; Loc. = LCCOMB_X22_Y30_N0; Fanout = 1; COMB Node = 'dl_coder:CODER\|Equal0~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { dl_coder:CODER|key_in_2[9] dl_coder:CODER|Equal0~130 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 4.661 ns dl_coder:CODER\|Equal0 4 COMB LCCOMB_X21_Y31_N0 9 " "Info: 4: + IC(0.663 ns) + CELL(0.150 ns) = 4.661 ns; Loc. = LCCOMB_X21_Y31_N0; Fanout = 9; COMB Node = 'dl_coder:CODER\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.000 ns) 6.150 ns dl_coder:CODER\|Equal0~clkctrl 5 COMB CLKCTRL_G10 3 " "Info: 5: + IC(1.489 ns) + CELL(0.000 ns) = 6.150 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'dl_coder:CODER\|Equal0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 7.703 ns dl_counter:CONUTER\|cnt\[0\] 6 REG LCFF_X21_Y31_N29 11 " "Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 7.703 ns; Loc. = LCFF_X21_Y31_N29; Fanout = 11; REG Node = 'dl_counter:CONUTER\|cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.796 ns ( 36.30 % ) " "Info: Total cell delay = 2.796 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.907 ns ( 63.70 % ) " "Info: Total interconnect delay = 4.907 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.703 ns" { clk dl_coder:CODER|key_in_2[9] dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.703 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_2[9] {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 1.739ns 0.000ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.323ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { clk dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.538 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_1[1] {} dl_coder:CODER|Equal0~128 {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 1.739ns 0.328ns 0.242ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.703 ns" { clk dl_coder:CODER|key_in_2[9] dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.703 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_2[9] {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 1.739ns 0.000ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.323ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dl_counter:CONUTER\|cnt\[0\] 1 REG LCFF_X21_Y31_N29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y31_N29; Fanout = 11; REG Node = 'dl_counter:CONUTER\|cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns dl_counter:CONUTER\|cnt\[0\]~66 2 COMB LCCOMB_X21_Y31_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X21_Y31_N28; Fanout = 1; COMB Node = 'dl_counter:CONUTER\|cnt\[0\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { dl_counter:CONUTER|cnt[0] dl_counter:CONUTER|cnt[0]~66 } "NODE_NAME" } } { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns dl_counter:CONUTER\|cnt\[0\] 3 REG LCFF_X21_Y31_N29 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X21_Y31_N29; Fanout = 11; REG Node = 'dl_counter:CONUTER\|cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dl_counter:CONUTER|cnt[0]~66 dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { dl_counter:CONUTER|cnt[0] dl_counter:CONUTER|cnt[0]~66 dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { dl_counter:CONUTER|cnt[0] {} dl_counter:CONUTER|cnt[0]~66 {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dl_counter.vhd" "" { Text "E:/dlock/dl_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { clk dl_coder:CODER|key_in_1[1] dl_coder:CODER|Equal0~128 dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.538 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_1[1] {} dl_coder:CODER|Equal0~128 {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 1.739ns 0.328ns 0.242ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.703 ns" { clk dl_coder:CODER|key_in_2[9] dl_coder:CODER|Equal0~130 dl_coder:CODER|Equal0 dl_coder:CODER|Equal0~clkctrl dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.703 ns" { clk {} clk~combout {} dl_coder:CODER|key_in_2[9] {} dl_coder:CODER|Equal0~130 {} dl_coder:CODER|Equal0 {} dl_coder:CODER|Equal0~clkctrl {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 1.739ns 0.000ns 0.663ns 1.489ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.323ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { dl_counter:CONUTER|cnt[0] dl_counter:CONUTER|cnt[0]~66 dl_counter:CONUTER|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { dl_counter:CONUTER|cnt[0] {} dl_counter:CONUTER|cnt[0]~66 {} dl_counter:CONUTER|cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "dl_coder:CODER\|code_out\[1\] key_in\[4\] clk 6.757 ns register " "Info: tsu for register \"dl_coder:CODER\|code_out\[1\]\" (data pin = \"key_in\[4\]\", clock pin = \"clk\") is 6.757 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.464 ns + Longest pin register " "Info: + Longest pin to register delay is 9.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns key_in\[4\] 1 PIN PIN_AC10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 5; PIN Node = 'key_in\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[4] } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.856 ns) + CELL(0.398 ns) 7.094 ns dl_coder:CODER\|Equal2~64 2 COMB LCCOMB_X20_Y30_N26 2 " "Info: 2: + IC(5.856 ns) + CELL(0.398 ns) = 7.094 ns; Loc. = LCCOMB_X20_Y30_N26; Fanout = 2; COMB Node = 'dl_coder:CODER\|Equal2~64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.254 ns" { key_in[4] dl_coder:CODER|Equal2~64 } "NODE_NAME" } } { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 7.499 ns dl_coder:CODER\|Equal1~56 3 COMB LCCOMB_X20_Y30_N14 11 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 7.499 ns; Loc. = LCCOMB_X20_Y30_N14; Fanout = 11; COMB Node = 'dl_coder:CODER\|Equal1~56'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dl_coder:CODER|Equal2~64 dl_coder:CODER|Equal1~56 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.438 ns) 8.354 ns dl_coder:CODER\|U2~0 4 COMB LCCOMB_X21_Y30_N12 4 " "Info: 4: + IC(0.417 ns) + CELL(0.438 ns) = 8.354 ns; Loc. = LCCOMB_X21_Y30_N12; Fanout = 4; COMB Node = 'dl_coder:CODER\|U2~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { dl_coder:CODER|Equal1~56 dl_coder:CODER|U2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.660 ns) 9.464 ns dl_coder:CODER\|code_out\[1\] 5 REG LCFF_X20_Y30_N17 4 " "Info: 5: + IC(0.450 ns) + CELL(0.660 ns) = 9.464 ns; Loc. = LCFF_X20_Y30_N17; Fanout = 4; REG Node = 'dl_coder:CODER\|code_out\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { dl_coder:CODER|U2~0 dl_coder:CODER|code_out[1] } "NODE_NAME" } } { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.486 ns ( 26.27 % ) " "Info: Total cell delay = 2.486 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.978 ns ( 73.73 % ) " "Info: Total interconnect delay = 6.978 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.464 ns" { key_in[4] dl_coder:CODER|Equal2~64 dl_coder:CODER|Equal1~56 dl_coder:CODER|U2~0 dl_coder:CODER|code_out[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.464 ns" { key_in[4] {} key_in[4]~combout {} dl_coder:CODER|Equal2~64 {} dl_coder:CODER|Equal1~56 {} dl_coder:CODER|U2~0 {} dl_coder:CODER|code_out[1] {} } { 0.000ns 0.000ns 5.856ns 0.255ns 0.417ns 0.450ns } { 0.000ns 0.840ns 0.398ns 0.150ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns dl_coder:CODER\|code_out\[1\] 3 REG LCFF_X20_Y30_N17 4 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X20_Y30_N17; Fanout = 4; REG Node = 'dl_coder:CODER\|code_out\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk~clkctrl dl_coder:CODER|code_out[1] } "NODE_NAME" } } { "dl_coder.vhd" "" { Text "E:/dlock/dl_coder.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl dl_coder:CODER|code_out[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} dl_coder:CODER|code_out[1] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.464 ns" { key_in[4] dl_coder:CODER|Equal2~64 dl_coder:CODER|Equal1~56 dl_coder:CODER|U2~0 dl_coder:CODER|code_out[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.464 ns" { key_in[4] {} key_in[4]~combout {} dl_coder:CODER|Equal2~64 {} dl_coder:CODER|Equal1~56 {} dl_coder:CODER|U2~0 {} dl_coder:CODER|code_out[1] {} } { 0.000ns 0.000ns 5.856ns 0.255ns 0.417ns 0.450ns } { 0.000ns 0.840ns 0.398ns 0.150ns 0.438ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl dl_coder:CODER|code_out[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} dl_coder:CODER|code_out[1] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk warn dl_control:CONTROL\|warn 7.193 ns register " "Info: tco from clock \"clk\" to destination pin \"warn\" through register \"dl_control:CONTROL\|warn\" is 7.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns dl_control:CONTROL\|warn 3 REG LCFF_X19_Y31_N29 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X19_Y31_N29; Fanout = 2; REG Node = 'dl_control:CONTROL\|warn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl dl_control:CONTROL|warn } "NODE_NAME" } } { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl dl_control:CONTROL|warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} dl_control:CONTROL|warn {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.269 ns + Longest register pin " "Info: + Longest register to pin delay is 4.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dl_control:CONTROL\|warn 1 REG LCFF_X19_Y31_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y31_N29; Fanout = 2; REG Node = 'dl_control:CONTROL\|warn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { dl_control:CONTROL|warn } "NODE_NAME" } } { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(2.612 ns) 4.269 ns warn 2 PIN PIN_J8 0 " "Info: 2: + IC(1.657 ns) + CELL(2.612 ns) = 4.269 ns; Loc. = PIN_J8; Fanout = 0; PIN Node = 'warn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { dl_control:CONTROL|warn warn } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 61.19 % ) " "Info: Total cell delay = 2.612 ns ( 61.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 38.81 % ) " "Info: Total interconnect delay = 1.657 ns ( 38.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { dl_control:CONTROL|warn warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.269 ns" { dl_control:CONTROL|warn {} warn {} } { 0.000ns 1.657ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl dl_control:CONTROL|warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} dl_control:CONTROL|warn {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { dl_control:CONTROL|warn warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.269 ns" { dl_control:CONTROL|warn {} warn {} } { 0.000ns 1.657ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "dl_control:CONTROL\|warn off_al clk 0.320 ns register " "Info: th for register \"dl_control:CONTROL\|warn\" (data pin = \"off_al\", clock pin = \"clk\") is 0.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns dl_control:CONTROL\|warn 3 REG LCFF_X19_Y31_N29 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X19_Y31_N29; Fanout = 2; REG Node = 'dl_control:CONTROL\|warn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl dl_control:CONTROL|warn } "NODE_NAME" } } { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl dl_control:CONTROL|warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} dl_control:CONTROL|warn {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.620 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns off_al 1 PIN PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'off_al'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { off_al } "NODE_NAME" } } { "dlock.vhd" "" { Text "E:/dlock/dlock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.150 ns) 2.536 ns dl_control:CONTROL\|Selector11~33 2 COMB LCCOMB_X19_Y31_N28 1 " "Info: 2: + IC(1.407 ns) + CELL(0.150 ns) = 2.536 ns; Loc. = LCCOMB_X19_Y31_N28; Fanout = 1; COMB Node = 'dl_control:CONTROL\|Selector11~33'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { off_al dl_control:CONTROL|Selector11~33 } "NODE_NAME" } } { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.620 ns dl_control:CONTROL\|warn 3 REG LCFF_X19_Y31_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.620 ns; Loc. = LCFF_X19_Y31_N29; Fanout = 2; REG Node = 'dl_control:CONTROL\|warn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dl_control:CONTROL|Selector11~33 dl_control:CONTROL|warn } "NODE_NAME" } } { "dl_control.vhd" "" { Text "E:/dlock/dl_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 46.30 % ) " "Info: Total cell delay = 1.213 ns ( 46.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.407 ns ( 53.70 % ) " "Info: Total interconnect delay = 1.407 ns ( 53.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { off_al dl_control:CONTROL|Selector11~33 dl_control:CONTROL|warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { off_al {} off_al~combout {} dl_control:CONTROL|Selector11~33 {} dl_control:CONTROL|warn {} } { 0.000ns 0.000ns 1.407ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl dl_control:CONTROL|warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} dl_control:CONTROL|warn {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { off_al dl_control:CONTROL|Selector11~33 dl_control:CONTROL|warn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { off_al {} off_al~combout {} dl_control:CONTROL|Selector11~33 {} dl_control:CONTROL|warn {} } { 0.000ns 0.000ns 1.407ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Allocated 116 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 20:34:35 2008 " "Info: Processing ended: Fri Dec 26 20:34:35 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
