--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml spec_top_fmc_tdc.twx spec_top_fmc_tdc.ncd -o
spec_top_fmc_tdc.twr spec_top_fmc_tdc.pcf

Design file:              spec_top_fmc_tdc.ncd
Physical constraint file: spec_top_fmc_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_dmtd_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: pllout_clk_fb_dmtd
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9018 paths analyzed, 1707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.672ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd (SLICE_X7Y103.A5), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.605ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.455 - 0.487)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
    SLICE_X13Y109.B2     net (fanout=6)        4.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
    SLICE_X13Y109.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o11
    SLICE_X10Y110.C3     net (fanout=1)        0.516   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o1
    SLICE_X10Y110.C      Tilo                  0.204   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4-In2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o12
    SLICE_X7Y103.B4      net (fanout=1)        1.043   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o11
    SLICE_X7Y103.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o13
    SLICE_X7Y103.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state[3]_fifo_rd_Mux_29_o
    SLICE_X7Y103.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (1.491ns logic, 6.114ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.230 - 0.258)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y110.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
    SLICE_X13Y109.B1     net (fanout=29)       1.687   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
    SLICE_X13Y109.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o11
    SLICE_X10Y110.C3     net (fanout=1)        0.516   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o1
    SLICE_X10Y110.C      Tilo                  0.204   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4-In2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o12
    SLICE_X7Y103.B4      net (fanout=1)        1.043   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o11
    SLICE_X7Y103.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o13
    SLICE_X7Y103.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state[3]_fifo_rd_Mux_29_o
    SLICE_X7Y103.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.435ns logic, 3.433ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o_17 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.230 - 0.247)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o_17 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y102.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<17>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o_17
    SLICE_X8Y107.B4      net (fanout=13)       1.572   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<17>
    SLICE_X8Y107.B       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4-In11
    SLICE_X10Y110.C4     net (fanout=4)        0.690   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4-In1
    SLICE_X10Y110.C      Tilo                  0.204   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4-In2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o12
    SLICE_X7Y103.B4      net (fanout=1)        1.043   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o11
    SLICE_X7Y103.B       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/Mmux_tx_state[3]_fifo_rd_Mux_29_o13
    SLICE_X7Y103.A5      net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state[3]_fifo_rd_Mux_29_o
    SLICE_X7Y103.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (1.381ns logic, 3.492ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_6 (SLICE_X22Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.158ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.466 - 0.487)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2
    SLICE_X13Y110.D4     net (fanout=2)        2.800   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2
    SLICE_X13Y110.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_cntr<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o1
    SLICE_X22Y109.SR     net (fanout=13)       3.221   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o
    SLICE_X22Y109.CLK    Tsrck                 0.431   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.158ns (1.137ns logic, 6.021ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.706ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.466 - 0.487)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X13Y110.D6     net (fanout=3)        2.348   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X13Y110.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_cntr<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o1
    SLICE_X22Y109.SR     net (fanout=13)       3.221   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o
    SLICE_X22Y109.CLK    Tsrck                 0.431   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.706ns (1.137ns logic, 5.569ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_5 (SLICE_X22Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.466 - 0.487)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2
    SLICE_X13Y110.D4     net (fanout=2)        2.800   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_reset/sync2
    SLICE_X13Y110.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_cntr<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o1
    SLICE_X22Y109.SR     net (fanout=13)       3.221   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o
    SLICE_X22Y109.CLK    Tsrck                 0.425   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (1.131ns logic, 6.021ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.466 - 0.487)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X13Y110.D6     net (fanout=3)        2.348   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
    SLICE_X13Y110.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_cntr<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o1
    SLICE_X22Y109.SR     net (fanout=13)       3.221   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/reset_synced_txclk_mdio_mcr_pdown_synced_OR_210_o
    SLICE_X22Y109.CLK    Tsrck                 0.425   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_odata_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (1.131ns logic, 5.569ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_4 (SLICE_X48Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AMUX    Tshcko                0.244   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_sync1
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    SLICE_X48Y48.CE      net (fanout=16)       0.182   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    SLICE_X48Y48.CLK     Tckce       (-Th)     0.108   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec<4>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_4
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.136ns logic, 0.182ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_3 (SLICE_X48Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AMUX    Tshcko                0.244   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_sync1
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    SLICE_X48Y48.CE      net (fanout=16)       0.182   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    SLICE_X48Y48.CLK     Tckce       (-Th)     0.104   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec<4>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_3
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.140ns logic, 0.182ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_2 (SLICE_X48Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AMUX    Tshcko                0.244   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_sync1
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    SLICE_X48Y48.CE      net (fanout=16)       0.182   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    SLICE_X48Y48.CLK     Tckce       (-Th)     0.102   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec<4>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_2
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.142ns logic, 0.182ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X2Y50.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X0Y45.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y50.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460989 paths analyzed, 9966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.955ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_12 (ILOGIC_X7Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.425ns (0.932 - 0.507)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    ILOGIC_X7Y1.SR       net (fanout=699)      7.164   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    ILOGIC_X7Y1.CLK0     Tisrck                0.734   N1113
                                                       cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_12
    -------------------------------------------------  ---------------------------
    Total                                      8.345ns (1.181ns logic, 7.164ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_13 (ILOGIC_X7Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.425ns (0.932 - 0.507)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    ILOGIC_X7Y0.SR       net (fanout=699)      7.164   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    ILOGIC_X7Y0.CLK0     Tisrck                0.734   N1112
                                                       cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_13
    -------------------------------------------------  ---------------------------
    Total                                      8.345ns (1.181ns logic, 7.164ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9_30 (SLICE_X16Y19.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_master_dat_30 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.574 - 0.576)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_master_dat_30 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_xwb_reg/r_master_dat<30>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_master_dat_30
    SLICE_X28Y33.D3      net (fanout=4)        4.749   cmp_tdc_mezz/cmp_xwb_reg/r_master_dat<30>
    SLICE_X28Y33.DMUX    Tilo                  0.251   cmp_tdc_mezz/cnx_master_out[1]_dat<9>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_dat<30>1
    SLICE_X16Y19.CX      net (fanout=17)       2.372   cmp_tdc_mezz/cnx_master_out[1]_dat<30>
    SLICE_X16Y19.CLK     Tdick                 0.136   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9_30
    -------------------------------------------------  ---------------------------
    Total                                      7.916ns (0.795ns logic, 7.121ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.482 - 0.483)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.CQ      Tcko                  0.447   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X28Y33.D5      net (fanout=100)      2.008   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X28Y33.DMUX    Tilo                  0.251   cmp_tdc_mezz/cnx_master_out[1]_dat<9>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_dat<30>1
    SLICE_X16Y19.CX      net (fanout=17)       2.372   cmp_tdc_mezz/cnx_master_out[1]_dat<30>
    SLICE_X16Y19.CLK     Tdick                 0.136   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9_30
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (0.834ns logic, 4.380ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/ram/Mram_ram (RAMB8_X3Y24.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_15 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_15 to cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<16>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_15
    RAMB8_X3Y24.DIBDI2   net (fanout=1)        0.229   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<15>
    RAMB8_X3Y24.CLKAWRCLKTrckd_DIB   (-Th)     0.053   cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
                                                       cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.145ns logic, 0.229ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1 (SLICE_X46Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2 to cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
    SLICE_X46Y46.AX      net (fanout=1)        0.144   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
    SLICE_X46Y46.CLK     Tckdi       (-Th)    -0.048   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1 (SLICE_X15Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 to cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y66.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0
    SLICE_X15Y66.BX      net (fanout=1)        0.136   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<0>
    SLICE_X15Y66.CLK     Tckdi       (-Th)    -0.059   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X2Y50.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X0Y45.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y50.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP         
"cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" 
TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.873ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X25Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A6      net (fanout=66)       1.188   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X25Y40.SR      net (fanout=457)      4.729   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X25Y40.CLK     Trck                  0.289   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (0.956ns logic, 5.917ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12 (SLICE_X29Y20.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c_2 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c_2 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.CQ       Tcko                  0.408   cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c<3>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c_2
    SLICE_X33Y29.D5      net (fanout=3)        3.172   cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c<2>
    SLICE_X33Y29.D       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out48
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out481
    SLICE_X31Y29.A2      net (fanout=2)        0.629   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out48
    SLICE_X31Y29.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out4816_SW1
    SLICE_X29Y20.B5      net (fanout=1)        1.422   N1417
    SLICE_X29Y20.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out4817
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (1.248ns logic, 5.223ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (SLICE_X29Y20.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c_3 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c_3 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.DQ       Tcko                  0.408   cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c<3>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c_3
    SLICE_X29Y27.B2      net (fanout=3)        3.406   cmp_tdc_mezz/cmp_wrabbit_synch/dac_p_c<3>
    SLICE_X29Y27.B       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out601
    SLICE_X29Y27.C4      net (fanout=2)        0.301   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out60
    SLICE_X29Y27.C       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out6017_SW1
    SLICE_X29Y20.D1      net (fanout=1)        1.496   N1375
    SLICE_X29Y20.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out6018
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.248ns logic, 5.203ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0 (SLICE_X20Y43.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en to cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.AQ      Tcko                  0.200   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en
    SLICE_X20Y43.AX      net (fanout=2)        0.204   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en
    SLICE_X20Y43.CLK     Tckdi       (-Th)    -0.048   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.248ns logic, 0.204ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/state_syncing_0 (SLICE_X22Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/state_syncing_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1 to cmp_tdc_mezz/cmp_wrabbit_synch/state_syncing_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.200   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_state_changed
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1
    SLICE_X22Y40.AX      net (fanout=5)        0.271   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1
    SLICE_X22Y40.CLK     Tckdi       (-Th)    -0.041   cmp_tdc_mezz/cmp_wrabbit_synch/state_syncing<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/state_syncing_0
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.241ns logic, 0.271ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X26Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_gray_0 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.AQ      Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_gray_0
    SLICE_X26Y84.AX      net (fanout=2)        0.502   cmp_tdc_clk_crossing/mfifo/w_idx_gray<0>
    SLICE_X26Y84.CLK     Tdh         (-Th)     0.070   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.128ns logic, 0.502ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP 
"tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.997ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1 (SLICE_X7Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.997ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.408   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1
    SLICE_X7Y59.D5       net (fanout=2)        1.890   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
    SLICE_X7Y59.D        Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT143
    SLICE_X7Y59.C6       net (fanout=1)        0.118   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT<1>
    SLICE_X7Y59.CLK      Tas                   0.322   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1_dpot
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.989ns logic, 2.008ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point fmc_eic_irq_synch_0 (SLICE_X24Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o (FF)
  Destination:          fmc_eic_irq_synch_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o to fmc_eic_irq_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.AQ      Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
                                                       cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X24Y45.AX      net (fanout=1)        2.083   cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X24Y45.CLK     Tdick                 0.136   fmc_eic_irq_synch<1>
                                                       fmc_eic_irq_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.544ns logic, 2.083ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_4 (SLICE_X28Y37.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_4 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_4 to cmp_tdc_clks_rsts_mgment/dac_word_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y34.CMUX    Tshcko                0.488   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<3>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_4
    SLICE_X28Y37.A1      net (fanout=2)        1.292   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<4>
    SLICE_X28Y37.CLK     Tas                   0.341   cmp_tdc_clks_rsts_mgment/dac_word<7>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT191
                                                       cmp_tdc_clks_rsts_mgment/dac_word_4
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.829ns logic, 1.292ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP "tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X44Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_gray_1 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y62.AQ      Tcko                  0.198   cmp_tdc_clk_crossing/sfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_gray_1
    SLICE_X44Y62.BX      net (fanout=1)        0.228   cmp_tdc_clk_crossing/sfifo/w_idx_gray<1>
    SLICE_X44Y62.CLK     Tdh         (-Th)     0.080   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.118ns logic, 0.228ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X44Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_gray_0 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.CMUX    Tshcko                0.244   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_gray_0
    SLICE_X44Y62.DX      net (fanout=1)        0.218   cmp_tdc_clk_crossing/sfifo/w_idx_gray<0>
    SLICE_X44Y62.CLK     Tdh         (-Th)     0.100   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.144ns logic, 0.218ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X44Y62.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.198   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4
    SLICE_X44Y62.CI      net (fanout=2)        0.128   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<4>
    SLICE_X44Y62.CLK     Tdh         (-Th)    -0.050   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.248ns logic, 0.128ns route)
                                                       (66.0% logic, 34.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1097 paths analyzed, 291 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.941ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync1 (SLICE_X50Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A6      net (fanout=66)       1.188   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X50Y18.SR      net (fanout=457)      7.843   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X50Y18.CLK     Trck                  0.243   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync1
    -------------------------------------------------  ---------------------------
    Total                                      9.941ns (0.910ns logic, 9.031ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync0 (SLICE_X50Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A6      net (fanout=66)       1.188   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X50Y18.SR      net (fanout=457)      7.843   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X50Y18.CLK     Trck                  0.232   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync0
    -------------------------------------------------  ---------------------------
    Total                                      9.930ns (0.899ns logic, 9.031ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync2 (SLICE_X50Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A6      net (fanout=66)       1.188   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X50Y18.SR      net (fanout=457)      7.843   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X50Y18.CLK     Trck                  0.209   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_sync2
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (0.876ns logic, 9.031ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0 (SLICE_X2Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y105.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0
    SLICE_X2Y105.AX      net (fanout=1)        0.162   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<0>
    SLICE_X2Y105.CLK     Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_1 (SLICE_X48Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_1 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_1 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.BQ      Tcko                  0.198   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<4>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_1
    SLICE_X48Y48.A5      net (fanout=1)        0.069   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<1>
    SLICE_X48Y48.CLK     Tah         (-Th)    -0.197   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec<4>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/mux281111
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_1
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.395ns logic, 0.069ns route)
                                                       (85.1% logic, 14.9% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24 (SLICE_X49Y39.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y39.AQ      Tcko                  0.234   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24
    SLICE_X49Y39.B6      net (fanout=3)        0.032   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<24>
    SLICE_X49Y39.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<26>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Mmux_cntr_utc[39]_adj_utc[39]_mux_34_OUT171
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.449ns logic, 0.032ns route)
                                                       (93.3% logic, 6.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP 
"clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.480ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem4_RAMC (SLICE_X22Y106.C6), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.520ns (requirement - data path)
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem4_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.480ns (Levels of Logic = 0)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y108.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    SLICE_X22Y106.C6     net (fanout=22)       5.089   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.480ns (0.391ns logic, 5.089ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem3_RAMA (SLICE_X22Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.737ns (requirement - data path)
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem3_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.263ns (Levels of Logic = 0)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y108.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    SLICE_X22Y110.A6     net (fanout=22)       4.872   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (0.391ns logic, 4.872ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem3_RAMC (SLICE_X22Y110.C6), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.966ns (requirement - data path)
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem3_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 0)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y108.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    SLICE_X22Y110.C6     net (fanout=22)       4.643   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (0.391ns logic, 4.643ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_6 (SLICE_X24Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.CQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_6
    SLICE_X24Y67.CX      net (fanout=1)        0.202   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<6>
    SLICE_X24Y67.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_6
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.246ns logic, 0.202ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_7 (SLICE_X24Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_7 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_7 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_7
    SLICE_X24Y67.DX      net (fanout=1)        0.202   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<7>
    SLICE_X24Y67.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_7
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.246ns logic, 0.202ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_3 (SLICE_X1Y108.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_3 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y108.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray<4>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_3
    SLICE_X1Y108.D5      net (fanout=2)        0.168   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray<3>
    SLICE_X1Y108.CLK     Tah         (-Th)    -0.155   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_x<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray<3>_rt
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_3
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.353ns logic, 0.168ns route)
                                                       (67.8% logic, 32.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP 
"U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 192 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.719ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (SLICE_X0Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A6      net (fanout=66)       1.188   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X0Y11.SR       net (fanout=457)      7.669   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X0Y11.CLK      Trck                  0.195   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      9.719ns (0.862ns logic, 8.857ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_2 (SLICE_X47Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A6      net (fanout=66)       1.188   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X47Y109.SR     net (fanout=457)      4.173   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X47Y109.CLK    Trck                  0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_2
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (0.956ns logic, 5.361ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_1 (SLICE_X47Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y82.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A6      net (fanout=66)       1.188   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y85.A       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X47Y109.SR     net (fanout=457)      4.173   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X47Y109.CLK    Trck                  0.269   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_out2in_1
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (0.936ns logic, 5.361ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP "U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3 (SLICE_X35Y110.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.AQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<4>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3
    SLICE_X35Y110.DX     net (fanout=2)        0.213   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<3>
    SLICE_X35Y110.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_3
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.257ns logic, 0.213ns route)
                                                       (54.7% logic, 45.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_4 (SLICE_X30Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.DQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<4>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_4
    SLICE_X30Y107.AX     net (fanout=2)        0.438   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<4>
    SLICE_X30Y107.CLK    Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_4
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.239ns logic, 0.438ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2 (SLICE_X35Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y110.BQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2
    SLICE_X35Y110.CX     net (fanout=2)        0.443   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<2>
    SLICE_X35Y110.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.257ns logic, 0.443ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO 
TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 141 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.309ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (SLICE_X10Y102.A1), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_eof (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_eof to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y104.BMUX   Tshcko                0.461   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_pending<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_eof
    SLICE_X27Y104.D1     net (fanout=6)        1.720   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_eof
    SLICE_X27Y104.DMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_pending<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/pcs_fab_o_dvalid1
    SLICE_X10Y102.A1     net (fanout=12)       2.526   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/rxpcs_fab_dvalid
    SLICE_X10Y102.CLK    Tas                   0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i_glue_set
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.063ns logic, 4.246ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_mask_write (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_mask_write to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y109.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_mask_write
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_mask_write
    SLICE_X27Y104.D2     net (fanout=21)       1.186   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_mask_write
    SLICE_X27Y104.DMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_pending<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/pcs_fab_o_dvalid1
    SLICE_X10Y102.A1     net (fanout=12)       2.526   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/rxpcs_fab_dvalid
    SLICE_X10Y102.CLK    Tas                   0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i_glue_set
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.993ns logic, 3.712ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.CMUX   Tshcko                0.461   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_ready
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error
    SLICE_X27Y104.D3     net (fanout=10)       0.926   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_error
    SLICE_X27Y104.DMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_pending<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/pcs_fab_o_dvalid1
    SLICE_X10Y102.A1     net (fanout=12)       2.526   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/rxpcs_fab_dvalid
    SLICE_X10Y102.CLK    Tas                   0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i_glue_set
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (1.063ns logic, 3.452ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1 (SLICE_X30Y61.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.754ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
    SLICE_X30Y61.CI      net (fanout=9)        4.298   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
    SLICE_X30Y61.CLK     Tds                   0.065   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (0.456ns logic, 4.298ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (SLICE_X4Y105.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y108.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_4
    SLICE_X10Y106.D1     net (fanout=1)        1.038   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<4>
    SLICE_X10Y106.D      Tilo                  0.203   U_GTP/gen_with_channel1.U_align_ch1/gtp_tx_en_pma_phase_align_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X10Y106.C4     net (fanout=1)        0.375   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X10Y106.C      Tilo                  0.204   U_GTP/gen_with_channel1.U_align_ch1/gtp_tx_en_pma_phase_align_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X10Y104.A4     net (fanout=1)        0.465   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X10Y104.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X4Y105.C1      net (fanout=6)        1.186   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X4Y105.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (1.469ns logic, 3.064ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y106.AMUX    Tshcko                0.455   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0
    SLICE_X10Y106.D5     net (fanout=1)        0.714   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
    SLICE_X10Y106.D      Tilo                  0.203   U_GTP/gen_with_channel1.U_align_ch1/gtp_tx_en_pma_phase_align_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X10Y106.C4     net (fanout=1)        0.375   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X10Y106.C      Tilo                  0.204   U_GTP/gen_with_channel1.U_align_ch1/gtp_tx_en_pma_phase_align_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X10Y104.A4     net (fanout=1)        0.465   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X10Y104.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X4Y105.C1      net (fanout=6)        1.186   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X4Y105.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (1.477ns logic, 2.740ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y106.CMUX    Tshcko                0.455   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2
    SLICE_X10Y106.D2     net (fanout=1)        0.676   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<2>
    SLICE_X10Y106.D      Tilo                  0.203   U_GTP/gen_with_channel1.U_align_ch1/gtp_tx_en_pma_phase_align_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X10Y106.C4     net (fanout=1)        0.375   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X10Y106.C      Tilo                  0.204   U_GTP/gen_with_channel1.U_align_ch1/gtp_tx_en_pma_phase_align_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X10Y104.A4     net (fanout=1)        0.465   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X10Y104.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X4Y105.C1      net (fanout=6)        1.186   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X4Y105.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (1.477ns logic, 2.702ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0 (SLICE_X48Y109.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.BQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_1
    SLICE_X48Y109.BI     net (fanout=1)        0.158   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<1>
    SLICE_X48Y109.CLK    Tdh         (-Th)    -0.029   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.227ns logic, 0.158ns route)
                                                       (59.0% logic, 41.0% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0 (SLICE_X48Y109.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.CQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_2
    SLICE_X48Y109.CI     net (fanout=1)        0.158   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<2>
    SLICE_X48Y109.CLK    Tdh         (-Th)    -0.050   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.248ns logic, 0.158ns route)
                                                       (61.1% logic, 38.9% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_6_0 (SLICE_X48Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_3 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.DQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_3
    SLICE_X48Y109.AX     net (fanout=1)        0.333   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<3>
    SLICE_X48Y109.CLK    Tdh         (-Th)     0.070   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.128ns logic, 0.333ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP 
"U_GTP/ch1_gtp_clkout_int<1>"         125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP "U_GTP/ch1_gtp_clkout_int<1>"
        125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Logical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: U_GTP/ch1_gtp_clkout_int<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.384ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X30Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X30Y40.AX      net (fanout=2)        0.907   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X30Y40.CLK     Tdick                 0.086   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.477ns logic, 0.907ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (SLICE_X1Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y11.DQ       Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X1Y11.AX       net (fanout=2)        0.554   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X1Y11.CLK      Tdick                 0.063   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.471ns logic, 0.554ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X21Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X21Y40.AX      net (fanout=2)        0.472   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X21Y40.CLK     Tdick                 0.063   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.471ns logic, 0.472ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X21Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X21Y40.AX      net (fanout=2)        0.141   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X21Y40.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (SLICE_X0Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y11.DQ       Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X0Y11.D6       net (fanout=2)        0.023   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X0Y11.CLK      Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X20Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X20Y40.A6      net (fanout=2)        0.023   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X20Y40.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP 
"FFS" 2 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.904ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X25Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A3     net (fanout=2)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X25Y98.AX      net (fanout=2)        0.651   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X25Y98.CLK     Tdick                 0.063   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.769ns logic, 1.135ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X25Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A3     net (fanout=2)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X25Y101.AX     net (fanout=2)        0.635   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X25Y101.CLK    Tdick                 0.063   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.769ns logic, 1.119ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X22Y104.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X22Y104.B1     net (fanout=2)        0.631   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X22Y104.CLK    Tas                   0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.736ns logic, 0.631ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP "FFS" 2 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X22Y104.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X22Y104.B1     net (fanout=2)        0.350   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X22Y104.CLK    Tah         (-Th)    -0.197   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.431ns logic, 0.350ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X25Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A3     net (fanout=2)        0.283   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A      Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X25Y101.AX     net (fanout=2)        0.335   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X25Y101.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.449ns logic, 0.618ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X25Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A3     net (fanout=2)        0.283   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X23Y103.A      Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X25Y98.AX      net (fanout=2)        0.353   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X25Y98.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.449ns logic, 0.636ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" 
TS_clk_20m_vcxo_i /         3.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9425 paths analyzed, 1520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.042ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16 (SLICE_X0Y34.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.833ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4
    SLICE_X6Y26.B3       net (fanout=4)        5.970   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<4>
    SLICE_X6Y26.COUT     Topcyb                0.380   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.335   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16
    -------------------------------------------------  ---------------------------
    Total                                      9.833ns (1.635ns logic, 8.198ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.223ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5
    SLICE_X6Y26.B6       net (fanout=4)        5.360   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<5>
    SLICE_X6Y26.COUT     Topcyb                0.380   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.335   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16
    -------------------------------------------------  ---------------------------
    Total                                      9.223ns (1.635ns logic, 7.588ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.010ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6
    SLICE_X6Y26.C3       net (fanout=4)        5.250   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<6>
    SLICE_X6Y26.COUT     Topcyc                0.277   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.335   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16
    -------------------------------------------------  ---------------------------
    Total                                      9.010ns (1.532ns logic, 7.478ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19 (SLICE_X0Y34.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.813ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4
    SLICE_X6Y26.B3       net (fanout=4)        5.970   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<4>
    SLICE_X6Y26.COUT     Topcyb                0.380   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.315   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19
    -------------------------------------------------  ---------------------------
    Total                                      9.813ns (1.615ns logic, 8.198ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.203ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5
    SLICE_X6Y26.B6       net (fanout=4)        5.360   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<5>
    SLICE_X6Y26.COUT     Topcyb                0.380   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.315   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19
    -------------------------------------------------  ---------------------------
    Total                                      9.203ns (1.615ns logic, 7.588ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6
    SLICE_X6Y26.C3       net (fanout=4)        5.250   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<6>
    SLICE_X6Y26.COUT     Topcyc                0.277   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.315   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (1.512ns logic, 7.478ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18 (SLICE_X0Y34.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4
    SLICE_X6Y26.B3       net (fanout=4)        5.970   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<4>
    SLICE_X6Y26.COUT     Topcyb                0.380   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.314   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (1.614ns logic, 8.198ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.202ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5
    SLICE_X6Y26.B6       net (fanout=4)        5.360   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<5>
    SLICE_X6Y26.COUT     Topcyb                0.380   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.314   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18
    -------------------------------------------------  ---------------------------
    Total                                      9.202ns (1.614ns logic, 7.588ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.989ns (Levels of Logic = 3)
  Clock Path Skew:      -1.450ns (3.555 - 5.005)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y68.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6
    SLICE_X6Y26.C3       net (fanout=4)        5.250   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<6>
    SLICE_X6Y26.COUT     Topcyc                0.277   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X6Y27.BMUX     Tcinb                 0.268   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X4Y24.A3       net (fanout=19)       0.744   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X4Y24.A        Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X0Y34.CE       net (fanout=6)        1.481   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X0Y34.CLK      Tceck                 0.314   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<19>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (1.511ns logic, 7.478ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X1Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (2.206 - 2.321)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.BQ       Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_p_d0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X1Y20.AX       net (fanout=3)        0.393   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.259ns logic, 0.393ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X5Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (2.226 - 2.345)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.DQ       Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext
    SLICE_X5Y7.AX        net (fanout=3)        0.411   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext
    SLICE_X5Y7.CLK       Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.257ns logic, 0.411ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X0Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (2.203 - 2.321)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.AQ       Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_p_d0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X0Y26.AX       net (fanout=3)        0.439   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X0Y26.CLK      Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.248ns logic, 0.439ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.270ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_clk_dmtd_buf/I0
  Logical resource: cmp_clk_dmtd_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pllout_clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2/CLK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.570ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr<3>/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr_0/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" 
TS_clk_20m_vcxo_i / 3.125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1675534 paths analyzed, 25794 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.831ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay (SLICE_X54Y32.CE), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay (FF)
  Requirement:          16.000ns
  Data Path Delay:      15.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.550 - 0.609)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.CQ      Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o<5>
                                                       U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4
    SLICE_X22Y78.B4      net (fanout=3)        1.273   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o<4>
    SLICE_X22Y78.B       Tilo                  0.203   U_WR_CORE/WRPC/WB_CON/rom/adr_reg<3>
                                                       U_WR_CORE/WRPC/LM32_CORE/mux12211
    SLICE_X20Y83.A2      net (fanout=3)        0.841   U_WR_CORE/WRPC/cbar_slave_i[0]_adr<4>
    SLICE_X20Y83.A       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[1]_adr<4>1
    SLICE_X34Y56.B4      net (fanout=120)      6.900   U_WR_CORE/WRPC/cbar_master_o[1]_adr<4>
    SLICE_X34Y56.B       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg<5>
                                                       U_WR_CORE/WRPC/WB_SECONDARY_CON/crossbar/master_oe[3]_adr<4>1
    SLICE_X44Y26.A4      net (fanout=9)        3.961   U_WR_CORE/WRPC/secbar_master_o[3]_adr<4>
    SLICE_X44Y26.A       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0757_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv1
    SLICE_X54Y32.CE      net (fanout=3)        1.163   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv
    SLICE_X54Y32.CLK     Tceck                 0.315   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
    -------------------------------------------------  ---------------------------
    Total                                     15.658ns (1.520ns logic, 14.138ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_4_2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay (FF)
  Requirement:          16.000ns
  Data Path Delay:      15.605ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.550 - 0.627)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_4_2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.BQ      Tcko                  0.391   cmp_sdb_crossbar/crossbar/matrix_old_0_4_3
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_4_2
    SLICE_X20Y83.C1      net (fanout=5)        1.225   cmp_sdb_crossbar/crossbar/matrix_old_0_4_2
    SLICE_X20Y83.C       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       cmp_sdb_crossbar/crossbar/master_oe[4]_adr<4>1
    SLICE_X20Y83.A5      net (fanout=2)        0.834   cnx_master_out[4]_adr<4>
    SLICE_X20Y83.A       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[1]_adr<4>1
    SLICE_X34Y56.B4      net (fanout=120)      6.900   U_WR_CORE/WRPC/cbar_master_o[1]_adr<4>
    SLICE_X34Y56.B       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg<5>
                                                       U_WR_CORE/WRPC/WB_SECONDARY_CON/crossbar/master_oe[3]_adr<4>1
    SLICE_X44Y26.A4      net (fanout=9)        3.961   U_WR_CORE/WRPC/secbar_master_o[3]_adr<4>
    SLICE_X44Y26.A       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0757_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv1
    SLICE_X54Y32.CE      net (fanout=3)        1.163   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv
    SLICE_X54Y32.CLK     Tceck                 0.315   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
    -------------------------------------------------  ---------------------------
    Total                                     15.605ns (1.522ns logic, 14.083ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/data_addr_reg_4 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay (FF)
  Requirement:          16.000ns
  Data Path Delay:      15.618ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.550 - 0.604)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/data_addr_reg_4 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.AQ      Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/data_addr_reg<5>
                                                       U_WR_CORE/WRPC/LM32_CORE/data_addr_reg_4
    SLICE_X22Y78.B5      net (fanout=3)        1.233   U_WR_CORE/WRPC/LM32_CORE/data_addr_reg<4>
    SLICE_X22Y78.B       Tilo                  0.203   U_WR_CORE/WRPC/WB_CON/rom/adr_reg<3>
                                                       U_WR_CORE/WRPC/LM32_CORE/mux12211
    SLICE_X20Y83.A2      net (fanout=3)        0.841   U_WR_CORE/WRPC/cbar_slave_i[0]_adr<4>
    SLICE_X20Y83.A       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[1]_adr<4>1
    SLICE_X34Y56.B4      net (fanout=120)      6.900   U_WR_CORE/WRPC/cbar_master_o[1]_adr<4>
    SLICE_X34Y56.B       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg<5>
                                                       U_WR_CORE/WRPC/WB_SECONDARY_CON/crossbar/master_oe[3]_adr<4>1
    SLICE_X44Y26.A4      net (fanout=9)        3.961   U_WR_CORE/WRPC/secbar_master_o[3]_adr<4>
    SLICE_X44Y26.A       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0757_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv1
    SLICE_X54Y32.CE      net (fanout=3)        1.163   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv
    SLICE_X54Y32.CLK     Tceck                 0.315   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
    -------------------------------------------------  ---------------------------
    Total                                     15.618ns (1.520ns logic, 14.098ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int (SLICE_X54Y32.CE), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int (FF)
  Requirement:          16.000ns
  Data Path Delay:      15.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.550 - 0.609)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.CQ      Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o<5>
                                                       U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4
    SLICE_X22Y78.B4      net (fanout=3)        1.273   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o<4>
    SLICE_X22Y78.B       Tilo                  0.203   U_WR_CORE/WRPC/WB_CON/rom/adr_reg<3>
                                                       U_WR_CORE/WRPC/LM32_CORE/mux12211
    SLICE_X20Y83.A2      net (fanout=3)        0.841   U_WR_CORE/WRPC/cbar_slave_i[0]_adr<4>
    SLICE_X20Y83.A       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[1]_adr<4>1
    SLICE_X34Y56.B4      net (fanout=120)      6.900   U_WR_CORE/WRPC/cbar_master_o[1]_adr<4>
    SLICE_X34Y56.B       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg<5>
                                                       U_WR_CORE/WRPC/WB_SECONDARY_CON/crossbar/master_oe[3]_adr<4>1
    SLICE_X44Y26.A4      net (fanout=9)        3.961   U_WR_CORE/WRPC/secbar_master_o[3]_adr<4>
    SLICE_X44Y26.A       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0757_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv1
    SLICE_X54Y32.CE      net (fanout=3)        1.163   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv
    SLICE_X54Y32.CLK     Tceck                 0.312   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int
    -------------------------------------------------  ---------------------------
    Total                                     15.655ns (1.517ns logic, 14.138ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_4_2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int (FF)
  Requirement:          16.000ns
  Data Path Delay:      15.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.550 - 0.627)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_4_2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.BQ      Tcko                  0.391   cmp_sdb_crossbar/crossbar/matrix_old_0_4_3
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_4_2
    SLICE_X20Y83.C1      net (fanout=5)        1.225   cmp_sdb_crossbar/crossbar/matrix_old_0_4_2
    SLICE_X20Y83.C       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       cmp_sdb_crossbar/crossbar/master_oe[4]_adr<4>1
    SLICE_X20Y83.A5      net (fanout=2)        0.834   cnx_master_out[4]_adr<4>
    SLICE_X20Y83.A       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[1]_adr<4>1
    SLICE_X34Y56.B4      net (fanout=120)      6.900   U_WR_CORE/WRPC/cbar_master_o[1]_adr<4>
    SLICE_X34Y56.B       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg<5>
                                                       U_WR_CORE/WRPC/WB_SECONDARY_CON/crossbar/master_oe[3]_adr<4>1
    SLICE_X44Y26.A4      net (fanout=9)        3.961   U_WR_CORE/WRPC/secbar_master_o[3]_adr<4>
    SLICE_X44Y26.A       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0757_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv1
    SLICE_X54Y32.CE      net (fanout=3)        1.163   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv
    SLICE_X54Y32.CLK     Tceck                 0.312   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int
    -------------------------------------------------  ---------------------------
    Total                                     15.602ns (1.519ns logic, 14.083ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/data_addr_reg_4 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int (FF)
  Requirement:          16.000ns
  Data Path Delay:      15.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.550 - 0.604)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/data_addr_reg_4 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.AQ      Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/data_addr_reg<5>
                                                       U_WR_CORE/WRPC/LM32_CORE/data_addr_reg_4
    SLICE_X22Y78.B5      net (fanout=3)        1.233   U_WR_CORE/WRPC/LM32_CORE/data_addr_reg<4>
    SLICE_X22Y78.B       Tilo                  0.203   U_WR_CORE/WRPC/WB_CON/rom/adr_reg<3>
                                                       U_WR_CORE/WRPC/LM32_CORE/mux12211
    SLICE_X20Y83.A2      net (fanout=3)        0.841   U_WR_CORE/WRPC/cbar_slave_i[0]_adr<4>
    SLICE_X20Y83.A       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<3>
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[1]_adr<4>1
    SLICE_X34Y56.B4      net (fanout=120)      6.900   U_WR_CORE/WRPC/cbar_master_o[1]_adr<4>
    SLICE_X34Y56.B       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg<5>
                                                       U_WR_CORE/WRPC/WB_SECONDARY_CON/crossbar/master_oe[3]_adr<4>1
    SLICE_X44Y26.A4      net (fanout=9)        3.961   U_WR_CORE/WRPC/secbar_master_o[3]_adr<4>
    SLICE_X44Y26.A       Tilo                  0.203   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0757_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv1
    SLICE_X54Y32.CE      net (fanout=3)        1.163   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/_n0964_inv
    SLICE_X54Y32.CLK     Tceck                 0.312   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int
    -------------------------------------------------  ---------------------------
    Total                                     15.615ns (1.517ns logic, 14.098ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAMB16_X3Y44.ADDRB8), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/mem_arb_rx (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      15.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.540 - 0.597)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/mem_arb_rx to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.AQ      Tcko                  0.447   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/mem_arb_rx
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/mem_arb_rx
    SLICE_X18Y68.A2      net (fanout=69)       3.635   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/mem_arb_rx
    SLICE_X18Y68.A       Tilo                  0.203   U_WR_CORE/WRPC/mnic_mem_addr_o<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/Mmux_mem_addr_int31
    SLICE_X16Y55.C2      net (fanout=33)       2.006   U_WR_CORE/WRPC/mnic_mem_addr_o<11>
    SLICE_X16Y55.C       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_4
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/PWR_180_o_ab_i[14]_LessThan_8_o1
    SLICE_X15Y48.B4      net (fanout=11)       0.973   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/PWR_180_o_ab_i[14]_LessThan_8_o
    SLICE_X15Y48.B       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/ab_i[14]_PWR_180_o_mux_21_OUT<3>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mmux_ab_i[14]_PWR_180_o_mux_21_OUT91
    RAMB16_X3Y44.ADDRB8  net (fanout=44)       7.381   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/ab_i[14]_PWR_180_o_mux_21_OUT<3>
    RAMB16_X3Y44.CLKB    Trcck_ADDRB           0.350   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    -------------------------------------------------  ---------------------------
    Total                                     15.459ns (1.464ns logic, 13.995ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11 (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      15.016ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.540 - 0.594)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11 to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.DQ       Tcko                  0.391   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11
    SLICE_X18Y68.A1      net (fanout=4)        3.248   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
    SLICE_X18Y68.A       Tilo                  0.203   U_WR_CORE/WRPC/mnic_mem_addr_o<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/Mmux_mem_addr_int31
    SLICE_X16Y55.C2      net (fanout=33)       2.006   U_WR_CORE/WRPC/mnic_mem_addr_o<11>
    SLICE_X16Y55.C       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_4
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/PWR_180_o_ab_i[14]_LessThan_8_o1
    SLICE_X15Y48.B4      net (fanout=11)       0.973   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/PWR_180_o_ab_i[14]_LessThan_8_o
    SLICE_X15Y48.B       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/ab_i[14]_PWR_180_o_mux_21_OUT<3>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mmux_ab_i[14]_PWR_180_o_mux_21_OUT91
    RAMB16_X3Y44.ADDRB8  net (fanout=44)       7.381   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/ab_i[14]_PWR_180_o_mux_21_OUT<3>
    RAMB16_X3Y44.CLKB    Trcck_ADDRB           0.350   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    -------------------------------------------------  ---------------------------
    Total                                     15.016ns (1.408ns logic, 13.608ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_mem_a_11 (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.540 - 0.598)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_mem_a_11 to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.AQ      Tcko                  0.391   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_mem_a<14>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_mem_a_11
    SLICE_X18Y68.A4      net (fanout=5)        2.967   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_mem_a<11>
    SLICE_X18Y68.A       Tilo                  0.203   U_WR_CORE/WRPC/mnic_mem_addr_o<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/Mmux_mem_addr_int31
    SLICE_X16Y55.C2      net (fanout=33)       2.006   U_WR_CORE/WRPC/mnic_mem_addr_o<11>
    SLICE_X16Y55.C       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_4
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/PWR_180_o_ab_i[14]_LessThan_8_o1
    SLICE_X15Y48.B4      net (fanout=11)       0.973   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/PWR_180_o_ab_i[14]_LessThan_8_o
    SLICE_X15Y48.B       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/ab_i[14]_PWR_180_o_mux_21_OUT<3>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mmux_ab_i[14]_PWR_180_o_mux_21_OUT91
    RAMB16_X3Y44.ADDRB8  net (fanout=44)       7.381   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/ab_i[14]_PWR_180_o_mux_21_OUT<3>
    RAMB16_X3Y44.CLKB    Trcck_ADDRB           0.350   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    -------------------------------------------------  ---------------------------
    Total                                     14.735ns (1.408ns logic, 13.327ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_20 (SLICE_X2Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 0)
  Clock Path Skew:      1.448ns (5.004 - 3.556)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.368   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20
    SLICE_X2Y58.AX       net (fanout=1)        1.907   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<20>
    SLICE_X2Y58.CLK      Tckdi       (-Th)    -0.050   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_20
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.418ns logic, 1.907ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem (RAMB8_X2Y51.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_12 (FF)
  Destination:          U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_12 to U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.CQ     Tcko                  0.200   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address<13>
                                                       U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_12
    RAMB8_X2Y51.DIADI1   net (fanout=4)        0.141   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address<12>
    RAMB8_X2Y51.CLKAWRCLKTrckd_DIA   (-Th)     0.053   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem
                                                       U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.147ns logic, 0.141ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram (RAMB8_X0Y44.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_2 (FF)
  Destination:          U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.067 - 0.066)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_2 to U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y90.CQ           Tcko                  0.234   U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr<3>
                                                           U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_2
    RAMB8_X0Y44.ADDRAWRADDR5 net (fanout=2)        0.156   U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr<2>
    RAMB8_X0Y44.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram
                                                           U_WR_CORE/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.324ns (0.168ns logic, 0.156ns route)
                                                           (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Location pin: RAMB8_X2Y50.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Location pin: RAMB8_X0Y45.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Location pin: RAMB16_X3Y56.CLKA
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"         
TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"
        TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP 
"U_GTP_ch1_rx_divclk"         TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20096 paths analyzed, 1911 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.800ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2 (SLICE_X23Y109.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.DQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X13Y108.A5     net (fanout=7)        3.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X13Y108.A      Tilo                  0.259   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X23Y107.B6     net (fanout=22)       2.734   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.362   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (1.327ns logic, 6.433ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.CQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X13Y108.A4     net (fanout=9)        2.284   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X13Y108.A      Tilo                  0.259   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X23Y107.B6     net (fanout=22)       2.734   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.362   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.653ns (1.327ns logic, 5.326ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y108.AMUX   Tshcko                0.461   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even
    SLICE_X22Y108.B5     net (fanout=4)        4.211   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even
    SLICE_X22Y108.B      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv131
    SLICE_X23Y107.B2     net (fanout=2)        0.712   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv13
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.362   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (1.285ns logic, 5.231ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1 (SLICE_X23Y109.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.DQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X13Y108.A5     net (fanout=7)        3.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X13Y108.A      Tilo                  0.259   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X23Y107.B6     net (fanout=22)       2.734   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.324   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (1.289ns logic, 6.433ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.615ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.CQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X13Y108.A4     net (fanout=9)        2.284   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X13Y108.A      Tilo                  0.259   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X23Y107.B6     net (fanout=22)       2.734   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.324   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.615ns (1.289ns logic, 5.326ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.478ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y108.AMUX   Tshcko                0.461   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even
    SLICE_X22Y108.B5     net (fanout=4)        4.211   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even
    SLICE_X22Y108.B      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv131
    SLICE_X23Y107.B2     net (fanout=2)        0.712   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv13
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.324   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.478ns (1.247ns logic, 5.231ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0 (SLICE_X23Y109.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.DQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X13Y108.A5     net (fanout=7)        3.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
    SLICE_X13Y108.A      Tilo                  0.259   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X23Y107.B6     net (fanout=22)       2.734   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.295   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (1.260ns logic, 6.433ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.CQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X13Y108.A4     net (fanout=9)        2.284   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/sync2
    SLICE_X13Y108.A      Tilo                  0.259   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/reset_synced_rxclk_mdio_mcr_pdown_synced_OR_224_o1
    SLICE_X23Y107.B6     net (fanout=22)       2.734   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/en_i_0
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.295   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.586ns (1.260ns logic, 5.326ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.449ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y108.AMUX   Tshcko                0.461   U_GTP/ch1_tx_data_i[4]_PWR_217_o_Mux_1_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even
    SLICE_X22Y108.B5     net (fanout=4)        4.211   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_even
    SLICE_X22Y108.B      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/fifo_wr_toggle
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv131
    SLICE_X23Y107.B2     net (fanout=2)        0.712   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv13
    SLICE_X23Y107.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/d_is_preamble_char
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CE     net (fanout=1)        0.308   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/_n0540_inv
    SLICE_X23Y109.CLK    Tceck                 0.295   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/preamble_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.449ns (1.218ns logic, 5.231ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2 (SLICE_X38Y108.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0 (FF)
  Destination:          U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0 to U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y108.AQ     Tcko                  0.234   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync2
                                                       U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0
    SLICE_X38Y108.BI     net (fanout=1)        0.059   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0
    SLICE_X38Y108.CLK    Tdh         (-Th)    -0.029   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync2
                                                       U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.263ns logic, 0.059ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram (RAMB8_X2Y55.ADDRAWRADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.078 - 0.069)
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y107.AQ         Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<5>
                                                           U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_0
    RAMB8_X2Y55.ADDRAWRADDR4 net (fanout=6)        0.254   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<0>
    RAMB8_X2Y55.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram
                                                           U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.388ns (0.134ns logic, 0.254ns route)
                                                           (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram (RAMB8_X2Y55.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.078 - 0.069)
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y107.CQ         Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<5>
                                                           U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_4
    RAMB8_X2Y55.ADDRAWRADDR8 net (fanout=4)        0.258   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<4>
    RAMB8_X2Y55.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram
                                                           U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.392ns (0.134ns logic, 0.258ns route)
                                                           (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK21
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK1
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X2Y55.CLKAWRCLK
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5838 paths analyzed, 2324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.851ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (SLICE_X3Y92.A5), 170 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_7 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.759ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_7 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.DQ       Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_7
    SLICE_X1Y93.D1       net (fanout=10)       1.359   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<7>
    SLICE_X1Y93.D        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_gray<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18111
    SLICE_X3Y93.B6       net (fanout=1)        0.701   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1811
    SLICE_X3Y93.B        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X3Y93.C4       net (fanout=2)        0.300   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X3Y93.C        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X3Y92.B6       net (fanout=1)        0.446   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X3Y92.B        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X3Y92.A5       net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X3Y92.CLK      Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (1.766ns logic, 2.993ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_7 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_7 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.DQ       Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_7
    SLICE_X1Y93.D1       net (fanout=10)       1.359   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<7>
    SLICE_X1Y93.D        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_gray<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18111
    SLICE_X3Y93.B6       net (fanout=1)        0.701   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1811
    SLICE_X3Y93.B        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X3Y93.C4       net (fanout=2)        0.300   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X3Y93.CMUX     Tilo                  0.313   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X3Y92.B5       net (fanout=1)        0.351   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X3Y92.B        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X3Y92.A5       net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X3Y92.CLK      Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (1.820ns logic, 2.898ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_0 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_0 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.AQ       Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_0
    SLICE_X1Y93.C2       net (fanout=11)       0.622   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<0>
    SLICE_X1Y93.CMUX     Tilo                  0.313   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_gray<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>11
    SLICE_X1Y93.D3       net (fanout=6)        0.345   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>1
    SLICE_X1Y93.D        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_gray<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18111
    SLICE_X3Y93.B6       net (fanout=1)        0.701   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1811
    SLICE_X3Y93.B        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X3Y93.C4       net (fanout=2)        0.300   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X3Y93.C        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X3Y92.B6       net (fanout=1)        0.446   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X3Y92.B        Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X3Y92.A5       net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X3Y92.CLK      Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (2.079ns logic, 2.601ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20 (SLICE_X53Y14.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.489 - 0.487)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X52Y29.A2      net (fanout=76)       2.178   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X52Y29.A       Tilo                  0.203   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_cr[7]_GND_1106_o_mux_17_OUT53
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X53Y14.CE      net (fanout=4)        1.448   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X53Y14.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<19>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (0.957ns logic, 3.626ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.489 - 0.487)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.CQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X52Y29.A1      net (fanout=62)       2.113   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X52Y29.A       Tilo                  0.203   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_cr[7]_GND_1106_o_mux_17_OUT53
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X53Y14.CE      net (fanout=4)        1.448   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X53Y14.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<19>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (0.957ns logic, 3.561ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.489 - 0.484)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y19.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X52Y29.A3      net (fanout=62)       1.999   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X52Y29.A       Tilo                  0.203   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_cr[7]_GND_1106_o_mux_17_OUT53
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X53Y14.CE      net (fanout=4)        1.448   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X53Y14.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<19>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (0.957ns logic, 3.447ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (SLICE_X53Y14.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.489 - 0.487)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X52Y29.A2      net (fanout=76)       2.178   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X52Y29.A       Tilo                  0.203   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_cr[7]_GND_1106_o_mux_17_OUT53
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X53Y14.CE      net (fanout=4)        1.448   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X53Y14.CLK     Tceck                 0.362   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<19>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.956ns logic, 3.626ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.489 - 0.487)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.CQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X52Y29.A1      net (fanout=62)       2.113   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X52Y29.A       Tilo                  0.203   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_cr[7]_GND_1106_o_mux_17_OUT53
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X53Y14.CE      net (fanout=4)        1.448   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X53Y14.CLK     Tceck                 0.362   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<19>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (0.956ns logic, 3.561ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.489 - 0.484)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y19.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X52Y29.A3      net (fanout=62)       1.999   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X52Y29.A       Tilo                  0.203   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/Mmux_cr[7]_GND_1106_o_mux_17_OUT53
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X53Y14.CE      net (fanout=4)        1.448   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X53Y14.CLK     Tceck                 0.362   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<19>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (0.956ns logic, 3.447ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m (OLOGIC_X27Y38.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.251 - 0.243)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y32.DMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<7>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7
    OLOGIC_X27Y38.D1     net (fanout=1)        0.963   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<7>
    OLOGIC_X27Y38.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.879ns logic, 0.963ns route)
                                                       (-1046.4% logic, 1146.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m (OLOGIC_X27Y39.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_15 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.251 - 0.242)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_15 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.DMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<15>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_15
    OLOGIC_X27Y39.D1     net (fanout=1)        0.973   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<15>
    OLOGIC_X27Y39.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (-0.879ns logic, 0.973ns route)
                                                       (-935.1% logic, 1035.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m (OLOGIC_X27Y47.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.511 - 0.448)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.CMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<11>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10
    OLOGIC_X27Y47.D1     net (fanout=1)        1.045   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<10>
    OLOGIC_X27Y47.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (-0.879ns logic, 1.045ns route)
                                                       (-529.5% logic, 629.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_20m_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_20m_vcxo_i              |     50.000ns|     20.000ns|     49.472ns|            0|            0|            0|      1684959|
| TS_pllout_clk_dmtd            |     16.000ns|     12.042ns|          N/A|            0|            0|         9425|            0|
| TS_pllout_clk_sys             |     16.000ns|     15.831ns|          N/A|            0|            0|      1675534|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cmp_gn4124_core_cmp_clk_in_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cmp_gn4124_core_cmp_clk_in_P|      5.000ns|      0.925ns|      4.851ns|            0|            0|            0|         5838|
|_clk                           |             |             |             |             |             |             |             |
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.851ns|            0|            0|            0|         5838|
| buf_P_clk_1                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_1          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.851ns|          N/A|            0|            0|         5838|            0|
|  _rx_pllout_x1_1              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_U_GTP_ch1_gtp_clkout_int_1_
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_U_GTP_ch1_gtp_clkout_int_1_ |      8.000ns|      0.925ns|      7.800ns|            0|            0|            0|        20096|
| TS_U_GTP_ch1_rx_divclk        |      8.000ns|      7.800ns|          N/A|            0|            0|        20096|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |   15.831|         |         |         |
clk_125m_pllref_n_i|    4.616|    1.580|         |         |
clk_125m_pllref_p_i|    4.616|    1.580|         |         |
tdc_clk_125m_n_i   |    2.997|         |         |         |
tdc_clk_125m_p_i   |    2.997|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    9.941|         |         |         |
clk_125m_pllref_n_i|    7.672|         |    3.029|    1.597|
clk_125m_pllref_p_i|    7.672|         |    3.029|    1.597|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    9.941|         |         |         |
clk_125m_pllref_n_i|    7.672|         |    3.029|    1.597|
clk_125m_pllref_p_i|    7.672|         |    3.029|    1.597|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.851|         |         |         |
p2l_clk_p_i    |    4.851|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.851|         |         |         |
p2l_clk_p_i    |    4.851|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    6.873|         |         |         |
tdc_clk_125m_n_i|    7.955|         |         |         |
tdc_clk_125m_p_i|    7.955|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    6.873|         |         |         |
tdc_clk_125m_n_i|    7.955|         |         |         |
tdc_clk_125m_p_i|    7.955|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2182651 paths, 0 nets, and 62806 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   9.941ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 14 16:31:42 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 324 MB



