-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

-- DATE "04/17/2025 17:34:36"

-- 
-- Device: Altera 10M50DAF484C6GES Package FBGA484
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	computer_simulation IS
    PORT (
	STATE : OUT std_logic;
	R_nW : OUT std_logic;
	MCLK : IN std_logic;
	nRESET : IN std_logic;
	DATA : OUT std_logic_vector(7 DOWNTO 0);
	ROM_OUT : OUT std_logic_vector(7 DOWNTO 0);
	ADDR : OUT std_logic_vector(15 DOWNTO 0);
	ROM_ENABLE : OUT std_logic;
	RAM_OUT : OUT std_logic_vector(7 DOWNTO 0);
	RAM_WR_EN : OUT std_logic;
	RAM_ENABLE : OUT std_logic;
	RAM_RD_EN : OUT std_logic;
	Z_FLG : OUT std_logic;
	N_FLG : OUT std_logic;
	A : OUT std_logic_vector(7 DOWNTO 0);
	ALU : OUT std_logic_vector(7 DOWNTO 0);
	B : OUT std_logic_vector(7 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	IR : OUT std_logic_vector(5 DOWNTO 0);
	MSC : OUT std_logic_vector(3 DOWNTO 0);
	X : OUT std_logic_vector(15 DOWNTO 0);
	XDISP : OUT std_logic_vector(7 DOWNTO 0);
	Y : OUT std_logic_vector(15 DOWNTO 0);
	YDISP : OUT std_logic_vector(7 DOWNTO 0)
	);
END computer_simulation;

-- Design Ports Information
-- STATE	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- R_nW	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[6]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[4]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[7]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[5]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_OUT[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[15]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[14]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[11]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[10]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[9]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[8]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[7]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[6]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[5]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[1]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDR[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROM_ENABLE	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[5]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_OUT[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_WR_EN	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_ENABLE	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RAM_RD_EN	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Z_FLG	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- N_FLG	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[2]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[7]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR[5]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR[4]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR[3]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR[2]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MSC[3]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MSC[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MSC[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MSC[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[15]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[14]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[13]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[12]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[11]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[10]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[9]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[7]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[6]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[4]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[7]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[4]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[2]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XDISP[0]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[15]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[14]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[13]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[12]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[11]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[10]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[9]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[5]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[6]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- YDISP[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MCLK	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nRESET	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF computer_simulation IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_STATE : std_logic;
SIGNAL ww_R_nW : std_logic;
SIGNAL ww_MCLK : std_logic;
SIGNAL ww_nRESET : std_logic;
SIGNAL ww_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ROM_OUT : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ADDR : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ROM_ENABLE : std_logic;
SIGNAL ww_RAM_OUT : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_RAM_WR_EN : std_logic;
SIGNAL ww_RAM_ENABLE : std_logic;
SIGNAL ww_RAM_RD_EN : std_logic;
SIGNAL ww_Z_FLG : std_logic;
SIGNAL ww_N_FLG : std_logic;
SIGNAL ww_A : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ALU : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_IR : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_MSC : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_X : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_XDISP : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Y : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_YDISP : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \DATA[7]~output_o\ : std_logic;
SIGNAL \DATA[6]~output_o\ : std_logic;
SIGNAL \DATA[5]~output_o\ : std_logic;
SIGNAL \DATA[4]~output_o\ : std_logic;
SIGNAL \DATA[3]~output_o\ : std_logic;
SIGNAL \DATA[2]~output_o\ : std_logic;
SIGNAL \DATA[1]~output_o\ : std_logic;
SIGNAL \DATA[0]~output_o\ : std_logic;
SIGNAL \STATE~output_o\ : std_logic;
SIGNAL \R_nW~output_o\ : std_logic;
SIGNAL \ROM_OUT[7]~output_o\ : std_logic;
SIGNAL \ROM_OUT[6]~output_o\ : std_logic;
SIGNAL \ROM_OUT[5]~output_o\ : std_logic;
SIGNAL \ROM_OUT[4]~output_o\ : std_logic;
SIGNAL \ROM_OUT[3]~output_o\ : std_logic;
SIGNAL \ROM_OUT[2]~output_o\ : std_logic;
SIGNAL \ROM_OUT[1]~output_o\ : std_logic;
SIGNAL \ROM_OUT[0]~output_o\ : std_logic;
SIGNAL \ADDR[15]~output_o\ : std_logic;
SIGNAL \ADDR[14]~output_o\ : std_logic;
SIGNAL \ADDR[13]~output_o\ : std_logic;
SIGNAL \ADDR[12]~output_o\ : std_logic;
SIGNAL \ADDR[11]~output_o\ : std_logic;
SIGNAL \ADDR[10]~output_o\ : std_logic;
SIGNAL \ADDR[9]~output_o\ : std_logic;
SIGNAL \ADDR[8]~output_o\ : std_logic;
SIGNAL \ADDR[7]~output_o\ : std_logic;
SIGNAL \ADDR[6]~output_o\ : std_logic;
SIGNAL \ADDR[5]~output_o\ : std_logic;
SIGNAL \ADDR[4]~output_o\ : std_logic;
SIGNAL \ADDR[3]~output_o\ : std_logic;
SIGNAL \ADDR[2]~output_o\ : std_logic;
SIGNAL \ADDR[1]~output_o\ : std_logic;
SIGNAL \ADDR[0]~output_o\ : std_logic;
SIGNAL \ROM_ENABLE~output_o\ : std_logic;
SIGNAL \RAM_OUT[7]~output_o\ : std_logic;
SIGNAL \RAM_OUT[6]~output_o\ : std_logic;
SIGNAL \RAM_OUT[5]~output_o\ : std_logic;
SIGNAL \RAM_OUT[4]~output_o\ : std_logic;
SIGNAL \RAM_OUT[3]~output_o\ : std_logic;
SIGNAL \RAM_OUT[2]~output_o\ : std_logic;
SIGNAL \RAM_OUT[1]~output_o\ : std_logic;
SIGNAL \RAM_OUT[0]~output_o\ : std_logic;
SIGNAL \RAM_WR_EN~output_o\ : std_logic;
SIGNAL \RAM_ENABLE~output_o\ : std_logic;
SIGNAL \RAM_RD_EN~output_o\ : std_logic;
SIGNAL \Z_FLG~output_o\ : std_logic;
SIGNAL \N_FLG~output_o\ : std_logic;
SIGNAL \A[7]~output_o\ : std_logic;
SIGNAL \A[6]~output_o\ : std_logic;
SIGNAL \A[5]~output_o\ : std_logic;
SIGNAL \A[4]~output_o\ : std_logic;
SIGNAL \A[3]~output_o\ : std_logic;
SIGNAL \A[2]~output_o\ : std_logic;
SIGNAL \A[1]~output_o\ : std_logic;
SIGNAL \A[0]~output_o\ : std_logic;
SIGNAL \ALU[7]~output_o\ : std_logic;
SIGNAL \ALU[6]~output_o\ : std_logic;
SIGNAL \ALU[5]~output_o\ : std_logic;
SIGNAL \ALU[4]~output_o\ : std_logic;
SIGNAL \ALU[3]~output_o\ : std_logic;
SIGNAL \ALU[2]~output_o\ : std_logic;
SIGNAL \ALU[1]~output_o\ : std_logic;
SIGNAL \ALU[0]~output_o\ : std_logic;
SIGNAL \B[7]~output_o\ : std_logic;
SIGNAL \B[6]~output_o\ : std_logic;
SIGNAL \B[5]~output_o\ : std_logic;
SIGNAL \B[4]~output_o\ : std_logic;
SIGNAL \B[3]~output_o\ : std_logic;
SIGNAL \B[2]~output_o\ : std_logic;
SIGNAL \B[1]~output_o\ : std_logic;
SIGNAL \B[0]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \IR[5]~output_o\ : std_logic;
SIGNAL \IR[4]~output_o\ : std_logic;
SIGNAL \IR[3]~output_o\ : std_logic;
SIGNAL \IR[2]~output_o\ : std_logic;
SIGNAL \IR[1]~output_o\ : std_logic;
SIGNAL \IR[0]~output_o\ : std_logic;
SIGNAL \MSC[3]~output_o\ : std_logic;
SIGNAL \MSC[2]~output_o\ : std_logic;
SIGNAL \MSC[1]~output_o\ : std_logic;
SIGNAL \MSC[0]~output_o\ : std_logic;
SIGNAL \X[15]~output_o\ : std_logic;
SIGNAL \X[14]~output_o\ : std_logic;
SIGNAL \X[13]~output_o\ : std_logic;
SIGNAL \X[12]~output_o\ : std_logic;
SIGNAL \X[11]~output_o\ : std_logic;
SIGNAL \X[10]~output_o\ : std_logic;
SIGNAL \X[9]~output_o\ : std_logic;
SIGNAL \X[8]~output_o\ : std_logic;
SIGNAL \X[7]~output_o\ : std_logic;
SIGNAL \X[6]~output_o\ : std_logic;
SIGNAL \X[5]~output_o\ : std_logic;
SIGNAL \X[4]~output_o\ : std_logic;
SIGNAL \X[3]~output_o\ : std_logic;
SIGNAL \X[2]~output_o\ : std_logic;
SIGNAL \X[1]~output_o\ : std_logic;
SIGNAL \X[0]~output_o\ : std_logic;
SIGNAL \XDISP[7]~output_o\ : std_logic;
SIGNAL \XDISP[6]~output_o\ : std_logic;
SIGNAL \XDISP[5]~output_o\ : std_logic;
SIGNAL \XDISP[4]~output_o\ : std_logic;
SIGNAL \XDISP[3]~output_o\ : std_logic;
SIGNAL \XDISP[2]~output_o\ : std_logic;
SIGNAL \XDISP[1]~output_o\ : std_logic;
SIGNAL \XDISP[0]~output_o\ : std_logic;
SIGNAL \Y[15]~output_o\ : std_logic;
SIGNAL \Y[14]~output_o\ : std_logic;
SIGNAL \Y[13]~output_o\ : std_logic;
SIGNAL \Y[12]~output_o\ : std_logic;
SIGNAL \Y[11]~output_o\ : std_logic;
SIGNAL \Y[10]~output_o\ : std_logic;
SIGNAL \Y[9]~output_o\ : std_logic;
SIGNAL \Y[8]~output_o\ : std_logic;
SIGNAL \Y[7]~output_o\ : std_logic;
SIGNAL \Y[6]~output_o\ : std_logic;
SIGNAL \Y[5]~output_o\ : std_logic;
SIGNAL \Y[4]~output_o\ : std_logic;
SIGNAL \Y[3]~output_o\ : std_logic;
SIGNAL \Y[2]~output_o\ : std_logic;
SIGNAL \Y[1]~output_o\ : std_logic;
SIGNAL \Y[0]~output_o\ : std_logic;
SIGNAL \YDISP[7]~output_o\ : std_logic;
SIGNAL \YDISP[6]~output_o\ : std_logic;
SIGNAL \YDISP[5]~output_o\ : std_logic;
SIGNAL \YDISP[4]~output_o\ : std_logic;
SIGNAL \YDISP[3]~output_o\ : std_logic;
SIGNAL \YDISP[2]~output_o\ : std_logic;
SIGNAL \YDISP[1]~output_o\ : std_logic;
SIGNAL \YDISP[0]~output_o\ : std_logic;
SIGNAL \MCLK~input_o\ : std_logic;
SIGNAL \inst3~0_combout\ : std_logic;
SIGNAL \inst3~q\ : std_logic;
SIGNAL \inst2~0_combout\ : std_logic;
SIGNAL \inst2~feeder_combout\ : std_logic;
SIGNAL \inst2~q\ : std_logic;
SIGNAL \inst2~clkctrl_outclk\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[30]~31_combout\ : std_logic;
SIGNAL \nRESET~input_o\ : std_logic;
SIGNAL \inst9|inst1|126~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[29]~30_combout\ : std_logic;
SIGNAL \inst9|inst1|37~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[28]~29_combout\ : std_logic;
SIGNAL \inst9|inst1|38~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[27]~28_combout\ : std_logic;
SIGNAL \inst9|inst1|39~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[26]~27_combout\ : std_logic;
SIGNAL \inst9|inst1|40~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|9~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|9~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|123|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst9|inst6|198|47~5_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ : std_logic;
SIGNAL \inst9|inst6|138|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|138|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|116~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ : std_logic;
SIGNAL \inst9|inst6|137|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|137|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|113~q\ : std_logic;
SIGNAL \inst9|inst6|194|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|194|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|194|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|194|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|194|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|138|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|138|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|114~q\ : std_logic;
SIGNAL \inst9|inst6|195|8~0_combout\ : std_logic;
SIGNAL \inst9|inst6|195|8~1_combout\ : std_logic;
SIGNAL \inst9|inst6|195|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|162|sub|78~0_combout\ : std_logic;
SIGNAL \inst9|inst6|195|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|139|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|139|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|118~q\ : std_logic;
SIGNAL \inst9|inst6|162|sub|105~0_combout\ : std_logic;
SIGNAL \inst9|inst6|197|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|197|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|197|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|197|8~0_combout\ : std_logic;
SIGNAL \inst9|inst6|197|8~1_combout\ : std_logic;
SIGNAL \inst9|inst6|197|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|197|41~6_combout\ : std_logic;
SIGNAL \inst9|inst6|140|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|140|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|117~q\ : std_logic;
SIGNAL \inst9|inst6|195|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|195|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|195|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|195|41~5_combout\ : std_logic;
SIGNAL \inst9|inst6|137|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|137|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|115~q\ : std_logic;
SIGNAL \inst9|inst6|196|8~0_combout\ : std_logic;
SIGNAL \inst9|inst6|196|8~1_combout\ : std_logic;
SIGNAL \inst9|inst6|196|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|196|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|162|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst6|196|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|142|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|201|8~0_combout\ : std_logic;
SIGNAL \inst9|inst6|201|8~1_combout\ : std_logic;
SIGNAL \inst9|inst6|163|sub|76~0_combout\ : std_logic;
SIGNAL \inst9|inst6|141|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|141|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|123~q\ : std_logic;
SIGNAL \inst9|inst6|200|8~0_combout\ : std_logic;
SIGNAL \inst9|inst6|200|8~1_combout\ : std_logic;
SIGNAL \inst9|inst6|200|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|200|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|200|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|162|sub|107~0_combout\ : std_logic;
SIGNAL \inst9|inst6|163|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst6|163|sub|78~0_combout\ : std_logic;
SIGNAL \inst9|inst6|200|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|200|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|200|41~5_combout\ : std_logic;
SIGNAL \inst9|inst6|142|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|142|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|124~q\ : std_logic;
SIGNAL \inst9|inst6|201|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|201|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|201|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|201|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|201|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|201|41~5_combout\ : std_logic;
SIGNAL \inst9|inst6|142|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|121~q\ : std_logic;
SIGNAL \inst9|inst6|196|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|196|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|196|41~5_combout\ : std_logic;
SIGNAL \inst9|inst6|196|41~6_combout\ : std_logic;
SIGNAL \inst9|inst6|140|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|140|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|120~q\ : std_logic;
SIGNAL \inst9|inst6|139|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|139|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|119~q\ : std_logic;
SIGNAL \inst9|inst6|197|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|197|41~5_combout\ : std_logic;
SIGNAL \inst9|65[2]~11_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|9~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|54~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|155|6~0_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|19~q\ : std_logic;
SIGNAL \inst9|inst5|155|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|155|6~2_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|55~q\ : std_logic;
SIGNAL \inst9|inst5|140|sub|78~0_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|20~q\ : std_logic;
SIGNAL \inst9|inst5|131|sub|78~0_combout\ : std_logic;
SIGNAL \inst9|inst5|156|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|156|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|157|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|140|sub|105~0_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|56~q\ : std_logic;
SIGNAL \inst9|inst5|140|sub|80~combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|21~q\ : std_logic;
SIGNAL \inst9|inst5|131|sub|105~0_combout\ : std_logic;
SIGNAL \inst9|inst5|131|sub|80~combout\ : std_logic;
SIGNAL \inst9|inst5|157|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|3|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|22~q\ : std_logic;
SIGNAL \inst9|inst5|123|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|131|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|131|sub|82~combout\ : std_logic;
SIGNAL \inst9|inst5|158|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|57~q\ : std_logic;
SIGNAL \inst9|inst5|127|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|127|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|140|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|140|sub|82~combout\ : std_logic;
SIGNAL \inst9|inst5|158|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|58~q\ : std_logic;
SIGNAL \inst9|inst5|140|sub|107~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|141|sub|76~combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|23~q\ : std_logic;
SIGNAL \inst9|inst5|131|sub|107~0_combout\ : std_logic;
SIGNAL \inst9|inst5|133|sub|76~combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|159|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|159|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|90~combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|59~q\ : std_logic;
SIGNAL \inst9|inst5|141|sub|78~0_combout\ : std_logic;
SIGNAL \inst9|inst5|141|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|24~q\ : std_logic;
SIGNAL \inst9|inst5|133|sub|78~0_combout\ : std_logic;
SIGNAL \inst9|inst5|133|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|90~combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|160|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|160|6~1_combout\ : std_logic;
SIGNAL \inst4[6]~27_combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|28~q\ : std_logic;
SIGNAL \inst9|inst5|133|sub|105~0_combout\ : std_logic;
SIGNAL \inst9|inst5|133|sub|105~1_combout\ : std_logic;
SIGNAL \inst9|inst5|133|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|133|sub|80~combout\ : std_logic;
SIGNAL \inst9|inst5|161|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|60~q\ : std_logic;
SIGNAL \inst9|inst5|141|sub|105~0_combout\ : std_logic;
SIGNAL \inst9|inst5|141|sub|105~1_combout\ : std_logic;
SIGNAL \inst9|inst5|141|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|141|sub|80~combout\ : std_logic;
SIGNAL \inst9|inst5|161|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|173|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|173|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|173|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|174|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|87~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|96~0_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|32|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|32|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|32|sub|107~combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|32|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|33|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|125|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|125|sub|107~combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|125|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|126|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|124|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|135|sub|101~0_combout\ : std_logic;
SIGNAL \inst4[7]~26_combout\ : std_logic;
SIGNAL \inst9|inst5|inst1|33~q\ : std_logic;
SIGNAL \inst9|inst5|133|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|135|sub|101~combout\ : std_logic;
SIGNAL \inst9|inst5|136|sub|79~combout\ : std_logic;
SIGNAL \inst9|inst5|165|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|128|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|129|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|129|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|107~combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|129|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|130|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|inst1|61~q\ : std_logic;
SIGNAL \inst9|inst5|141|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|142|sub|92~combout\ : std_logic;
SIGNAL \inst9|inst5|142|sub|101~combout\ : std_logic;
SIGNAL \inst9|inst5|143|sub|79~combout\ : std_logic;
SIGNAL \inst9|inst5|165|6~1_combout\ : std_logic;
SIGNAL \32~2_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst9|inst5|163|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|163|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|163|6~2_combout\ : std_logic;
SIGNAL \32~3_combout\ : std_logic;
SIGNAL \inst4[2]~20_combout\ : std_logic;
SIGNAL \inst4[2]~21_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|123|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|123|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|90~combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|124|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|124|sub|104~0_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|125|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|125|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|135|sub|92~combout\ : std_logic;
SIGNAL \inst9|inst5|166|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|166|6~0_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\ : std_logic;
SIGNAL \inst7~combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2110w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2090w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2100w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2150w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2130w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2140w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2120w[3]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~18_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a126\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a110\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~19_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a70\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a86\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~20_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a118\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a102\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~22_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a254\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a238\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~26_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a206\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a222\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~24_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a230\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a246\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~27_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a214\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a198\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~23_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~28_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a158\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a142\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a134\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a150\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a174\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a190\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a166\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a182\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~29_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~30_combout\ : std_logic;
SIGNAL \inst9|65[6]~13_combout\ : std_logic;
SIGNAL \inst4[6]~12_combout\ : std_logic;
SIGNAL \inst4[6]~13_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|130|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|130|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|174|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|174|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|174|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|33|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|33|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|33|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|169|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|126|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|126|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|136|sub|98~combout\ : std_logic;
SIGNAL \inst9|inst5|169|6~1_combout\ : std_logic;
SIGNAL \inst9|inst5|143|sub|98~combout\ : std_logic;
SIGNAL \inst9|inst5|169|6~2_combout\ : std_logic;
SIGNAL \inst4[1]~22_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~54_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~55_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~52_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~53_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a105\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a121\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a209\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a193\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~98_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a241\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a225\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~100_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a249\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a233\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~101_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a217\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a201\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~99_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~102_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a185\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a161\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a177\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~48_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a169\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~49_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a137\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a145\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a129\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~50_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a153\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~51_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~104_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~112_combout\ : std_logic;
SIGNAL \inst9|65[1]~17_combout\ : std_logic;
SIGNAL \inst4[1]~23_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|171|sub|97~combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|171|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|171|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|172|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|75~1_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|172|sub|90~combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|172|sub|96~0_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|172|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|109~1_combout\ : std_logic;
SIGNAL \inst9|inst5|172|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|141|sub|82~combout\ : std_logic;
SIGNAL \inst9|inst5|133|sub|82~combout\ : std_logic;
SIGNAL \inst9|inst5|162|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|162|6~1_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a245\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a229\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a205\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a221\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a253\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a237\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a213\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a197\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a141\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a157\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a133\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a149\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~22_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~23_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a189\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a173\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a165\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a181\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~20_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~21_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a117\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a101\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~33_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~32_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~34_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~18_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~19_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~16_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~17_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~31_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~46_combout\ : std_logic;
SIGNAL \inst4[5]~14_combout\ : std_logic;
SIGNAL \inst9|65[5]~14_combout\ : std_logic;
SIGNAL \inst4[5]~15_combout\ : std_logic;
SIGNAL \inst4[5]~28_combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\ : std_logic;
SIGNAL \inst9|inst7|inst3~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|4|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|32|sub|78~combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|75~0_combout\ : std_logic;
SIGNAL \inst9|inst5|32|sub|9~q\ : std_logic;
SIGNAL \inst9|inst5|164|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|142|sub|77~combout\ : std_logic;
SIGNAL \inst9|inst5|135|sub|77~combout\ : std_logic;
SIGNAL \inst9|inst5|164|6~1_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a204\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a220\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~56_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a196\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a212\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~57_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a228\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a244\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~59_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a252\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a236\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~58_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~60_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~61_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a164\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a180\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~28_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a172\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a188\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~29_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a156\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a132\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a148\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~30_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a140\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~31_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a100\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a116\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~51_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a124\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a108\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~52_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a92\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a76\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~49_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a84\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a68\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~48_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~50_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~53_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~24_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~25_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~26_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~27_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~47_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout\ : std_logic;
SIGNAL \inst4[4]~16_combout\ : std_logic;
SIGNAL \inst9|65[4]~15_combout\ : std_logic;
SIGNAL \inst4[4]~17_combout\ : std_logic;
SIGNAL \inst4[4]~29_combout\ : std_logic;
SIGNAL \inst9|inst7|inst4~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|107~combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|109~0_combout\ : std_logic;
SIGNAL \inst9|inst5|173|sub|110~q\ : std_logic;
SIGNAL \inst9|inst5|142|sub|83~combout\ : std_logic;
SIGNAL \inst9|inst5|135|sub|83~combout\ : std_logic;
SIGNAL \inst9|inst5|170|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|170|6~1_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~32_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~33_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~34_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~35_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a187\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a171\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a163\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a179\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~36_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~37_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a155\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a139\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a131\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a147\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~38_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~39_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~79_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a251\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a235\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a243\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a227\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a211\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a195\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a203\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a219\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~78_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~80_combout\ : std_logic;
SIGNAL \inst4[3]~18_combout\ : std_logic;
SIGNAL \inst9|65[3]~16_combout\ : std_logic;
SIGNAL \inst4[3]~19_combout\ : std_logic;
SIGNAL \inst4[3]~30_combout\ : std_logic;
SIGNAL \inst9|inst7|inst6~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|92~0_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|92~1_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|87~q\ : std_logic;
SIGNAL \inst9|inst5|129|sub|102~0_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|102~1_combout\ : std_logic;
SIGNAL \inst9|inst5|129|sub|99~q\ : std_logic;
SIGNAL \inst9|inst5|142|sub|81~combout\ : std_logic;
SIGNAL \inst9|inst5|168|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|135|sub|81~combout\ : std_logic;
SIGNAL \inst9|inst5|168|6~1_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a186\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a178\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a162\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~44_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a170\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~45_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a138\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a154\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a146\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a130\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~46_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~47_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~96_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a250\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a234\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a242\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a226\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a202\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a218\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a210\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a194\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a66\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a82\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a74\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a90\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~84_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a98\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a114\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~85_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a122\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a106\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~86_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~87_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~42_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~43_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~40_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~41_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\ : std_logic;
SIGNAL \inst4[2]~31_combout\ : std_logic;
SIGNAL \inst4[2]~32_combout\ : std_logic;
SIGNAL \inst9|inst7|inst2~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ : std_logic;
SIGNAL \inst9|inst5|167|6~0_combout\ : std_logic;
SIGNAL \inst9|inst5|136|sub|81~combout\ : std_logic;
SIGNAL \inst9|inst5|143|sub|81~combout\ : std_logic;
SIGNAL \inst9|inst5|167|6~1_combout\ : std_logic;
SIGNAL \inst4[7]~35_combout\ : std_logic;
SIGNAL \inst4[1]~33_combout\ : std_logic;
SIGNAL \inst9|inst7|inst~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\ : std_logic;
SIGNAL \inst14~combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~122_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~124_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~125_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~60_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~61_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~62_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~63_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~126_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~58_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~59_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~56_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~57_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~120_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~127_combout\ : std_logic;
SIGNAL \inst9|65[0]~12_combout\ : std_logic;
SIGNAL \inst4[0]~24_combout\ : std_logic;
SIGNAL \inst4[0]~25_combout\ : std_logic;
SIGNAL \inst4[0]~34_combout\ : std_logic;
SIGNAL \inst9|inst7|13~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ : std_logic;
SIGNAL \inst9|inst6|141|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|141|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|122~q\ : std_logic;
SIGNAL \inst9|inst6|161~1_combout\ : std_logic;
SIGNAL \inst9|inst6|161~0_combout\ : std_logic;
SIGNAL \inst9|inst6|161~combout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ : std_logic;
SIGNAL \inst9|inst6|199|8~0_combout\ : std_logic;
SIGNAL \inst9|inst6|199|8~1_combout\ : std_logic;
SIGNAL \inst9|inst6|199|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|199|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|199|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|163|sub|80~0_combout\ : std_logic;
SIGNAL \inst9|inst6|163|sub|105~0_combout\ : std_logic;
SIGNAL \inst9|inst6|199|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|199|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|199|41~5_combout\ : std_logic;
SIGNAL \inst9|inst6|144|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|144|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|126~q\ : std_logic;
SIGNAL \inst9|inst6|143|9~0_combout\ : std_logic;
SIGNAL \inst9|inst6|143|9~1_combout\ : std_logic;
SIGNAL \inst9|inst6|125~q\ : std_logic;
SIGNAL \inst9|inst6|198|47~4_combout\ : std_logic;
SIGNAL \inst9|inst6|198|8~0_combout\ : std_logic;
SIGNAL \inst9|inst6|198|8~1_combout\ : std_logic;
SIGNAL \inst9|inst6|198|41~0_combout\ : std_logic;
SIGNAL \inst9|inst6|163|sub|106~0_combout\ : std_logic;
SIGNAL \inst9|inst6|198|41~1_combout\ : std_logic;
SIGNAL \inst9|inst6|198|41~2_combout\ : std_logic;
SIGNAL \inst9|inst6|198|41~3_combout\ : std_logic;
SIGNAL \inst9|inst6|198|41~4_combout\ : std_logic;
SIGNAL \inst9|inst6|143|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|143|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|127~q\ : std_logic;
SIGNAL \inst9|inst6|144|10~0_combout\ : std_logic;
SIGNAL \inst9|inst6|144|10~1_combout\ : std_logic;
SIGNAL \inst9|inst6|128~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[31]~26_combout\ : std_logic;
SIGNAL \inst9|inst1|125~q\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ : std_logic;
SIGNAL \inst9|inst5|166|6~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~10_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~11_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a183\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a167\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a175\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a191\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a143\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a159\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a151\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a135\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a231\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a247\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a239\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a255\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a207\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a223\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a199\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|ram_block1a215\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\ : std_logic;
SIGNAL \inst4[7]~10_combout\ : std_logic;
SIGNAL \inst9|65[7]~10_combout\ : std_logic;
SIGNAL \inst4[7]~11_combout\ : std_logic;
SIGNAL \32~combout\ : std_logic;
SIGNAL \37~combout\ : std_logic;
SIGNAL \inst18|Mux0~0_combout\ : std_logic;
SIGNAL \inst18|Mux1~0_combout\ : std_logic;
SIGNAL \inst18|Mux2~0_combout\ : std_logic;
SIGNAL \inst18|Mux3~0_combout\ : std_logic;
SIGNAL \inst18|Mux4~0_combout\ : std_logic;
SIGNAL \inst18|Mux5~0_combout\ : std_logic;
SIGNAL \inst18|Mux6~0_combout\ : std_logic;
SIGNAL \inst19|Mux0~0_combout\ : std_logic;
SIGNAL \inst19|Mux1~0_combout\ : std_logic;
SIGNAL \inst19|Mux2~0_combout\ : std_logic;
SIGNAL \inst19|Mux3~0_combout\ : std_logic;
SIGNAL \inst19|Mux4~0_combout\ : std_logic;
SIGNAL \inst19|Mux5~0_combout\ : std_logic;
SIGNAL \inst19|Mux6~0_combout\ : std_logic;
SIGNAL \inst16|Mux0~0_combout\ : std_logic;
SIGNAL \inst16|Mux1~0_combout\ : std_logic;
SIGNAL \inst16|Mux2~0_combout\ : std_logic;
SIGNAL \inst16|Mux3~0_combout\ : std_logic;
SIGNAL \inst16|Mux4~0_combout\ : std_logic;
SIGNAL \inst16|Mux5~0_combout\ : std_logic;
SIGNAL \inst16|Mux6~0_combout\ : std_logic;
SIGNAL \inst17|Mux0~0_combout\ : std_logic;
SIGNAL \inst17|Mux1~0_combout\ : std_logic;
SIGNAL \inst17|Mux2~0_combout\ : std_logic;
SIGNAL \inst17|Mux3~0_combout\ : std_logic;
SIGNAL \inst17|Mux4~0_combout\ : std_logic;
SIGNAL \inst17|Mux5~0_combout\ : std_logic;
SIGNAL \inst17|Mux6~0_combout\ : std_logic;
SIGNAL \inst11|Mux0~0_combout\ : std_logic;
SIGNAL \inst11|Mux1~0_combout\ : std_logic;
SIGNAL \inst11|Mux2~0_combout\ : std_logic;
SIGNAL \inst11|Mux3~0_combout\ : std_logic;
SIGNAL \inst11|Mux4~0_combout\ : std_logic;
SIGNAL \inst11|Mux5~0_combout\ : std_logic;
SIGNAL \inst11|Mux6~0_combout\ : std_logic;
SIGNAL \inst13|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|Mux1~0_combout\ : std_logic;
SIGNAL \inst13|Mux2~0_combout\ : std_logic;
SIGNAL \inst13|Mux3~0_combout\ : std_logic;
SIGNAL \inst13|Mux4~0_combout\ : std_logic;
SIGNAL \inst13|Mux5~0_combout\ : std_logic;
SIGNAL \inst13|Mux6~0_combout\ : std_logic;
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2295w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1894w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2335w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1934w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1761w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2325w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1924w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1944w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2367w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1954w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2305w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1904w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1883w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2285w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2315w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1914w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2407w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1995w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2377w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2387w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1974w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2417w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode2005w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1985w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode2035w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode2015w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode2045w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode2025w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2203w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1813w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2183w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1792w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2213w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1803w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2243w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1853w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2223w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1833w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2264w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1863w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2233w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1843w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1741w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2172w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1771w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1711w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1721w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1694w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|decode3|w_anode1731w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2275w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2073w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_inst7~combout\ : std_logic;
SIGNAL \inst18|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst16|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst19|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst9|inst1|ALT_INV_125~q\ : std_logic;
SIGNAL \inst17|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_37~combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

STATE <= ww_STATE;
R_nW <= ww_R_nW;
ww_MCLK <= MCLK;
ww_nRESET <= nRESET;
DATA <= ww_DATA;
ROM_OUT <= ww_ROM_OUT;
ADDR <= ww_ADDR;
ROM_ENABLE <= ww_ROM_ENABLE;
RAM_OUT <= ww_RAM_OUT;
RAM_WR_EN <= ww_RAM_WR_EN;
RAM_ENABLE <= ww_RAM_ENABLE;
RAM_RD_EN <= ww_RAM_RD_EN;
Z_FLG <= ww_Z_FLG;
N_FLG <= ww_N_FLG;
A <= ww_A;
ALU <= ww_ALU;
B <= ww_B;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
IR <= ww_IR;
MSC <= ww_MSC;
X <= ww_X;
XDISP <= ww_XDISP;
Y <= ww_Y;
YDISP <= ww_YDISP;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst9|inst5|170|6~1_combout\ & \inst9|inst5|168|6~1_combout\ & \inst9|inst5|166|6~2_combout\ & \inst9|inst5|164|6~1_combout\ & \inst9|inst5|162|6~1_combout\ & 
\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & \inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst|altsyncram_component|auto_generated|q_a\(6) <= \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(7) <= \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst9|inst5|170|6~1_combout\ & \inst9|inst5|168|6~1_combout\ & \inst9|inst5|166|6~2_combout\ & \inst9|inst5|164|6~1_combout\ & \inst9|inst5|162|6~1_combout\ & 
\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & \inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst|altsyncram_component|auto_generated|q_a\(4) <= \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(5) <= \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst9|inst5|170|6~1_combout\ & \inst9|inst5|168|6~1_combout\ & \inst9|inst5|166|6~2_combout\ & \inst9|inst5|164|6~1_combout\ & \inst9|inst5|162|6~1_combout\ & 
\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & \inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst|altsyncram_component|auto_generated|q_a\(2) <= \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(3) <= \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst9|inst5|170|6~1_combout\ & \inst9|inst5|168|6~1_combout\ & \inst9|inst5|166|6~2_combout\ & \inst9|inst5|164|6~1_combout\ & \inst9|inst5|162|6~1_combout\ & 
\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & \inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst|altsyncram_component|auto_generated|q_a\(0) <= \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(1) <= \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a41\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a42\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a43\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a44\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a45\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a46\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a47\ <= \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a49\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a50\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a51\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a52\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a53\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a54\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a55\ <= \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a33\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a34\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a35\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a36\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a37\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a38\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a39\ <= \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a57\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a58\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a59\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a60\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a61\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a62\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a63\ <= \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a9\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a10\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a11\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a12\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a13\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a14\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a15\ <= \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a17\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a18\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a19\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a20\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a21\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a22\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a23\ <= \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a1\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a2\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a3\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a4\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a5\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a6\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a7\ <= \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a25\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a26\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a27\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a28\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a29\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a30\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a31\ <= \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a81\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a82\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a83\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a84\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a85\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a86\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a87\ <= \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a65\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a66\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a67\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a68\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a69\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a70\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a71\ <= \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a89\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a90\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a91\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a92\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a93\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a94\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a95\ <= \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a73\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a74\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a75\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a76\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a77\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a78\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a79\ <= \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a113\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a114\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a115\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a116\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a117\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a118\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a119\ <= \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & \inst4[3]~30_combout\
& \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a97\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a98\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a99\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a100\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a101\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a102\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a103\ <= \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a121\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a122\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a123\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a124\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a125\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a126\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a127\ <= \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a105\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a106\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a107\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a108\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a109\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a110\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a111\ <= \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a241\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a242\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a243\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a244\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a245\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a246\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a247\ <= \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a225\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a226\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a227\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a228\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a229\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a230\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a231\ <= \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a249\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a250\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a251\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a252\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a253\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a254\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a255\ <= \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a233\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a234\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a235\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a236\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a237\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a238\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a239\ <= \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a217\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a218\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a219\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a220\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a221\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a222\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a223\ <= \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a201\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a202\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a203\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a204\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a205\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a206\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a207\ <= \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a209\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a210\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a211\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a212\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a213\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a214\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a215\ <= \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a193\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a194\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a195\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a196\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a197\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a198\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a199\ <= \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a169\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a170\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a171\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a172\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a173\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a174\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a175\ <= \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a177\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a178\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a179\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a180\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a181\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a182\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a183\ <= \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a161\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a162\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a163\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a164\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a165\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a166\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a167\ <= \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a185\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a186\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a187\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a188\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a189\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a190\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a191\ <= \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a137\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a138\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a139\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a140\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a141\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a142\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a143\ <= \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a145\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a146\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a147\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a148\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a149\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a150\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a151\ <= \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a129\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a130\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a131\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a132\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a133\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a134\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a135\ <= \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(7);

\inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4[7]~26_combout\ & \inst4[6]~27_combout\ & \inst4[5]~28_combout\ & \inst4[4]~29_combout\ & 
\inst4[3]~30_combout\ & \inst4[2]~32_combout\ & \inst4[1]~33_combout\ & \inst4[0]~34_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst9|inst5|161|6~1_combout\ & \inst9|inst5|160|6~1_combout\ & \inst9|inst5|159|6~1_combout\ & \inst9|inst5|158|6~1_combout\ & \inst9|inst5|157|6~1_combout\ & 
\inst9|inst5|156|6~1_combout\ & \inst9|inst5|155|6~2_combout\);

\inst8|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);
\inst8|altsyncram_component|auto_generated|ram_block1a153\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(1);
\inst8|altsyncram_component|auto_generated|ram_block1a154\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(2);
\inst8|altsyncram_component|auto_generated|ram_block1a155\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(3);
\inst8|altsyncram_component|auto_generated|ram_block1a156\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(4);
\inst8|altsyncram_component|auto_generated|ram_block1a157\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(5);
\inst8|altsyncram_component|auto_generated|ram_block1a158\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(6);
\inst8|altsyncram_component|auto_generated|ram_block1a159\ <= \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(7);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst9|inst1|126~q\ & \inst9|inst1|37~q\ & \inst9|inst1|38~q\ & \inst9|inst1|39~q\ & \inst9|inst1|40~q\ & \inst9|inst7|inst3~q\ & \inst9|inst7|inst4~q\ & 
\inst9|inst7|inst6~q\ & \inst9|inst7|inst2~q\ & \inst9|inst7|inst~q\ & \inst9|inst7|13~q\ & \inst9|inst6|161~combout\ & \inst9|inst6|128~q\);

\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\inst2~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2~q\);
\ALT_INV_inst7~combout\ <= NOT \inst7~combout\;
\inst18|ALT_INV_Mux6~0_combout\ <= NOT \inst18|Mux6~0_combout\;
\inst16|ALT_INV_Mux6~0_combout\ <= NOT \inst16|Mux6~0_combout\;
\inst19|ALT_INV_Mux6~0_combout\ <= NOT \inst19|Mux6~0_combout\;
\inst9|inst1|ALT_INV_125~q\ <= NOT \inst9|inst1|125~q\;
\inst17|ALT_INV_Mux6~0_combout\ <= NOT \inst17|Mux6~0_combout\;
\inst11|ALT_INV_Mux6~0_combout\ <= NOT \inst11|Mux6~0_combout\;
\inst13|ALT_INV_Mux6~0_combout\ <= NOT \inst13|Mux6~0_combout\;
\ALT_INV_37~combout\ <= NOT \37~combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y47_N20
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X36_Y39_N16
\DATA[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[7]~11_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[7]~output_o\);

-- Location: IOOBUF_X36_Y39_N23
\DATA[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[6]~13_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[6]~output_o\);

-- Location: IOOBUF_X34_Y39_N23
\DATA[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[5]~15_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[5]~output_o\);

-- Location: IOOBUF_X34_Y39_N9
\DATA[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[4]~17_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[4]~output_o\);

-- Location: IOOBUF_X36_Y39_N30
\DATA[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[3]~19_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[3]~output_o\);

-- Location: IOOBUF_X34_Y39_N16
\DATA[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[2]~21_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[2]~output_o\);

-- Location: IOOBUF_X34_Y39_N2
\DATA[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[1]~23_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[1]~output_o\);

-- Location: IOOBUF_X34_Y39_N30
\DATA[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4[0]~25_combout\,
	oe => \inst4[7]~35_combout\,
	devoe => ww_devoe,
	o => \DATA[0]~output_o\);

-- Location: IOOBUF_X0_Y28_N9
\STATE~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \STATE~output_o\);

-- Location: IOOBUF_X78_Y29_N9
\R_nW~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\,
	devoe => ww_devoe,
	o => \R_nW~output_o\);

-- Location: IOOBUF_X78_Y17_N23
\ROM_OUT[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \ROM_OUT[7]~output_o\);

-- Location: IOOBUF_X78_Y25_N23
\ROM_OUT[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \ROM_OUT[6]~output_o\);

-- Location: IOOBUF_X78_Y41_N24
\ROM_OUT[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \ROM_OUT[5]~output_o\);

-- Location: IOOBUF_X78_Y44_N24
\ROM_OUT[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \ROM_OUT[4]~output_o\);

-- Location: IOOBUF_X78_Y44_N16
\ROM_OUT[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \ROM_OUT[3]~output_o\);

-- Location: IOOBUF_X78_Y49_N16
\ROM_OUT[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \ROM_OUT[2]~output_o\);

-- Location: IOOBUF_X78_Y20_N24
\ROM_OUT[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \ROM_OUT[1]~output_o\);

-- Location: IOOBUF_X78_Y21_N9
\ROM_OUT[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \ROM_OUT[0]~output_o\);

-- Location: IOOBUF_X26_Y39_N23
\ADDR[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|169|6~2_combout\,
	devoe => ww_devoe,
	o => \ADDR[15]~output_o\);

-- Location: IOOBUF_X78_Y45_N2
\ADDR[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|167|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[14]~output_o\);

-- Location: IOOBUF_X78_Y49_N23
\ADDR[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|165|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[13]~output_o\);

-- Location: IOOBUF_X31_Y39_N30
\ADDR[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|163|6~2_combout\,
	devoe => ww_devoe,
	o => \ADDR[12]~output_o\);

-- Location: IOOBUF_X78_Y24_N24
\ADDR[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|170|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[11]~output_o\);

-- Location: IOOBUF_X78_Y23_N9
\ADDR[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|168|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[10]~output_o\);

-- Location: IOOBUF_X66_Y54_N9
\ADDR[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|166|6~2_combout\,
	devoe => ww_devoe,
	o => \ADDR[9]~output_o\);

-- Location: IOOBUF_X78_Y24_N2
\ADDR[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|164|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[8]~output_o\);

-- Location: IOOBUF_X78_Y23_N16
\ADDR[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|162|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[7]~output_o\);

-- Location: IOOBUF_X78_Y24_N16
\ADDR[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|161|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[6]~output_o\);

-- Location: IOOBUF_X78_Y23_N23
\ADDR[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|160|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[5]~output_o\);

-- Location: IOOBUF_X71_Y54_N30
\ADDR[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|159|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[4]~output_o\);

-- Location: IOOBUF_X78_Y43_N23
\ADDR[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|158|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[3]~output_o\);

-- Location: IOOBUF_X78_Y21_N23
\ADDR[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|157|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[2]~output_o\);

-- Location: IOOBUF_X78_Y23_N2
\ADDR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|156|6~1_combout\,
	devoe => ww_devoe,
	o => \ADDR[1]~output_o\);

-- Location: IOOBUF_X78_Y25_N16
\ADDR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|155|6~2_combout\,
	devoe => ww_devoe,
	o => \ADDR[0]~output_o\);

-- Location: IOOBUF_X78_Y21_N16
\ROM_ENABLE~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \32~combout\,
	devoe => ww_devoe,
	o => \ROM_ENABLE~output_o\);

-- Location: IOOBUF_X49_Y54_N9
\RAM_OUT[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[7]~output_o\);

-- Location: IOOBUF_X49_Y54_N30
\RAM_OUT[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~30_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[6]~output_o\);

-- Location: IOOBUF_X78_Y18_N2
\RAM_OUT[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~46_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[5]~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\RAM_OUT[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[4]~output_o\);

-- Location: IOOBUF_X56_Y54_N16
\RAM_OUT[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~80_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[3]~output_o\);

-- Location: IOOBUF_X78_Y30_N9
\RAM_OUT[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[2]~output_o\);

-- Location: IOOBUF_X29_Y39_N9
\RAM_OUT[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~112_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[1]~output_o\);

-- Location: IOOBUF_X60_Y54_N30
\RAM_OUT[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~127_combout\,
	devoe => ww_devoe,
	o => \RAM_OUT[0]~output_o\);

-- Location: IOOBUF_X78_Y24_N9
\RAM_WR_EN~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_inst7~combout\,
	devoe => ww_devoe,
	o => \RAM_WR_EN~output_o\);

-- Location: IOOBUF_X56_Y54_N23
\RAM_ENABLE~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_37~combout\,
	devoe => ww_devoe,
	o => \RAM_ENABLE~output_o\);

-- Location: IOOBUF_X31_Y39_N2
\RAM_RD_EN~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst14~combout\,
	devoe => ww_devoe,
	o => \RAM_RD_EN~output_o\);

-- Location: IOOBUF_X20_Y39_N9
\Z_FLG~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|161~combout\,
	devoe => ww_devoe,
	o => \Z_FLG~output_o\);

-- Location: IOOBUF_X78_Y16_N2
\N_FLG~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|128~q\,
	devoe => ww_devoe,
	o => \N_FLG~output_o\);

-- Location: IOOBUF_X78_Y17_N9
\A[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|128~q\,
	devoe => ww_devoe,
	o => \A[7]~output_o\);

-- Location: IOOBUF_X78_Y37_N23
\A[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|126~q\,
	devoe => ww_devoe,
	o => \A[6]~output_o\);

-- Location: IOOBUF_X31_Y39_N23
\A[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|123~q\,
	devoe => ww_devoe,
	o => \A[5]~output_o\);

-- Location: IOOBUF_X58_Y54_N30
\A[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|122~q\,
	devoe => ww_devoe,
	o => \A[4]~output_o\);

-- Location: IOOBUF_X78_Y30_N16
\A[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|119~q\,
	devoe => ww_devoe,
	o => \A[3]~output_o\);

-- Location: IOOBUF_X60_Y54_N23
\A[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|118~q\,
	devoe => ww_devoe,
	o => \A[2]~output_o\);

-- Location: IOOBUF_X78_Y31_N2
\A[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|116~q\,
	devoe => ww_devoe,
	o => \A[1]~output_o\);

-- Location: IOOBUF_X78_Y36_N24
\A[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|114~q\,
	devoe => ww_devoe,
	o => \A[0]~output_o\);

-- Location: IOOBUF_X58_Y54_N2
\ALU[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|198|41~4_combout\,
	devoe => ww_devoe,
	o => \ALU[7]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\ALU[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|199|41~5_combout\,
	devoe => ww_devoe,
	o => \ALU[6]~output_o\);

-- Location: IOOBUF_X78_Y29_N16
\ALU[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|200|41~5_combout\,
	devoe => ww_devoe,
	o => \ALU[5]~output_o\);

-- Location: IOOBUF_X54_Y54_N30
\ALU[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|201|41~5_combout\,
	devoe => ww_devoe,
	o => \ALU[4]~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\ALU[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|196|41~6_combout\,
	devoe => ww_devoe,
	o => \ALU[3]~output_o\);

-- Location: IOOBUF_X78_Y33_N16
\ALU[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|197|41~6_combout\,
	devoe => ww_devoe,
	o => \ALU[2]~output_o\);

-- Location: IOOBUF_X78_Y17_N2
\ALU[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|195|41~5_combout\,
	devoe => ww_devoe,
	o => \ALU[1]~output_o\);

-- Location: IOOBUF_X56_Y54_N30
\ALU[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|194|41~4_combout\,
	devoe => ww_devoe,
	o => \ALU[0]~output_o\);

-- Location: IOOBUF_X78_Y42_N23
\B[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|127~q\,
	devoe => ww_devoe,
	o => \B[7]~output_o\);

-- Location: IOOBUF_X78_Y36_N9
\B[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|125~q\,
	devoe => ww_devoe,
	o => \B[6]~output_o\);

-- Location: IOOBUF_X78_Y35_N9
\B[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|124~q\,
	devoe => ww_devoe,
	o => \B[5]~output_o\);

-- Location: IOOBUF_X78_Y30_N23
\B[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|121~q\,
	devoe => ww_devoe,
	o => \B[4]~output_o\);

-- Location: IOOBUF_X78_Y30_N2
\B[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|120~q\,
	devoe => ww_devoe,
	o => \B[3]~output_o\);

-- Location: IOOBUF_X78_Y29_N2
\B[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|117~q\,
	devoe => ww_devoe,
	o => \B[2]~output_o\);

-- Location: IOOBUF_X78_Y31_N23
\B[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|115~q\,
	devoe => ww_devoe,
	o => \B[1]~output_o\);

-- Location: IOOBUF_X54_Y54_N2
\B[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|113~q\,
	devoe => ww_devoe,
	o => \B[0]~output_o\);

-- Location: IOOBUF_X58_Y54_N16
\HEX0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X74_Y54_N9
\HEX0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X60_Y54_N2
\HEX0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X62_Y54_N30
\HEX0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X74_Y54_N2
\HEX0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X74_Y54_N16
\HEX0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X74_Y54_N23
\HEX0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst18|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\HEX1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\HEX1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X78_Y49_N2
\HEX1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X60_Y54_N9
\HEX1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X64_Y54_N2
\HEX1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X66_Y54_N30
\HEX1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X69_Y54_N30
\HEX1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst19|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\HEX2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X66_Y54_N2
\HEX2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X69_Y54_N16
\HEX2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X78_Y44_N2
\HEX2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X78_Y43_N2
\HEX2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X78_Y35_N2
\HEX2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X78_Y43_N9
\HEX2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X78_Y35_N23
\HEX3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X78_Y33_N9
\HEX3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X78_Y33_N2
\HEX3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X69_Y54_N9
\HEX3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X78_Y41_N9
\HEX3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X78_Y41_N2
\HEX3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X78_Y43_N16
\HEX3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst17|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X78_Y40_N16
\HEX4[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X78_Y40_N2
\HEX4[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X78_Y40_N23
\HEX4[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X78_Y42_N16
\HEX4[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X78_Y45_N23
\HEX4[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X78_Y40_N9
\HEX4[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X78_Y35_N16
\HEX4[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X78_Y45_N9
\HEX5[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X78_Y42_N2
\HEX5[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X78_Y37_N16
\HEX5[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X78_Y34_N24
\HEX5[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X78_Y34_N9
\HEX5[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X78_Y34_N16
\HEX5[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X78_Y34_N2
\HEX5[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X0_Y15_N9
\IR[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst7|inst3~q\,
	devoe => ww_devoe,
	o => \IR[5]~output_o\);

-- Location: IOOBUF_X22_Y39_N16
\IR[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst7|inst4~q\,
	devoe => ww_devoe,
	o => \IR[4]~output_o\);

-- Location: IOOBUF_X20_Y39_N16
\IR[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst7|inst6~q\,
	devoe => ww_devoe,
	o => \IR[3]~output_o\);

-- Location: IOOBUF_X24_Y39_N23
\IR[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst7|inst2~q\,
	devoe => ww_devoe,
	o => \IR[2]~output_o\);

-- Location: IOOBUF_X24_Y39_N9
\IR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst7|inst~q\,
	devoe => ww_devoe,
	o => \IR[1]~output_o\);

-- Location: IOOBUF_X49_Y54_N16
\IR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst7|13~q\,
	devoe => ww_devoe,
	o => \IR[0]~output_o\);

-- Location: IOOBUF_X56_Y54_N2
\MSC[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	devoe => ww_devoe,
	o => \MSC[3]~output_o\);

-- Location: IOOBUF_X78_Y37_N9
\MSC[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	devoe => ww_devoe,
	o => \MSC[2]~output_o\);

-- Location: IOOBUF_X58_Y54_N23
\MSC[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	devoe => ww_devoe,
	o => \MSC[1]~output_o\);

-- Location: IOOBUF_X78_Y36_N2
\MSC[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	devoe => ww_devoe,
	o => \MSC[0]~output_o\);

-- Location: IOOBUF_X54_Y54_N9
\X[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|126|sub|110~q\,
	devoe => ww_devoe,
	o => \X[15]~output_o\);

-- Location: IOOBUF_X49_Y54_N2
\X[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|126|sub|99~q\,
	devoe => ww_devoe,
	o => \X[14]~output_o\);

-- Location: IOOBUF_X54_Y54_N16
\X[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|126|sub|87~q\,
	devoe => ww_devoe,
	o => \X[13]~output_o\);

-- Location: IOOBUF_X26_Y39_N2
\X[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|126|sub|9~q\,
	devoe => ww_devoe,
	o => \X[12]~output_o\);

-- Location: IOOBUF_X54_Y54_N23
\X[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|125|sub|110~q\,
	devoe => ww_devoe,
	o => \X[11]~output_o\);

-- Location: IOOBUF_X29_Y39_N16
\X[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|125|sub|99~q\,
	devoe => ww_devoe,
	o => \X[10]~output_o\);

-- Location: IOOBUF_X49_Y54_N23
\X[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|125|sub|87~q\,
	devoe => ww_devoe,
	o => \X[9]~output_o\);

-- Location: IOOBUF_X31_Y39_N16
\X[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|125|sub|9~q\,
	devoe => ww_devoe,
	o => \X[8]~output_o\);

-- Location: IOOBUF_X78_Y37_N2
\X[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|124|sub|110~q\,
	devoe => ww_devoe,
	o => \X[7]~output_o\);

-- Location: IOOBUF_X78_Y45_N16
\X[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|124|sub|99~q\,
	devoe => ww_devoe,
	o => \X[6]~output_o\);

-- Location: IOOBUF_X78_Y16_N24
\X[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|124|sub|87~q\,
	devoe => ww_devoe,
	o => \X[5]~output_o\);

-- Location: IOOBUF_X78_Y42_N9
\X[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|124|sub|9~q\,
	devoe => ww_devoe,
	o => \X[4]~output_o\);

-- Location: IOOBUF_X60_Y54_N16
\X[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|123|sub|110~q\,
	devoe => ww_devoe,
	o => \X[3]~output_o\);

-- Location: IOOBUF_X78_Y20_N16
\X[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|123|sub|99~q\,
	devoe => ww_devoe,
	o => \X[2]~output_o\);

-- Location: IOOBUF_X78_Y18_N23
\X[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|123|sub|87~q\,
	devoe => ww_devoe,
	o => \X[1]~output_o\);

-- Location: IOOBUF_X58_Y54_N9
\X[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|123|sub|9~q\,
	devoe => ww_devoe,
	o => \X[0]~output_o\);

-- Location: IOOBUF_X78_Y31_N16
\XDISP[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|33~q\,
	devoe => ww_devoe,
	o => \XDISP[7]~output_o\);

-- Location: IOOBUF_X78_Y25_N2
\XDISP[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|28~q\,
	devoe => ww_devoe,
	o => \XDISP[6]~output_o\);

-- Location: IOOBUF_X78_Y41_N16
\XDISP[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|24~q\,
	devoe => ww_devoe,
	o => \XDISP[5]~output_o\);

-- Location: IOOBUF_X78_Y18_N16
\XDISP[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|23~q\,
	devoe => ww_devoe,
	o => \XDISP[4]~output_o\);

-- Location: IOOBUF_X58_Y0_N9
\XDISP[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|22~q\,
	devoe => ww_devoe,
	o => \XDISP[3]~output_o\);

-- Location: IOOBUF_X78_Y33_N23
\XDISP[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|21~q\,
	devoe => ww_devoe,
	o => \XDISP[2]~output_o\);

-- Location: IOOBUF_X58_Y0_N30
\XDISP[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|20~q\,
	devoe => ww_devoe,
	o => \XDISP[1]~output_o\);

-- Location: IOOBUF_X78_Y20_N9
\XDISP[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|19~q\,
	devoe => ww_devoe,
	o => \XDISP[0]~output_o\);

-- Location: IOOBUF_X24_Y39_N30
\Y[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|130|sub|110~q\,
	devoe => ww_devoe,
	o => \Y[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\Y[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|130|sub|99~q\,
	devoe => ww_devoe,
	o => \Y[14]~output_o\);

-- Location: IOOBUF_X46_Y54_N16
\Y[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|130|sub|87~q\,
	devoe => ww_devoe,
	o => \Y[13]~output_o\);

-- Location: IOOBUF_X78_Y21_N2
\Y[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|130|sub|9~q\,
	devoe => ww_devoe,
	o => \Y[12]~output_o\);

-- Location: IOOBUF_X24_Y39_N2
\Y[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|129|sub|110~q\,
	devoe => ww_devoe,
	o => \Y[11]~output_o\);

-- Location: IOOBUF_X26_Y39_N30
\Y[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|129|sub|99~q\,
	devoe => ww_devoe,
	o => \Y[10]~output_o\);

-- Location: IOOBUF_X26_Y39_N9
\Y[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|129|sub|87~q\,
	devoe => ww_devoe,
	o => \Y[9]~output_o\);

-- Location: IOOBUF_X46_Y54_N2
\Y[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|129|sub|9~q\,
	devoe => ww_devoe,
	o => \Y[8]~output_o\);

-- Location: IOOBUF_X29_Y39_N2
\Y[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|128|sub|110~q\,
	devoe => ww_devoe,
	o => \Y[7]~output_o\);

-- Location: IOOBUF_X78_Y25_N9
\Y[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|128|sub|99~q\,
	devoe => ww_devoe,
	o => \Y[6]~output_o\);

-- Location: IOOBUF_X78_Y29_N23
\Y[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|128|sub|87~q\,
	devoe => ww_devoe,
	o => \Y[5]~output_o\);

-- Location: IOOBUF_X78_Y36_N16
\Y[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|128|sub|9~q\,
	devoe => ww_devoe,
	o => \Y[4]~output_o\);

-- Location: IOOBUF_X31_Y39_N9
\Y[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|127|sub|110~q\,
	devoe => ww_devoe,
	o => \Y[3]~output_o\);

-- Location: IOOBUF_X20_Y39_N2
\Y[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|127|sub|99~q\,
	devoe => ww_devoe,
	o => \Y[2]~output_o\);

-- Location: IOOBUF_X46_Y54_N9
\Y[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|127|sub|87~q\,
	devoe => ww_devoe,
	o => \Y[1]~output_o\);

-- Location: IOOBUF_X51_Y54_N2
\Y[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|127|sub|9~q\,
	devoe => ww_devoe,
	o => \Y[0]~output_o\);

-- Location: IOOBUF_X78_Y31_N9
\YDISP[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|61~q\,
	devoe => ww_devoe,
	o => \YDISP[7]~output_o\);

-- Location: IOOBUF_X78_Y20_N2
\YDISP[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|60~q\,
	devoe => ww_devoe,
	o => \YDISP[6]~output_o\);

-- Location: IOOBUF_X78_Y15_N2
\YDISP[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|59~q\,
	devoe => ww_devoe,
	o => \YDISP[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\YDISP[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|58~q\,
	devoe => ww_devoe,
	o => \YDISP[4]~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\YDISP[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|57~q\,
	devoe => ww_devoe,
	o => \YDISP[3]~output_o\);

-- Location: IOOBUF_X24_Y39_N16
\YDISP[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|56~q\,
	devoe => ww_devoe,
	o => \YDISP[2]~output_o\);

-- Location: IOOBUF_X78_Y18_N9
\YDISP[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|55~q\,
	devoe => ww_devoe,
	o => \YDISP[1]~output_o\);

-- Location: IOOBUF_X51_Y0_N23
\YDISP[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|inst1|54~q\,
	devoe => ww_devoe,
	o => \YDISP[0]~output_o\);

-- Location: IOIBUF_X46_Y54_N29
\MCLK~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MCLK,
	o => \MCLK~input_o\);

-- Location: LCCOMB_X45_Y53_N18
\inst3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst3~0_combout\ = !\inst3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3~q\,
	combout => \inst3~0_combout\);

-- Location: FF_X45_Y53_N19
inst3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3~q\);

-- Location: LCCOMB_X45_Y53_N10
\inst2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2~0_combout\ = \inst2~q\ $ (\inst3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2~q\,
	datad => \inst3~q\,
	combout => \inst2~0_combout\);

-- Location: LCCOMB_X45_Y53_N28
\inst2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst2~feeder_combout\ = \inst2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2~0_combout\,
	combout => \inst2~feeder_combout\);

-- Location: FF_X45_Y53_N29
inst2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2~q\);

-- Location: CLKCTRL_G10
\inst2~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2~clkctrl_outclk\);

-- Location: FF_X54_Y34_N9
\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	asdata => \inst9|inst1|125~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M9K_X33_Y22_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00000000000000000000FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y14_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N10
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[30]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[30]~31_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[30]~31_combout\);

-- Location: IOIBUF_X51_Y54_N29
\nRESET~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_nRESET,
	o => \nRESET~input_o\);

-- Location: FF_X50_Y33_N11
\inst9|inst1|126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[30]~31_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|126~q\);

-- Location: M9K_X33_Y13_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000FF0000FFF000FF0000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y24_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N26
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[29]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[29]~30_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[29]~30_combout\);

-- Location: FF_X56_Y32_N27
\inst9|inst1|37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[29]~30_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|37~q\);

-- Location: M9K_X53_Y15_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y19_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00000000000000FF00FF0F00F0FF00000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[28]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[28]~29_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[28]~29_combout\);

-- Location: FF_X50_Y33_N1
\inst9|inst1|38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[28]~29_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|38~q\);

-- Location: M9K_X33_Y21_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0000000000000F0F0F0F000F00FF0FF000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y22_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N24
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[27]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[27]~28_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[27]~28_combout\);

-- Location: FF_X56_Y32_N25
\inst9|inst1|39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[27]~28_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|39~q\);

-- Location: M9K_X73_Y47_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y15_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A5C3000000000000000000000000F0F0F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y33_N6
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[26]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[26]~27_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[26]~27_combout\);

-- Location: FF_X57_Y33_N7
\inst9|inst1|40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[26]~27_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|40~q\);

-- Location: M9K_X73_Y46_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y49_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y38_N16
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\);

-- Location: M9K_X73_Y43_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y44_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y38_N14
\inst9|inst5|171|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|78~combout\ = \inst9|inst5|171|sub|9~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst5|171|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	combout => \inst9|inst5|171|sub|78~combout\);

-- Location: LCCOMB_X57_Y38_N20
\inst9|inst5|171|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (((\inst4[0]~25_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (((\inst9|inst5|171|sub|78~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst9|inst5|171|sub|78~combout\,
	datad => \inst4[0]~25_combout\,
	combout => \inst9|inst5|171|sub|75~0_combout\);

-- Location: FF_X57_Y38_N21
\inst9|inst5|171|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|171|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|171|sub|9~q\);

-- Location: LCCOMB_X58_Y38_N2
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\);

-- Location: LCCOMB_X58_Y38_N20
\inst9|inst5|171|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (\inst9|inst5|171|sub|87~q\ $ (((\inst9|inst5|171|sub|9~q\ & 
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|171|sub|87~q\,
	datab => \inst9|inst5|171|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\,
	combout => \inst9|inst5|171|sub|92~0_combout\);

-- Location: M9K_X53_Y52_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y53_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y38_N6
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\);

-- Location: M9K_X73_Y50_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y34_N28
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\);

-- Location: M9K_X73_Y42_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y33_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y34_N2
\inst9|inst5|123|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|78~combout\ = \inst9|inst5|123|sub|9~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|9~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	combout => \inst9|inst5|123|sub|78~combout\);

-- Location: LCCOMB_X58_Y34_N24
\inst9|inst5|123|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (((\inst4[0]~25_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (((\inst9|inst5|123|sub|78~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst4[0]~25_combout\,
	datad => \inst9|inst5|123|sub|78~combout\,
	combout => \inst9|inst5|123|sub|75~0_combout\);

-- Location: FF_X58_Y34_N25
\inst9|inst5|123|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|123|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|123|sub|9~q\);

-- Location: LCCOMB_X58_Y34_N6
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\);

-- Location: LCCOMB_X58_Y34_N8
\inst9|inst5|123|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (\inst9|inst5|123|sub|87~q\ $ (((\inst9|inst5|123|sub|9~q\ & 
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|9~q\,
	datab => \inst9|inst5|123|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\,
	combout => \inst9|inst5|123|sub|92~0_combout\);

-- Location: LCCOMB_X58_Y34_N12
\inst9|inst5|123|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|92~1_combout\ = (\inst9|inst5|123|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|123|sub|92~0_combout\,
	datad => \inst4[1]~23_combout\,
	combout => \inst9|inst5|123|sub|92~1_combout\);

-- Location: FF_X58_Y34_N13
\inst9|inst5|123|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|123|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|123|sub|87~q\);

-- Location: LCCOMB_X58_Y34_N26
\inst9|inst5|123|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|97~combout\ = \inst9|inst5|123|sub|99~q\ $ (((\inst9|inst5|123|sub|9~q\ & (\inst9|inst5|123|sub|87~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|9~q\,
	datab => \inst9|inst5|123|sub|87~q\,
	datac => \inst9|inst5|123|sub|99~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\,
	combout => \inst9|inst5|123|sub|97~combout\);

-- Location: M9K_X33_Y35_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y21_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N6
\inst9|inst6|198|47~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|47~5_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\)) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	combout => \inst9|inst6|198|47~5_combout\);

-- Location: M9K_X53_Y48_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y19_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00FF000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N14
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\);

-- Location: M9K_X53_Y49_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y51_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0F00FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\);

-- Location: LCCOMB_X58_Y35_N4
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\);

-- Location: M9K_X33_Y37_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y38_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0F0F0F0F000000000000000000F00000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y37_N16
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\);

-- Location: LCCOMB_X58_Y33_N16
\inst9|inst6|138|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|138|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (\inst9|inst6|116~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst4[1]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|116~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datad => \inst4[1]~33_combout\,
	combout => \inst9|inst6|138|10~0_combout\);

-- Location: LCCOMB_X58_Y33_N8
\inst9|inst6|138|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|138|10~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst6|138|10~0_combout\ & (\inst9|inst6|195|41~5_combout\)) # (!\inst9|inst6|138|10~0_combout\ & ((\inst9|inst6|115~q\))))) 
-- # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((\inst9|inst6|138|10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|195|41~5_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst6|115~q\,
	datad => \inst9|inst6|138|10~0_combout\,
	combout => \inst9|inst6|138|10~1_combout\);

-- Location: FF_X58_Y33_N9
\inst9|inst6|116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|138|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|116~q\);

-- Location: M9K_X5_Y36_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y20_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y36_N26
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\);

-- Location: M9K_X33_Y30_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y29_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00F0F0F0F00000000000000000000F0000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y33_N12
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\);

-- Location: LCCOMB_X56_Y37_N12
\inst9|inst6|137|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|137|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst6|114~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & \inst4[0]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datad => \inst4[0]~34_combout\,
	combout => \inst9|inst6|137|9~0_combout\);

-- Location: LCCOMB_X56_Y37_N10
\inst9|inst6|137|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|137|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst9|inst6|137|9~0_combout\ & (\inst9|inst6|194|41~4_combout\)) # (!\inst9|inst6|137|9~0_combout\ & ((\inst9|inst6|113~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (((\inst9|inst6|137|9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datab => \inst9|inst6|194|41~4_combout\,
	datac => \inst9|inst6|113~q\,
	datad => \inst9|inst6|137|9~0_combout\,
	combout => \inst9|inst6|137|9~1_combout\);

-- Location: FF_X56_Y37_N11
\inst9|inst6|113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|137|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|113~q\);

-- Location: LCCOMB_X56_Y37_N8
\inst9|inst6|194|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|194|41~0_combout\ = (\inst9|inst6|113~q\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (\inst9|inst6|114~q\ $ 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\)))) # (!\inst9|inst6|113~q\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|114~q\) # 
-- (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|113~q\,
	datab => \inst9|inst6|114~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|194|41~0_combout\);

-- Location: LCCOMB_X56_Y37_N6
\inst9|inst6|194|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|194|41~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & ((!\inst9|inst6|114~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (\inst9|inst6|113~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|114~q\) # ((\inst9|inst6|113~q\ & 
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|113~q\,
	datab => \inst9|inst6|114~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|194|41~1_combout\);

-- Location: LCCOMB_X56_Y37_N4
\inst9|inst6|194|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|194|41~2_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|194|41~0_combout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|194|41~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datac => \inst9|inst6|194|41~0_combout\,
	datad => \inst9|inst6|194|41~1_combout\,
	combout => \inst9|inst6|194|41~2_combout\);

-- Location: LCCOMB_X57_Y35_N8
\inst9|inst6|194|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|194|41~3_combout\ = (\inst9|inst6|198|47~5_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|115~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|116~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst6|115~q\,
	datac => \inst9|inst6|116~q\,
	datad => \inst9|inst6|198|47~5_combout\,
	combout => \inst9|inst6|194|41~3_combout\);

-- Location: LCCOMB_X56_Y37_N2
\inst9|inst6|194|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|194|41~4_combout\ = (\inst9|inst6|194|41~2_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & \inst9|inst6|194|41~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|194|41~2_combout\,
	datad => \inst9|inst6|194|41~3_combout\,
	combout => \inst9|inst6|194|41~4_combout\);

-- Location: LCCOMB_X56_Y37_N18
\inst9|inst6|138|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|138|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst6|113~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & \inst4[0]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|113~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datad => \inst4[0]~34_combout\,
	combout => \inst9|inst6|138|9~0_combout\);

-- Location: LCCOMB_X56_Y37_N20
\inst9|inst6|138|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|138|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst9|inst6|138|9~0_combout\ & (\inst9|inst6|194|41~4_combout\)) # (!\inst9|inst6|138|9~0_combout\ & ((\inst9|inst6|114~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (((\inst9|inst6|138|9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datab => \inst9|inst6|194|41~4_combout\,
	datac => \inst9|inst6|114~q\,
	datad => \inst9|inst6|138|9~0_combout\,
	combout => \inst9|inst6|138|9~1_combout\);

-- Location: FF_X56_Y37_N21
\inst9|inst6|114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|138|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|114~q\);

-- Location: LCCOMB_X58_Y33_N2
\inst9|inst6|195|8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|8~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|115~q\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))) # (!\inst9|inst6|115~q\ & ((\inst9|inst6|116~q\) 
-- # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datab => \inst9|inst6|115~q\,
	datac => \inst9|inst6|116~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|195|8~0_combout\);

-- Location: LCCOMB_X58_Y33_N4
\inst9|inst6|195|8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|8~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|195|8~0_combout\ & ((\inst9|inst6|114~q\))) # (!\inst9|inst6|195|8~0_combout\ & (!\inst9|inst6|116~q\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (((\inst9|inst6|195|8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|116~q\,
	datab => \inst9|inst6|114~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst6|195|8~0_combout\,
	combout => \inst9|inst6|195|8~1_combout\);

-- Location: LCCOMB_X58_Y33_N26
\inst9|inst6|195|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|41~3_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|115~q\ & ((\inst9|inst6|116~q\) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datab => \inst9|inst6|115~q\,
	datac => \inst9|inst6|116~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|195|41~3_combout\);

-- Location: LCCOMB_X58_Y33_N30
\inst9|inst6|162|sub|78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|162|sub|78~0_combout\ = \inst9|inst6|116~q\ $ (\inst9|inst6|115~q\ $ (((\inst9|inst6|113~q\ & \inst9|inst6|114~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|116~q\,
	datab => \inst9|inst6|115~q\,
	datac => \inst9|inst6|113~q\,
	datad => \inst9|inst6|114~q\,
	combout => \inst9|inst6|162|sub|78~0_combout\);

-- Location: LCCOMB_X58_Y33_N0
\inst9|inst6|195|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|41~2_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|162|sub|78~0_combout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|116~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|162|sub|78~0_combout\,
	datab => \inst9|inst6|116~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|195|41~2_combout\);

-- Location: LCCOMB_X59_Y33_N18
\inst9|inst6|139|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|139|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst6|117~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & \inst4[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|117~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datad => \inst4[2]~32_combout\,
	combout => \inst9|inst6|139|9~0_combout\);

-- Location: LCCOMB_X59_Y33_N20
\inst9|inst6|139|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|139|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst9|inst6|139|9~0_combout\ & (\inst9|inst6|197|41~6_combout\)) # (!\inst9|inst6|139|9~0_combout\ & ((\inst9|inst6|118~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (((\inst9|inst6|139|9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datab => \inst9|inst6|197|41~6_combout\,
	datac => \inst9|inst6|118~q\,
	datad => \inst9|inst6|139|9~0_combout\,
	combout => \inst9|inst6|139|9~1_combout\);

-- Location: FF_X59_Y33_N21
\inst9|inst6|118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|139|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|118~q\);

-- Location: LCCOMB_X58_Y33_N10
\inst9|inst6|162|sub|105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|162|sub|105~0_combout\ = (\inst9|inst6|116~q\ & ((\inst9|inst6|115~q\) # ((\inst9|inst6|113~q\ & \inst9|inst6|114~q\)))) # (!\inst9|inst6|116~q\ & (\inst9|inst6|115~q\ & (\inst9|inst6|113~q\ & \inst9|inst6|114~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|116~q\,
	datab => \inst9|inst6|115~q\,
	datac => \inst9|inst6|113~q\,
	datad => \inst9|inst6|114~q\,
	combout => \inst9|inst6|162|sub|105~0_combout\);

-- Location: LCCOMB_X57_Y35_N22
\inst9|inst6|197|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|41~1_combout\ = \inst9|inst6|118~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|117~q\ $ (\inst9|inst6|162|sub|105~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|118~q\,
	datab => \inst9|inst6|117~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|162|sub|105~0_combout\,
	combout => \inst9|inst6|197|41~1_combout\);

-- Location: LCCOMB_X57_Y35_N20
\inst9|inst6|197|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|41~0_combout\ = (\inst9|inst6|117~q\ & (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|118~q\) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|118~q\,
	datab => \inst9|inst6|117~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|197|41~0_combout\);

-- Location: LCCOMB_X57_Y33_N30
\inst9|inst6|197|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|41~2_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & ((\inst9|inst6|197|41~0_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|197|41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datac => \inst9|inst6|197|41~1_combout\,
	datad => \inst9|inst6|197|41~0_combout\,
	combout => \inst9|inst6|197|41~2_combout\);

-- Location: LCCOMB_X57_Y35_N28
\inst9|inst6|197|8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|8~0_combout\ = (\inst9|inst6|118~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ $ (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\)))) # 
-- (!\inst9|inst6|118~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\) # ((\inst9|inst6|117~q\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|118~q\,
	datab => \inst9|inst6|117~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|197|8~0_combout\);

-- Location: LCCOMB_X57_Y35_N18
\inst9|inst6|197|8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|8~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|197|8~0_combout\ & (\inst9|inst6|116~q\)) # (!\inst9|inst6|197|8~0_combout\ & ((!\inst9|inst6|117~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (((\inst9|inst6|197|8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|116~q\,
	datab => \inst9|inst6|117~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|197|8~0_combout\,
	combout => \inst9|inst6|197|8~1_combout\);

-- Location: LCCOMB_X57_Y33_N28
\inst9|inst6|197|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|41~3_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & ((\inst9|inst6|197|41~2_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & 
-- \inst9|inst6|197|8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datac => \inst9|inst6|197|41~2_combout\,
	datad => \inst9|inst6|197|8~1_combout\,
	combout => \inst9|inst6|197|41~3_combout\);

-- Location: LCCOMB_X59_Y33_N24
\inst9|inst6|197|41~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|41~6_combout\ = (\inst9|inst6|197|41~3_combout\) # ((\inst9|inst6|198|47~5_combout\ & \inst9|inst6|197|41~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst6|198|47~5_combout\,
	datac => \inst9|inst6|197|41~5_combout\,
	datad => \inst9|inst6|197|41~3_combout\,
	combout => \inst9|inst6|197|41~6_combout\);

-- Location: LCCOMB_X58_Y33_N18
\inst9|inst6|140|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|140|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (\inst9|inst6|118~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst4[2]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datad => \inst4[2]~32_combout\,
	combout => \inst9|inst6|140|9~0_combout\);

-- Location: LCCOMB_X58_Y33_N22
\inst9|inst6|140|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|140|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst9|inst6|140|9~0_combout\ & (\inst9|inst6|197|41~6_combout\)) # (!\inst9|inst6|140|9~0_combout\ & ((\inst9|inst6|117~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (((\inst9|inst6|140|9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datab => \inst9|inst6|197|41~6_combout\,
	datac => \inst9|inst6|117~q\,
	datad => \inst9|inst6|140|9~0_combout\,
	combout => \inst9|inst6|140|9~1_combout\);

-- Location: FF_X58_Y33_N23
\inst9|inst6|117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|140|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|117~q\);

-- Location: LCCOMB_X58_Y35_N2
\inst9|inst6|195|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|41~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|117~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|118~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|117~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|195|41~0_combout\);

-- Location: LCCOMB_X58_Y35_N16
\inst9|inst6|195|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|41~1_combout\ = (\inst9|inst6|195|41~0_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|113~q\ & 
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst6|195|41~0_combout\,
	combout => \inst9|inst6|195|41~1_combout\);

-- Location: LCCOMB_X58_Y33_N12
\inst9|inst6|195|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|41~4_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (((\inst9|inst6|195|41~1_combout\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & 
-- ((\inst9|inst6|195|41~3_combout\) # ((\inst9|inst6|195|41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|195|41~3_combout\,
	datab => \inst9|inst6|195|41~2_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|195|41~1_combout\,
	combout => \inst9|inst6|195|41~4_combout\);

-- Location: LCCOMB_X58_Y33_N6
\inst9|inst6|195|41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|195|41~5_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|195|8~1_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (((\inst9|inst6|195|41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datac => \inst9|inst6|195|8~1_combout\,
	datad => \inst9|inst6|195|41~4_combout\,
	combout => \inst9|inst6|195|41~5_combout\);

-- Location: LCCOMB_X58_Y33_N20
\inst9|inst6|137|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|137|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst9|inst6|115~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & \inst4[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datab => \inst9|inst6|115~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datad => \inst4[1]~33_combout\,
	combout => \inst9|inst6|137|10~0_combout\);

-- Location: LCCOMB_X58_Y33_N24
\inst9|inst6|137|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|137|10~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst6|137|10~0_combout\ & (\inst9|inst6|195|41~5_combout\)) # (!\inst9|inst6|137|10~0_combout\ & ((\inst9|inst6|116~q\))))) 
-- # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((\inst9|inst6|137|10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|195|41~5_combout\,
	datab => \inst9|inst6|116~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datad => \inst9|inst6|137|10~0_combout\,
	combout => \inst9|inst6|137|10~1_combout\);

-- Location: FF_X58_Y33_N25
\inst9|inst6|115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|137|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|115~q\);

-- Location: LCCOMB_X57_Y36_N26
\inst9|inst6|196|8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|8~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((!\inst9|inst6|120~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|119~q\) # (\inst9|inst6|120~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|119~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|120~q\,
	combout => \inst9|inst6|196|8~0_combout\);

-- Location: LCCOMB_X57_Y36_N8
\inst9|inst6|196|8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|8~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|196|8~0_combout\ & ((\inst9|inst6|118~q\))) # (!\inst9|inst6|196|8~0_combout\ & (!\inst9|inst6|119~q\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (((\inst9|inst6|196|8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|119~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|196|8~0_combout\,
	datad => \inst9|inst6|118~q\,
	combout => \inst9|inst6|196|8~1_combout\);

-- Location: LCCOMB_X57_Y35_N10
\inst9|inst6|196|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|41~3_combout\ = (\inst9|inst6|120~q\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & ((\inst9|inst6|119~q\) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|120~q\,
	datab => \inst9|inst6|119~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|196|41~3_combout\);

-- Location: LCCOMB_X57_Y35_N4
\inst9|inst6|196|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|41~4_combout\ = (\inst9|inst6|196|41~3_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|117~q\ & 
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst6|117~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|196|41~3_combout\,
	combout => \inst9|inst6|196|41~4_combout\);

-- Location: LCCOMB_X58_Y33_N28
\inst9|inst6|162|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|162|sub|106~0_combout\ = (\inst9|inst6|118~q\ & ((\inst9|inst6|117~q\) # (\inst9|inst6|162|sub|105~0_combout\))) # (!\inst9|inst6|118~q\ & (\inst9|inst6|117~q\ & \inst9|inst6|162|sub|105~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|118~q\,
	datac => \inst9|inst6|117~q\,
	datad => \inst9|inst6|162|sub|105~0_combout\,
	combout => \inst9|inst6|162|sub|106~0_combout\);

-- Location: LCCOMB_X57_Y35_N26
\inst9|inst6|196|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|41~1_combout\ = \inst9|inst6|119~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|162|sub|106~0_combout\ $ (\inst9|inst6|120~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|119~q\,
	datab => \inst9|inst6|162|sub|106~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|120~q\,
	combout => \inst9|inst6|196|41~1_combout\);

-- Location: LCCOMB_X56_Y36_N8
\inst9|inst6|142|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|142|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst6|122~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & \inst4[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datad => \inst4[4]~29_combout\,
	combout => \inst9|inst6|142|9~0_combout\);

-- Location: LCCOMB_X56_Y36_N10
\inst9|inst6|201|8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|8~0_combout\ = (\inst9|inst6|122~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ $ (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\)))) # 
-- (!\inst9|inst6|122~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\) # ((\inst9|inst6|121~q\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|122~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|201|8~0_combout\);

-- Location: LCCOMB_X56_Y36_N4
\inst9|inst6|201|8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|8~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|201|8~0_combout\ & (\inst9|inst6|119~q\)) # (!\inst9|inst6|201|8~0_combout\ & ((!\inst9|inst6|121~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (((\inst9|inst6|201|8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|119~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|201|8~0_combout\,
	combout => \inst9|inst6|201|8~1_combout\);

-- Location: LCCOMB_X56_Y36_N12
\inst9|inst6|163|sub|76~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|163|sub|76~0_combout\ = \inst9|inst6|121~q\ $ (\inst9|inst6|122~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst6|121~q\,
	datad => \inst9|inst6|122~q\,
	combout => \inst9|inst6|163|sub|76~0_combout\);

-- Location: LCCOMB_X56_Y33_N4
\inst9|inst6|141|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|141|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst9|inst6|123~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (\inst4[5]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[5]~28_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datad => \inst9|inst6|123~q\,
	combout => \inst9|inst6|141|10~0_combout\);

-- Location: LCCOMB_X56_Y33_N22
\inst9|inst6|141|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|141|10~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst6|141|10~0_combout\ & ((\inst9|inst6|200|41~5_combout\))) # (!\inst9|inst6|141|10~0_combout\ & (\inst9|inst6|124~q\)))) 
-- # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((\inst9|inst6|141|10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst6|141|10~0_combout\,
	datad => \inst9|inst6|200|41~5_combout\,
	combout => \inst9|inst6|141|10~1_combout\);

-- Location: FF_X56_Y33_N23
\inst9|inst6|123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|141|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|123~q\);

-- Location: LCCOMB_X58_Y35_N20
\inst9|inst6|200|8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|8~0_combout\ = (\inst9|inst6|124~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ $ (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # 
-- (!\inst9|inst6|124~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\) # ((\inst9|inst6|123~q\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|123~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|200|8~0_combout\);

-- Location: LCCOMB_X58_Y35_N30
\inst9|inst6|200|8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|8~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|200|8~0_combout\ & (\inst9|inst6|122~q\)) # (!\inst9|inst6|200|8~0_combout\ & ((!\inst9|inst6|123~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (((\inst9|inst6|200|8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|122~q\,
	datab => \inst9|inst6|123~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst6|200|8~0_combout\,
	combout => \inst9|inst6|200|8~1_combout\);

-- Location: LCCOMB_X57_Y33_N22
\inst9|inst6|200|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|41~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|121~q\))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- (\inst9|inst6|126~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|121~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|200|41~0_combout\);

-- Location: LCCOMB_X57_Y33_N24
\inst9|inst6|200|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|41~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|124~q\ & ((\inst9|inst6|123~q\) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|123~q\ & 
-- ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|123~q\,
	datab => \inst9|inst6|124~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|200|41~1_combout\);

-- Location: LCCOMB_X57_Y33_N14
\inst9|inst6|200|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|41~2_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|200|41~0_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (((\inst9|inst6|200|41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|200|41~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|200|41~1_combout\,
	combout => \inst9|inst6|200|41~2_combout\);

-- Location: LCCOMB_X57_Y33_N12
\inst9|inst6|162|sub|107~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|162|sub|107~0_combout\ = (\inst9|inst6|120~q\ & ((\inst9|inst6|119~q\) # (\inst9|inst6|162|sub|106~0_combout\))) # (!\inst9|inst6|120~q\ & (\inst9|inst6|119~q\ & \inst9|inst6|162|sub|106~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|120~q\,
	datab => \inst9|inst6|119~q\,
	datad => \inst9|inst6|162|sub|106~0_combout\,
	combout => \inst9|inst6|162|sub|107~0_combout\);

-- Location: LCCOMB_X57_Y33_N18
\inst9|inst6|163|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|163|sub|104~0_combout\ = (\inst9|inst6|121~q\ & ((\inst9|inst6|122~q\) # (\inst9|inst6|162|sub|107~0_combout\))) # (!\inst9|inst6|121~q\ & (\inst9|inst6|122~q\ & \inst9|inst6|162|sub|107~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|122~q\,
	datad => \inst9|inst6|162|sub|107~0_combout\,
	combout => \inst9|inst6|163|sub|104~0_combout\);

-- Location: LCCOMB_X56_Y33_N0
\inst9|inst6|163|sub|78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|163|sub|78~0_combout\ = \inst9|inst6|124~q\ $ (\inst9|inst6|123~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst6|124~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst9|inst6|163|sub|78~0_combout\);

-- Location: LCCOMB_X57_Y33_N16
\inst9|inst6|200|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|41~3_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|125~q\)) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & 
-- ((\inst9|inst6|163|sub|104~0_combout\ $ (\inst9|inst6|163|sub|78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|125~q\,
	datab => \inst9|inst6|163|sub|104~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|163|sub|78~0_combout\,
	combout => \inst9|inst6|200|41~3_combout\);

-- Location: LCCOMB_X57_Y33_N2
\inst9|inst6|200|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|41~4_combout\ = (\inst9|inst6|200|41~2_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|200|41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|200|41~2_combout\,
	datad => \inst9|inst6|200|41~3_combout\,
	combout => \inst9|inst6|200|41~4_combout\);

-- Location: LCCOMB_X57_Y33_N4
\inst9|inst6|200|41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|200|41~5_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|200|8~1_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (((\inst9|inst6|200|41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datac => \inst9|inst6|200|8~1_combout\,
	datad => \inst9|inst6|200|41~4_combout\,
	combout => \inst9|inst6|200|41~5_combout\);

-- Location: LCCOMB_X56_Y33_N6
\inst9|inst6|142|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|142|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (((\inst9|inst6|124~q\) # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (\inst4[5]~28_combout\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[5]~28_combout\,
	datab => \inst9|inst6|124~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	combout => \inst9|inst6|142|10~0_combout\);

-- Location: LCCOMB_X56_Y33_N18
\inst9|inst6|142|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|142|10~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst6|142|10~0_combout\ & (\inst9|inst6|200|41~5_combout\)) # (!\inst9|inst6|142|10~0_combout\ & ((\inst9|inst6|123~q\))))) 
-- # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((\inst9|inst6|142|10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|200|41~5_combout\,
	datab => \inst9|inst6|123~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datad => \inst9|inst6|142|10~0_combout\,
	combout => \inst9|inst6|142|10~1_combout\);

-- Location: FF_X56_Y33_N19
\inst9|inst6|124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|142|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|124~q\);

-- Location: LCCOMB_X57_Y36_N4
\inst9|inst6|201|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|41~3_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (((\inst9|inst6|124~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & 
-- (\inst9|inst6|163|sub|76~0_combout\ $ (((\inst9|inst6|162|sub|107~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|163|sub|76~0_combout\,
	datab => \inst9|inst6|124~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|162|sub|107~0_combout\,
	combout => \inst9|inst6|201|41~3_combout\);

-- Location: LCCOMB_X58_Y36_N4
\inst9|inst6|201|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|41~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|120~q\)) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- ((\inst9|inst6|123~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst6|120~q\,
	datac => \inst9|inst6|123~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|201|41~0_combout\);

-- Location: LCCOMB_X56_Y36_N2
\inst9|inst6|201|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|41~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|121~q\ & ((\inst9|inst6|122~q\) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|122~q\ & 
-- ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|122~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	combout => \inst9|inst6|201|41~1_combout\);

-- Location: LCCOMB_X57_Y36_N6
\inst9|inst6|201|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|41~2_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|201|41~0_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (((\inst9|inst6|201|41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|201|41~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|201|41~1_combout\,
	combout => \inst9|inst6|201|41~2_combout\);

-- Location: LCCOMB_X57_Y36_N2
\inst9|inst6|201|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|41~4_combout\ = (\inst9|inst6|201|41~2_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|201|41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|201|41~3_combout\,
	datad => \inst9|inst6|201|41~2_combout\,
	combout => \inst9|inst6|201|41~4_combout\);

-- Location: LCCOMB_X57_Y36_N16
\inst9|inst6|201|41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|201|41~5_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|201|8~1_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (((\inst9|inst6|201|41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datac => \inst9|inst6|201|8~1_combout\,
	datad => \inst9|inst6|201|41~4_combout\,
	combout => \inst9|inst6|201|41~5_combout\);

-- Location: LCCOMB_X56_Y36_N20
\inst9|inst6|142|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|142|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst9|inst6|142|9~0_combout\ & ((\inst9|inst6|201|41~5_combout\))) # (!\inst9|inst6|142|9~0_combout\ & (\inst9|inst6|121~q\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (\inst9|inst6|142|9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datab => \inst9|inst6|142|9~0_combout\,
	datac => \inst9|inst6|121~q\,
	datad => \inst9|inst6|201|41~5_combout\,
	combout => \inst9|inst6|142|9~1_combout\);

-- Location: FF_X56_Y36_N21
\inst9|inst6|121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|142|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|121~q\);

-- Location: LCCOMB_X58_Y35_N28
\inst9|inst6|196|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|41~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|121~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|122~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|122~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|196|41~0_combout\);

-- Location: LCCOMB_X57_Y35_N16
\inst9|inst6|196|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|41~2_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|196|41~0_combout\) # ((\inst9|inst6|196|41~1_combout\ & 
-- !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|196|41~1_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|196|41~0_combout\,
	combout => \inst9|inst6|196|41~2_combout\);

-- Location: LCCOMB_X57_Y35_N2
\inst9|inst6|196|41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|41~5_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & ((\inst9|inst6|196|41~2_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|196|41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|196|41~4_combout\,
	datad => \inst9|inst6|196|41~2_combout\,
	combout => \inst9|inst6|196|41~5_combout\);

-- Location: LCCOMB_X57_Y36_N10
\inst9|inst6|196|41~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|196|41~6_combout\ = (\inst9|inst6|196|41~5_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & 
-- \inst9|inst6|196|8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datac => \inst9|inst6|196|8~1_combout\,
	datad => \inst9|inst6|196|41~5_combout\,
	combout => \inst9|inst6|196|41~6_combout\);

-- Location: LCCOMB_X57_Y36_N0
\inst9|inst6|140|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|140|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (\inst9|inst6|120~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst4[3]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|120~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datad => \inst4[3]~30_combout\,
	combout => \inst9|inst6|140|10~0_combout\);

-- Location: LCCOMB_X57_Y36_N12
\inst9|inst6|140|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|140|10~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst6|140|10~0_combout\ & (\inst9|inst6|196|41~6_combout\)) # (!\inst9|inst6|140|10~0_combout\ & ((\inst9|inst6|119~q\))))) 
-- # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((\inst9|inst6|140|10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|196|41~6_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|140|10~0_combout\,
	combout => \inst9|inst6|140|10~1_combout\);

-- Location: FF_X57_Y36_N13
\inst9|inst6|120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|140|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|120~q\);

-- Location: LCCOMB_X57_Y36_N22
\inst9|inst6|139|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|139|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (\inst9|inst6|119~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst4[3]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|119~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datad => \inst4[3]~30_combout\,
	combout => \inst9|inst6|139|10~0_combout\);

-- Location: LCCOMB_X57_Y36_N30
\inst9|inst6|139|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|139|10~1_combout\ = (\inst9|inst6|139|10~0_combout\ & (((\inst9|inst6|196|41~6_combout\) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\)))) # (!\inst9|inst6|139|10~0_combout\ & (\inst9|inst6|120~q\ 
-- & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|120~q\,
	datab => \inst9|inst6|196|41~6_combout\,
	datac => \inst9|inst6|139|10~0_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	combout => \inst9|inst6|139|10~1_combout\);

-- Location: FF_X57_Y36_N31
\inst9|inst6|119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|139|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|119~q\);

-- Location: LCCOMB_X57_Y35_N24
\inst9|inst6|197|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|41~4_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|120~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|119~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|119~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	combout => \inst9|inst6|197|41~4_combout\);

-- Location: LCCOMB_X57_Y35_N30
\inst9|inst6|197|41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|197|41~5_combout\ = (\inst9|inst6|197|41~4_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|115~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|115~q\,
	datad => \inst9|inst6|197|41~4_combout\,
	combout => \inst9|inst6|197|41~5_combout\);

-- Location: LCCOMB_X57_Y33_N0
\inst9|65[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[2]~11_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\) # ((\inst9|inst6|197|41~3_combout\) # ((\inst9|inst6|198|47~5_combout\ & \inst9|inst6|197|41~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|198|47~5_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\,
	datac => \inst9|inst6|197|41~5_combout\,
	datad => \inst9|inst6|197|41~3_combout\,
	combout => \inst9|65[2]~11_combout\);

-- Location: M9K_X33_Y18_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y31_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y34_N12
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\);

-- Location: M9K_X53_Y18_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y36_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y34_N28
\inst9|inst5|127|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|78~combout\ = \inst9|inst5|127|sub|9~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datac => \inst9|inst5|127|sub|9~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	combout => \inst9|inst5|127|sub|78~combout\);

-- Location: LCCOMB_X52_Y34_N26
\inst9|inst5|127|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (((\inst4[0]~25_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (((\inst9|inst5|127|sub|78~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|127|sub|78~combout\,
	datad => \inst4[0]~25_combout\,
	combout => \inst9|inst5|127|sub|75~0_combout\);

-- Location: FF_X52_Y34_N27
\inst9|inst5|127|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|127|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|127|sub|9~q\);

-- Location: M9K_X33_Y23_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y27_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y34_N6
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\);

-- Location: FF_X52_Y34_N13
\inst9|inst5|inst1|54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[0]~34_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|54~q\);

-- Location: M9K_X73_Y26_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y27_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N8
\inst9|inst5|3|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|78~combout\ = \inst9|inst5|3|sub|9~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	combout => \inst9|inst5|3|sub|78~combout\);

-- Location: LCCOMB_X60_Y34_N14
\inst9|inst5|3|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (((\inst4[0]~25_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (((\inst9|inst5|3|sub|78~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst5|3|sub|78~combout\,
	datac => \inst4[0]~25_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	combout => \inst9|inst5|3|sub|75~0_combout\);

-- Location: FF_X60_Y34_N15
\inst9|inst5|3|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|3|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|3|sub|9~q\);

-- Location: LCCOMB_X58_Y34_N22
\inst9|inst5|155|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|155|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|171|sub|9~q\) # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|3|sub|9~q\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datac => \inst9|inst5|171|sub|9~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|155|6~0_combout\);

-- Location: M9K_X33_Y25_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y16_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N22
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\);

-- Location: FF_X58_Y34_N19
\inst9|inst5|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[0]~34_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|19~q\);

-- Location: LCCOMB_X58_Y34_N16
\inst9|inst5|155|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|155|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|155|6~0_combout\) # (\inst9|inst5|inst1|19~q\ $ (\inst9|inst5|123|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|19~q\,
	datab => \inst9|inst5|123|sub|9~q\,
	datac => \inst9|inst5|155|6~0_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|155|6~1_combout\);

-- Location: LCCOMB_X58_Y34_N30
\inst9|inst5|155|6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|155|6~2_combout\ = (\inst9|inst5|155|6~0_combout\ & ((\inst9|inst5|127|sub|9~q\ $ (\inst9|inst5|inst1|54~q\)) # (!\inst9|inst5|155|6~1_combout\))) # (!\inst9|inst5|155|6~0_combout\ & (((\inst9|inst5|155|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|127|sub|9~q\,
	datab => \inst9|inst5|inst1|54~q\,
	datac => \inst9|inst5|155|6~0_combout\,
	datad => \inst9|inst5|155|6~1_combout\,
	combout => \inst9|inst5|155|6~2_combout\);

-- Location: LCCOMB_X52_Y34_N10
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\);

-- Location: LCCOMB_X52_Y34_N18
\inst9|inst5|127|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (\inst9|inst5|127|sub|87~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\ & 
-- \inst9|inst5|127|sub|9~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\,
	datab => \inst9|inst5|127|sub|9~q\,
	datac => \inst9|inst5|127|sub|87~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	combout => \inst9|inst5|127|sub|92~0_combout\);

-- Location: LCCOMB_X52_Y34_N2
\inst9|inst5|127|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|92~1_combout\ = (\inst9|inst5|127|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst5|127|sub|92~0_combout\,
	datac => \inst4[1]~23_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	combout => \inst9|inst5|127|sub|92~1_combout\);

-- Location: FF_X52_Y34_N3
\inst9|inst5|127|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|127|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|127|sub|87~q\);

-- Location: FF_X52_Y34_N9
\inst9|inst5|inst1|55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[1]~33_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|55~q\);

-- Location: LCCOMB_X52_Y34_N12
\inst9|inst5|140|sub|78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|140|sub|78~0_combout\ = \inst9|inst5|127|sub|87~q\ $ (\inst9|inst5|inst1|55~q\ $ (((\inst9|inst5|127|sub|9~q\ & \inst9|inst5|inst1|54~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|127|sub|87~q\,
	datab => \inst9|inst5|127|sub|9~q\,
	datac => \inst9|inst5|inst1|54~q\,
	datad => \inst9|inst5|inst1|55~q\,
	combout => \inst9|inst5|140|sub|78~0_combout\);

-- Location: LCCOMB_X61_Y34_N4
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\);

-- Location: LCCOMB_X61_Y34_N18
\inst9|inst5|3|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (\inst9|inst5|3|sub|87~q\ $ (((\inst9|inst5|3|sub|9~q\ & 
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	combout => \inst9|inst5|3|sub|92~0_combout\);

-- Location: LCCOMB_X60_Y34_N20
\inst9|inst5|3|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|92~1_combout\ = (\inst9|inst5|3|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datab => \inst9|inst5|3|sub|92~0_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[1]~23_combout\,
	combout => \inst9|inst5|3|sub|92~1_combout\);

-- Location: FF_X60_Y34_N21
\inst9|inst5|3|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|3|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|3|sub|87~q\);

-- Location: FF_X58_Y34_N11
\inst9|inst5|inst1|20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[1]~33_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|20~q\);

-- Location: LCCOMB_X58_Y34_N10
\inst9|inst5|131|sub|78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|131|sub|78~0_combout\ = \inst9|inst5|123|sub|87~q\ $ (\inst9|inst5|inst1|20~q\ $ (((\inst9|inst5|inst1|19~q\ & \inst9|inst5|123|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|19~q\,
	datab => \inst9|inst5|123|sub|87~q\,
	datac => \inst9|inst5|inst1|20~q\,
	datad => \inst9|inst5|123|sub|9~q\,
	combout => \inst9|inst5|131|sub|78~0_combout\);

-- Location: LCCOMB_X56_Y32_N28
\inst9|inst5|156|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|156|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|131|sub|78~0_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|3|sub|87~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datad => \inst9|inst5|131|sub|78~0_combout\,
	combout => \inst9|inst5|156|6~0_combout\);

-- Location: LCCOMB_X56_Y32_N30
\inst9|inst5|156|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|156|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|156|6~0_combout\ & ((\inst9|inst5|140|sub|78~0_combout\))) # (!\inst9|inst5|156|6~0_combout\ & 
-- (\inst9|inst5|171|sub|87~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|156|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|171|sub|87~q\,
	datab => \inst9|inst5|140|sub|78~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst5|156|6~0_combout\,
	combout => \inst9|inst5|156|6~1_combout\);

-- Location: LCCOMB_X60_Y34_N10
\inst9|inst5|3|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|97~combout\ = \inst9|inst5|3|sub|99~q\ $ (((\inst9|inst5|3|sub|87~q\ & (\inst9|inst5|3|sub|9~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|99~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|9~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\,
	combout => \inst9|inst5|3|sub|97~combout\);

-- Location: LCCOMB_X60_Y34_N6
\inst9|inst5|3|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (((\inst4[2]~21_combout\) # (!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (\inst9|inst5|3|sub|97~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|97~combout\,
	datab => \inst4[2]~21_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	combout => \inst9|inst5|3|sub|102~0_combout\);

-- Location: FF_X60_Y34_N7
\inst9|inst5|3|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|3|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|3|sub|99~q\);

-- Location: LCCOMB_X55_Y35_N12
\inst9|inst5|157|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|157|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|171|sub|99~q\) # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|3|sub|99~q\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|99~q\,
	datab => \inst9|inst5|171|sub|99~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|157|6~0_combout\);

-- Location: LCCOMB_X52_Y34_N16
\inst9|inst5|140|sub|105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|140|sub|105~0_combout\ = (\inst9|inst5|inst1|55~q\ & ((\inst9|inst5|127|sub|87~q\) # ((\inst9|inst5|inst1|54~q\ & \inst9|inst5|127|sub|9~q\)))) # (!\inst9|inst5|inst1|55~q\ & (\inst9|inst5|inst1|54~q\ & (\inst9|inst5|127|sub|9~q\ & 
-- \inst9|inst5|127|sub|87~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|54~q\,
	datab => \inst9|inst5|inst1|55~q\,
	datac => \inst9|inst5|127|sub|9~q\,
	datad => \inst9|inst5|127|sub|87~q\,
	combout => \inst9|inst5|140|sub|105~0_combout\);

-- Location: LCCOMB_X52_Y34_N4
\inst9|inst5|127|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|97~combout\ = \inst9|inst5|127|sub|99~q\ $ (((\inst9|inst5|127|sub|87~q\ & (\inst9|inst5|127|sub|9~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|127|sub|87~q\,
	datab => \inst9|inst5|127|sub|9~q\,
	datac => \inst9|inst5|127|sub|99~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\,
	combout => \inst9|inst5|127|sub|97~combout\);

-- Location: LCCOMB_X52_Y34_N14
\inst9|inst5|127|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (((\inst4[2]~21_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (((\inst9|inst5|127|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|127|sub|97~combout\,
	datad => \inst4[2]~21_combout\,
	combout => \inst9|inst5|127|sub|102~0_combout\);

-- Location: FF_X52_Y34_N15
\inst9|inst5|127|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|127|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|127|sub|99~q\);

-- Location: FF_X54_Y34_N19
\inst9|inst5|inst1|56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[2]~32_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|56~q\);

-- Location: LCCOMB_X52_Y34_N8
\inst9|inst5|140|sub|80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|140|sub|80~combout\ = \inst9|inst5|140|sub|105~0_combout\ $ (\inst9|inst5|127|sub|99~q\ $ (\inst9|inst5|inst1|56~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|140|sub|105~0_combout\,
	datab => \inst9|inst5|127|sub|99~q\,
	datad => \inst9|inst5|inst1|56~q\,
	combout => \inst9|inst5|140|sub|80~combout\);

-- Location: FF_X58_Y34_N7
\inst9|inst5|inst1|21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[2]~32_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|21~q\);

-- Location: LCCOMB_X58_Y34_N18
\inst9|inst5|131|sub|105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|131|sub|105~0_combout\ = (\inst9|inst5|123|sub|87~q\ & ((\inst9|inst5|inst1|20~q\) # ((\inst9|inst5|inst1|19~q\ & \inst9|inst5|123|sub|9~q\)))) # (!\inst9|inst5|123|sub|87~q\ & (\inst9|inst5|inst1|20~q\ & (\inst9|inst5|inst1|19~q\ & 
-- \inst9|inst5|123|sub|9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|87~q\,
	datab => \inst9|inst5|inst1|20~q\,
	datac => \inst9|inst5|inst1|19~q\,
	datad => \inst9|inst5|123|sub|9~q\,
	combout => \inst9|inst5|131|sub|105~0_combout\);

-- Location: LCCOMB_X59_Y34_N30
\inst9|inst5|131|sub|80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|131|sub|80~combout\ = \inst9|inst5|inst1|21~q\ $ (\inst9|inst5|123|sub|99~q\ $ (\inst9|inst5|131|sub|105~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|21~q\,
	datab => \inst9|inst5|123|sub|99~q\,
	datad => \inst9|inst5|131|sub|105~0_combout\,
	combout => \inst9|inst5|131|sub|80~combout\);

-- Location: LCCOMB_X55_Y35_N14
\inst9|inst5|157|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|157|6~1_combout\ = (\inst9|inst5|157|6~0_combout\ & (((\inst9|inst5|140|sub|80~combout\)) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))) # (!\inst9|inst5|157|6~0_combout\ & 
-- (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|131|sub|80~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|157|6~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datac => \inst9|inst5|140|sub|80~combout\,
	datad => \inst9|inst5|131|sub|80~combout\,
	combout => \inst9|inst5|157|6~1_combout\);

-- Location: LCCOMB_X60_Y34_N24
\inst9|inst5|3|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|106~0_combout\ = (\inst9|inst5|3|sub|99~q\ & (\inst9|inst5|3|sub|87~q\ & (\inst9|inst5|3|sub|9~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|99~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|9~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\,
	combout => \inst9|inst5|3|sub|106~0_combout\);

-- Location: LCCOMB_X60_Y34_N16
\inst9|inst5|3|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (\inst9|inst5|3|sub|110~q\ $ (\inst9|inst5|3|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datac => \inst9|inst5|3|sub|110~q\,
	datad => \inst9|inst5|3|sub|106~0_combout\,
	combout => \inst9|inst5|3|sub|109~0_combout\);

-- Location: LCCOMB_X57_Y36_N24
\inst9|inst5|3|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|3|sub|109~1_combout\ = (\inst9|inst5|3|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & ((\inst4[3]~19_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datab => \inst9|inst5|3|sub|109~0_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[3]~19_combout\,
	combout => \inst9|inst5|3|sub|109~1_combout\);

-- Location: FF_X57_Y36_N25
\inst9|inst5|3|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|3|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|3|sub|110~q\);

-- Location: FF_X56_Y34_N29
\inst9|inst5|inst1|22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[3]~30_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|22~q\);

-- Location: LCCOMB_X59_Y34_N2
\inst9|inst5|123|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (\inst9|inst5|123|sub|104~0_combout\ $ (\inst9|inst5|123|sub|110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|104~0_combout\,
	datac => \inst9|inst5|123|sub|110~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	combout => \inst9|inst5|123|sub|109~0_combout\);

-- Location: LCCOMB_X56_Y34_N12
\inst9|inst5|123|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|109~1_combout\ = (\inst9|inst5|123|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & ((\inst4[3]~19_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[3]~19_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datac => \inst9|inst5|123|sub|109~0_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|123|sub|109~1_combout\);

-- Location: FF_X56_Y34_N13
\inst9|inst5|123|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|123|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|123|sub|110~q\);

-- Location: LCCOMB_X58_Y34_N28
\inst9|inst5|131|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|131|sub|106~0_combout\ = (\inst9|inst5|123|sub|99~q\ & ((\inst9|inst5|inst1|21~q\) # (\inst9|inst5|131|sub|105~0_combout\))) # (!\inst9|inst5|123|sub|99~q\ & (\inst9|inst5|inst1|21~q\ & \inst9|inst5|131|sub|105~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|123|sub|99~q\,
	datac => \inst9|inst5|inst1|21~q\,
	datad => \inst9|inst5|131|sub|105~0_combout\,
	combout => \inst9|inst5|131|sub|106~0_combout\);

-- Location: LCCOMB_X59_Y34_N24
\inst9|inst5|131|sub|82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|131|sub|82~combout\ = \inst9|inst5|inst1|22~q\ $ (\inst9|inst5|123|sub|110~q\ $ (\inst9|inst5|131|sub|106~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|22~q\,
	datac => \inst9|inst5|123|sub|110~q\,
	datad => \inst9|inst5|131|sub|106~0_combout\,
	combout => \inst9|inst5|131|sub|82~combout\);

-- Location: LCCOMB_X55_Y36_N6
\inst9|inst5|158|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|158|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|131|sub|82~combout\) # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|3|sub|110~q\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|110~q\,
	datab => \inst9|inst5|131|sub|82~combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \inst9|inst5|158|6~0_combout\);

-- Location: FF_X54_Y34_N17
\inst9|inst5|inst1|57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[3]~30_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|57~q\);

-- Location: LCCOMB_X52_Y34_N24
\inst9|inst5|127|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|104~0_combout\ = (\inst9|inst5|127|sub|87~q\ & (\inst9|inst5|127|sub|9~q\ & (\inst9|inst5|127|sub|99~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|127|sub|87~q\,
	datab => \inst9|inst5|127|sub|9~q\,
	datac => \inst9|inst5|127|sub|99~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[12]~7_combout\,
	combout => \inst9|inst5|127|sub|104~0_combout\);

-- Location: LCCOMB_X52_Y34_N30
\inst9|inst5|127|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (\inst9|inst5|127|sub|104~0_combout\ $ (\inst9|inst5|127|sub|110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|127|sub|104~0_combout\,
	datac => \inst9|inst5|127|sub|110~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	combout => \inst9|inst5|127|sub|109~0_combout\);

-- Location: LCCOMB_X52_Y34_N0
\inst9|inst5|127|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|127|sub|109~1_combout\ = (\inst9|inst5|127|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & ((\inst4[3]~19_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|127|sub|109~0_combout\,
	datad => \inst4[3]~19_combout\,
	combout => \inst9|inst5|127|sub|109~1_combout\);

-- Location: FF_X52_Y34_N1
\inst9|inst5|127|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|127|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|127|sub|110~q\);

-- Location: LCCOMB_X54_Y34_N18
\inst9|inst5|140|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|140|sub|106~0_combout\ = (\inst9|inst5|127|sub|99~q\ & ((\inst9|inst5|inst1|56~q\) # (\inst9|inst5|140|sub|105~0_combout\))) # (!\inst9|inst5|127|sub|99~q\ & (\inst9|inst5|inst1|56~q\ & \inst9|inst5|140|sub|105~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|127|sub|99~q\,
	datac => \inst9|inst5|inst1|56~q\,
	datad => \inst9|inst5|140|sub|105~0_combout\,
	combout => \inst9|inst5|140|sub|106~0_combout\);

-- Location: LCCOMB_X54_Y36_N4
\inst9|inst5|140|sub|82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|140|sub|82~combout\ = \inst9|inst5|inst1|57~q\ $ (\inst9|inst5|127|sub|110~q\ $ (\inst9|inst5|140|sub|106~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|inst1|57~q\,
	datac => \inst9|inst5|127|sub|110~q\,
	datad => \inst9|inst5|140|sub|106~0_combout\,
	combout => \inst9|inst5|140|sub|82~combout\);

-- Location: LCCOMB_X55_Y36_N20
\inst9|inst5|158|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|158|6~1_combout\ = (\inst9|inst5|158|6~0_combout\ & (((\inst9|inst5|140|sub|82~combout\) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\)))) # (!\inst9|inst5|158|6~0_combout\ & 
-- (\inst9|inst5|171|sub|110~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|158|6~0_combout\,
	datab => \inst9|inst5|171|sub|110~q\,
	datac => \inst9|inst5|140|sub|82~combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \inst9|inst5|158|6~1_combout\);

-- Location: FF_X54_Y34_N11
\inst9|inst5|inst1|58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[4]~29_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|58~q\);

-- Location: LCCOMB_X54_Y34_N16
\inst9|inst5|140|sub|107~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|140|sub|107~0_combout\ = (\inst9|inst5|127|sub|110~q\ & ((\inst9|inst5|inst1|57~q\) # (\inst9|inst5|140|sub|106~0_combout\))) # (!\inst9|inst5|127|sub|110~q\ & (\inst9|inst5|inst1|57~q\ & \inst9|inst5|140|sub|106~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|127|sub|110~q\,
	datac => \inst9|inst5|inst1|57~q\,
	datad => \inst9|inst5|140|sub|106~0_combout\,
	combout => \inst9|inst5|140|sub|107~0_combout\);

-- Location: LCCOMB_X51_Y34_N8
\inst9|inst5|128|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (\inst9|inst5|128|sub|9~q\ $ (((\inst9|inst5|127|sub|104~0_combout\ & \inst9|inst5|127|sub|110~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst9|inst5|128|sub|9~q\,
	datac => \inst9|inst5|127|sub|104~0_combout\,
	datad => \inst9|inst5|127|sub|110~q\,
	combout => \inst9|inst5|128|sub|75~0_combout\);

-- Location: LCCOMB_X56_Y34_N22
\inst9|inst5|128|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|75~1_combout\ = (\inst9|inst5|128|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|128|sub|75~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datac => \inst4[4]~17_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|128|sub|75~1_combout\);

-- Location: FF_X56_Y34_N23
\inst9|inst5|128|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|128|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|128|sub|9~q\);

-- Location: LCCOMB_X55_Y36_N18
\inst9|inst5|141|sub|76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|76~combout\ = \inst9|inst5|inst1|58~q\ $ (\inst9|inst5|140|sub|107~0_combout\ $ (\inst9|inst5|128|sub|9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|inst1|58~q\,
	datac => \inst9|inst5|140|sub|107~0_combout\,
	datad => \inst9|inst5|128|sub|9~q\,
	combout => \inst9|inst5|141|sub|76~combout\);

-- Location: LCCOMB_X59_Y34_N12
\inst9|inst5|124|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (\inst9|inst5|124|sub|9~q\ $ (((\inst9|inst5|123|sub|104~0_combout\ & \inst9|inst5|123|sub|110~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|104~0_combout\,
	datab => \inst9|inst5|124|sub|9~q\,
	datac => \inst9|inst5|123|sub|110~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	combout => \inst9|inst5|124|sub|75~0_combout\);

-- Location: LCCOMB_X56_Y34_N20
\inst9|inst5|124|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|75~1_combout\ = (\inst9|inst5|124|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|75~0_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst4[4]~17_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	combout => \inst9|inst5|124|sub|75~1_combout\);

-- Location: FF_X56_Y34_N21
\inst9|inst5|124|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|124|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|124|sub|9~q\);

-- Location: FF_X56_Y34_N27
\inst9|inst5|inst1|23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[4]~29_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|23~q\);

-- Location: LCCOMB_X56_Y34_N6
\inst9|inst5|131|sub|107~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|131|sub|107~0_combout\ = (\inst9|inst5|123|sub|110~q\ & ((\inst9|inst5|inst1|22~q\) # (\inst9|inst5|131|sub|106~0_combout\))) # (!\inst9|inst5|123|sub|110~q\ & (\inst9|inst5|inst1|22~q\ & \inst9|inst5|131|sub|106~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|110~q\,
	datab => \inst9|inst5|inst1|22~q\,
	datad => \inst9|inst5|131|sub|106~0_combout\,
	combout => \inst9|inst5|131|sub|107~0_combout\);

-- Location: LCCOMB_X55_Y36_N30
\inst9|inst5|133|sub|76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|76~combout\ = \inst9|inst5|124|sub|9~q\ $ (\inst9|inst5|inst1|23~q\ $ (\inst9|inst5|131|sub|107~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|9~q\,
	datac => \inst9|inst5|inst1|23~q\,
	datad => \inst9|inst5|131|sub|107~0_combout\,
	combout => \inst9|inst5|133|sub|76~combout\);

-- Location: LCCOMB_X56_Y36_N30
\inst9|inst5|4|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (\inst9|inst5|4|sub|9~q\ $ (((\inst9|inst5|3|sub|110~q\ & \inst9|inst5|3|sub|106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datab => \inst9|inst5|3|sub|110~q\,
	datac => \inst9|inst5|4|sub|9~q\,
	datad => \inst9|inst5|3|sub|106~0_combout\,
	combout => \inst9|inst5|4|sub|75~0_combout\);

-- Location: LCCOMB_X56_Y36_N24
\inst9|inst5|4|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|75~1_combout\ = (\inst9|inst5|4|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|4|sub|75~0_combout\,
	datad => \inst4[4]~17_combout\,
	combout => \inst9|inst5|4|sub|75~1_combout\);

-- Location: FF_X56_Y36_N25
\inst9|inst5|4|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|4|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|4|sub|9~q\);

-- Location: LCCOMB_X55_Y36_N12
\inst9|inst5|159|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|159|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|172|sub|9~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|4|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|9~q\,
	datab => \inst9|inst5|172|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \inst9|inst5|159|6~0_combout\);

-- Location: LCCOMB_X55_Y36_N4
\inst9|inst5|159|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|159|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|159|6~0_combout\ & (\inst9|inst5|141|sub|76~combout\)) # (!\inst9|inst5|159|6~0_combout\ & 
-- ((\inst9|inst5|133|sub|76~combout\))))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|159|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datab => \inst9|inst5|141|sub|76~combout\,
	datac => \inst9|inst5|133|sub|76~combout\,
	datad => \inst9|inst5|159|6~0_combout\,
	combout => \inst9|inst5|159|6~1_combout\);

-- Location: LCCOMB_X51_Y34_N26
\inst9|inst5|128|sub|90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|90~combout\ = \inst9|inst5|128|sub|87~q\ $ (((\inst9|inst5|128|sub|9~q\ & (\inst9|inst5|127|sub|104~0_combout\ & \inst9|inst5|127|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|128|sub|87~q\,
	datab => \inst9|inst5|128|sub|9~q\,
	datac => \inst9|inst5|127|sub|104~0_combout\,
	datad => \inst9|inst5|127|sub|110~q\,
	combout => \inst9|inst5|128|sub|90~combout\);

-- Location: LCCOMB_X58_Y34_N20
\inst9|inst5|128|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|92~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (((\inst4[5]~15_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (((\inst9|inst5|128|sub|90~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|128|sub|90~combout\,
	datad => \inst4[5]~15_combout\,
	combout => \inst9|inst5|128|sub|92~0_combout\);

-- Location: FF_X58_Y34_N21
\inst9|inst5|128|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|128|sub|92~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|128|sub|87~q\);

-- Location: FF_X54_Y34_N23
\inst9|inst5|inst1|59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[5]~28_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|59~q\);

-- Location: LCCOMB_X59_Y34_N18
\inst9|inst5|141|sub|78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|78~0_combout\ = \inst9|inst5|128|sub|87~q\ $ (\inst9|inst5|inst1|59~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|128|sub|87~q\,
	datad => \inst9|inst5|inst1|59~q\,
	combout => \inst9|inst5|141|sub|78~0_combout\);

-- Location: LCCOMB_X55_Y36_N26
\inst9|inst5|141|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|78~combout\ = \inst9|inst5|141|sub|78~0_combout\ $ (((\inst9|inst5|inst1|58~q\ & ((\inst9|inst5|140|sub|107~0_combout\) # (\inst9|inst5|128|sub|9~q\))) # (!\inst9|inst5|inst1|58~q\ & (\inst9|inst5|140|sub|107~0_combout\ & 
-- \inst9|inst5|128|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|141|sub|78~0_combout\,
	datab => \inst9|inst5|inst1|58~q\,
	datac => \inst9|inst5|140|sub|107~0_combout\,
	datad => \inst9|inst5|128|sub|9~q\,
	combout => \inst9|inst5|141|sub|78~combout\);

-- Location: FF_X59_Y34_N31
\inst9|inst5|inst1|24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[5]~28_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|24~q\);

-- Location: LCCOMB_X59_Y34_N16
\inst9|inst5|133|sub|78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|78~0_combout\ = \inst9|inst5|inst1|24~q\ $ (\inst9|inst5|124|sub|87~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|inst1|24~q\,
	datad => \inst9|inst5|124|sub|87~q\,
	combout => \inst9|inst5|133|sub|78~0_combout\);

-- Location: LCCOMB_X55_Y36_N2
\inst9|inst5|133|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|78~combout\ = \inst9|inst5|133|sub|78~0_combout\ $ (((\inst9|inst5|inst1|23~q\ & ((\inst9|inst5|124|sub|9~q\) # (\inst9|inst5|131|sub|107~0_combout\))) # (!\inst9|inst5|inst1|23~q\ & (\inst9|inst5|124|sub|9~q\ & 
-- \inst9|inst5|131|sub|107~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|133|sub|78~0_combout\,
	datab => \inst9|inst5|inst1|23~q\,
	datac => \inst9|inst5|124|sub|9~q\,
	datad => \inst9|inst5|131|sub|107~0_combout\,
	combout => \inst9|inst5|133|sub|78~combout\);

-- Location: LCCOMB_X56_Y33_N14
\inst9|inst5|4|sub|90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|90~combout\ = \inst9|inst5|4|sub|87~q\ $ (((\inst9|inst5|4|sub|9~q\ & (\inst9|inst5|3|sub|106~0_combout\ & \inst9|inst5|3|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|9~q\,
	datac => \inst9|inst5|3|sub|106~0_combout\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst9|inst5|4|sub|90~combout\);

-- Location: LCCOMB_X56_Y33_N20
\inst9|inst5|4|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|92~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (((\inst4[5]~15_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (((\inst9|inst5|4|sub|90~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|4|sub|90~combout\,
	datad => \inst4[5]~15_combout\,
	combout => \inst9|inst5|4|sub|92~0_combout\);

-- Location: FF_X56_Y33_N21
\inst9|inst5|4|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|4|sub|92~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|4|sub|87~q\);

-- Location: LCCOMB_X55_Y36_N28
\inst9|inst5|160|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|160|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|133|sub|78~combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|4|sub|87~q\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datab => \inst9|inst5|133|sub|78~combout\,
	datac => \inst9|inst5|4|sub|87~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \inst9|inst5|160|6~0_combout\);

-- Location: LCCOMB_X55_Y36_N16
\inst9|inst5|160|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|160|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|160|6~0_combout\ & ((\inst9|inst5|141|sub|78~combout\))) # (!\inst9|inst5|160|6~0_combout\ & 
-- (\inst9|inst5|172|sub|87~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|160|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|87~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datac => \inst9|inst5|141|sub|78~combout\,
	datad => \inst9|inst5|160|6~0_combout\,
	combout => \inst9|inst5|160|6~1_combout\);

-- Location: LCCOMB_X57_Y34_N28
\inst4[6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[6]~27_combout\ = (\inst4[6]~13_combout\) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datac => \inst4[6]~13_combout\,
	combout => \inst4[6]~27_combout\);

-- Location: FF_X57_Y34_N29
\inst9|inst5|inst1|28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst4[6]~27_combout\,
	clrn => \nRESET~input_o\,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|28~q\);

-- Location: LCCOMB_X59_Y34_N26
\inst9|inst5|133|sub|105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|105~0_combout\ = (\inst9|inst5|inst1|24~q\) # (\inst9|inst5|124|sub|87~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|inst1|24~q\,
	datad => \inst9|inst5|124|sub|87~q\,
	combout => \inst9|inst5|133|sub|105~0_combout\);

-- Location: LCCOMB_X56_Y34_N16
\inst9|inst5|133|sub|105~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|105~1_combout\ = (\inst9|inst5|133|sub|105~0_combout\ & ((\inst9|inst5|inst1|23~q\ & ((\inst9|inst5|124|sub|9~q\) # (\inst9|inst5|131|sub|107~0_combout\))) # (!\inst9|inst5|inst1|23~q\ & (\inst9|inst5|124|sub|9~q\ & 
-- \inst9|inst5|131|sub|107~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|23~q\,
	datab => \inst9|inst5|124|sub|9~q\,
	datac => \inst9|inst5|133|sub|105~0_combout\,
	datad => \inst9|inst5|131|sub|107~0_combout\,
	combout => \inst9|inst5|133|sub|105~1_combout\);

-- Location: LCCOMB_X59_Y34_N8
\inst9|inst5|133|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|97~combout\ = (\inst9|inst5|inst1|24~q\ & \inst9|inst5|124|sub|87~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|inst1|24~q\,
	datad => \inst9|inst5|124|sub|87~q\,
	combout => \inst9|inst5|133|sub|97~combout\);

-- Location: LCCOMB_X59_Y34_N4
\inst9|inst5|124|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (\inst9|inst5|124|sub|99~q\ $ (\inst9|inst5|124|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|99~q\,
	datac => \inst9|inst5|124|sub|104~0_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	combout => \inst9|inst5|124|sub|102~0_combout\);

-- Location: LCCOMB_X56_Y34_N18
\inst9|inst5|124|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|102~1_combout\ = (\inst9|inst5|124|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & ((\inst4[6]~13_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|102~0_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst4[6]~13_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	combout => \inst9|inst5|124|sub|102~1_combout\);

-- Location: FF_X56_Y34_N19
\inst9|inst5|124|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|124|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|124|sub|99~q\);

-- Location: LCCOMB_X59_Y34_N20
\inst9|inst5|133|sub|80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|80~combout\ = \inst9|inst5|inst1|28~q\ $ (\inst9|inst5|124|sub|99~q\ $ (((\inst9|inst5|133|sub|105~1_combout\) # (\inst9|inst5|133|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|28~q\,
	datab => \inst9|inst5|133|sub|105~1_combout\,
	datac => \inst9|inst5|133|sub|97~combout\,
	datad => \inst9|inst5|124|sub|99~q\,
	combout => \inst9|inst5|133|sub|80~combout\);

-- Location: LCCOMB_X60_Y34_N26
\inst9|inst5|161|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|161|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|172|sub|99~q\) # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|4|sub|99~q\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|99~q\,
	datab => \inst9|inst5|172|sub|99~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|161|6~0_combout\);

-- Location: LCCOMB_X51_Y34_N16
\inst9|inst5|128|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|104~0_combout\ = (\inst9|inst5|128|sub|87~q\ & (\inst9|inst5|128|sub|9~q\ & (\inst9|inst5|127|sub|110~q\ & \inst9|inst5|127|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|128|sub|87~q\,
	datab => \inst9|inst5|128|sub|9~q\,
	datac => \inst9|inst5|127|sub|110~q\,
	datad => \inst9|inst5|127|sub|104~0_combout\,
	combout => \inst9|inst5|128|sub|104~0_combout\);

-- Location: LCCOMB_X51_Y34_N24
\inst9|inst5|128|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (\inst9|inst5|128|sub|99~q\ $ (\inst9|inst5|128|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst9|inst5|128|sub|99~q\,
	datad => \inst9|inst5|128|sub|104~0_combout\,
	combout => \inst9|inst5|128|sub|102~0_combout\);

-- Location: LCCOMB_X52_Y34_N22
\inst9|inst5|128|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|102~1_combout\ = (\inst9|inst5|128|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & ((\inst4[6]~13_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|128|sub|102~0_combout\,
	datad => \inst4[6]~13_combout\,
	combout => \inst9|inst5|128|sub|102~1_combout\);

-- Location: FF_X52_Y34_N23
\inst9|inst5|128|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|128|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|128|sub|99~q\);

-- Location: FF_X54_Y34_N25
\inst9|inst5|inst1|60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[6]~27_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|60~q\);

-- Location: LCCOMB_X54_Y34_N22
\inst9|inst5|141|sub|105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|105~0_combout\ = (\inst9|inst5|inst1|59~q\) # (\inst9|inst5|128|sub|87~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|inst1|59~q\,
	datad => \inst9|inst5|128|sub|87~q\,
	combout => \inst9|inst5|141|sub|105~0_combout\);

-- Location: LCCOMB_X54_Y34_N10
\inst9|inst5|141|sub|105~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|105~1_combout\ = (\inst9|inst5|141|sub|105~0_combout\ & ((\inst9|inst5|128|sub|9~q\ & ((\inst9|inst5|inst1|58~q\) # (\inst9|inst5|140|sub|107~0_combout\))) # (!\inst9|inst5|128|sub|9~q\ & (\inst9|inst5|inst1|58~q\ & 
-- \inst9|inst5|140|sub|107~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|141|sub|105~0_combout\,
	datab => \inst9|inst5|128|sub|9~q\,
	datac => \inst9|inst5|inst1|58~q\,
	datad => \inst9|inst5|140|sub|107~0_combout\,
	combout => \inst9|inst5|141|sub|105~1_combout\);

-- Location: LCCOMB_X54_Y34_N12
\inst9|inst5|141|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|97~combout\ = (\inst9|inst5|inst1|59~q\ & \inst9|inst5|128|sub|87~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|inst1|59~q\,
	datad => \inst9|inst5|128|sub|87~q\,
	combout => \inst9|inst5|141|sub|97~combout\);

-- Location: LCCOMB_X59_Y34_N10
\inst9|inst5|141|sub|80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|80~combout\ = \inst9|inst5|128|sub|99~q\ $ (\inst9|inst5|inst1|60~q\ $ (((\inst9|inst5|141|sub|105~1_combout\) # (\inst9|inst5|141|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|128|sub|99~q\,
	datab => \inst9|inst5|inst1|60~q\,
	datac => \inst9|inst5|141|sub|105~1_combout\,
	datad => \inst9|inst5|141|sub|97~combout\,
	combout => \inst9|inst5|141|sub|80~combout\);

-- Location: LCCOMB_X60_Y34_N12
\inst9|inst5|161|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|161|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|161|6~0_combout\ & ((\inst9|inst5|141|sub|80~combout\))) # (!\inst9|inst5|161|6~0_combout\ & 
-- (\inst9|inst5|133|sub|80~combout\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|161|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datab => \inst9|inst5|133|sub|80~combout\,
	datac => \inst9|inst5|161|6~0_combout\,
	datad => \inst9|inst5|141|sub|80~combout\,
	combout => \inst9|inst5|161|6~1_combout\);

-- Location: M9K_X73_Y40_N0
\inst|altsyncram_component|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000841420404C42301401040130EB6",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "eprom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "EPROM:inst|altsyncram:altsyncram_component|altsyncram_dhq3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y38_N18
\inst9|inst5|173|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|78~combout\ = \inst9|inst5|173|sub|9~q\ $ (((\inst9|inst5|172|sub|110~q\ & (\inst9|inst5|172|sub|99~q\ & \inst9|inst5|172|sub|96~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|110~q\,
	datab => \inst9|inst5|173|sub|9~q\,
	datac => \inst9|inst5|172|sub|99~q\,
	datad => \inst9|inst5|172|sub|96~0_combout\,
	combout => \inst9|inst5|173|sub|78~combout\);

-- Location: LCCOMB_X57_Y38_N28
\inst9|inst5|173|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (((\inst4[0]~25_combout\) # (!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (\inst9|inst5|173|sub|78~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst9|inst5|173|sub|78~combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[0]~25_combout\,
	combout => \inst9|inst5|173|sub|75~0_combout\);

-- Location: FF_X57_Y38_N29
\inst9|inst5|173|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|173|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|173|sub|9~q\);

-- Location: LCCOMB_X57_Y38_N24
\inst9|inst5|173|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|106~0_combout\ = (\inst9|inst5|172|sub|110~q\ & (\inst9|inst5|173|sub|9~q\ & (\inst9|inst5|172|sub|99~q\ & \inst9|inst5|172|sub|96~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|110~q\,
	datab => \inst9|inst5|173|sub|9~q\,
	datac => \inst9|inst5|172|sub|99~q\,
	datad => \inst9|inst5|172|sub|96~0_combout\,
	combout => \inst9|inst5|173|sub|106~0_combout\);

-- Location: LCCOMB_X58_Y38_N0
\inst9|inst5|173|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (\inst9|inst5|173|sub|87~q\ $ (\inst9|inst5|173|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|173|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datad => \inst9|inst5|173|sub|106~0_combout\,
	combout => \inst9|inst5|173|sub|92~0_combout\);

-- Location: LCCOMB_X58_Y38_N28
\inst9|inst5|173|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|92~1_combout\ = (\inst9|inst5|173|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst9|inst5|173|sub|92~0_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[1]~23_combout\,
	combout => \inst9|inst5|173|sub|92~1_combout\);

-- Location: FF_X58_Y38_N29
\inst9|inst5|173|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|173|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|173|sub|87~q\);

-- Location: LCCOMB_X58_Y38_N30
\inst9|inst5|173|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (\inst9|inst5|173|sub|99~q\ $ (((\inst9|inst5|173|sub|87~q\ & \inst9|inst5|173|sub|106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|173|sub|99~q\,
	datab => \inst9|inst5|173|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datad => \inst9|inst5|173|sub|106~0_combout\,
	combout => \inst9|inst5|173|sub|102~0_combout\);

-- Location: LCCOMB_X58_Y38_N10
\inst9|inst5|173|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|102~1_combout\ = (\inst9|inst5|173|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & ((\inst4[2]~21_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datac => \inst4[2]~21_combout\,
	datad => \inst9|inst5|173|sub|102~0_combout\,
	combout => \inst9|inst5|173|sub|102~1_combout\);

-- Location: FF_X58_Y38_N11
\inst9|inst5|173|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|173|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|173|sub|99~q\);

-- Location: LCCOMB_X57_Y37_N0
\inst9|inst5|173|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|104~0_combout\ = (\inst9|inst5|173|sub|110~q\ & (\inst9|inst5|173|sub|99~q\ & (\inst9|inst5|173|sub|87~q\ & \inst9|inst5|173|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|173|sub|110~q\,
	datab => \inst9|inst5|173|sub|99~q\,
	datac => \inst9|inst5|173|sub|87~q\,
	datad => \inst9|inst5|173|sub|106~0_combout\,
	combout => \inst9|inst5|173|sub|104~0_combout\);

-- Location: LCCOMB_X57_Y37_N22
\inst9|inst5|174|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (\inst9|inst5|174|sub|9~q\ $ (\inst9|inst5|173|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|174|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datad => \inst9|inst5|173|sub|104~0_combout\,
	combout => \inst9|inst5|174|sub|75~0_combout\);

-- Location: LCCOMB_X57_Y37_N14
\inst9|inst5|174|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|75~1_combout\ = (\inst9|inst5|174|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|174|sub|75~0_combout\,
	datad => \inst4[4]~17_combout\,
	combout => \inst9|inst5|174|sub|75~1_combout\);

-- Location: FF_X57_Y37_N15
\inst9|inst5|174|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|174|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|174|sub|9~q\);

-- Location: LCCOMB_X57_Y37_N24
\inst9|inst5|174|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (\inst9|inst5|174|sub|87~q\ $ (((\inst9|inst5|174|sub|9~q\ & \inst9|inst5|173|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|174|sub|87~q\,
	datab => \inst9|inst5|174|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datad => \inst9|inst5|173|sub|104~0_combout\,
	combout => \inst9|inst5|174|sub|92~0_combout\);

-- Location: LCCOMB_X57_Y37_N8
\inst9|inst5|174|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|92~1_combout\ = (\inst9|inst5|174|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & ((\inst4[5]~15_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst9|inst5|174|sub|92~0_combout\,
	datac => \inst4[5]~15_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|174|sub|92~1_combout\);

-- Location: FF_X57_Y37_N9
\inst9|inst5|174|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|174|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|174|sub|87~q\);

-- Location: M9K_X33_Y16_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y24_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N20
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\);

-- Location: LCCOMB_X60_Y34_N2
\inst9|inst5|4|sub|96~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|96~0_combout\ = (\inst9|inst5|4|sub|9~q\ & (\inst9|inst5|4|sub|87~q\ & (\inst9|inst5|3|sub|110~q\ & \inst9|inst5|3|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|9~q\,
	datab => \inst9|inst5|4|sub|87~q\,
	datac => \inst9|inst5|3|sub|110~q\,
	datad => \inst9|inst5|3|sub|106~0_combout\,
	combout => \inst9|inst5|4|sub|96~0_combout\);

-- Location: LCCOMB_X60_Y34_N8
\inst9|inst5|4|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (\inst9|inst5|4|sub|110~q\ $ (((\inst9|inst5|4|sub|99~q\ & \inst9|inst5|4|sub|96~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|96~0_combout\,
	combout => \inst9|inst5|4|sub|109~0_combout\);

-- Location: LCCOMB_X60_Y34_N30
\inst9|inst5|4|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|109~1_combout\ = (\inst9|inst5|4|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst5|4|sub|109~0_combout\,
	datac => \inst4[7]~11_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	combout => \inst9|inst5|4|sub|109~1_combout\);

-- Location: FF_X60_Y34_N31
\inst9|inst5|4|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|4|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|4|sub|110~q\);

-- Location: LCCOMB_X60_Y34_N4
\inst9|inst5|32|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|106~0_combout\ = (\inst9|inst5|4|sub|99~q\ & (\inst9|inst5|32|sub|9~q\ & (\inst9|inst5|4|sub|110~q\ & \inst9|inst5|4|sub|96~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|99~q\,
	datab => \inst9|inst5|32|sub|9~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|96~0_combout\,
	combout => \inst9|inst5|32|sub|106~0_combout\);

-- Location: LCCOMB_X56_Y34_N26
\inst9|inst5|32|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (\inst9|inst5|32|sub|106~0_combout\ $ (\inst9|inst5|32|sub|87~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datab => \inst9|inst5|32|sub|106~0_combout\,
	datad => \inst9|inst5|32|sub|87~q\,
	combout => \inst9|inst5|32|sub|92~0_combout\);

-- Location: LCCOMB_X56_Y34_N0
\inst9|inst5|32|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|92~1_combout\ = (\inst9|inst5|32|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|32|sub|92~0_combout\,
	datad => \inst4[1]~23_combout\,
	combout => \inst9|inst5|32|sub|92~1_combout\);

-- Location: FF_X56_Y34_N1
\inst9|inst5|32|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|32|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|32|sub|87~q\);

-- Location: LCCOMB_X58_Y36_N8
\inst9|inst5|32|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (\inst9|inst5|32|sub|99~q\ $ (((\inst9|inst5|32|sub|87~q\ & \inst9|inst5|32|sub|106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datab => \inst9|inst5|32|sub|99~q\,
	datac => \inst9|inst5|32|sub|87~q\,
	datad => \inst9|inst5|32|sub|106~0_combout\,
	combout => \inst9|inst5|32|sub|102~0_combout\);

-- Location: LCCOMB_X58_Y36_N14
\inst9|inst5|32|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|102~1_combout\ = (\inst9|inst5|32|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & ((\inst4[2]~21_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datac => \inst9|inst5|32|sub|102~0_combout\,
	datad => \inst4[2]~21_combout\,
	combout => \inst9|inst5|32|sub|102~1_combout\);

-- Location: FF_X58_Y36_N15
\inst9|inst5|32|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|32|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|32|sub|99~q\);

-- Location: LCCOMB_X58_Y36_N30
\inst9|inst5|32|sub|107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|107~combout\ = \inst9|inst5|32|sub|110~q\ $ (((\inst9|inst5|32|sub|87~q\ & (\inst9|inst5|32|sub|99~q\ & \inst9|inst5|32|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|32|sub|110~q\,
	datab => \inst9|inst5|32|sub|87~q\,
	datac => \inst9|inst5|32|sub|99~q\,
	datad => \inst9|inst5|32|sub|106~0_combout\,
	combout => \inst9|inst5|32|sub|107~combout\);

-- Location: LCCOMB_X58_Y36_N0
\inst9|inst5|32|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|109~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (((\inst4[3]~19_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (((\inst9|inst5|32|sub|107~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datac => \inst9|inst5|32|sub|107~combout\,
	datad => \inst4[3]~19_combout\,
	combout => \inst9|inst5|32|sub|109~0_combout\);

-- Location: FF_X58_Y36_N1
\inst9|inst5|32|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|32|sub|109~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|32|sub|110~q\);

-- Location: LCCOMB_X58_Y36_N10
\inst9|inst5|32|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|104~0_combout\ = (\inst9|inst5|32|sub|110~q\ & (\inst9|inst5|32|sub|87~q\ & (\inst9|inst5|32|sub|99~q\ & \inst9|inst5|32|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|32|sub|110~q\,
	datab => \inst9|inst5|32|sub|87~q\,
	datac => \inst9|inst5|32|sub|99~q\,
	datad => \inst9|inst5|32|sub|106~0_combout\,
	combout => \inst9|inst5|32|sub|104~0_combout\);

-- Location: LCCOMB_X58_Y36_N24
\inst9|inst5|33|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (\inst9|inst5|33|sub|9~q\ $ (\inst9|inst5|32|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|33|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datad => \inst9|inst5|32|sub|104~0_combout\,
	combout => \inst9|inst5|33|sub|75~0_combout\);

-- Location: LCCOMB_X58_Y36_N22
\inst9|inst5|33|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|75~1_combout\ = (\inst9|inst5|33|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datab => \inst9|inst5|33|sub|75~0_combout\,
	datac => \inst4[4]~17_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|33|sub|75~1_combout\);

-- Location: FF_X58_Y36_N23
\inst9|inst5|33|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|33|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|33|sub|9~q\);

-- Location: LCCOMB_X58_Y36_N26
\inst9|inst5|33|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (\inst9|inst5|33|sub|87~q\ $ (((\inst9|inst5|33|sub|9~q\ & \inst9|inst5|32|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|33|sub|9~q\,
	datab => \inst9|inst5|33|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datad => \inst9|inst5|32|sub|104~0_combout\,
	combout => \inst9|inst5|33|sub|92~0_combout\);

-- Location: LCCOMB_X58_Y36_N16
\inst9|inst5|33|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|92~1_combout\ = (\inst9|inst5|33|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & ((\inst4[5]~15_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datac => \inst9|inst5|33|sub|92~0_combout\,
	datad => \inst4[5]~15_combout\,
	combout => \inst9|inst5|33|sub|92~1_combout\);

-- Location: FF_X58_Y36_N17
\inst9|inst5|33|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|33|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|33|sub|87~q\);

-- Location: LCCOMB_X55_Y38_N18
\inst9|inst5|125|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (\inst9|inst5|125|sub|99~q\ $ (((\inst9|inst5|125|sub|87~q\ & \inst9|inst5|125|sub|106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|87~q\,
	datab => \inst9|inst5|125|sub|99~q\,
	datac => \inst9|inst5|125|sub|106~0_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	combout => \inst9|inst5|125|sub|102~0_combout\);

-- Location: LCCOMB_X55_Y38_N14
\inst9|inst5|125|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|102~1_combout\ = (\inst9|inst5|125|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & ((\inst4[2]~21_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datab => \inst9|inst5|125|sub|102~0_combout\,
	datac => \inst4[2]~21_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|125|sub|102~1_combout\);

-- Location: FF_X55_Y38_N15
\inst9|inst5|125|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|125|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|125|sub|99~q\);

-- Location: LCCOMB_X55_Y38_N24
\inst9|inst5|125|sub|107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|107~combout\ = \inst9|inst5|125|sub|110~q\ $ (((\inst9|inst5|125|sub|87~q\ & (\inst9|inst5|125|sub|99~q\ & \inst9|inst5|125|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|87~q\,
	datab => \inst9|inst5|125|sub|99~q\,
	datac => \inst9|inst5|125|sub|106~0_combout\,
	datad => \inst9|inst5|125|sub|110~q\,
	combout => \inst9|inst5|125|sub|107~combout\);

-- Location: LCCOMB_X55_Y38_N16
\inst9|inst5|125|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|109~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (((\inst4[3]~19_combout\) # (!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (\inst9|inst5|125|sub|107~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datab => \inst9|inst5|125|sub|107~combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[3]~19_combout\,
	combout => \inst9|inst5|125|sub|109~0_combout\);

-- Location: FF_X55_Y38_N17
\inst9|inst5|125|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|125|sub|109~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|125|sub|110~q\);

-- Location: LCCOMB_X55_Y38_N8
\inst9|inst5|125|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|104~0_combout\ = (\inst9|inst5|125|sub|87~q\ & (\inst9|inst5|125|sub|99~q\ & (\inst9|inst5|125|sub|106~0_combout\ & \inst9|inst5|125|sub|110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|87~q\,
	datab => \inst9|inst5|125|sub|99~q\,
	datac => \inst9|inst5|125|sub|106~0_combout\,
	datad => \inst9|inst5|125|sub|110~q\,
	combout => \inst9|inst5|125|sub|104~0_combout\);

-- Location: LCCOMB_X56_Y38_N8
\inst9|inst5|126|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (\inst9|inst5|126|sub|9~q\ $ (\inst9|inst5|125|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|126|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datad => \inst9|inst5|125|sub|104~0_combout\,
	combout => \inst9|inst5|126|sub|75~0_combout\);

-- Location: LCCOMB_X56_Y38_N18
\inst9|inst5|126|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|75~1_combout\ = (\inst9|inst5|126|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datac => \inst4[4]~17_combout\,
	datad => \inst9|inst5|126|sub|75~0_combout\,
	combout => \inst9|inst5|126|sub|75~1_combout\);

-- Location: FF_X56_Y38_N19
\inst9|inst5|126|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|126|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|126|sub|9~q\);

-- Location: LCCOMB_X56_Y38_N10
\inst9|inst5|126|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (\inst9|inst5|126|sub|87~q\ $ (((\inst9|inst5|126|sub|9~q\ & \inst9|inst5|125|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|87~q\,
	datab => \inst9|inst5|126|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datad => \inst9|inst5|125|sub|104~0_combout\,
	combout => \inst9|inst5|126|sub|92~0_combout\);

-- Location: LCCOMB_X56_Y38_N12
\inst9|inst5|126|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|92~1_combout\ = (\inst9|inst5|126|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & ((\inst4[5]~15_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|92~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[5]~15_combout\,
	combout => \inst9|inst5|126|sub|92~1_combout\);

-- Location: FF_X56_Y38_N13
\inst9|inst5|126|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|126|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|126|sub|87~q\);

-- Location: LCCOMB_X59_Y34_N14
\inst9|inst5|124|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (\inst9|inst5|124|sub|110~q\ $ (((\inst9|inst5|124|sub|99~q\ & \inst9|inst5|124|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|110~q\,
	datab => \inst9|inst5|124|sub|99~q\,
	datac => \inst9|inst5|124|sub|104~0_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	combout => \inst9|inst5|124|sub|109~0_combout\);

-- Location: LCCOMB_X58_Y34_N14
\inst9|inst5|124|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|109~1_combout\ = (\inst9|inst5|124|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|124|sub|109~0_combout\,
	datad => \inst4[7]~11_combout\,
	combout => \inst9|inst5|124|sub|109~1_combout\);

-- Location: FF_X58_Y34_N15
\inst9|inst5|124|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|124|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|124|sub|110~q\);

-- Location: LCCOMB_X55_Y38_N28
\inst9|inst5|135|sub|101~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|135|sub|101~0_combout\ = (\inst9|inst5|125|sub|9~q\ & (\inst9|inst5|125|sub|110~q\ & (\inst9|inst5|125|sub|99~q\ & \inst9|inst5|125|sub|87~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|9~q\,
	datab => \inst9|inst5|125|sub|110~q\,
	datac => \inst9|inst5|125|sub|99~q\,
	datad => \inst9|inst5|125|sub|87~q\,
	combout => \inst9|inst5|135|sub|101~0_combout\);

-- Location: LCCOMB_X57_Y34_N12
\inst4[7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[7]~26_combout\ = (\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4[7]~35_combout\,
	datad => \inst4[7]~11_combout\,
	combout => \inst4[7]~26_combout\);

-- Location: FF_X56_Y34_N9
\inst9|inst5|inst1|33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[7]~26_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|33~q\);

-- Location: LCCOMB_X56_Y34_N2
\inst9|inst5|133|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|106~0_combout\ = (\inst9|inst5|124|sub|99~q\ & ((\inst9|inst5|133|sub|97~combout\) # ((\inst9|inst5|inst1|28~q\) # (\inst9|inst5|133|sub|105~1_combout\)))) # (!\inst9|inst5|124|sub|99~q\ & (\inst9|inst5|inst1|28~q\ & 
-- ((\inst9|inst5|133|sub|97~combout\) # (\inst9|inst5|133|sub|105~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|133|sub|97~combout\,
	datab => \inst9|inst5|124|sub|99~q\,
	datac => \inst9|inst5|inst1|28~q\,
	datad => \inst9|inst5|133|sub|105~1_combout\,
	combout => \inst9|inst5|133|sub|106~0_combout\);

-- Location: LCCOMB_X56_Y34_N4
\inst9|inst5|135|sub|101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|135|sub|101~combout\ = (\inst9|inst5|135|sub|101~0_combout\ & ((\inst9|inst5|124|sub|110~q\ & ((\inst9|inst5|inst1|33~q\) # (\inst9|inst5|133|sub|106~0_combout\))) # (!\inst9|inst5|124|sub|110~q\ & (\inst9|inst5|inst1|33~q\ & 
-- \inst9|inst5|133|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|110~q\,
	datab => \inst9|inst5|135|sub|101~0_combout\,
	datac => \inst9|inst5|inst1|33~q\,
	datad => \inst9|inst5|133|sub|106~0_combout\,
	combout => \inst9|inst5|135|sub|101~combout\);

-- Location: LCCOMB_X55_Y34_N28
\inst9|inst5|136|sub|79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|136|sub|79~combout\ = \inst9|inst5|126|sub|87~q\ $ (((\inst9|inst5|126|sub|9~q\ & \inst9|inst5|135|sub|101~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|9~q\,
	datac => \inst9|inst5|126|sub|87~q\,
	datad => \inst9|inst5|135|sub|101~combout\,
	combout => \inst9|inst5|136|sub|79~combout\);

-- Location: LCCOMB_X55_Y34_N26
\inst9|inst5|165|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|165|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|136|sub|79~combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|33|sub|87~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datac => \inst9|inst5|33|sub|87~q\,
	datad => \inst9|inst5|136|sub|79~combout\,
	combout => \inst9|inst5|165|6~0_combout\);

-- Location: LCCOMB_X51_Y34_N18
\inst9|inst5|128|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & (\inst9|inst5|128|sub|110~q\ $ (((\inst9|inst5|128|sub|99~q\ & \inst9|inst5|128|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst9|inst5|128|sub|99~q\,
	datac => \inst9|inst5|128|sub|110~q\,
	datad => \inst9|inst5|128|sub|104~0_combout\,
	combout => \inst9|inst5|128|sub|109~0_combout\);

-- Location: LCCOMB_X52_Y34_N20
\inst9|inst5|128|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|128|sub|109~1_combout\ = (\inst9|inst5|128|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[3]~10_combout\,
	datab => \inst9|inst5|128|sub|109~0_combout\,
	datac => \inst4[7]~11_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|128|sub|109~1_combout\);

-- Location: FF_X52_Y34_N21
\inst9|inst5|128|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|128|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|128|sub|110~q\);

-- Location: LCCOMB_X51_Y34_N4
\inst9|inst5|129|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|78~combout\ = \inst9|inst5|129|sub|9~q\ $ (((\inst9|inst5|128|sub|110~q\ & (\inst9|inst5|128|sub|99~q\ & \inst9|inst5|128|sub|104~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|128|sub|110~q\,
	datab => \inst9|inst5|128|sub|99~q\,
	datac => \inst9|inst5|129|sub|9~q\,
	datad => \inst9|inst5|128|sub|104~0_combout\,
	combout => \inst9|inst5|129|sub|78~combout\);

-- Location: LCCOMB_X55_Y37_N24
\inst9|inst5|129|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & ((\inst4[0]~25_combout\) # ((!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (((\inst9|inst5|129|sub|78~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datab => \inst4[0]~25_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst9|inst5|129|sub|78~combout\,
	combout => \inst9|inst5|129|sub|75~0_combout\);

-- Location: FF_X55_Y37_N25
\inst9|inst5|129|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|129|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|129|sub|9~q\);

-- Location: LCCOMB_X51_Y34_N2
\inst9|inst5|129|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|106~0_combout\ = (\inst9|inst5|128|sub|110~q\ & (\inst9|inst5|128|sub|99~q\ & (\inst9|inst5|129|sub|9~q\ & \inst9|inst5|128|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|128|sub|110~q\,
	datab => \inst9|inst5|128|sub|99~q\,
	datac => \inst9|inst5|129|sub|9~q\,
	datad => \inst9|inst5|128|sub|104~0_combout\,
	combout => \inst9|inst5|129|sub|106~0_combout\);

-- Location: LCCOMB_X50_Y34_N26
\inst9|inst5|129|sub|107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|107~combout\ = \inst9|inst5|129|sub|110~q\ $ (((\inst9|inst5|129|sub|106~0_combout\ & (\inst9|inst5|129|sub|87~q\ & \inst9|inst5|129|sub|99~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|106~0_combout\,
	datab => \inst9|inst5|129|sub|87~q\,
	datac => \inst9|inst5|129|sub|99~q\,
	datad => \inst9|inst5|129|sub|110~q\,
	combout => \inst9|inst5|129|sub|107~combout\);

-- Location: LCCOMB_X50_Y34_N28
\inst9|inst5|129|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|109~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (((\inst4[3]~19_combout\) # (!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (\inst9|inst5|129|sub|107~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|107~combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[3]~19_combout\,
	combout => \inst9|inst5|129|sub|109~0_combout\);

-- Location: FF_X50_Y34_N29
\inst9|inst5|129|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|129|sub|109~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|129|sub|110~q\);

-- Location: LCCOMB_X50_Y34_N2
\inst9|inst5|129|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|104~0_combout\ = (\inst9|inst5|129|sub|106~0_combout\ & (\inst9|inst5|129|sub|87~q\ & (\inst9|inst5|129|sub|99~q\ & \inst9|inst5|129|sub|110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|106~0_combout\,
	datab => \inst9|inst5|129|sub|87~q\,
	datac => \inst9|inst5|129|sub|99~q\,
	datad => \inst9|inst5|129|sub|110~q\,
	combout => \inst9|inst5|129|sub|104~0_combout\);

-- Location: LCCOMB_X50_Y34_N8
\inst9|inst5|130|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (\inst9|inst5|130|sub|9~q\ $ (\inst9|inst5|129|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datad => \inst9|inst5|129|sub|104~0_combout\,
	combout => \inst9|inst5|130|sub|75~0_combout\);

-- Location: LCCOMB_X50_Y34_N30
\inst9|inst5|130|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|75~1_combout\ = (\inst9|inst5|130|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst9|inst5|130|sub|75~0_combout\,
	datad => \inst4[4]~17_combout\,
	combout => \inst9|inst5|130|sub|75~1_combout\);

-- Location: FF_X50_Y34_N31
\inst9|inst5|130|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|130|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|130|sub|9~q\);

-- Location: LCCOMB_X50_Y34_N6
\inst9|inst5|130|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (\inst9|inst5|130|sub|87~q\ $ (((\inst9|inst5|130|sub|9~q\ & \inst9|inst5|129|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|9~q\,
	datab => \inst9|inst5|130|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datad => \inst9|inst5|129|sub|104~0_combout\,
	combout => \inst9|inst5|130|sub|92~0_combout\);

-- Location: LCCOMB_X50_Y34_N0
\inst9|inst5|130|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|92~1_combout\ = (\inst9|inst5|130|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & ((\inst4[5]~15_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|92~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst4[5]~15_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|130|sub|92~1_combout\);

-- Location: FF_X50_Y34_N1
\inst9|inst5|130|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|130|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|130|sub|87~q\);

-- Location: FF_X54_Y34_N7
\inst9|inst5|inst1|61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[7]~26_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|inst1|61~q\);

-- Location: LCCOMB_X54_Y34_N24
\inst9|inst5|141|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|106~0_combout\ = (\inst9|inst5|128|sub|99~q\ & ((\inst9|inst5|141|sub|97~combout\) # ((\inst9|inst5|inst1|60~q\) # (\inst9|inst5|141|sub|105~1_combout\)))) # (!\inst9|inst5|128|sub|99~q\ & (\inst9|inst5|inst1|60~q\ & 
-- ((\inst9|inst5|141|sub|97~combout\) # (\inst9|inst5|141|sub|105~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|141|sub|97~combout\,
	datab => \inst9|inst5|128|sub|99~q\,
	datac => \inst9|inst5|inst1|60~q\,
	datad => \inst9|inst5|141|sub|105~1_combout\,
	combout => \inst9|inst5|141|sub|106~0_combout\);

-- Location: LCCOMB_X54_Y34_N6
\inst9|inst5|142|sub|92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|142|sub|92~combout\ = (\inst9|inst5|129|sub|9~q\ & ((\inst9|inst5|128|sub|110~q\ & ((\inst9|inst5|inst1|61~q\) # (\inst9|inst5|141|sub|106~0_combout\))) # (!\inst9|inst5|128|sub|110~q\ & (\inst9|inst5|inst1|61~q\ & 
-- \inst9|inst5|141|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|128|sub|110~q\,
	datab => \inst9|inst5|129|sub|9~q\,
	datac => \inst9|inst5|inst1|61~q\,
	datad => \inst9|inst5|141|sub|106~0_combout\,
	combout => \inst9|inst5|142|sub|92~combout\);

-- Location: LCCOMB_X54_Y34_N20
\inst9|inst5|142|sub|101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|142|sub|101~combout\ = (\inst9|inst5|129|sub|110~q\ & (\inst9|inst5|129|sub|99~q\ & (\inst9|inst5|129|sub|87~q\ & \inst9|inst5|142|sub|92~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|110~q\,
	datab => \inst9|inst5|129|sub|99~q\,
	datac => \inst9|inst5|129|sub|87~q\,
	datad => \inst9|inst5|142|sub|92~combout\,
	combout => \inst9|inst5|142|sub|101~combout\);

-- Location: LCCOMB_X55_Y34_N12
\inst9|inst5|143|sub|79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|143|sub|79~combout\ = \inst9|inst5|130|sub|87~q\ $ (((\inst9|inst5|130|sub|9~q\ & \inst9|inst5|142|sub|101~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|9~q\,
	datac => \inst9|inst5|130|sub|87~q\,
	datad => \inst9|inst5|142|sub|101~combout\,
	combout => \inst9|inst5|143|sub|79~combout\);

-- Location: LCCOMB_X55_Y34_N10
\inst9|inst5|165|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|165|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|165|6~0_combout\ & ((\inst9|inst5|143|sub|79~combout\))) # (!\inst9|inst5|165|6~0_combout\ & 
-- (\inst9|inst5|174|sub|87~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|165|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datab => \inst9|inst5|174|sub|87~q\,
	datac => \inst9|inst5|165|6~0_combout\,
	datad => \inst9|inst5|143|sub|79~combout\,
	combout => \inst9|inst5|165|6~1_combout\);

-- Location: LCCOMB_X55_Y34_N20
\32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \32~2_combout\ = (!\inst9|inst5|167|6~1_combout\ & !\inst9|inst5|165|6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|167|6~1_combout\,
	datad => \inst9|inst5|165|6~1_combout\,
	combout => \32~2_combout\);

-- Location: M9K_X33_Y34_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y34_N10
\inst9|inst5|163|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|163|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\) # (\inst9|inst5|174|sub|9~q\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|33|sub|9~q\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datab => \inst9|inst5|33|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datad => \inst9|inst5|174|sub|9~q\,
	combout => \inst9|inst5|163|6~0_combout\);

-- Location: LCCOMB_X56_Y34_N24
\inst9|inst5|163|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|163|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|163|6~0_combout\) # (\inst9|inst5|126|sub|9~q\ $ (\inst9|inst5|135|sub|101~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|9~q\,
	datab => \inst9|inst5|135|sub|101~combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datad => \inst9|inst5|163|6~0_combout\,
	combout => \inst9|inst5|163|6~1_combout\);

-- Location: LCCOMB_X56_Y34_N14
\inst9|inst5|163|6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|163|6~2_combout\ = (\inst9|inst5|163|6~0_combout\ & ((\inst9|inst5|130|sub|9~q\ $ (\inst9|inst5|142|sub|101~combout\)) # (!\inst9|inst5|163|6~1_combout\))) # (!\inst9|inst5|163|6~0_combout\ & (((\inst9|inst5|163|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|163|6~0_combout\,
	datab => \inst9|inst5|130|sub|9~q\,
	datac => \inst9|inst5|142|sub|101~combout\,
	datad => \inst9|inst5|163|6~1_combout\,
	combout => \inst9|inst5|163|6~2_combout\);

-- Location: LCCOMB_X56_Y34_N30
\32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \32~3_combout\ = (!\inst9|inst5|163|6~2_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datac => \inst9|inst5|163|6~2_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	combout => \32~3_combout\);

-- Location: LCCOMB_X57_Y34_N8
\inst4[2]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[2]~20_combout\ = (\inst|altsyncram_component|auto_generated|q_a\(2)) # ((\inst9|inst5|169|6~2_combout\) # ((!\32~3_combout\) # (!\32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst9|inst5|169|6~2_combout\,
	datac => \32~2_combout\,
	datad => \32~3_combout\,
	combout => \inst4[2]~20_combout\);

-- Location: LCCOMB_X57_Y34_N26
\inst4[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[2]~21_combout\ = (\inst9|65[2]~11_combout\ & (\inst4[2]~20_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|65[2]~11_combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\,
	datac => \inst4[2]~20_combout\,
	datad => \inst14~combout\,
	combout => \inst4[2]~21_combout\);

-- Location: LCCOMB_X58_Y34_N4
\inst9|inst5|123|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (((\inst4[2]~21_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (((\inst9|inst5|123|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst9|inst5|123|sub|97~combout\,
	datad => \inst4[2]~21_combout\,
	combout => \inst9|inst5|123|sub|102~0_combout\);

-- Location: FF_X58_Y34_N5
\inst9|inst5|123|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|123|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|123|sub|99~q\);

-- Location: LCCOMB_X58_Y34_N0
\inst9|inst5|123|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|123|sub|104~0_combout\ = (\inst9|inst5|123|sub|87~q\ & (\inst9|inst5|123|sub|9~q\ & (\inst9|inst5|123|sub|99~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|87~q\,
	datab => \inst9|inst5|123|sub|9~q\,
	datac => \inst9|inst5|123|sub|99~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[13]~15_combout\,
	combout => \inst9|inst5|123|sub|104~0_combout\);

-- Location: LCCOMB_X59_Y34_N6
\inst9|inst5|124|sub|90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|90~combout\ = \inst9|inst5|124|sub|87~q\ $ (((\inst9|inst5|123|sub|104~0_combout\ & (\inst9|inst5|123|sub|110~q\ & \inst9|inst5|124|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|123|sub|104~0_combout\,
	datab => \inst9|inst5|124|sub|87~q\,
	datac => \inst9|inst5|123|sub|110~q\,
	datad => \inst9|inst5|124|sub|9~q\,
	combout => \inst9|inst5|124|sub|90~combout\);

-- Location: LCCOMB_X59_Y34_N0
\inst9|inst5|124|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|92~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (((\inst4[5]~15_combout\) # (!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\ & (\inst9|inst5|124|sub|90~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|90~combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[5]~17_combout\,
	datac => \inst4[5]~15_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|124|sub|92~0_combout\);

-- Location: FF_X59_Y34_N1
\inst9|inst5|124|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|124|sub|92~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|124|sub|87~q\);

-- Location: LCCOMB_X59_Y34_N22
\inst9|inst5|124|sub|104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|124|sub|104~0_combout\ = (\inst9|inst5|124|sub|87~q\ & (\inst9|inst5|123|sub|110~q\ & (\inst9|inst5|123|sub|104~0_combout\ & \inst9|inst5|124|sub|9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|87~q\,
	datab => \inst9|inst5|123|sub|110~q\,
	datac => \inst9|inst5|123|sub|104~0_combout\,
	datad => \inst9|inst5|124|sub|9~q\,
	combout => \inst9|inst5|124|sub|104~0_combout\);

-- Location: LCCOMB_X55_Y38_N26
\inst9|inst5|125|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|78~combout\ = \inst9|inst5|125|sub|9~q\ $ (((\inst9|inst5|124|sub|104~0_combout\ & (\inst9|inst5|124|sub|99~q\ & \inst9|inst5|124|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|104~0_combout\,
	datab => \inst9|inst5|124|sub|99~q\,
	datac => \inst9|inst5|125|sub|9~q\,
	datad => \inst9|inst5|124|sub|110~q\,
	combout => \inst9|inst5|125|sub|78~combout\);

-- Location: LCCOMB_X55_Y38_N22
\inst9|inst5|125|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (((\inst4[0]~25_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (((\inst9|inst5|125|sub|78~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst4[0]~25_combout\,
	datad => \inst9|inst5|125|sub|78~combout\,
	combout => \inst9|inst5|125|sub|75~0_combout\);

-- Location: FF_X55_Y38_N23
\inst9|inst5|125|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|125|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|125|sub|9~q\);

-- Location: LCCOMB_X55_Y38_N30
\inst9|inst5|125|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|106~0_combout\ = (\inst9|inst5|125|sub|9~q\ & (\inst9|inst5|124|sub|99~q\ & (\inst9|inst5|124|sub|104~0_combout\ & \inst9|inst5|124|sub|110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|9~q\,
	datab => \inst9|inst5|124|sub|99~q\,
	datac => \inst9|inst5|124|sub|104~0_combout\,
	datad => \inst9|inst5|124|sub|110~q\,
	combout => \inst9|inst5|125|sub|106~0_combout\);

-- Location: LCCOMB_X55_Y38_N20
\inst9|inst5|125|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (\inst9|inst5|125|sub|87~q\ $ (\inst9|inst5|125|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|87~q\,
	datac => \inst9|inst5|125|sub|106~0_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	combout => \inst9|inst5|125|sub|92~0_combout\);

-- Location: LCCOMB_X55_Y38_N12
\inst9|inst5|125|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|125|sub|92~1_combout\ = (\inst9|inst5|125|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datab => \inst9|inst5|125|sub|92~0_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[1]~23_combout\,
	combout => \inst9|inst5|125|sub|92~1_combout\);

-- Location: FF_X55_Y38_N13
\inst9|inst5|125|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|125|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|125|sub|87~q\);

-- Location: LCCOMB_X56_Y34_N8
\inst9|inst5|135|sub|92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|135|sub|92~combout\ = (\inst9|inst5|125|sub|9~q\ & ((\inst9|inst5|124|sub|110~q\ & ((\inst9|inst5|inst1|33~q\) # (\inst9|inst5|133|sub|106~0_combout\))) # (!\inst9|inst5|124|sub|110~q\ & (\inst9|inst5|inst1|33~q\ & 
-- \inst9|inst5|133|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|110~q\,
	datab => \inst9|inst5|125|sub|9~q\,
	datac => \inst9|inst5|inst1|33~q\,
	datad => \inst9|inst5|133|sub|106~0_combout\,
	combout => \inst9|inst5|135|sub|92~combout\);

-- Location: LCCOMB_X55_Y35_N22
\inst9|inst5|166|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|166|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|125|sub|87~q\ $ (((\inst9|inst5|135|sub|92~combout\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|32|sub|87~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|87~q\,
	datab => \inst9|inst5|32|sub|87~q\,
	datac => \inst9|inst5|135|sub|92~combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|166|6~1_combout\);

-- Location: LCCOMB_X55_Y35_N28
\inst9|inst5|166|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|166|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|129|sub|87~q\ $ (((\inst9|inst5|142|sub|92~combout\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|173|sub|87~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|87~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datac => \inst9|inst5|173|sub|87~q\,
	datad => \inst9|inst5|142|sub|92~combout\,
	combout => \inst9|inst5|166|6~0_combout\);

-- Location: LCCOMB_X55_Y35_N8
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ = (\inst9|inst5|164|6~1_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((!\inst9|inst5|166|6~0_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (!\inst9|inst5|166|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|166|6~1_combout\,
	datab => \inst9|inst5|166|6~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst5|164|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\);

-- Location: LCCOMB_X54_Y36_N6
\inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\ = (!\inst9|inst5|168|6~1_combout\ & !\inst9|inst5|170|6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\);

-- Location: LCCOMB_X55_Y34_N30
inst7 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7~combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\) # ((\inst9|inst5|169|6~2_combout\) # ((!\32~2_combout\) # (!\inst9|inst5|163|6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\,
	datab => \inst9|inst5|169|6~2_combout\,
	datac => \inst9|inst5|163|6~2_combout\,
	datad => \32~2_combout\,
	combout => \inst7~combout\);

-- Location: LCCOMB_X54_Y23_N4
\inst8|altsyncram_component|auto_generated|decode3|w_anode1731w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1731w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & (\inst9|inst5|162|6~1_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\ & !\inst7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	datad => \inst7~combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1731w\(3));

-- Location: LCCOMB_X54_Y23_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2110w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2110w[3]~2_combout\ = (!\inst9|inst5|170|6~1_combout\ & (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & 
-- !\inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2110w[3]~2_combout\);

-- Location: M9K_X53_Y23_N0
\inst8|altsyncram_component|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1731w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2110w[3]~2_combout\,
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y35_N30
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ = (!\inst9|inst5|164|6~1_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((!\inst9|inst5|166|6~0_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (!\inst9|inst5|166|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|166|6~1_combout\,
	datab => \inst9|inst5|166|6~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst5|164|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\);

-- Location: LCCOMB_X54_Y36_N16
\inst8|altsyncram_component|auto_generated|decode3|w_anode1711w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1711w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (\inst9|inst5|162|6~1_combout\ & (!\inst7~combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst7~combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1711w\(3));

-- Location: LCCOMB_X54_Y43_N28
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2090w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2090w[3]~2_combout\ = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (!\inst9|inst5|170|6~1_combout\ & (\inst9|inst5|162|6~1_combout\ & 
-- !\inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|170|6~1_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2090w[3]~2_combout\);

-- Location: M9K_X53_Y47_N0
\inst8|altsyncram_component|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1711w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2090w[3]~2_combout\,
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y36_N22
\inst8|altsyncram_component|auto_generated|decode3|w_anode1694w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1694w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (!\inst9|inst5|162|6~1_combout\ & (!\inst7~combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst7~combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1694w\(3));

-- Location: LCCOMB_X54_Y43_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2073w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2073w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (!\inst9|inst5|170|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & 
-- !\inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|170|6~1_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2073w\(3));

-- Location: M9K_X53_Y43_N0
\inst8|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1694w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2073w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y24_N12
\inst8|altsyncram_component|auto_generated|decode3|w_anode1721w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1721w\(3) = (!\inst7~combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7~combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1721w\(3));

-- Location: LCCOMB_X54_Y24_N14
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2100w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2100w[3]~2_combout\ = (!\inst9|inst5|168|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & 
-- !\inst9|inst5|170|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|168|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2100w[3]~2_combout\);

-- Location: M9K_X53_Y24_N0
\inst8|altsyncram_component|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1721w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2100w[3]~2_combout\,
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y40_N28
\inst8|altsyncram_component|auto_generated|mux2|_~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~10_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a22\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a6\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a22\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~10_combout\);

-- Location: LCCOMB_X54_Y40_N22
\inst8|altsyncram_component|auto_generated|mux2|_~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~11_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~10_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a30\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~10_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a14\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a30\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a14\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~10_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~11_combout\);

-- Location: LCCOMB_X55_Y35_N24
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ = (\inst9|inst5|164|6~1_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|166|6~0_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|166|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|166|6~1_combout\,
	datab => \inst9|inst5|166|6~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst5|164|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\);

-- Location: LCCOMB_X54_Y40_N12
\inst8|altsyncram_component|auto_generated|decode3|w_anode1771w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1771w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & (\inst9|inst5|162|6~1_combout\ & (!\inst7~combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst7~combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1771w\(3));

-- Location: LCCOMB_X54_Y36_N30
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2150w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2150w[3]~2_combout\ = (!\inst9|inst5|170|6~1_combout\ & (\inst9|inst5|162|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2150w[3]~2_combout\);

-- Location: M9K_X53_Y40_N0
\inst8|altsyncram_component|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1771w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2150w[3]~2_combout\,
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y35_N26
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ = (!\inst9|inst5|164|6~1_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|166|6~0_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|166|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|166|6~1_combout\,
	datab => \inst9|inst5|166|6~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst5|164|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\);

-- Location: LCCOMB_X74_Y36_N20
\inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w\(3) = (!\inst7~combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & (\inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\ & 
-- \inst9|inst5|162|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7~combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w\(3));

-- Location: LCCOMB_X74_Y36_N22
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2130w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2130w[3]~2_combout\ = (!\inst9|inst5|170|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & 
-- \inst9|inst5|162|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2130w[3]~2_combout\);

-- Location: M9K_X73_Y36_N0
\inst8|altsyncram_component|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2130w[3]~2_combout\,
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y46_N16
\inst8|altsyncram_component|auto_generated|decode3|w_anode1761w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1761w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\ & !\inst7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datac => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	datad => \inst7~combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1761w\(3));

-- Location: LCCOMB_X52_Y46_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2140w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2140w[3]~2_combout\ = (!\inst9|inst5|162|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & (!\inst9|inst5|170|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2140w[3]~2_combout\);

-- Location: M9K_X53_Y46_N0
\inst8|altsyncram_component|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1761w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2140w[3]~2_combout\,
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y41_N22
\inst8|altsyncram_component|auto_generated|decode3|w_anode1741w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1741w\(3) = (!\inst7~combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7~combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|decode3|w_anode1751w[1]~0_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1741w\(3));

-- Location: LCCOMB_X54_Y41_N10
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2120w[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2120w[3]~2_combout\ = (!\inst9|inst5|170|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2120w[3]~2_combout\);

-- Location: M9K_X53_Y41_N0
\inst8|altsyncram_component|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1741w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2120w[3]~2_combout\,
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y37_N16
\inst8|altsyncram_component|auto_generated|mux2|_~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~8_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a54\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a38\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a54\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a38\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X54_Y37_N26
\inst8|altsyncram_component|auto_generated|mux2|_~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~9_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~8_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a62\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~8_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a46\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a62\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a46\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~8_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~9_combout\);

-- Location: LCCOMB_X54_Y36_N2
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\ = (\inst9|inst5|168|6~1_combout\ & !\inst9|inst5|170|6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\);

-- Location: LCCOMB_X54_Y42_N28
\inst8|altsyncram_component|auto_generated|decode3|w_anode1803w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1803w\(3) = (!\inst7~combout\ & (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7~combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1803w\(3));

-- Location: LCCOMB_X54_Y42_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2183w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2183w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (\inst9|inst5|162|6~1_combout\ & (!\inst9|inst5|170|6~1_combout\ & 
-- \inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2183w\(3));

-- Location: M9K_X53_Y42_N0
\inst8|altsyncram_component|auto_generated|ram_block1a72\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1803w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2183w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y36_N12
\inst8|altsyncram_component|auto_generated|decode3|w_anode1823w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1823w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & (!\inst7~combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datac => \inst7~combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1823w\(3));

-- Location: LCCOMB_X54_Y36_N28
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2203w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2203w\(3) = (!\inst9|inst5|170|6~1_combout\ & (\inst9|inst5|168|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & 
-- \inst9|inst5|162|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2203w\(3));

-- Location: M9K_X53_Y36_N0
\inst8|altsyncram_component|auto_generated|ram_block1a88\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1823w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2203w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y37_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~18_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a94\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a78\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a78\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a94\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~18_combout\);

-- Location: LCCOMB_X54_Y35_N26
\inst8|altsyncram_component|auto_generated|decode3|w_anode1863w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1863w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- (\inst9|inst5|162|6~1_combout\ & !\inst7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst7~combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1863w\(3));

-- Location: LCCOMB_X54_Y35_N20
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2243w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2243w\(3) = (!\inst9|inst5|170|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & (\inst9|inst5|162|6~1_combout\ & 
-- \inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2243w\(3));

-- Location: M9K_X53_Y35_N0
\inst8|altsyncram_component|auto_generated|ram_block1a120\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1863w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2243w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y32_N14
\inst8|altsyncram_component|auto_generated|decode3|w_anode1843w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1843w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\ & !\inst7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	datad => \inst7~combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1843w\(3));

-- Location: LCCOMB_X54_Y32_N0
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2223w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2223w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & (!\inst9|inst5|170|6~1_combout\ & 
-- \inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2223w\(3));

-- Location: M9K_X53_Y32_N0
\inst8|altsyncram_component|auto_generated|ram_block1a104\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1843w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2223w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y35_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~19_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a126\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a110\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a126\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a110\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~19_combout\);

-- Location: LCCOMB_X54_Y41_N20
\inst8|altsyncram_component|auto_generated|decode3|w_anode1792w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1792w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (!\inst9|inst5|162|6~1_combout\ & (!\inst7~combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst7~combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1792w\(3));

-- Location: LCCOMB_X54_Y41_N8
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2172w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2172w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (\inst9|inst5|168|6~1_combout\ & (!\inst9|inst5|170|6~1_combout\ & 
-- !\inst9|inst5|162|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2172w\(3));

-- Location: M9K_X53_Y45_N0
\inst8|altsyncram_component|auto_generated|ram_block1a64\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1792w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2172w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y32_N22
\inst8|altsyncram_component|auto_generated|decode3|w_anode1813w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1813w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\ & !\inst7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	datad => \inst7~combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1813w\(3));

-- Location: LCCOMB_X54_Y28_N12
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & (\inst9|inst5|168|6~1_combout\ & 
-- !\inst9|inst5|170|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w\(3));

-- Location: M9K_X53_Y28_N0
\inst8|altsyncram_component|auto_generated|ram_block1a80\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1813w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y37_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a86\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a70\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a70\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a86\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\);

-- Location: LCCOMB_X54_Y37_N14
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~20_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~19_combout\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~18_combout\) # ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~18_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~19_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~20_combout\);

-- Location: LCCOMB_X54_Y40_N10
\inst8|altsyncram_component|auto_generated|decode3|w_anode1853w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1853w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & (!\inst9|inst5|162|6~1_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\ & !\inst7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	datad => \inst7~combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1853w\(3));

-- Location: LCCOMB_X54_Y40_N2
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2233w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2233w\(3) = (\inst9|inst5|168|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- !\inst9|inst5|170|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|168|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2233w\(3));

-- Location: M9K_X53_Y44_N0
\inst8|altsyncram_component|auto_generated|ram_block1a112\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1853w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2233w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y37_N22
\inst8|altsyncram_component|auto_generated|decode3|w_anode1833w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1833w\(3) = (!\inst7~combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & (!\inst9|inst5|162|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7~combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1833w\(3));

-- Location: LCCOMB_X54_Y37_N8
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2213w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2213w\(3) = (!\inst9|inst5|170|6~1_combout\ & (\inst9|inst5|168|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2213w\(3));

-- Location: M9K_X53_Y37_N0
\inst8|altsyncram_component|auto_generated|ram_block1a96\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1833w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2213w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y37_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a118\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a102\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a118\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a102\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\);

-- Location: LCCOMB_X54_Y37_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~20_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~20_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21_combout\);

-- Location: LCCOMB_X54_Y37_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~22_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21_combout\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|_~9_combout\))) # 
-- (!\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21_combout\ & (\inst8|altsyncram_component|auto_generated|mux2|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~11_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~9_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~21_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~22_combout\);

-- Location: LCCOMB_X55_Y34_N6
\inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\ = (\inst9|inst5|170|6~1_combout\ & (!\inst7~combout\ & \inst9|inst5|168|6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|170|6~1_combout\,
	datac => \inst7~combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\);

-- Location: LCCOMB_X72_Y34_N16
\inst8|altsyncram_component|auto_generated|decode3|w_anode2045w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode2045w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode2045w\(3));

-- Location: LCCOMB_X72_Y34_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|170|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- \inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst9|inst5|170|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w\(3));

-- Location: M9K_X73_Y34_N0
\inst8|altsyncram_component|auto_generated|ram_block1a248\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode2045w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: LCCOMB_X72_Y38_N16
\inst8|altsyncram_component|auto_generated|decode3|w_anode2025w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode2025w\(3) = (\inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & 
-- \inst9|inst5|162|6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode2025w\(3));

-- Location: LCCOMB_X72_Y38_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2407w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2407w\(3) = (\inst9|inst5|170|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & (\inst9|inst5|168|6~1_combout\ & 
-- \inst9|inst5|162|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2407w\(3));

-- Location: M9K_X73_Y38_N0
\inst8|altsyncram_component|auto_generated|ram_block1a232\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode2025w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2407w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y37_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~26_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a254\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a238\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a254\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a238\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~26_combout\);

-- Location: LCCOMB_X52_Y34_N6
\inst8|altsyncram_component|auto_generated|decode3|w_anode1985w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1985w\(3) = (\inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & 
-- \inst9|inst5|162|6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1985w\(3));

-- Location: LCCOMB_X54_Y35_N8
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2367w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2367w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|170|6~1_combout\ & 
-- \inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2367w\(3));

-- Location: M9K_X53_Y34_N0
\inst8|altsyncram_component|auto_generated|ram_block1a200\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1985w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2367w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: LCCOMB_X72_Y32_N16
\inst8|altsyncram_component|auto_generated|decode3|w_anode2005w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode2005w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & (\inst9|inst5|162|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode2005w\(3));

-- Location: LCCOMB_X72_Y32_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2387w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2387w\(3) = (\inst9|inst5|168|6~1_combout\ & (\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|170|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|168|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2387w\(3));

-- Location: M9K_X73_Y32_N0
\inst8|altsyncram_component|auto_generated|ram_block1a216\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode2005w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2387w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y37_N0
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~24_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a222\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a206\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a206\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a222\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~24_combout\);

-- Location: LCCOMB_X72_Y37_N16
\inst8|altsyncram_component|auto_generated|decode3|w_anode2015w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode2015w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & (!\inst9|inst5|162|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode2015w\(3));

-- Location: LCCOMB_X72_Y37_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w\(3) = (\inst9|inst5|168|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|170|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|168|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w\(3));

-- Location: M9K_X73_Y37_N0
\inst8|altsyncram_component|auto_generated|ram_block1a224\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000C00080001400070001000000000C00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode2015w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y39_N22
\inst8|altsyncram_component|auto_generated|decode3|w_anode2035w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode2035w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode2035w\(3));

-- Location: LCCOMB_X54_Y39_N24
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2417w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2417w\(3) = (\inst9|inst5|170|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & (!\inst9|inst5|162|6~1_combout\ & 
-- \inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2417w\(3));

-- Location: M9K_X53_Y39_N0
\inst8|altsyncram_component|auto_generated|ram_block1a240\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode2035w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2417w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y37_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a246\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a230\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a230\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a246\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout\);

-- Location: LCCOMB_X55_Y37_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~27_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~26_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~26_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~24_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~27_combout\);

-- Location: LCCOMB_X54_Y22_N28
\inst8|altsyncram_component|auto_generated|decode3|w_anode1995w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1995w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1995w\(3));

-- Location: LCCOMB_X54_Y22_N6
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2377w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2377w\(3) = (\inst9|inst5|170|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|168|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2193w[3]~4_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2377w\(3));

-- Location: M9K_X53_Y22_N0
\inst8|altsyncram_component|auto_generated|ram_block1a208\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1995w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2377w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y25_N24
\inst8|altsyncram_component|auto_generated|decode3|w_anode1974w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1974w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1965w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1974w\(3));

-- Location: LCCOMB_X54_Y25_N10
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w\(3) = (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|168|6~1_combout\ & 
-- \inst9|inst5|170|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w\(3));

-- Location: M9K_X53_Y25_N0
\inst8|altsyncram_component|auto_generated|ram_block1a192\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1974w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~23_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a214\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a198\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a214\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a198\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~23_combout\);

-- Location: LCCOMB_X55_Y37_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~28_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~27_combout\) # 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~23_combout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & 
-- (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~27_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~23_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~28_combout\);

-- Location: LCCOMB_X54_Y33_N22
\inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\ = (!\inst9|inst5|168|6~1_combout\ & (!\inst7~combout\ & \inst9|inst5|170|6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst7~combout\,
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\);

-- Location: LCCOMB_X54_Y33_N20
\inst8|altsyncram_component|auto_generated|decode3|w_anode1914w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1914w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|164|6~1_combout\ & (!\inst9|inst5|166|6~2_combout\ & \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst9|inst5|164|6~1_combout\,
	datac => \inst9|inst5|166|6~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1914w\(3));

-- Location: LCCOMB_X55_Y33_N26
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0_combout\ = (\inst9|inst5|170|6~1_combout\ & !\inst9|inst5|168|6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0_combout\);

-- Location: LCCOMB_X54_Y33_N14
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2295w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2295w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|164|6~1_combout\ & (!\inst9|inst5|166|6~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst9|inst5|164|6~1_combout\,
	datac => \inst9|inst5|166|6~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2295w\(3));

-- Location: M9K_X53_Y29_N0
\inst8|altsyncram_component|auto_generated|ram_block1a152\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1914w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2295w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N2
\inst8|altsyncram_component|auto_generated|decode3|w_anode1894w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1894w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1894w\(3));

-- Location: LCCOMB_X72_Y31_N16
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2275w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2275w\(3) = (\inst9|inst5|162|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & (\inst9|inst5|170|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2275w\(3));

-- Location: M9K_X73_Y31_N0
\inst8|altsyncram_component|auto_generated|ram_block1a136\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1894w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2275w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N10
\inst8|altsyncram_component|auto_generated|decode3|w_anode1883w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1883w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1883w\(3));

-- Location: LCCOMB_X72_Y30_N16
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2264w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2264w\(3) = (!\inst9|inst5|168|6~1_combout\ & (\inst9|inst5|170|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|168|6~1_combout\,
	datab => \inst9|inst5|170|6~1_combout\,
	datac => \inst9|inst5|162|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2264w\(3));

-- Location: M9K_X73_Y30_N0
\inst8|altsyncram_component|auto_generated|ram_block1a128\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1883w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2264w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N24
\inst8|altsyncram_component|auto_generated|decode3|w_anode1904w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1904w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst9|inst5|164|6~1_combout\ & (!\inst9|inst5|166|6~2_combout\ & \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst9|inst5|164|6~1_combout\,
	datac => \inst9|inst5|166|6~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1904w\(3));

-- Location: LCCOMB_X55_Y33_N4
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2285w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2285w\(3) = (\inst9|inst5|164|6~1_combout\ & (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0_combout\ & 
-- !\inst9|inst5|166|6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|164|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2162w[2]~0_combout\,
	datad => \inst9|inst5|166|6~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2285w\(3));

-- Location: M9K_X73_Y33_N0
\inst8|altsyncram_component|auto_generated|ram_block1a144\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1904w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2285w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N16
\inst8|altsyncram_component|auto_generated|mux2|_~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~14_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a150\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a134\ & 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a134\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a150\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~14_combout\);

-- Location: LCCOMB_X54_Y33_N18
\inst8|altsyncram_component|auto_generated|mux2|_~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~15_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~14_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a158\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~14_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a142\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a158\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a142\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~14_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X54_Y33_N12
\inst8|altsyncram_component|auto_generated|decode3|w_anode1934w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1934w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1934w\(3));

-- Location: LCCOMB_X54_Y27_N4
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2315w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2315w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & (\inst9|inst5|170|6~1_combout\ & 
-- !\inst9|inst5|168|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst9|inst5|170|6~1_combout\,
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2315w\(3));

-- Location: M9K_X53_Y27_N0
\inst8|altsyncram_component|auto_generated|ram_block1a168\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1934w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2315w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N8
\inst8|altsyncram_component|auto_generated|decode3|w_anode1954w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1954w\(3) = (\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1954w\(3));

-- Location: LCCOMB_X54_Y26_N8
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2335w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2335w\(3) = (\inst9|inst5|170|6~1_combout\ & (\inst9|inst5|162|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & 
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|162|6~1_combout\,
	datac => \inst9|inst5|168|6~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2335w\(3));

-- Location: M9K_X53_Y26_N0
\inst8|altsyncram_component|auto_generated|ram_block1a184\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1954w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2335w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N30
\inst8|altsyncram_component|auto_generated|decode3|w_anode1924w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1924w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datac => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1924w\(3));

-- Location: LCCOMB_X54_Y33_N0
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2305w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2305w\(3) = (\inst9|inst5|170|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\ & 
-- !\inst9|inst5|162|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2397w[3]~2_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2305w\(3));

-- Location: M9K_X53_Y33_N0
\inst8|altsyncram_component|auto_generated|ram_block1a160\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1924w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2305w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y35_N20
\inst8|altsyncram_component|auto_generated|decode3|w_anode1944w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1944w\(3) = (!\inst9|inst5|162|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|162|6~1_combout\,
	datab => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|decode3|w_anode1874w[2]~0_combout\,
	combout => \inst8|altsyncram_component|auto_generated|decode3|w_anode1944w\(3));

-- Location: LCCOMB_X72_Y35_N16
\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2325w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2325w\(3) = (\inst9|inst5|170|6~1_combout\ & (!\inst9|inst5|168|6~1_combout\ & (\inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\ & 
-- !\inst9|inst5|162|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|170|6~1_combout\,
	datab => \inst9|inst5|168|6~1_combout\,
	datac => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2427w[3]~2_combout\,
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2325w\(3));

-- Location: M9K_X73_Y35_N0
\inst8|altsyncram_component|auto_generated|ram_block1a176\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF0",
	mem_init0 => X"03FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF003FC00FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SRAM:inst8|altsyncram:altsyncram_component|altsyncram_ukq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst8|altsyncram_component|auto_generated|decode3|w_anode1944w\(3),
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst8|altsyncram_component|auto_generated|rden_decode|w_anode2325w\(3),
	portadatain => \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst8|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y37_N20
\inst8|altsyncram_component|auto_generated|mux2|_~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~12_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a182\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a166\ & 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a166\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a182\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~12_combout\);

-- Location: LCCOMB_X54_Y37_N30
\inst8|altsyncram_component|auto_generated|mux2|_~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~13_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~12_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a190\))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~12_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a174\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a174\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a190\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~12_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~13_combout\);

-- Location: LCCOMB_X55_Y37_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~29_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~28_combout\ & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3)) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|_~13_combout\)))) # (!\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~28_combout\ & (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~28_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~15_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~13_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~29_combout\);

-- Location: LCCOMB_X55_Y37_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~30_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~29_combout\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & (\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~22_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~29_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~30_combout\);

-- Location: LCCOMB_X56_Y35_N20
\inst9|65[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[6]~13_combout\ = (\inst9|inst6|199|41~5_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datad => \inst9|inst6|199|41~5_combout\,
	combout => \inst9|65[6]~13_combout\);

-- Location: M9K_X73_Y25_N0
\inst|altsyncram_component|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "eprom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "EPROM:inst|altsyncram:altsyncram_component|altsyncram_dhq3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y34_N0
\inst4[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[6]~12_combout\ = (\inst9|inst5|169|6~2_combout\) # ((\inst|altsyncram_component|auto_generated|q_a\(6)) # ((!\32~3_combout\) # (!\32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|169|6~2_combout\,
	datab => \inst|altsyncram_component|auto_generated|q_a\(6),
	datac => \32~2_combout\,
	datad => \32~3_combout\,
	combout => \inst4[6]~12_combout\);

-- Location: LCCOMB_X57_Y34_N30
\inst4[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[6]~13_combout\ = (\inst9|65[6]~13_combout\ & (\inst4[6]~12_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[6]~30_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14~combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[6]~30_combout\,
	datac => \inst9|65[6]~13_combout\,
	datad => \inst4[6]~12_combout\,
	combout => \inst4[6]~13_combout\);

-- Location: LCCOMB_X50_Y34_N16
\inst9|inst5|130|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|97~combout\ = \inst9|inst5|130|sub|99~q\ $ (((\inst9|inst5|130|sub|87~q\ & (\inst9|inst5|130|sub|9~q\ & \inst9|inst5|129|sub|104~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|99~q\,
	datab => \inst9|inst5|130|sub|87~q\,
	datac => \inst9|inst5|130|sub|9~q\,
	datad => \inst9|inst5|129|sub|104~0_combout\,
	combout => \inst9|inst5|130|sub|97~combout\);

-- Location: LCCOMB_X50_Y34_N22
\inst9|inst5|130|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (((\inst4[6]~13_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (((\inst9|inst5|130|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst4[6]~13_combout\,
	datad => \inst9|inst5|130|sub|97~combout\,
	combout => \inst9|inst5|130|sub|102~0_combout\);

-- Location: FF_X50_Y34_N23
\inst9|inst5|130|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|130|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|130|sub|99~q\);

-- Location: LCCOMB_X50_Y34_N20
\inst9|inst5|130|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|106~0_combout\ = (\inst9|inst5|130|sub|99~q\ & (\inst9|inst5|130|sub|87~q\ & (\inst9|inst5|130|sub|9~q\ & \inst9|inst5|129|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|99~q\,
	datab => \inst9|inst5|130|sub|87~q\,
	datac => \inst9|inst5|130|sub|9~q\,
	datad => \inst9|inst5|129|sub|104~0_combout\,
	combout => \inst9|inst5|130|sub|106~0_combout\);

-- Location: LCCOMB_X50_Y34_N18
\inst9|inst5|130|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (\inst9|inst5|130|sub|110~q\ $ (\inst9|inst5|130|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|130|sub|110~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datad => \inst9|inst5|130|sub|106~0_combout\,
	combout => \inst9|inst5|130|sub|109~0_combout\);

-- Location: LCCOMB_X50_Y34_N24
\inst9|inst5|130|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|130|sub|109~1_combout\ = (\inst9|inst5|130|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst4[7]~11_combout\,
	datad => \inst9|inst5|130|sub|109~0_combout\,
	combout => \inst9|inst5|130|sub|109~1_combout\);

-- Location: FF_X50_Y34_N25
\inst9|inst5|130|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|130|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|130|sub|110~q\);

-- Location: LCCOMB_X57_Y37_N6
\inst9|inst5|174|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|97~combout\ = \inst9|inst5|174|sub|99~q\ $ (((\inst9|inst5|174|sub|87~q\ & (\inst9|inst5|174|sub|9~q\ & \inst9|inst5|173|sub|104~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|174|sub|87~q\,
	datab => \inst9|inst5|174|sub|9~q\,
	datac => \inst9|inst5|174|sub|99~q\,
	datad => \inst9|inst5|173|sub|104~0_combout\,
	combout => \inst9|inst5|174|sub|97~combout\);

-- Location: LCCOMB_X57_Y37_N10
\inst9|inst5|174|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (((\inst4[6]~13_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (((\inst9|inst5|174|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst4[6]~13_combout\,
	datad => \inst9|inst5|174|sub|97~combout\,
	combout => \inst9|inst5|174|sub|102~0_combout\);

-- Location: FF_X57_Y37_N11
\inst9|inst5|174|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|174|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|174|sub|99~q\);

-- Location: LCCOMB_X57_Y37_N2
\inst9|inst5|174|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|106~0_combout\ = (\inst9|inst5|174|sub|87~q\ & (\inst9|inst5|174|sub|9~q\ & (\inst9|inst5|174|sub|99~q\ & \inst9|inst5|173|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|174|sub|87~q\,
	datab => \inst9|inst5|174|sub|9~q\,
	datac => \inst9|inst5|174|sub|99~q\,
	datad => \inst9|inst5|173|sub|104~0_combout\,
	combout => \inst9|inst5|174|sub|106~0_combout\);

-- Location: LCCOMB_X57_Y37_N20
\inst9|inst5|174|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (\inst9|inst5|174|sub|110~q\ $ (\inst9|inst5|174|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|174|sub|110~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datad => \inst9|inst5|174|sub|106~0_combout\,
	combout => \inst9|inst5|174|sub|109~0_combout\);

-- Location: LCCOMB_X57_Y37_N12
\inst9|inst5|174|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|174|sub|109~1_combout\ = (\inst9|inst5|174|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst4[7]~35_combout\,
	datac => \inst4[7]~11_combout\,
	datad => \inst9|inst5|174|sub|109~0_combout\,
	combout => \inst9|inst5|174|sub|109~1_combout\);

-- Location: FF_X57_Y37_N13
\inst9|inst5|174|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|174|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|174|sub|110~q\);

-- Location: LCCOMB_X58_Y36_N20
\inst9|inst5|33|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|97~combout\ = \inst9|inst5|33|sub|99~q\ $ (((\inst9|inst5|33|sub|87~q\ & (\inst9|inst5|33|sub|9~q\ & \inst9|inst5|32|sub|104~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|33|sub|99~q\,
	datab => \inst9|inst5|33|sub|87~q\,
	datac => \inst9|inst5|33|sub|9~q\,
	datad => \inst9|inst5|32|sub|104~0_combout\,
	combout => \inst9|inst5|33|sub|97~combout\);

-- Location: LCCOMB_X58_Y36_N6
\inst9|inst5|33|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (((\inst4[6]~13_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (((\inst9|inst5|33|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst5|33|sub|97~combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datad => \inst4[6]~13_combout\,
	combout => \inst9|inst5|33|sub|102~0_combout\);

-- Location: FF_X58_Y36_N7
\inst9|inst5|33|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|33|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|33|sub|99~q\);

-- Location: LCCOMB_X58_Y36_N28
\inst9|inst5|33|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|106~0_combout\ = (\inst9|inst5|33|sub|99~q\ & (\inst9|inst5|33|sub|87~q\ & (\inst9|inst5|33|sub|9~q\ & \inst9|inst5|32|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|33|sub|99~q\,
	datab => \inst9|inst5|33|sub|87~q\,
	datac => \inst9|inst5|33|sub|9~q\,
	datad => \inst9|inst5|32|sub|104~0_combout\,
	combout => \inst9|inst5|33|sub|106~0_combout\);

-- Location: LCCOMB_X58_Y36_N18
\inst9|inst5|33|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (\inst9|inst5|33|sub|110~q\ $ (\inst9|inst5|33|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|33|sub|110~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datad => \inst9|inst5|33|sub|106~0_combout\,
	combout => \inst9|inst5|33|sub|109~0_combout\);

-- Location: LCCOMB_X58_Y36_N12
\inst9|inst5|33|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|33|sub|109~1_combout\ = (\inst9|inst5|33|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datac => \inst4[7]~11_combout\,
	datad => \inst9|inst5|33|sub|109~0_combout\,
	combout => \inst9|inst5|33|sub|109~1_combout\);

-- Location: FF_X58_Y36_N13
\inst9|inst5|33|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|33|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|33|sub|110~q\);

-- Location: LCCOMB_X55_Y34_N18
\inst9|inst5|169|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|169|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|174|sub|110~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|33|sub|110~q\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datab => \inst9|inst5|174|sub|110~q\,
	datac => \inst9|inst5|33|sub|110~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|169|6~0_combout\);

-- Location: LCCOMB_X56_Y38_N16
\inst9|inst5|126|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|97~combout\ = \inst9|inst5|126|sub|99~q\ $ (((\inst9|inst5|126|sub|87~q\ & (\inst9|inst5|126|sub|9~q\ & \inst9|inst5|125|sub|104~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|87~q\,
	datab => \inst9|inst5|126|sub|9~q\,
	datac => \inst9|inst5|126|sub|99~q\,
	datad => \inst9|inst5|125|sub|104~0_combout\,
	combout => \inst9|inst5|126|sub|97~combout\);

-- Location: LCCOMB_X56_Y38_N26
\inst9|inst5|126|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (((\inst4[6]~13_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (((\inst9|inst5|126|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst5|126|sub|97~combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datad => \inst4[6]~13_combout\,
	combout => \inst9|inst5|126|sub|102~0_combout\);

-- Location: FF_X56_Y38_N27
\inst9|inst5|126|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|126|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|126|sub|99~q\);

-- Location: LCCOMB_X56_Y38_N28
\inst9|inst5|126|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|106~0_combout\ = (\inst9|inst5|126|sub|87~q\ & (\inst9|inst5|126|sub|9~q\ & (\inst9|inst5|126|sub|99~q\ & \inst9|inst5|125|sub|104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|87~q\,
	datab => \inst9|inst5|126|sub|9~q\,
	datac => \inst9|inst5|126|sub|99~q\,
	datad => \inst9|inst5|125|sub|104~0_combout\,
	combout => \inst9|inst5|126|sub|106~0_combout\);

-- Location: LCCOMB_X56_Y38_N22
\inst9|inst5|126|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & (\inst9|inst5|126|sub|110~q\ $ (\inst9|inst5|126|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|110~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datad => \inst9|inst5|126|sub|106~0_combout\,
	combout => \inst9|inst5|126|sub|109~0_combout\);

-- Location: LCCOMB_X56_Y38_N20
\inst9|inst5|126|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|126|sub|109~1_combout\ = (\inst9|inst5|126|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[4]~16_combout\,
	datac => \inst9|inst5|126|sub|109~0_combout\,
	datad => \inst4[7]~11_combout\,
	combout => \inst9|inst5|126|sub|109~1_combout\);

-- Location: FF_X56_Y38_N21
\inst9|inst5|126|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|126|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|126|sub|110~q\);

-- Location: LCCOMB_X55_Y34_N8
\inst9|inst5|136|sub|98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|136|sub|98~combout\ = (\inst9|inst5|126|sub|9~q\ & (\inst9|inst5|126|sub|99~q\ & (\inst9|inst5|126|sub|87~q\ & \inst9|inst5|135|sub|101~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|9~q\,
	datab => \inst9|inst5|126|sub|99~q\,
	datac => \inst9|inst5|126|sub|87~q\,
	datad => \inst9|inst5|135|sub|101~combout\,
	combout => \inst9|inst5|136|sub|98~combout\);

-- Location: LCCOMB_X55_Y34_N22
\inst9|inst5|169|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|169|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|169|6~0_combout\) # (\inst9|inst5|126|sub|110~q\ $ (\inst9|inst5|136|sub|98~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|110~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datac => \inst9|inst5|136|sub|98~combout\,
	datad => \inst9|inst5|169|6~0_combout\,
	combout => \inst9|inst5|169|6~1_combout\);

-- Location: LCCOMB_X54_Y34_N14
\inst9|inst5|143|sub|98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|143|sub|98~combout\ = (\inst9|inst5|130|sub|99~q\ & (\inst9|inst5|130|sub|9~q\ & (\inst9|inst5|130|sub|87~q\ & \inst9|inst5|142|sub|101~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|99~q\,
	datab => \inst9|inst5|130|sub|9~q\,
	datac => \inst9|inst5|130|sub|87~q\,
	datad => \inst9|inst5|142|sub|101~combout\,
	combout => \inst9|inst5|143|sub|98~combout\);

-- Location: LCCOMB_X55_Y34_N4
\inst9|inst5|169|6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|169|6~2_combout\ = (\inst9|inst5|169|6~0_combout\ & ((\inst9|inst5|130|sub|110~q\ $ (\inst9|inst5|143|sub|98~combout\)) # (!\inst9|inst5|169|6~1_combout\))) # (!\inst9|inst5|169|6~0_combout\ & (((\inst9|inst5|169|6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|110~q\,
	datab => \inst9|inst5|169|6~0_combout\,
	datac => \inst9|inst5|169|6~1_combout\,
	datad => \inst9|inst5|143|sub|98~combout\,
	combout => \inst9|inst5|169|6~2_combout\);

-- Location: M9K_X73_Y28_N0
\inst|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009105B553405B2161D45892009AF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "eprom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "EPROM:inst|altsyncram:altsyncram_component|altsyncram_dhq3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y34_N16
\inst4[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[1]~22_combout\ = (\inst9|inst5|169|6~2_combout\) # ((\inst|altsyncram_component|auto_generated|q_a\(1)) # ((!\32~3_combout\) # (!\32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|169|6~2_combout\,
	datab => \inst|altsyncram_component|auto_generated|q_a\(1),
	datac => \32~2_combout\,
	datad => \32~3_combout\,
	combout => \inst4[1]~22_combout\);

-- Location: LCCOMB_X52_Y32_N0
\inst8|altsyncram_component|auto_generated|mux2|_~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~54_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a17\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a1\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a17\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~54_combout\);

-- Location: LCCOMB_X52_Y32_N2
\inst8|altsyncram_component|auto_generated|mux2|_~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~55_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|_~54_combout\ & (((\inst8|altsyncram_component|auto_generated|ram_block1a25\) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~54_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a9\ & 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a9\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~54_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a25\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~55_combout\);

-- Location: LCCOMB_X52_Y40_N6
\inst8|altsyncram_component|auto_generated|mux2|_~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~52_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a49\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a33\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a49\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~52_combout\);

-- Location: LCCOMB_X52_Y32_N26
\inst8|altsyncram_component|auto_generated|mux2|_~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~53_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~52_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a57\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~52_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a41\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a57\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a41\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~52_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~53_combout\);

-- Location: LCCOMB_X54_Y32_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a121\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a105\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a105\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a121\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout\);

-- Location: LCCOMB_X54_Y32_N26
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a113\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a97\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a97\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a113\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout\);

-- Location: LCCOMB_X54_Y32_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a89\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a73\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a73\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a89\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout\);

-- Location: LCCOMB_X54_Y32_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout\);

-- Location: LCCOMB_X54_Y32_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a81\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a65\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a65\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a81\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout\);

-- Location: LCCOMB_X54_Y32_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout\ & !\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & 
-- (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout\);

-- Location: LCCOMB_X52_Y32_N4
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|_~53_combout\))) # 
-- (!\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout\ & (\inst8|altsyncram_component|auto_generated|mux2|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~55_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~53_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout\);

-- Location: LCCOMB_X52_Y32_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~98_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a209\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a193\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a209\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a193\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~98_combout\);

-- Location: LCCOMB_X52_Y32_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~100_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a241\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a225\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a241\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a225\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~100_combout\);

-- Location: LCCOMB_X52_Y32_N14
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~101_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a249\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a233\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a249\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a233\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~101_combout\);

-- Location: LCCOMB_X52_Y32_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~99_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a217\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a201\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a217\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a201\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~99_combout\);

-- Location: LCCOMB_X52_Y32_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~102_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~100_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~101_combout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~100_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~101_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~99_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~102_combout\);

-- Location: LCCOMB_X52_Y32_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~102_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~98_combout\ & !\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & 
-- (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~98_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~102_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103_combout\);

-- Location: LCCOMB_X52_Y32_N8
\inst8|altsyncram_component|auto_generated|mux2|_~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~48_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a177\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a161\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a161\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a177\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~48_combout\);

-- Location: LCCOMB_X52_Y32_N22
\inst8|altsyncram_component|auto_generated|mux2|_~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~49_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~48_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a185\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~48_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a169\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a185\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~48_combout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a169\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~49_combout\);

-- Location: LCCOMB_X52_Y32_N24
\inst8|altsyncram_component|auto_generated|mux2|_~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~50_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a145\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a129\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a145\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a129\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~50_combout\);

-- Location: LCCOMB_X52_Y32_N6
\inst8|altsyncram_component|auto_generated|mux2|_~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~51_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|_~50_combout\ & (((\inst8|altsyncram_component|auto_generated|ram_block1a153\) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~50_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a137\ & 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a137\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~50_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a153\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~51_combout\);

-- Location: LCCOMB_X52_Y32_N20
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~104_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & (\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103_combout\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103_combout\ & (\inst8|altsyncram_component|auto_generated|mux2|_~49_combout\)) # 
-- (!\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|_~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~103_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~49_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~51_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~104_combout\);

-- Location: LCCOMB_X52_Y32_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~112_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~104_combout\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & (\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~104_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~112_combout\);

-- Location: LCCOMB_X58_Y33_N14
\inst9|65[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[1]~17_combout\ = (\inst9|inst6|195|41~5_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \inst9|inst6|195|41~5_combout\,
	combout => \inst9|65[1]~17_combout\);

-- Location: LCCOMB_X57_Y34_N18
\inst4[1]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[1]~23_combout\ = (\inst4[1]~22_combout\ & (\inst9|65[1]~17_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[1]~112_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14~combout\,
	datab => \inst4[1]~22_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[1]~112_combout\,
	datad => \inst9|65[1]~17_combout\,
	combout => \inst4[1]~23_combout\);

-- Location: LCCOMB_X58_Y38_N24
\inst9|inst5|171|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|92~1_combout\ = (\inst9|inst5|171|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst5|171|sub|92~0_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datad => \inst4[1]~23_combout\,
	combout => \inst9|inst5|171|sub|92~1_combout\);

-- Location: FF_X58_Y38_N25
\inst9|inst5|171|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|171|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|171|sub|87~q\);

-- Location: LCCOMB_X58_Y38_N18
\inst9|inst5|171|sub|97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|97~combout\ = \inst9|inst5|171|sub|99~q\ $ (((\inst9|inst5|171|sub|9~q\ & (\inst9|inst5|171|sub|87~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|171|sub|99~q\,
	datab => \inst9|inst5|171|sub|9~q\,
	datac => \inst9|inst5|171|sub|87~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\,
	combout => \inst9|inst5|171|sub|97~combout\);

-- Location: LCCOMB_X58_Y38_N6
\inst9|inst5|171|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|102~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (((\inst4[2]~21_combout\)) # (!\inst4[7]~35_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (((\inst9|inst5|171|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst9|inst5|171|sub|97~combout\,
	datac => \inst4[2]~21_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	combout => \inst9|inst5|171|sub|102~0_combout\);

-- Location: FF_X58_Y38_N7
\inst9|inst5|171|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|171|sub|102~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|171|sub|99~q\);

-- Location: LCCOMB_X58_Y38_N16
\inst9|inst5|171|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|106~0_combout\ = (\inst9|inst5|171|sub|99~q\ & (\inst9|inst5|171|sub|9~q\ & (\inst9|inst5|171|sub|87~q\ & \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|171|sub|99~q\,
	datab => \inst9|inst5|171|sub|9~q\,
	datac => \inst9|inst5|171|sub|87~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout\,
	combout => \inst9|inst5|171|sub|106~0_combout\);

-- Location: LCCOMB_X57_Y38_N6
\inst9|inst5|171|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (\inst9|inst5|171|sub|110~q\ $ (\inst9|inst5|171|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst9|inst5|171|sub|110~q\,
	datad => \inst9|inst5|171|sub|106~0_combout\,
	combout => \inst9|inst5|171|sub|109~0_combout\);

-- Location: LCCOMB_X57_Y38_N14
\inst9|inst5|171|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|171|sub|109~1_combout\ = (\inst9|inst5|171|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & ((\inst4[3]~19_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|171|sub|109~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst4[3]~19_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|171|sub|109~1_combout\);

-- Location: FF_X57_Y38_N15
\inst9|inst5|171|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|171|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|171|sub|110~q\);

-- Location: LCCOMB_X57_Y38_N0
\inst9|inst5|172|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|75~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (\inst9|inst5|172|sub|9~q\ $ (((\inst9|inst5|171|sub|110~q\ & \inst9|inst5|171|sub|106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|9~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst9|inst5|171|sub|110~q\,
	datad => \inst9|inst5|171|sub|106~0_combout\,
	combout => \inst9|inst5|172|sub|75~0_combout\);

-- Location: LCCOMB_X57_Y38_N8
\inst9|inst5|172|sub|75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|75~1_combout\ = (\inst9|inst5|172|sub|75~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & ((\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|75~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst4[4]~17_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|172|sub|75~1_combout\);

-- Location: FF_X57_Y38_N9
\inst9|inst5|172|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|172|sub|75~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|172|sub|9~q\);

-- Location: LCCOMB_X57_Y38_N26
\inst9|inst5|172|sub|90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|90~combout\ = \inst9|inst5|172|sub|87~q\ $ (((\inst9|inst5|172|sub|9~q\ & (\inst9|inst5|171|sub|110~q\ & \inst9|inst5|171|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|87~q\,
	datab => \inst9|inst5|172|sub|9~q\,
	datac => \inst9|inst5|171|sub|110~q\,
	datad => \inst9|inst5|171|sub|106~0_combout\,
	combout => \inst9|inst5|172|sub|90~combout\);

-- Location: LCCOMB_X57_Y38_N10
\inst9|inst5|172|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|92~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (((\inst4[5]~15_combout\) # (!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (\inst9|inst5|172|sub|90~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|90~combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst4[5]~15_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|172|sub|92~0_combout\);

-- Location: FF_X57_Y38_N11
\inst9|inst5|172|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|172|sub|92~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|172|sub|87~q\);

-- Location: LCCOMB_X57_Y38_N2
\inst9|inst5|172|sub|96~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|96~0_combout\ = (\inst9|inst5|172|sub|87~q\ & (\inst9|inst5|172|sub|9~q\ & (\inst9|inst5|171|sub|110~q\ & \inst9|inst5|171|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|87~q\,
	datab => \inst9|inst5|172|sub|9~q\,
	datac => \inst9|inst5|171|sub|110~q\,
	datad => \inst9|inst5|171|sub|106~0_combout\,
	combout => \inst9|inst5|172|sub|96~0_combout\);

-- Location: LCCOMB_X57_Y38_N12
\inst9|inst5|172|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (\inst9|inst5|172|sub|96~0_combout\ $ (\inst9|inst5|172|sub|99~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|172|sub|96~0_combout\,
	datac => \inst9|inst5|172|sub|99~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	combout => \inst9|inst5|172|sub|102~0_combout\);

-- Location: LCCOMB_X57_Y38_N4
\inst9|inst5|172|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|102~1_combout\ = (\inst9|inst5|172|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & ((\inst4[6]~13_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|102~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst4[6]~13_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|172|sub|102~1_combout\);

-- Location: FF_X57_Y38_N5
\inst9|inst5|172|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|172|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|172|sub|99~q\);

-- Location: LCCOMB_X57_Y38_N22
\inst9|inst5|172|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|109~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & (\inst9|inst5|172|sub|110~q\ $ (((\inst9|inst5|172|sub|99~q\ & \inst9|inst5|172|sub|96~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|110~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst9|inst5|172|sub|99~q\,
	datad => \inst9|inst5|172|sub|96~0_combout\,
	combout => \inst9|inst5|172|sub|109~0_combout\);

-- Location: LCCOMB_X57_Y38_N30
\inst9|inst5|172|sub|109~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|172|sub|109~1_combout\ = (\inst9|inst5|172|sub|109~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\ & ((\inst4[7]~11_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|109~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[7]~19_combout\,
	datac => \inst4[7]~11_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|172|sub|109~1_combout\);

-- Location: FF_X57_Y38_N31
\inst9|inst5|172|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|172|sub|109~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|172|sub|110~q\);

-- Location: LCCOMB_X55_Y33_N30
\inst9|inst5|141|sub|82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|141|sub|82~combout\ = \inst9|inst5|inst1|61~q\ $ (\inst9|inst5|141|sub|106~0_combout\ $ (\inst9|inst5|128|sub|110~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|inst1|61~q\,
	datac => \inst9|inst5|141|sub|106~0_combout\,
	datad => \inst9|inst5|128|sub|110~q\,
	combout => \inst9|inst5|141|sub|82~combout\);

-- Location: LCCOMB_X55_Y33_N22
\inst9|inst5|133|sub|82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|133|sub|82~combout\ = \inst9|inst5|124|sub|110~q\ $ (\inst9|inst5|133|sub|106~0_combout\ $ (\inst9|inst5|inst1|33~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|110~q\,
	datab => \inst9|inst5|133|sub|106~0_combout\,
	datad => \inst9|inst5|inst1|33~q\,
	combout => \inst9|inst5|133|sub|82~combout\);

-- Location: LCCOMB_X55_Y33_N20
\inst9|inst5|162|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|162|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|133|sub|82~combout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|4|sub|110~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|133|sub|82~combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|162|6~0_combout\);

-- Location: LCCOMB_X55_Y33_N16
\inst9|inst5|162|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|162|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|162|6~0_combout\ & ((\inst9|inst5|141|sub|82~combout\))) # (!\inst9|inst5|162|6~0_combout\ & 
-- (\inst9|inst5|172|sub|110~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|162|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|172|sub|110~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datac => \inst9|inst5|141|sub|82~combout\,
	datad => \inst9|inst5|162|6~0_combout\,
	combout => \inst9|inst5|162|6~1_combout\);

-- Location: LCCOMB_X54_Y32_N4
\inst8|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \inst9|inst5|162|6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|inst5|162|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X54_Y32_N5
\inst8|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X54_Y32_N11
\inst8|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	asdata => \inst8|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LCCOMB_X61_Y37_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a245\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a229\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a245\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a229\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout\);

-- Location: LCCOMB_X61_Y33_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a221\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a205\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a205\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a221\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout\);

-- Location: LCCOMB_X61_Y34_N20
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a253\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a237\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a253\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a237\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout\);

-- Location: LCCOMB_X61_Y33_N22
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout\);

-- Location: LCCOMB_X61_Y33_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a213\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a197\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a213\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a197\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout\);

-- Location: LCCOMB_X61_Y33_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout\) # 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout\);

-- Location: LCCOMB_X62_Y33_N16
\inst8|altsyncram_component|auto_generated|mux2|_~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~22_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a149\) # 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a133\ & 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a133\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a149\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~22_combout\);

-- Location: LCCOMB_X61_Y33_N30
\inst8|altsyncram_component|auto_generated|mux2|_~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~23_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~22_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a157\))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~22_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a141\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a141\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a157\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~22_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~23_combout\);

-- Location: LCCOMB_X61_Y33_N6
\inst8|altsyncram_component|auto_generated|mux2|_~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~20_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a181\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a165\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a165\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a181\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~20_combout\);

-- Location: LCCOMB_X61_Y33_N0
\inst8|altsyncram_component|auto_generated|mux2|_~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~21_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~20_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a189\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~20_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a173\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a189\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a173\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~20_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~21_combout\);

-- Location: LCCOMB_X61_Y33_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|_~21_combout\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\inst8|altsyncram_component|auto_generated|mux2|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|_~23_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~21_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout\);

-- Location: LCCOMB_X54_Y35_N0
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a125\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a109\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a109\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a125\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout\);

-- Location: LCCOMB_X54_Y39_N4
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a117\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a101\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a117\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a101\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout\);

-- Location: LCCOMB_X54_Y39_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~33_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a93\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a77\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a77\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a93\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~33_combout\);

-- Location: LCCOMB_X54_Y39_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~32_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a85\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a69\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a85\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a69\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~32_combout\);

-- Location: LCCOMB_X54_Y39_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~34_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~33_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~33_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~32_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~34_combout\);

-- Location: LCCOMB_X54_Y39_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~34_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~34_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout\);

-- Location: LCCOMB_X52_Y33_N28
\inst8|altsyncram_component|auto_generated|mux2|_~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~18_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a21\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a21\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a5\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~18_combout\);

-- Location: LCCOMB_X52_Y33_N6
\inst8|altsyncram_component|auto_generated|mux2|_~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~19_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~18_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a29\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~18_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a13\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst8|altsyncram_component|auto_generated|mux2|_~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~18_combout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a29\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a13\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~19_combout\);

-- Location: LCCOMB_X54_Y39_N16
\inst8|altsyncram_component|auto_generated|mux2|_~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~16_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a53\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a37\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a53\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~16_combout\);

-- Location: LCCOMB_X61_Y33_N28
\inst8|altsyncram_component|auto_generated|mux2|_~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~17_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~16_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a61\))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~16_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a45\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a45\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a61\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~16_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~17_combout\);

-- Location: LCCOMB_X61_Y33_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~31_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|_~17_combout\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\inst8|altsyncram_component|auto_generated|mux2|_~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~17_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~31_combout\);

-- Location: LCCOMB_X61_Y33_N20
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~31_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout\ & \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~31_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout\);

-- Location: LCCOMB_X61_Y33_N14
\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~46_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~46_combout\);

-- Location: M9K_X73_Y41_N0
\inst|altsyncram_component|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002404103143410C040000000F30C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "eprom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "EPROM:inst|altsyncram:altsyncram_component|altsyncram_dhq3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y33_N26
\inst4[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[5]~14_combout\ = (\inst9|inst5|169|6~2_combout\) # ((\inst|altsyncram_component|auto_generated|q_a\(5)) # ((!\32~3_combout\) # (!\32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|169|6~2_combout\,
	datab => \inst|altsyncram_component|auto_generated|q_a\(5),
	datac => \32~2_combout\,
	datad => \32~3_combout\,
	combout => \inst4[5]~14_combout\);

-- Location: LCCOMB_X56_Y33_N24
\inst9|65[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[5]~14_combout\ = (\inst9|inst6|200|41~5_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \inst9|inst6|200|41~5_combout\,
	combout => \inst9|65[5]~14_combout\);

-- Location: LCCOMB_X56_Y33_N28
\inst4[5]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[5]~15_combout\ = (\inst4[5]~14_combout\ & (\inst9|65[5]~14_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[5]~46_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14~combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[5]~46_combout\,
	datac => \inst4[5]~14_combout\,
	datad => \inst9|65[5]~14_combout\,
	combout => \inst4[5]~15_combout\);

-- Location: LCCOMB_X56_Y33_N30
\inst4[5]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[5]~28_combout\ = (\inst4[5]~15_combout\) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4[7]~35_combout\,
	datad => \inst4[5]~15_combout\,
	combout => \inst4[5]~28_combout\);

-- Location: M9K_X53_Y13_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y53_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y33_N8
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\);

-- Location: FF_X56_Y33_N31
\inst9|inst7|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst4[5]~28_combout\,
	clrn => \nRESET~input_o\,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst7|inst3~q\);

-- Location: M9K_X33_Y28_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y32_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N16
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\);

-- Location: LCCOMB_X60_Y34_N18
\inst9|inst5|4|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & (\inst9|inst5|4|sub|99~q\ $ (\inst9|inst5|4|sub|96~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datac => \inst9|inst5|4|sub|99~q\,
	datad => \inst9|inst5|4|sub|96~0_combout\,
	combout => \inst9|inst5|4|sub|102~0_combout\);

-- Location: LCCOMB_X60_Y34_N28
\inst9|inst5|4|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|4|sub|102~1_combout\ = (\inst9|inst5|4|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\ & ((\inst4[6]~13_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[9]~20_combout\,
	datab => \inst9|inst5|4|sub|102~0_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[6]~13_combout\,
	combout => \inst9|inst5|4|sub|102~1_combout\);

-- Location: FF_X60_Y34_N29
\inst9|inst5|4|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|4|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|4|sub|99~q\);

-- Location: LCCOMB_X60_Y34_N22
\inst9|inst5|32|sub|78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|78~combout\ = \inst9|inst5|32|sub|9~q\ $ (((\inst9|inst5|4|sub|99~q\ & (\inst9|inst5|4|sub|110~q\ & \inst9|inst5|4|sub|96~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|99~q\,
	datab => \inst9|inst5|32|sub|9~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|96~0_combout\,
	combout => \inst9|inst5|32|sub|78~combout\);

-- Location: LCCOMB_X60_Y34_N0
\inst9|inst5|32|sub|75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|32|sub|75~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (((\inst4[0]~25_combout\) # (!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (\inst9|inst5|32|sub|78~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|32|sub|78~combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	datac => \inst4[0]~25_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|32|sub|75~0_combout\);

-- Location: FF_X60_Y34_N1
\inst9|inst5|32|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|32|sub|75~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|32|sub|9~q\);

-- Location: LCCOMB_X55_Y35_N10
\inst9|inst5|164|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|164|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|173|sub|9~q\) # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|32|sub|9~q\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|32|sub|9~q\,
	datab => \inst9|inst5|173|sub|9~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|164|6~0_combout\);

-- Location: LCCOMB_X55_Y35_N4
\inst9|inst5|142|sub|77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|142|sub|77~combout\ = \inst9|inst5|129|sub|9~q\ $ (((\inst9|inst5|inst1|61~q\ & ((\inst9|inst5|141|sub|106~0_combout\) # (\inst9|inst5|128|sub|110~q\))) # (!\inst9|inst5|inst1|61~q\ & (\inst9|inst5|141|sub|106~0_combout\ & 
-- \inst9|inst5|128|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|inst1|61~q\,
	datab => \inst9|inst5|129|sub|9~q\,
	datac => \inst9|inst5|141|sub|106~0_combout\,
	datad => \inst9|inst5|128|sub|110~q\,
	combout => \inst9|inst5|142|sub|77~combout\);

-- Location: LCCOMB_X55_Y35_N16
\inst9|inst5|135|sub|77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|135|sub|77~combout\ = \inst9|inst5|125|sub|9~q\ $ (((\inst9|inst5|124|sub|110~q\ & ((\inst9|inst5|inst1|33~q\) # (\inst9|inst5|133|sub|106~0_combout\))) # (!\inst9|inst5|124|sub|110~q\ & (\inst9|inst5|inst1|33~q\ & 
-- \inst9|inst5|133|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|124|sub|110~q\,
	datab => \inst9|inst5|125|sub|9~q\,
	datac => \inst9|inst5|inst1|33~q\,
	datad => \inst9|inst5|133|sub|106~0_combout\,
	combout => \inst9|inst5|135|sub|77~combout\);

-- Location: LCCOMB_X55_Y35_N18
\inst9|inst5|164|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|164|6~1_combout\ = (\inst9|inst5|164|6~0_combout\ & (((\inst9|inst5|142|sub|77~combout\)) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))) # (!\inst9|inst5|164|6~0_combout\ & 
-- (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|135|sub|77~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|164|6~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datac => \inst9|inst5|142|sub|77~combout\,
	datad => \inst9|inst5|135|sub|77~combout\,
	combout => \inst9|inst5|164|6~1_combout\);

-- Location: LCCOMB_X54_Y32_N12
\inst8|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \inst9|inst5|164|6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|inst5|164|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X54_Y32_N13
\inst8|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X54_Y32_N8
\inst8|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ = \inst8|altsyncram_component|auto_generated|address_reg_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\);

-- Location: FF_X54_Y32_N9
\inst8|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LCCOMB_X54_Y35_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~56_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a220\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a204\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a204\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a220\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~56_combout\);

-- Location: LCCOMB_X54_Y35_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a212\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a196\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a196\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a212\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout\);

-- Location: LCCOMB_X54_Y35_N4
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~57_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~56_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~56_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~57_combout\);

-- Location: LCCOMB_X54_Y35_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~59_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a244\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a228\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a228\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a244\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~59_combout\);

-- Location: LCCOMB_X54_Y35_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~58_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a252\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a236\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a252\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a236\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~58_combout\);

-- Location: LCCOMB_X54_Y35_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~60_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~58_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~59_combout\ & !\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~59_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~58_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~60_combout\);

-- Location: LCCOMB_X54_Y35_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~61_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~57_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~57_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~60_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~61_combout\);

-- Location: LCCOMB_X52_Y35_N10
\inst8|altsyncram_component|auto_generated|mux2|_~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~28_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a180\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a164\ & 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a164\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a180\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~28_combout\);

-- Location: LCCOMB_X52_Y35_N4
\inst8|altsyncram_component|auto_generated|mux2|_~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~29_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|_~28_combout\ & (((\inst8|altsyncram_component|auto_generated|ram_block1a188\) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~28_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a172\ & 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|_~28_combout\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a172\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a188\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~29_combout\);

-- Location: LCCOMB_X62_Y33_N30
\inst8|altsyncram_component|auto_generated|mux2|_~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~30_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a148\) # 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a132\ & 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a132\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a148\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~30_combout\);

-- Location: LCCOMB_X52_Y35_N18
\inst8|altsyncram_component|auto_generated|mux2|_~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~31_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~30_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a156\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~30_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a140\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a156\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~30_combout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a140\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~31_combout\);

-- Location: LCCOMB_X52_Y35_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~29_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~29_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~31_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout\);

-- Location: LCCOMB_X52_Y36_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~51_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a116\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a100\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a100\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a116\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~51_combout\);

-- Location: LCCOMB_X54_Y35_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~52_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a124\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a108\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a124\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a108\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~52_combout\);

-- Location: LCCOMB_X52_Y36_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~49_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a92\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a76\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a92\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a76\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~49_combout\);

-- Location: LCCOMB_X60_Y36_N20
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~48_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a84\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a68\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a84\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a68\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~48_combout\);

-- Location: LCCOMB_X60_Y36_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~50_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~49_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~49_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~48_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~50_combout\);

-- Location: LCCOMB_X60_Y36_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~53_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~50_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~51_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~51_combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~52_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~50_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~53_combout\);

-- Location: LCCOMB_X60_Y36_N4
\inst8|altsyncram_component|auto_generated|mux2|_~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~24_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a52\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a36\ & 
-- !\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a52\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a36\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~24_combout\);

-- Location: LCCOMB_X60_Y36_N22
\inst8|altsyncram_component|auto_generated|mux2|_~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~25_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~24_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a60\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~24_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a44\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a60\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~24_combout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a44\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~25_combout\);

-- Location: LCCOMB_X52_Y36_N0
\inst8|altsyncram_component|auto_generated|mux2|_~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~26_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a20\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a4\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a20\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~26_combout\);

-- Location: LCCOMB_X60_Y36_N16
\inst8|altsyncram_component|auto_generated|mux2|_~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~27_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~26_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a28\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~26_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a12\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a28\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a12\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~26_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~27_combout\);

-- Location: LCCOMB_X60_Y36_N14
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~47_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~25_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|_~25_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~27_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~47_combout\);

-- Location: LCCOMB_X60_Y36_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~47_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~53_combout\ & \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~53_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~47_combout\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout\);

-- Location: LCCOMB_X52_Y35_N22
\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~61_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~61_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout\);

-- Location: LCCOMB_X56_Y36_N14
\inst4[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[4]~16_combout\ = ((\inst|altsyncram_component|auto_generated|q_a\(4)) # ((\inst9|inst5|169|6~2_combout\) # (!\32~3_combout\))) # (!\32~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \32~2_combout\,
	datab => \inst|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst9|inst5|169|6~2_combout\,
	datad => \32~3_combout\,
	combout => \inst4[4]~16_combout\);

-- Location: LCCOMB_X56_Y36_N18
\inst9|65[4]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[4]~15_combout\ = (\inst9|inst6|201|41~5_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \inst9|inst6|201|41~5_combout\,
	combout => \inst9|65[4]~15_combout\);

-- Location: LCCOMB_X56_Y36_N0
\inst4[4]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[4]~17_combout\ = (\inst4[4]~16_combout\ & (\inst9|65[4]~15_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout\,
	datab => \inst14~combout\,
	datac => \inst4[4]~16_combout\,
	datad => \inst9|65[4]~15_combout\,
	combout => \inst4[4]~17_combout\);

-- Location: LCCOMB_X56_Y36_N16
\inst4[4]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[4]~29_combout\ = (\inst4[4]~17_combout\) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4[7]~35_combout\,
	datad => \inst4[4]~17_combout\,
	combout => \inst4[4]~29_combout\);

-- Location: FF_X56_Y36_N17
\inst9|inst7|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst4[4]~29_combout\,
	clrn => \nRESET~input_o\,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst7|inst4~q\);

-- Location: M9K_X73_Y52_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y45_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y38_N22
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\);

-- Location: LCCOMB_X58_Y38_N4
\inst9|inst5|173|sub|107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|107~combout\ = \inst9|inst5|173|sub|110~q\ $ (((\inst9|inst5|173|sub|99~q\ & (\inst9|inst5|173|sub|87~q\ & \inst9|inst5|173|sub|106~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|173|sub|99~q\,
	datab => \inst9|inst5|173|sub|87~q\,
	datac => \inst9|inst5|173|sub|110~q\,
	datad => \inst9|inst5|173|sub|106~0_combout\,
	combout => \inst9|inst5|173|sub|107~combout\);

-- Location: LCCOMB_X58_Y38_N8
\inst9|inst5|173|sub|109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|173|sub|109~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & ((\inst4[3]~19_combout\) # ((!\inst4[7]~35_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (((\inst9|inst5|173|sub|107~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datab => \inst4[3]~19_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst9|inst5|173|sub|107~combout\,
	combout => \inst9|inst5|173|sub|109~0_combout\);

-- Location: FF_X58_Y38_N9
\inst9|inst5|173|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|173|sub|109~0_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|173|sub|110~q\);

-- Location: LCCOMB_X54_Y34_N26
\inst9|inst5|142|sub|83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|142|sub|83~combout\ = \inst9|inst5|129|sub|110~q\ $ (((\inst9|inst5|129|sub|99~q\ & (\inst9|inst5|129|sub|87~q\ & \inst9|inst5|142|sub|92~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|110~q\,
	datab => \inst9|inst5|129|sub|99~q\,
	datac => \inst9|inst5|129|sub|87~q\,
	datad => \inst9|inst5|142|sub|92~combout\,
	combout => \inst9|inst5|142|sub|83~combout\);

-- Location: LCCOMB_X54_Y34_N30
\inst9|inst5|135|sub|83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|135|sub|83~combout\ = \inst9|inst5|125|sub|110~q\ $ (((\inst9|inst5|125|sub|99~q\ & (\inst9|inst5|135|sub|92~combout\ & \inst9|inst5|125|sub|87~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|125|sub|110~q\,
	datab => \inst9|inst5|125|sub|99~q\,
	datac => \inst9|inst5|135|sub|92~combout\,
	datad => \inst9|inst5|125|sub|87~q\,
	combout => \inst9|inst5|135|sub|83~combout\);

-- Location: LCCOMB_X54_Y34_N0
\inst9|inst5|170|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|170|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|135|sub|83~combout\) # (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|32|sub|110~q\ & ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|32|sub|110~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datac => \inst9|inst5|135|sub|83~combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \inst9|inst5|170|6~0_combout\);

-- Location: LCCOMB_X54_Y34_N4
\inst9|inst5|170|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|170|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|170|6~0_combout\ & ((\inst9|inst5|142|sub|83~combout\))) # (!\inst9|inst5|170|6~0_combout\ & 
-- (\inst9|inst5|173|sub|110~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|170|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|173|sub|110~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datac => \inst9|inst5|142|sub|83~combout\,
	datad => \inst9|inst5|170|6~0_combout\,
	combout => \inst9|inst5|170|6~1_combout\);

-- Location: LCCOMB_X61_Y37_N10
\inst8|altsyncram_component|auto_generated|address_reg_a[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout\ = \inst9|inst5|170|6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|inst5|170|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout\);

-- Location: FF_X61_Y37_N11
\inst8|altsyncram_component|auto_generated|address_reg_a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|address_reg_a\(4));

-- Location: LCCOMB_X61_Y37_N20
\inst8|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout\ = \inst8|altsyncram_component|auto_generated|address_reg_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|altsyncram_component|auto_generated|address_reg_a\(4),
	combout => \inst8|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout\);

-- Location: FF_X61_Y37_N21
\inst8|altsyncram_component|auto_generated|out_address_reg_a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4));

-- Location: LCCOMB_X54_Y35_N22
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a123\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a107\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a123\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a107\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout\);

-- Location: LCCOMB_X54_Y39_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a115\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a99\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a99\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a115\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout\);

-- Location: LCCOMB_X54_Y39_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a91\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a75\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a91\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a75\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout\);

-- Location: LCCOMB_X54_Y39_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a83\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a67\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a67\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a83\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout\);

-- Location: LCCOMB_X54_Y39_N0
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout\);

-- Location: LCCOMB_X54_Y39_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout\);

-- Location: LCCOMB_X52_Y40_N12
\inst8|altsyncram_component|auto_generated|mux2|_~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~32_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a51\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a35\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a51\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~32_combout\);

-- Location: LCCOMB_X61_Y36_N4
\inst8|altsyncram_component|auto_generated|mux2|_~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~33_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~32_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a59\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~32_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a43\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a59\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a43\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~32_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~33_combout\);

-- Location: LCCOMB_X52_Y36_N10
\inst8|altsyncram_component|auto_generated|mux2|_~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~34_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a19\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a19\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a3\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~34_combout\);

-- Location: LCCOMB_X60_Y36_N28
\inst8|altsyncram_component|auto_generated|mux2|_~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~35_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~34_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a27\))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~34_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a11\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst8|altsyncram_component|auto_generated|mux2|_~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~34_combout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a11\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a27\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~35_combout\);

-- Location: LCCOMB_X61_Y36_N22
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~33_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~33_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~35_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout\);

-- Location: LCCOMB_X60_Y36_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout\);

-- Location: LCCOMB_X61_Y36_N6
\inst8|altsyncram_component|auto_generated|mux2|_~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~36_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a179\) # 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a163\ & 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a163\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a179\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~36_combout\);

-- Location: LCCOMB_X60_Y36_N8
\inst8|altsyncram_component|auto_generated|mux2|_~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~37_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~36_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a187\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~36_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a171\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a187\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a171\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~36_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~37_combout\);

-- Location: LCCOMB_X61_Y36_N20
\inst8|altsyncram_component|auto_generated|mux2|_~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~38_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a147\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a131\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a131\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a147\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~38_combout\);

-- Location: LCCOMB_X61_Y36_N18
\inst8|altsyncram_component|auto_generated|mux2|_~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~39_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~38_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a155\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~38_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a139\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a155\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a139\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~38_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~39_combout\);

-- Location: LCCOMB_X60_Y36_N26
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~79_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~37_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~37_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~39_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~79_combout\);

-- Location: LCCOMB_X61_Y36_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a251\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a235\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a251\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a235\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout\);

-- Location: LCCOMB_X61_Y37_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a243\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a227\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a243\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a227\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout\);

-- Location: LCCOMB_X61_Y36_N26
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout\) # 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout\);

-- Location: LCCOMB_X57_Y32_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a211\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a195\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a211\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a195\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout\);

-- Location: LCCOMB_X61_Y36_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a219\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a203\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a203\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a219\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout\);

-- Location: LCCOMB_X61_Y36_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout\);

-- Location: LCCOMB_X61_Y36_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~78_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~78_combout\);

-- Location: LCCOMB_X60_Y36_N0
\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~80_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~79_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~79_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~78_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~80_combout\);

-- Location: LCCOMB_X57_Y36_N14
\inst4[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[3]~18_combout\ = (\inst|altsyncram_component|auto_generated|q_a\(3)) # ((\inst9|inst5|169|6~2_combout\) # ((!\32~3_combout\) # (!\32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst9|inst5|169|6~2_combout\,
	datac => \32~2_combout\,
	datad => \32~3_combout\,
	combout => \inst4[3]~18_combout\);

-- Location: LCCOMB_X57_Y36_N18
\inst9|65[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[3]~16_combout\ = (\inst9|inst6|196|41~6_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \inst9|inst6|196|41~6_combout\,
	combout => \inst9|65[3]~16_combout\);

-- Location: LCCOMB_X57_Y36_N28
\inst4[3]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[3]~19_combout\ = (\inst4[3]~18_combout\ & (\inst9|65[3]~16_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[3]~80_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[3]~80_combout\,
	datab => \inst4[3]~18_combout\,
	datac => \inst14~combout\,
	datad => \inst9|65[3]~16_combout\,
	combout => \inst4[3]~19_combout\);

-- Location: LCCOMB_X57_Y36_N20
\inst4[3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[3]~30_combout\ = (\inst4[3]~19_combout\) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datad => \inst4[3]~19_combout\,
	combout => \inst4[3]~30_combout\);

-- Location: FF_X57_Y36_N21
\inst9|inst7|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst4[3]~30_combout\,
	clrn => \nRESET~input_o\,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst7|inst6~q\);

-- Location: M9K_X33_Y26_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y17_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N12
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\);

-- Location: LCCOMB_X50_Y34_N10
\inst9|inst5|129|sub|92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|92~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (\inst9|inst5|129|sub|87~q\ $ (\inst9|inst5|129|sub|106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|129|sub|87~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datad => \inst9|inst5|129|sub|106~0_combout\,
	combout => \inst9|inst5|129|sub|92~0_combout\);

-- Location: LCCOMB_X50_Y34_N4
\inst9|inst5|129|sub|92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|92~1_combout\ = (\inst9|inst5|129|sub|92~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & ((\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|92~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst4[1]~23_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst9|inst5|129|sub|92~1_combout\);

-- Location: FF_X50_Y34_N5
\inst9|inst5|129|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|129|sub|92~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|129|sub|87~q\);

-- Location: LCCOMB_X50_Y34_N12
\inst9|inst5|129|sub|102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|102~0_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & (\inst9|inst5|129|sub|99~q\ $ (((\inst9|inst5|129|sub|87~q\ & \inst9|inst5|129|sub|106~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|87~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst9|inst5|129|sub|99~q\,
	datad => \inst9|inst5|129|sub|106~0_combout\,
	combout => \inst9|inst5|129|sub|102~0_combout\);

-- Location: LCCOMB_X50_Y34_N14
\inst9|inst5|129|sub|102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|129|sub|102~1_combout\ = (\inst9|inst5|129|sub|102~0_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\ & ((\inst4[2]~21_combout\) # (!\inst4[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|129|sub|102~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[2]~8_combout\,
	datac => \inst4[7]~35_combout\,
	datad => \inst4[2]~21_combout\,
	combout => \inst9|inst5|129|sub|102~1_combout\);

-- Location: FF_X50_Y34_N15
\inst9|inst5|129|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst5|129|sub|102~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|129|sub|99~q\);

-- Location: LCCOMB_X54_Y34_N2
\inst9|inst5|142|sub|81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|142|sub|81~combout\ = \inst9|inst5|129|sub|99~q\ $ (((\inst9|inst5|129|sub|87~q\ & \inst9|inst5|142|sub|92~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst5|129|sub|99~q\,
	datac => \inst9|inst5|129|sub|87~q\,
	datad => \inst9|inst5|142|sub|92~combout\,
	combout => \inst9|inst5|142|sub|81~combout\);

-- Location: LCCOMB_X55_Y36_N14
\inst9|inst5|168|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|168|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|173|sub|99~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|32|sub|99~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|32|sub|99~q\,
	datab => \inst9|inst5|173|sub|99~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	combout => \inst9|inst5|168|6~0_combout\);

-- Location: LCCOMB_X55_Y36_N24
\inst9|inst5|135|sub|81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|135|sub|81~combout\ = \inst9|inst5|125|sub|99~q\ $ (((\inst9|inst5|135|sub|92~combout\ & \inst9|inst5|125|sub|87~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|135|sub|92~combout\,
	datab => \inst9|inst5|125|sub|99~q\,
	datad => \inst9|inst5|125|sub|87~q\,
	combout => \inst9|inst5|135|sub|81~combout\);

-- Location: LCCOMB_X55_Y36_N8
\inst9|inst5|168|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|168|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|168|6~0_combout\ & (\inst9|inst5|142|sub|81~combout\)) # (!\inst9|inst5|168|6~0_combout\ & 
-- ((\inst9|inst5|135|sub|81~combout\))))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (((\inst9|inst5|168|6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datab => \inst9|inst5|142|sub|81~combout\,
	datac => \inst9|inst5|168|6~0_combout\,
	datad => \inst9|inst5|135|sub|81~combout\,
	combout => \inst9|inst5|168|6~1_combout\);

-- Location: LCCOMB_X54_Y32_N16
\inst8|altsyncram_component|auto_generated|address_reg_a[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ = \inst9|inst5|168|6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|inst5|168|6~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\);

-- Location: FF_X54_Y32_N17
\inst8|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: LCCOMB_X54_Y32_N24
\inst8|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout\ = \inst8|altsyncram_component|auto_generated|address_reg_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|altsyncram_component|auto_generated|address_reg_a\(3),
	combout => \inst8|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout\);

-- Location: FF_X54_Y32_N25
\inst8|altsyncram_component|auto_generated|out_address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3));

-- Location: LCCOMB_X60_Y33_N26
\inst8|altsyncram_component|auto_generated|mux2|_~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~44_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a178\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a162\ & 
-- !\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a178\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a162\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~44_combout\);

-- Location: LCCOMB_X60_Y33_N4
\inst8|altsyncram_component|auto_generated|mux2|_~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~45_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~44_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a186\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~44_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a170\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a186\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~44_combout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a170\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~45_combout\);

-- Location: LCCOMB_X62_Y33_N24
\inst8|altsyncram_component|auto_generated|mux2|_~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~46_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a146\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a130\ & 
-- !\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a146\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a130\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~46_combout\);

-- Location: LCCOMB_X61_Y33_N24
\inst8|altsyncram_component|auto_generated|mux2|_~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~47_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~46_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a154\))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~46_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a138\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a138\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a154\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~46_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~47_combout\);

-- Location: LCCOMB_X60_Y33_N10
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~96_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~45_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~45_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~47_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~96_combout\);

-- Location: LCCOMB_X61_Y34_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a250\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a234\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a250\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a234\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout\);

-- Location: LCCOMB_X61_Y37_N26
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a242\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a226\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a242\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a226\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout\);

-- Location: LCCOMB_X60_Y33_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout\) # 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~92_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~93_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout\);

-- Location: LCCOMB_X60_Y33_N22
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a218\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a202\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a202\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a218\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout\);

-- Location: LCCOMB_X60_Y33_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a210\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a194\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a210\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a194\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout\);

-- Location: LCCOMB_X60_Y33_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~90_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~89_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout\);

-- Location: LCCOMB_X60_Y33_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~94_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~91_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout\);

-- Location: LCCOMB_X52_Y37_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a82\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a66\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a66\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a82\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout\);

-- Location: LCCOMB_X52_Y37_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a90\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a74\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a74\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a90\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout\);

-- Location: LCCOMB_X52_Y37_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~84_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~84_combout\);

-- Location: LCCOMB_X52_Y37_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~85_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a114\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a98\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a98\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a114\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~85_combout\);

-- Location: LCCOMB_X52_Y35_N20
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~86_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a122\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a106\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a122\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a106\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~86_combout\);

-- Location: LCCOMB_X52_Y37_N4
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~87_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~84_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~85_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~84_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~85_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~86_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~87_combout\);

-- Location: LCCOMB_X52_Y37_N20
\inst8|altsyncram_component|auto_generated|mux2|_~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~42_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a18\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a2\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a18\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~42_combout\);

-- Location: LCCOMB_X52_Y37_N14
\inst8|altsyncram_component|auto_generated|mux2|_~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~43_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|_~42_combout\ & (((\inst8|altsyncram_component|auto_generated|ram_block1a26\) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~42_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a10\ & 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a10\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~42_combout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a26\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~43_combout\);

-- Location: LCCOMB_X54_Y38_N4
\inst8|altsyncram_component|auto_generated|mux2|_~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~40_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a50\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a34\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a50\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a34\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~40_combout\);

-- Location: LCCOMB_X54_Y38_N30
\inst8|altsyncram_component|auto_generated|mux2|_~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~41_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~40_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a58\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~40_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a42\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a58\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~40_combout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a42\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~41_combout\);

-- Location: LCCOMB_X60_Y33_N20
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|_~41_combout\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\inst8|altsyncram_component|auto_generated|mux2|_~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~43_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~41_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout\);

-- Location: LCCOMB_X60_Y33_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~87_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout\);

-- Location: LCCOMB_X60_Y33_N0
\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~96_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~96_combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~95_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~88_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\);

-- Location: LCCOMB_X57_Y34_N14
\inst4[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[2]~31_combout\ = (\inst9|65[2]~11_combout\ & \inst4[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|65[2]~11_combout\,
	datad => \inst4[2]~20_combout\,
	combout => \inst4[2]~31_combout\);

-- Location: LCCOMB_X57_Y34_N20
\inst4[2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[2]~32_combout\ = ((\inst4[2]~31_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\) # (!\inst14~combout\)))) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4[7]~35_combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[2]~97_combout\,
	datac => \inst4[2]~31_combout\,
	datad => \inst14~combout\,
	combout => \inst4[2]~32_combout\);

-- Location: FF_X56_Y33_N9
\inst9|inst7|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	asdata => \inst4[2]~32_combout\,
	clrn => \nRESET~input_o\,
	sload => VCC,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst7|inst2~q\);

-- Location: M9K_X53_Y30_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y20_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y34_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\);

-- Location: LCCOMB_X55_Y34_N24
\inst9|inst5|167|6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|167|6~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & ((\inst9|inst5|174|sub|99~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (((\inst9|inst5|33|sub|99~q\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datab => \inst9|inst5|174|sub|99~q\,
	datac => \inst9|inst5|33|sub|99~q\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	combout => \inst9|inst5|167|6~0_combout\);

-- Location: LCCOMB_X55_Y34_N2
\inst9|inst5|136|sub|81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|136|sub|81~combout\ = \inst9|inst5|126|sub|99~q\ $ (((\inst9|inst5|126|sub|9~q\ & (\inst9|inst5|126|sub|87~q\ & \inst9|inst5|135|sub|101~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|126|sub|9~q\,
	datab => \inst9|inst5|126|sub|99~q\,
	datac => \inst9|inst5|126|sub|87~q\,
	datad => \inst9|inst5|135|sub|101~combout\,
	combout => \inst9|inst5|136|sub|81~combout\);

-- Location: LCCOMB_X54_Y34_N28
\inst9|inst5|143|sub|81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|143|sub|81~combout\ = \inst9|inst5|130|sub|99~q\ $ (((\inst9|inst5|130|sub|9~q\ & (\inst9|inst5|130|sub|87~q\ & \inst9|inst5|142|sub|101~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|130|sub|99~q\,
	datab => \inst9|inst5|130|sub|9~q\,
	datac => \inst9|inst5|130|sub|87~q\,
	datad => \inst9|inst5|142|sub|101~combout\,
	combout => \inst9|inst5|143|sub|81~combout\);

-- Location: LCCOMB_X55_Y34_N14
\inst9|inst5|167|6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|167|6~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & ((\inst9|inst5|167|6~0_combout\ & ((\inst9|inst5|143|sub|81~combout\))) # (!\inst9|inst5|167|6~0_combout\ & 
-- (\inst9|inst5|136|sub|81~combout\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\ & (\inst9|inst5|167|6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[11]~2_combout\,
	datab => \inst9|inst5|167|6~0_combout\,
	datac => \inst9|inst5|136|sub|81~combout\,
	datad => \inst9|inst5|143|sub|81~combout\,
	combout => \inst9|inst5|167|6~1_combout\);

-- Location: LCCOMB_X57_Y34_N22
\inst4[7]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[7]~35_combout\ = ((!\inst9|inst5|167|6~1_combout\ & (!\inst9|inst5|165|6~1_combout\ & !\inst9|inst5|169|6~2_combout\))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\,
	datab => \inst9|inst5|167|6~1_combout\,
	datac => \inst9|inst5|165|6~1_combout\,
	datad => \inst9|inst5|169|6~2_combout\,
	combout => \inst4[7]~35_combout\);

-- Location: LCCOMB_X57_Y34_N4
\inst4[1]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[1]~33_combout\ = (\inst4[1]~23_combout\) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4[7]~35_combout\,
	datad => \inst4[1]~23_combout\,
	combout => \inst4[1]~33_combout\);

-- Location: FF_X57_Y34_N5
\inst9|inst7|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst4[1]~33_combout\,
	clrn => \nRESET~input_o\,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst7|inst~q\);

-- Location: M9K_X53_Y50_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y34_N28
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\);

-- Location: LCCOMB_X55_Y34_N16
inst14 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst14~combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\ & (!\inst9|inst5|169|6~2_combout\ & (\inst9|inst5|163|6~2_combout\ & \32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\,
	datab => \inst9|inst5|169|6~2_combout\,
	datac => \inst9|inst5|163|6~2_combout\,
	datad => \32~2_combout\,
	combout => \inst14~combout\);

-- Location: LCCOMB_X62_Y37_N16
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a248~portadataout\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a232~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a248~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a232~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121_combout\);

-- Location: LCCOMB_X61_Y37_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~122_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121_combout\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a240~portadataout\)) # 
-- (!\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a240~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a224~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~121_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~122_combout\);

-- Location: LCCOMB_X60_Y33_N14
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a208~portadataout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a192~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a192~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a208~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123_combout\);

-- Location: LCCOMB_X61_Y36_N0
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~124_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a216~portadataout\))) # (!\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a200~portadataout\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a200~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a216~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~123_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~124_combout\);

-- Location: LCCOMB_X61_Y37_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~125_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~122_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~122_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~124_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~125_combout\);

-- Location: LCCOMB_X61_Y35_N28
\inst8|altsyncram_component|auto_generated|mux2|_~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~60_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a176~portadataout\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a160~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a160~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a176~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~60_combout\);

-- Location: LCCOMB_X61_Y35_N2
\inst8|altsyncram_component|auto_generated|mux2|_~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~61_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~60_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a184~portadataout\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~60_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a168~portadataout\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a184~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a168~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~60_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~61_combout\);

-- Location: LCCOMB_X62_Y33_N18
\inst8|altsyncram_component|auto_generated|mux2|_~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~62_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a144~portadataout\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & 
-- !\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a144~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a128~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~62_combout\);

-- Location: LCCOMB_X62_Y33_N4
\inst8|altsyncram_component|auto_generated|mux2|_~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~63_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~62_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a152~portadataout\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~62_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a136~portadataout\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst8|altsyncram_component|auto_generated|mux2|_~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~62_combout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a152~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a136~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~63_combout\);

-- Location: LCCOMB_X61_Y37_N22
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~126_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~61_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~61_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~63_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~126_combout\);

-- Location: LCCOMB_X52_Y37_N26
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a80~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a64~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout\);

-- Location: LCCOMB_X52_Y37_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a88~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a72~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout\);

-- Location: LCCOMB_X52_Y37_N18
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~114_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~115_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout\);

-- Location: LCCOMB_X52_Y35_N14
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a120~portadataout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a120~portadataout\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a104~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout\);

-- Location: LCCOMB_X52_Y37_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a112~portadataout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a112~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a96~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout\);

-- Location: LCCOMB_X52_Y37_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~116_combout\,
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~118_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~117_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout\);

-- Location: LCCOMB_X54_Y39_N14
\inst8|altsyncram_component|auto_generated|mux2|_~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~58_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a16~portadataout\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \inst8|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~58_combout\);

-- Location: LCCOMB_X54_Y39_N20
\inst8|altsyncram_component|auto_generated|mux2|_~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~59_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~58_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a24~portadataout\))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~58_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~58_combout\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~59_combout\);

-- Location: LCCOMB_X54_Y40_N8
\inst8|altsyncram_component|auto_generated|mux2|_~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~56_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a48~portadataout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~56_combout\);

-- Location: LCCOMB_X61_Y37_N28
\inst8|altsyncram_component|auto_generated|mux2|_~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~57_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~56_combout\ & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a56~portadataout\)) # (!\inst8|altsyncram_component|auto_generated|mux2|_~56_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a40~portadataout\))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~56_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~57_combout\);

-- Location: LCCOMB_X61_Y37_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|_~57_combout\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\inst8|altsyncram_component|auto_generated|mux2|_~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~57_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout\);

-- Location: LCCOMB_X61_Y37_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~120_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~119_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~113_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~120_combout\);

-- Location: LCCOMB_X61_Y37_N4
\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~127_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~120_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~125_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~125_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~126_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~120_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~127_combout\);

-- Location: LCCOMB_X56_Y37_N30
\inst9|65[0]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[0]~12_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\) # ((\inst9|inst6|194|41~2_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|194|41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|194|41~2_combout\,
	datad => \inst9|inst6|194|41~3_combout\,
	combout => \inst9|65[0]~12_combout\);

-- Location: LCCOMB_X56_Y37_N0
\inst4[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[0]~24_combout\ = ((\inst|altsyncram_component|auto_generated|q_a\(0)) # ((\inst9|inst5|169|6~2_combout\) # (!\32~3_combout\))) # (!\32~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \32~2_combout\,
	datab => \inst|altsyncram_component|auto_generated|q_a\(0),
	datac => \32~3_combout\,
	datad => \inst9|inst5|169|6~2_combout\,
	combout => \inst4[0]~24_combout\);

-- Location: LCCOMB_X56_Y37_N26
\inst4[0]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[0]~25_combout\ = (\inst9|65[0]~12_combout\ & (\inst4[0]~24_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[0]~127_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14~combout\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|result_node[0]~127_combout\,
	datac => \inst9|65[0]~12_combout\,
	datad => \inst4[0]~24_combout\,
	combout => \inst4[0]~25_combout\);

-- Location: LCCOMB_X56_Y37_N28
\inst4[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[0]~34_combout\ = (\inst4[0]~25_combout\) # (!\inst4[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4[0]~25_combout\,
	datad => \inst4[7]~35_combout\,
	combout => \inst4[0]~34_combout\);

-- Location: FF_X56_Y37_N29
\inst9|inst7|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst4[0]~34_combout\,
	clrn => \nRESET~input_o\,
	ena => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst7|13~q\);

-- Location: M9K_X33_Y17_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y51_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y33_N4
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\);

-- Location: LCCOMB_X56_Y36_N28
\inst9|inst6|141|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|141|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst6|121~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & \inst4[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datad => \inst4[4]~29_combout\,
	combout => \inst9|inst6|141|9~0_combout\);

-- Location: LCCOMB_X56_Y36_N6
\inst9|inst6|141|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|141|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst9|inst6|141|9~0_combout\ & ((\inst9|inst6|201|41~5_combout\))) # (!\inst9|inst6|141|9~0_combout\ & (\inst9|inst6|122~q\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (\inst9|inst6|141|9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datab => \inst9|inst6|141|9~0_combout\,
	datac => \inst9|inst6|122~q\,
	datad => \inst9|inst6|201|41~5_combout\,
	combout => \inst9|inst6|141|9~1_combout\);

-- Location: FF_X56_Y36_N7
\inst9|inst6|122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|141|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|122~q\);

-- Location: LCCOMB_X58_Y37_N18
\inst9|inst6|161~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|161~1_combout\ = (\inst9|inst6|126~q\) # ((\inst9|inst6|122~q\) # ((\inst9|inst6|128~q\) # (\inst9|inst6|123~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst9|inst6|161~1_combout\);

-- Location: LCCOMB_X59_Y33_N22
\inst9|inst6|161~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|161~0_combout\ = (\inst9|inst6|114~q\) # ((\inst9|inst6|118~q\) # ((\inst9|inst6|119~q\) # (\inst9|inst6|116~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst9|inst6|161~0_combout\);

-- Location: LCCOMB_X58_Y37_N28
\inst9|inst6|161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|161~combout\ = (!\inst9|inst6|161~1_combout\ & !\inst9|inst6|161~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst6|161~1_combout\,
	datad => \inst9|inst6|161~0_combout\,
	combout => \inst9|inst6|161~combout\);

-- Location: M9K_X73_Y29_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y39_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y35_N12
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\);

-- Location: LCCOMB_X56_Y35_N22
\inst9|inst6|199|8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|8~0_combout\ = (\inst9|inst6|126~q\ & (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ $ ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # 
-- (!\inst9|inst6|126~q\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & \inst9|inst6|125~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|125~q\,
	combout => \inst9|inst6|199|8~0_combout\);

-- Location: LCCOMB_X56_Y35_N8
\inst9|inst6|199|8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|8~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|199|8~0_combout\ & (\inst9|inst6|123~q\)) # (!\inst9|inst6|199|8~0_combout\ & ((!\inst9|inst6|125~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (((\inst9|inst6|199|8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|123~q\,
	datab => \inst9|inst6|125~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|199|8~0_combout\,
	combout => \inst9|inst6|199|8~1_combout\);

-- Location: LCCOMB_X56_Y35_N30
\inst9|inst6|199|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|41~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|124~q\))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- (\inst9|inst6|128~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|128~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst6|124~q\,
	combout => \inst9|inst6|199|41~0_combout\);

-- Location: LCCOMB_X56_Y35_N0
\inst9|inst6|199|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|41~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|125~q\ & ((\inst9|inst6|126~q\) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|126~q\ & 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|125~q\,
	combout => \inst9|inst6|199|41~1_combout\);

-- Location: LCCOMB_X56_Y35_N14
\inst9|inst6|199|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|41~2_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|199|41~0_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (((\inst9|inst6|199|41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|199|41~0_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|199|41~1_combout\,
	combout => \inst9|inst6|199|41~2_combout\);

-- Location: LCCOMB_X56_Y35_N16
\inst9|inst6|163|sub|80~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|163|sub|80~0_combout\ = \inst9|inst6|125~q\ $ (\inst9|inst6|126~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|126~q\,
	combout => \inst9|inst6|163|sub|80~0_combout\);

-- Location: LCCOMB_X57_Y33_N20
\inst9|inst6|163|sub|105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|163|sub|105~0_combout\ = (\inst9|inst6|123~q\ & ((\inst9|inst6|124~q\) # (\inst9|inst6|163|sub|104~0_combout\))) # (!\inst9|inst6|123~q\ & (\inst9|inst6|124~q\ & \inst9|inst6|163|sub|104~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst6|123~q\,
	datac => \inst9|inst6|124~q\,
	datad => \inst9|inst6|163|sub|104~0_combout\,
	combout => \inst9|inst6|163|sub|105~0_combout\);

-- Location: LCCOMB_X56_Y35_N2
\inst9|inst6|199|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|41~3_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (((\inst9|inst6|127~q\)))) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & 
-- (\inst9|inst6|163|sub|80~0_combout\ $ (((\inst9|inst6|163|sub|105~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|163|sub|80~0_combout\,
	datab => \inst9|inst6|127~q\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datad => \inst9|inst6|163|sub|105~0_combout\,
	combout => \inst9|inst6|199|41~3_combout\);

-- Location: LCCOMB_X56_Y35_N24
\inst9|inst6|199|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|41~4_combout\ = (\inst9|inst6|199|41~2_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|199|41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|199|41~2_combout\,
	datad => \inst9|inst6|199|41~3_combout\,
	combout => \inst9|inst6|199|41~4_combout\);

-- Location: LCCOMB_X56_Y35_N10
\inst9|inst6|199|41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|199|41~5_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & (\inst9|inst6|199|8~1_combout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & (((\inst9|inst6|199|41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datac => \inst9|inst6|199|8~1_combout\,
	datad => \inst9|inst6|199|41~4_combout\,
	combout => \inst9|inst6|199|41~5_combout\);

-- Location: LCCOMB_X56_Y33_N10
\inst9|inst6|144|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|144|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (\inst9|inst6|125~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst4[6]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|125~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datad => \inst4[6]~27_combout\,
	combout => \inst9|inst6|144|9~0_combout\);

-- Location: LCCOMB_X56_Y33_N16
\inst9|inst6|144|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|144|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst9|inst6|144|9~0_combout\ & (\inst9|inst6|199|41~5_combout\)) # (!\inst9|inst6|144|9~0_combout\ & ((\inst9|inst6|126~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (((\inst9|inst6|144|9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|199|41~5_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datac => \inst9|inst6|126~q\,
	datad => \inst9|inst6|144|9~0_combout\,
	combout => \inst9|inst6|144|9~1_combout\);

-- Location: FF_X56_Y33_N17
\inst9|inst6|126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|144|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|126~q\);

-- Location: LCCOMB_X57_Y33_N10
\inst9|inst6|143|9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|143|9~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (\inst9|inst6|125~q\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst4[6]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|125~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datac => \inst4[6]~27_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	combout => \inst9|inst6|143|9~0_combout\);

-- Location: LCCOMB_X57_Y33_N26
\inst9|inst6|143|9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|143|9~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst6|143|9~0_combout\ & ((\inst9|inst6|199|41~5_combout\))) # (!\inst9|inst6|143|9~0_combout\ & (\inst9|inst6|126~q\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((\inst9|inst6|143|9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datac => \inst9|inst6|199|41~5_combout\,
	datad => \inst9|inst6|143|9~0_combout\,
	combout => \inst9|inst6|143|9~1_combout\);

-- Location: FF_X57_Y33_N27
\inst9|inst6|125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|143|9~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|125~q\);

-- Location: LCCOMB_X58_Y35_N6
\inst9|inst6|198|47~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|47~4_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & 
-- (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	combout => \inst9|inst6|198|47~4_combout\);

-- Location: LCCOMB_X56_Y35_N18
\inst9|inst6|198|8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|8~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((!\inst9|inst6|127~q\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & ((\inst9|inst6|128~q\) # (\inst9|inst6|127~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|128~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|127~q\,
	combout => \inst9|inst6|198|8~0_combout\);

-- Location: LCCOMB_X56_Y35_N28
\inst9|inst6|198|8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|8~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & ((\inst9|inst6|198|8~0_combout\ & (\inst9|inst6|126~q\)) # (!\inst9|inst6|198|8~0_combout\ & ((!\inst9|inst6|128~q\))))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (((\inst9|inst6|198|8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|198|8~0_combout\,
	combout => \inst9|inst6|198|8~1_combout\);

-- Location: LCCOMB_X56_Y35_N4
\inst9|inst6|198|41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|41~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & (\inst9|inst6|127~q\ & ((\inst9|inst6|128~q\) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|128~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datad => \inst9|inst6|127~q\,
	combout => \inst9|inst6|198|41~0_combout\);

-- Location: LCCOMB_X57_Y33_N8
\inst9|inst6|163|sub|106~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|163|sub|106~0_combout\ = (\inst9|inst6|126~q\ & ((\inst9|inst6|125~q\) # (\inst9|inst6|163|sub|105~0_combout\))) # (!\inst9|inst6|126~q\ & (\inst9|inst6|125~q\ & \inst9|inst6|163|sub|105~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|163|sub|105~0_combout\,
	combout => \inst9|inst6|163|sub|106~0_combout\);

-- Location: LCCOMB_X56_Y35_N6
\inst9|inst6|198|41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|41~1_combout\ = \inst9|inst6|128~q\ $ (((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\ & (\inst9|inst6|163|sub|106~0_combout\ $ (\inst9|inst6|127~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|128~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[19]~4_combout\,
	datac => \inst9|inst6|163|sub|106~0_combout\,
	datad => \inst9|inst6|127~q\,
	combout => \inst9|inst6|198|41~1_combout\);

-- Location: LCCOMB_X56_Y35_N12
\inst9|inst6|198|41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|41~2_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & ((\inst9|inst6|198|41~0_combout\) # ((!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\ & 
-- \inst9|inst6|198|41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[18]~3_combout\,
	datac => \inst9|inst6|198|41~0_combout\,
	datad => \inst9|inst6|198|41~1_combout\,
	combout => \inst9|inst6|198|41~2_combout\);

-- Location: LCCOMB_X57_Y34_N10
\inst9|inst6|198|41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|41~3_combout\ = (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\ & ((\inst9|inst6|198|41~2_combout\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\ & 
-- \inst9|inst6|198|8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[21]~6_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[20]~5_combout\,
	datac => \inst9|inst6|198|8~1_combout\,
	datad => \inst9|inst6|198|41~2_combout\,
	combout => \inst9|inst6|198|41~3_combout\);

-- Location: LCCOMB_X58_Y37_N12
\inst9|inst6|198|41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|198|41~4_combout\ = (\inst9|inst6|198|41~3_combout\) # ((\inst9|inst6|125~q\ & \inst9|inst6|198|47~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst6|125~q\,
	datac => \inst9|inst6|198|47~4_combout\,
	datad => \inst9|inst6|198|41~3_combout\,
	combout => \inst9|inst6|198|41~4_combout\);

-- Location: LCCOMB_X58_Y37_N16
\inst9|inst6|143|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|143|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & ((\inst9|inst6|128~q\) # ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\ & (((\inst4[7]~26_combout\ & !\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|128~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[22]~24_combout\,
	datac => \inst4[7]~26_combout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	combout => \inst9|inst6|143|10~0_combout\);

-- Location: LCCOMB_X58_Y37_N26
\inst9|inst6|143|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|143|10~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & ((\inst9|inst6|143|10~0_combout\ & (\inst9|inst6|198|41~4_combout\)) # (!\inst9|inst6|143|10~0_combout\ & ((\inst9|inst6|127~q\))))) 
-- # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\ & (((\inst9|inst6|143|10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|198|41~4_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[23]~23_combout\,
	datac => \inst9|inst6|127~q\,
	datad => \inst9|inst6|143|10~0_combout\,
	combout => \inst9|inst6|143|10~1_combout\);

-- Location: FF_X58_Y37_N27
\inst9|inst6|127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|143|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|127~q\);

-- Location: LCCOMB_X58_Y37_N2
\inst9|inst6|144|10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|144|10~0_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & ((\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\) # ((\inst9|inst6|128~q\)))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\ & (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (\inst4[7]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[24]~21_combout\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst4[7]~26_combout\,
	datad => \inst9|inst6|128~q\,
	combout => \inst9|inst6|144|10~0_combout\);

-- Location: LCCOMB_X58_Y37_N20
\inst9|inst6|144|10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst6|144|10~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & ((\inst9|inst6|144|10~0_combout\ & ((\inst9|inst6|198|41~4_combout\))) # (!\inst9|inst6|144|10~0_combout\ & (\inst9|inst6|127~q\)))) 
-- # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\ & (((\inst9|inst6|144|10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|127~q\,
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[25]~22_combout\,
	datac => \inst9|inst6|198|41~4_combout\,
	datad => \inst9|inst6|144|10~0_combout\,
	combout => \inst9|inst6|144|10~1_combout\);

-- Location: FF_X58_Y37_N21
\inst9|inst6|128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst6|144|10~1_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|128~q\);

-- Location: M9K_X73_Y23_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF000000000000FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y48_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y34_N6
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[31]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[31]~26_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\))) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[31]~26_combout\);

-- Location: FF_X61_Y34_N7
\inst9|inst1|125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2~clkctrl_outclk\,
	d => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[31]~26_combout\,
	clrn => \nRESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|125~q\);

-- Location: M9K_X53_Y38_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y31_N0
\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../controller_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu:inst9|controller:inst1|CONTROLLER_ROM:inst|altsyncram:altsyncram_component|altsyncram_tds3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \MCLK~input_o\,
	ena0 => \inst9|inst1|ALT_INV_125~q\,
	portaaddr => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y34_N8
\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\)) # 
-- (!\inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \inst9|inst1|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	combout => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\);

-- Location: LCCOMB_X55_Y33_N8
\inst9|inst5|166|6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|inst5|166|6~2_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & (\inst9|inst5|166|6~0_combout\)) # (!\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\ & 
-- ((\inst9|inst5|166|6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[10]~1_combout\,
	datac => \inst9|inst5|166|6~0_combout\,
	datad => \inst9|inst5|166|6~1_combout\,
	combout => \inst9|inst5|166|6~2_combout\);

-- Location: LCCOMB_X54_Y32_N20
\inst8|altsyncram_component|auto_generated|address_reg_a[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ = \inst9|inst5|166|6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|inst5|166|6~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X54_Y32_N21
\inst8|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X54_Y32_N28
\inst8|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\ = \inst8|altsyncram_component|auto_generated|address_reg_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \inst8|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\);

-- Location: FF_X54_Y32_N29
\inst8|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MCLK~input_o\,
	d => \inst8|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: LCCOMB_X54_Y38_N28
\inst8|altsyncram_component|auto_generated|mux2|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~4_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a55\))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a39\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a55\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~4_combout\);

-- Location: LCCOMB_X54_Y38_N10
\inst8|altsyncram_component|auto_generated|mux2|_~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~5_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|_~4_combout\ & ((\inst8|altsyncram_component|auto_generated|ram_block1a63\) # 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~4_combout\ & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \inst8|altsyncram_component|auto_generated|ram_block1a47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a63\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~4_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a47\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~5_combout\);

-- Location: LCCOMB_X52_Y35_N2
\inst8|altsyncram_component|auto_generated|mux2|_~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~6_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a23\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a23\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a7\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~6_combout\);

-- Location: LCCOMB_X52_Y35_N0
\inst8|altsyncram_component|auto_generated|mux2|_~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~7_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|_~6_combout\ & (((\inst8|altsyncram_component|auto_generated|ram_block1a31\) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~6_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a15\ & 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a15\,
	datab => \inst8|altsyncram_component|auto_generated|mux2|_~6_combout\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a31\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X52_Y35_N26
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~5_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~5_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~7_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\);

-- Location: LCCOMB_X52_Y36_N12
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~10_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a119\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a103\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a103\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a119\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~10_combout\);

-- Location: LCCOMB_X52_Y36_N22
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~11_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a127\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a111\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a111\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a127\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~11_combout\);

-- Location: LCCOMB_X52_Y36_N2
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\inst8|altsyncram_component|auto_generated|ram_block1a95\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a79\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a95\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a79\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\);

-- Location: LCCOMB_X52_Y36_N4
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~10_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~11_combout\)))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & (((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~10_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~11_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\);

-- Location: LCCOMB_X52_Y36_N20
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a87\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a71\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a71\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a87\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\);

-- Location: LCCOMB_X52_Y36_N26
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\) # 
-- ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\);

-- Location: LCCOMB_X52_Y35_N12
\inst8|altsyncram_component|auto_generated|mux2|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~0_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a183\)) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a167\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a183\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a167\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X52_Y35_N30
\inst8|altsyncram_component|auto_generated|mux2|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~1_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|_~0_combout\ & (((\inst8|altsyncram_component|auto_generated|ram_block1a191\) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~0_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a175\ & 
-- (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|_~0_combout\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a175\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a191\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~1_combout\);

-- Location: LCCOMB_X54_Y35_N12
\inst8|altsyncram_component|auto_generated|mux2|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~2_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\inst8|altsyncram_component|auto_generated|ram_block1a151\) # 
-- ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \inst8|altsyncram_component|auto_generated|ram_block1a135\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a151\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a135\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~2_combout\);

-- Location: LCCOMB_X52_Y35_N16
\inst8|altsyncram_component|auto_generated|mux2|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|_~3_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|mux2|_~2_combout\ & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a159\))) # (!\inst8|altsyncram_component|auto_generated|mux2|_~2_combout\ & (\inst8|altsyncram_component|auto_generated|ram_block1a143\)))) # 
-- (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\inst8|altsyncram_component|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|ram_block1a143\,
	datab => \inst8|altsyncram_component|auto_generated|ram_block1a159\,
	datac => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~2_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|_~3_combout\);

-- Location: LCCOMB_X52_Y35_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(3) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\inst8|altsyncram_component|auto_generated|mux2|_~1_combout\)) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	datac => \inst8|altsyncram_component|auto_generated|mux2|_~1_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|_~3_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\);

-- Location: LCCOMB_X52_Y36_N6
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a247\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a231\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a231\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a247\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\);

-- Location: LCCOMB_X52_Y36_N8
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a255\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a239\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a239\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a255\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\);

-- Location: LCCOMB_X52_Y36_N14
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a223\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a207\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a207\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a223\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\);

-- Location: LCCOMB_X52_Y36_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\inst8|altsyncram_component|auto_generated|ram_block1a215\))) # (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\inst8|altsyncram_component|auto_generated|ram_block1a199\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \inst8|altsyncram_component|auto_generated|ram_block1a199\,
	datad => \inst8|altsyncram_component|auto_generated|ram_block1a215\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\);

-- Location: LCCOMB_X52_Y36_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\ = (!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\) # 
-- (\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~2_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\);

-- Location: LCCOMB_X52_Y36_N30
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\) # ((\inst8|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~4_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~3_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\);

-- Location: LCCOMB_X52_Y35_N24
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ = (\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\) # 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ & \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\,
	datad => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(3),
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\);

-- Location: LCCOMB_X52_Y35_N28
\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\ = (\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\) # ((!\inst8|altsyncram_component|auto_generated|out_address_reg_a\(4) & 
-- ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\) # (\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\,
	datab => \inst8|altsyncram_component|auto_generated|out_address_reg_a\(4),
	datac => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\,
	datad => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\);

-- Location: LCCOMB_X57_Y34_N24
\inst4[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[7]~10_combout\ = (\inst9|inst5|169|6~2_combout\) # ((\inst|altsyncram_component|auto_generated|q_a\(7)) # ((!\32~3_combout\) # (!\32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|169|6~2_combout\,
	datab => \inst|altsyncram_component|auto_generated|q_a\(7),
	datac => \32~2_combout\,
	datad => \32~3_combout\,
	combout => \inst4[7]~10_combout\);

-- Location: LCCOMB_X57_Y34_N6
\inst9|65[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst9|65[7]~10_combout\ = (\inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\) # ((\inst9|inst6|198|41~3_combout\) # ((\inst9|inst6|125~q\ & \inst9|inst6|198|47~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|125~q\,
	datab => \inst9|inst6|198|47~4_combout\,
	datac => \inst9|inst1|inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout\,
	datad => \inst9|inst6|198|41~3_combout\,
	combout => \inst9|65[7]~10_combout\);

-- Location: LCCOMB_X57_Y34_N2
\inst4[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst4[7]~11_combout\ = (\inst4[7]~10_combout\ & (\inst9|65[7]~10_combout\ & ((\inst8|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\) # (!\inst14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\,
	datab => \inst4[7]~10_combout\,
	datac => \inst14~combout\,
	datad => \inst9|65[7]~10_combout\,
	combout => \inst4[7]~11_combout\);

-- Location: LCCOMB_X56_Y37_N14
\32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \32~combout\ = (!\inst9|inst5|165|6~1_combout\ & (!\inst9|inst5|167|6~1_combout\ & (\32~3_combout\ & !\inst9|inst5|169|6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|165|6~1_combout\,
	datab => \inst9|inst5|167|6~1_combout\,
	datac => \32~3_combout\,
	datad => \inst9|inst5|169|6~2_combout\,
	combout => \32~combout\);

-- Location: LCCOMB_X56_Y37_N24
\37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \37~combout\ = (\inst9|inst5|169|6~2_combout\) # ((\inst9|inst5|165|6~1_combout\) # ((\inst9|inst5|167|6~1_combout\) # (!\inst9|inst5|163|6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|169|6~2_combout\,
	datab => \inst9|inst5|165|6~1_combout\,
	datac => \inst9|inst5|163|6~2_combout\,
	datad => \inst9|inst5|167|6~1_combout\,
	combout => \37~combout\);

-- Location: LCCOMB_X61_Y34_N12
\inst18|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst18|Mux0~0_combout\ = (\inst9|inst5|3|sub|99~q\ & (!\inst9|inst5|3|sub|87~q\ & (\inst9|inst5|3|sub|9~q\ $ (!\inst9|inst5|3|sub|110~q\)))) # (!\inst9|inst5|3|sub|99~q\ & (\inst9|inst5|3|sub|9~q\ & (\inst9|inst5|3|sub|87~q\ $ 
-- (!\inst9|inst5|3|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|99~q\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst18|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y34_N22
\inst18|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst18|Mux1~0_combout\ = (\inst9|inst5|3|sub|87~q\ & ((\inst9|inst5|3|sub|9~q\ & ((\inst9|inst5|3|sub|110~q\))) # (!\inst9|inst5|3|sub|9~q\ & (\inst9|inst5|3|sub|99~q\)))) # (!\inst9|inst5|3|sub|87~q\ & (\inst9|inst5|3|sub|99~q\ & 
-- (\inst9|inst5|3|sub|9~q\ $ (\inst9|inst5|3|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|99~q\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst18|Mux1~0_combout\);

-- Location: LCCOMB_X61_Y34_N0
\inst18|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst18|Mux2~0_combout\ = (\inst9|inst5|3|sub|99~q\ & (\inst9|inst5|3|sub|110~q\ & ((\inst9|inst5|3|sub|87~q\) # (!\inst9|inst5|3|sub|9~q\)))) # (!\inst9|inst5|3|sub|99~q\ & (!\inst9|inst5|3|sub|9~q\ & (\inst9|inst5|3|sub|87~q\ & 
-- !\inst9|inst5|3|sub|110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|99~q\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst18|Mux2~0_combout\);

-- Location: LCCOMB_X61_Y34_N26
\inst18|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst18|Mux3~0_combout\ = (\inst9|inst5|3|sub|9~q\ & (\inst9|inst5|3|sub|87~q\ $ ((!\inst9|inst5|3|sub|99~q\)))) # (!\inst9|inst5|3|sub|9~q\ & ((\inst9|inst5|3|sub|87~q\ & (!\inst9|inst5|3|sub|99~q\ & \inst9|inst5|3|sub|110~q\)) # 
-- (!\inst9|inst5|3|sub|87~q\ & (\inst9|inst5|3|sub|99~q\ & !\inst9|inst5|3|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|99~q\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst18|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y34_N24
\inst18|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst18|Mux4~0_combout\ = (\inst9|inst5|3|sub|87~q\ & (\inst9|inst5|3|sub|9~q\ & ((!\inst9|inst5|3|sub|110~q\)))) # (!\inst9|inst5|3|sub|87~q\ & ((\inst9|inst5|3|sub|99~q\ & ((!\inst9|inst5|3|sub|110~q\))) # (!\inst9|inst5|3|sub|99~q\ & 
-- (\inst9|inst5|3|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|99~q\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst18|Mux4~0_combout\);

-- Location: LCCOMB_X61_Y34_N10
\inst18|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst18|Mux5~0_combout\ = (\inst9|inst5|3|sub|9~q\ & (\inst9|inst5|3|sub|110~q\ $ (((\inst9|inst5|3|sub|87~q\) # (!\inst9|inst5|3|sub|99~q\))))) # (!\inst9|inst5|3|sub|9~q\ & (\inst9|inst5|3|sub|87~q\ & (!\inst9|inst5|3|sub|99~q\ & 
-- !\inst9|inst5|3|sub|110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|99~q\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst18|Mux5~0_combout\);

-- Location: LCCOMB_X61_Y34_N28
\inst18|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst18|Mux6~0_combout\ = (\inst9|inst5|3|sub|9~q\ & ((\inst9|inst5|3|sub|110~q\) # (\inst9|inst5|3|sub|87~q\ $ (\inst9|inst5|3|sub|99~q\)))) # (!\inst9|inst5|3|sub|9~q\ & ((\inst9|inst5|3|sub|87~q\) # (\inst9|inst5|3|sub|99~q\ $ 
-- (\inst9|inst5|3|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|3|sub|9~q\,
	datab => \inst9|inst5|3|sub|87~q\,
	datac => \inst9|inst5|3|sub|99~q\,
	datad => \inst9|inst5|3|sub|110~q\,
	combout => \inst18|Mux6~0_combout\);

-- Location: LCCOMB_X65_Y50_N12
\inst19|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst19|Mux0~0_combout\ = (\inst9|inst5|4|sub|99~q\ & (!\inst9|inst5|4|sub|87~q\ & (\inst9|inst5|4|sub|110~q\ $ (!\inst9|inst5|4|sub|9~q\)))) # (!\inst9|inst5|4|sub|99~q\ & (\inst9|inst5|4|sub|9~q\ & (\inst9|inst5|4|sub|87~q\ $ 
-- (!\inst9|inst5|4|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|9~q\,
	combout => \inst19|Mux0~0_combout\);

-- Location: LCCOMB_X65_Y50_N30
\inst19|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst19|Mux1~0_combout\ = (\inst9|inst5|4|sub|87~q\ & ((\inst9|inst5|4|sub|9~q\ & ((\inst9|inst5|4|sub|110~q\))) # (!\inst9|inst5|4|sub|9~q\ & (\inst9|inst5|4|sub|99~q\)))) # (!\inst9|inst5|4|sub|87~q\ & (\inst9|inst5|4|sub|99~q\ & 
-- (\inst9|inst5|4|sub|110~q\ $ (\inst9|inst5|4|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|9~q\,
	combout => \inst19|Mux1~0_combout\);

-- Location: LCCOMB_X65_Y50_N16
\inst19|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst19|Mux2~0_combout\ = (\inst9|inst5|4|sub|99~q\ & (\inst9|inst5|4|sub|110~q\ & ((\inst9|inst5|4|sub|87~q\) # (!\inst9|inst5|4|sub|9~q\)))) # (!\inst9|inst5|4|sub|99~q\ & (\inst9|inst5|4|sub|87~q\ & (!\inst9|inst5|4|sub|110~q\ & 
-- !\inst9|inst5|4|sub|9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|9~q\,
	combout => \inst19|Mux2~0_combout\);

-- Location: LCCOMB_X65_Y50_N6
\inst19|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst19|Mux3~0_combout\ = (\inst9|inst5|4|sub|9~q\ & (\inst9|inst5|4|sub|87~q\ $ ((!\inst9|inst5|4|sub|99~q\)))) # (!\inst9|inst5|4|sub|9~q\ & ((\inst9|inst5|4|sub|87~q\ & (!\inst9|inst5|4|sub|99~q\ & \inst9|inst5|4|sub|110~q\)) # 
-- (!\inst9|inst5|4|sub|87~q\ & (\inst9|inst5|4|sub|99~q\ & !\inst9|inst5|4|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|9~q\,
	combout => \inst19|Mux3~0_combout\);

-- Location: LCCOMB_X65_Y50_N24
\inst19|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst19|Mux4~0_combout\ = (\inst9|inst5|4|sub|87~q\ & (((!\inst9|inst5|4|sub|110~q\ & \inst9|inst5|4|sub|9~q\)))) # (!\inst9|inst5|4|sub|87~q\ & ((\inst9|inst5|4|sub|99~q\ & (!\inst9|inst5|4|sub|110~q\)) # (!\inst9|inst5|4|sub|99~q\ & 
-- ((\inst9|inst5|4|sub|9~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|9~q\,
	combout => \inst19|Mux4~0_combout\);

-- Location: LCCOMB_X65_Y50_N22
\inst19|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst19|Mux5~0_combout\ = (\inst9|inst5|4|sub|87~q\ & (!\inst9|inst5|4|sub|110~q\ & ((\inst9|inst5|4|sub|9~q\) # (!\inst9|inst5|4|sub|99~q\)))) # (!\inst9|inst5|4|sub|87~q\ & (\inst9|inst5|4|sub|9~q\ & (\inst9|inst5|4|sub|99~q\ $ 
-- (!\inst9|inst5|4|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|9~q\,
	combout => \inst19|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y50_N0
\inst19|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst19|Mux6~0_combout\ = (\inst9|inst5|4|sub|9~q\ & ((\inst9|inst5|4|sub|110~q\) # (\inst9|inst5|4|sub|87~q\ $ (\inst9|inst5|4|sub|99~q\)))) # (!\inst9|inst5|4|sub|9~q\ & ((\inst9|inst5|4|sub|87~q\) # (\inst9|inst5|4|sub|99~q\ $ 
-- (\inst9|inst5|4|sub|110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|4|sub|87~q\,
	datab => \inst9|inst5|4|sub|99~q\,
	datac => \inst9|inst5|4|sub|110~q\,
	datad => \inst9|inst5|4|sub|9~q\,
	combout => \inst19|Mux6~0_combout\);

-- Location: LCCOMB_X58_Y35_N26
\inst16|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst16|Mux0~0_combout\ = (\inst9|inst6|120~q\ & (\inst9|inst6|113~q\ & (\inst9|inst6|115~q\ $ (\inst9|inst6|117~q\)))) # (!\inst9|inst6|120~q\ & (!\inst9|inst6|115~q\ & (\inst9|inst6|113~q\ $ (\inst9|inst6|117~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|115~q\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst6|117~q\,
	combout => \inst16|Mux0~0_combout\);

-- Location: LCCOMB_X58_Y35_N12
\inst16|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst16|Mux1~0_combout\ = (\inst9|inst6|115~q\ & ((\inst9|inst6|113~q\ & (\inst9|inst6|120~q\)) # (!\inst9|inst6|113~q\ & ((\inst9|inst6|117~q\))))) # (!\inst9|inst6|115~q\ & (\inst9|inst6|117~q\ & (\inst9|inst6|113~q\ $ (\inst9|inst6|120~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|115~q\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst6|117~q\,
	combout => \inst16|Mux1~0_combout\);

-- Location: LCCOMB_X58_Y35_N14
\inst16|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst16|Mux2~0_combout\ = (\inst9|inst6|120~q\ & (\inst9|inst6|117~q\ & ((\inst9|inst6|115~q\) # (!\inst9|inst6|113~q\)))) # (!\inst9|inst6|120~q\ & (\inst9|inst6|115~q\ & (!\inst9|inst6|113~q\ & !\inst9|inst6|117~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|115~q\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst6|117~q\,
	combout => \inst16|Mux2~0_combout\);

-- Location: LCCOMB_X58_Y35_N8
\inst16|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst16|Mux3~0_combout\ = (\inst9|inst6|113~q\ & (\inst9|inst6|115~q\ $ (((!\inst9|inst6|117~q\))))) # (!\inst9|inst6|113~q\ & ((\inst9|inst6|115~q\ & (\inst9|inst6|120~q\ & !\inst9|inst6|117~q\)) # (!\inst9|inst6|115~q\ & (!\inst9|inst6|120~q\ & 
-- \inst9|inst6|117~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|115~q\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst6|117~q\,
	combout => \inst16|Mux3~0_combout\);

-- Location: LCCOMB_X58_Y35_N18
\inst16|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst16|Mux4~0_combout\ = (\inst9|inst6|115~q\ & (\inst9|inst6|113~q\ & (!\inst9|inst6|120~q\))) # (!\inst9|inst6|115~q\ & ((\inst9|inst6|117~q\ & ((!\inst9|inst6|120~q\))) # (!\inst9|inst6|117~q\ & (\inst9|inst6|113~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|115~q\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst6|117~q\,
	combout => \inst16|Mux4~0_combout\);

-- Location: LCCOMB_X58_Y35_N24
\inst16|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst16|Mux5~0_combout\ = (\inst9|inst6|115~q\ & (!\inst9|inst6|120~q\ & ((\inst9|inst6|113~q\) # (!\inst9|inst6|117~q\)))) # (!\inst9|inst6|115~q\ & (\inst9|inst6|113~q\ & (\inst9|inst6|120~q\ $ (!\inst9|inst6|117~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|115~q\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst6|117~q\,
	combout => \inst16|Mux5~0_combout\);

-- Location: LCCOMB_X58_Y35_N10
\inst16|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst16|Mux6~0_combout\ = (\inst9|inst6|113~q\ & ((\inst9|inst6|120~q\) # (\inst9|inst6|115~q\ $ (\inst9|inst6|117~q\)))) # (!\inst9|inst6|113~q\ & ((\inst9|inst6|115~q\) # (\inst9|inst6|120~q\ $ (\inst9|inst6|117~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|115~q\,
	datab => \inst9|inst6|113~q\,
	datac => \inst9|inst6|120~q\,
	datad => \inst9|inst6|117~q\,
	combout => \inst16|Mux6~0_combout\);

-- Location: LCCOMB_X77_Y37_N8
\inst17|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Mux0~0_combout\ = (\inst9|inst6|125~q\ & (!\inst9|inst6|124~q\ & (\inst9|inst6|121~q\ $ (!\inst9|inst6|127~q\)))) # (!\inst9|inst6|125~q\ & (\inst9|inst6|121~q\ & (\inst9|inst6|124~q\ $ (!\inst9|inst6|127~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|127~q\,
	combout => \inst17|Mux0~0_combout\);

-- Location: LCCOMB_X77_Y37_N6
\inst17|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Mux1~0_combout\ = (\inst9|inst6|124~q\ & ((\inst9|inst6|121~q\ & ((\inst9|inst6|127~q\))) # (!\inst9|inst6|121~q\ & (\inst9|inst6|125~q\)))) # (!\inst9|inst6|124~q\ & (\inst9|inst6|125~q\ & (\inst9|inst6|121~q\ $ (\inst9|inst6|127~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|127~q\,
	combout => \inst17|Mux1~0_combout\);

-- Location: LCCOMB_X77_Y37_N20
\inst17|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Mux2~0_combout\ = (\inst9|inst6|125~q\ & (\inst9|inst6|127~q\ & ((\inst9|inst6|124~q\) # (!\inst9|inst6|121~q\)))) # (!\inst9|inst6|125~q\ & (\inst9|inst6|124~q\ & (!\inst9|inst6|121~q\ & !\inst9|inst6|127~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|127~q\,
	combout => \inst17|Mux2~0_combout\);

-- Location: LCCOMB_X77_Y37_N2
\inst17|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Mux3~0_combout\ = (\inst9|inst6|121~q\ & (\inst9|inst6|124~q\ $ ((!\inst9|inst6|125~q\)))) # (!\inst9|inst6|121~q\ & ((\inst9|inst6|124~q\ & (!\inst9|inst6|125~q\ & \inst9|inst6|127~q\)) # (!\inst9|inst6|124~q\ & (\inst9|inst6|125~q\ & 
-- !\inst9|inst6|127~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|127~q\,
	combout => \inst17|Mux3~0_combout\);

-- Location: LCCOMB_X77_Y37_N4
\inst17|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Mux4~0_combout\ = (\inst9|inst6|124~q\ & (\inst9|inst6|121~q\ & ((!\inst9|inst6|127~q\)))) # (!\inst9|inst6|124~q\ & ((\inst9|inst6|125~q\ & ((!\inst9|inst6|127~q\))) # (!\inst9|inst6|125~q\ & (\inst9|inst6|121~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|127~q\,
	combout => \inst17|Mux4~0_combout\);

-- Location: LCCOMB_X77_Y37_N22
\inst17|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Mux5~0_combout\ = (\inst9|inst6|124~q\ & (!\inst9|inst6|127~q\ & ((\inst9|inst6|121~q\) # (!\inst9|inst6|125~q\)))) # (!\inst9|inst6|124~q\ & (\inst9|inst6|121~q\ & (\inst9|inst6|125~q\ $ (!\inst9|inst6|127~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|127~q\,
	combout => \inst17|Mux5~0_combout\);

-- Location: LCCOMB_X77_Y37_N12
\inst17|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst17|Mux6~0_combout\ = (\inst9|inst6|121~q\ & ((\inst9|inst6|127~q\) # (\inst9|inst6|124~q\ $ (\inst9|inst6|125~q\)))) # (!\inst9|inst6|121~q\ & ((\inst9|inst6|124~q\) # (\inst9|inst6|125~q\ $ (\inst9|inst6|127~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|124~q\,
	datab => \inst9|inst6|121~q\,
	datac => \inst9|inst6|125~q\,
	datad => \inst9|inst6|127~q\,
	combout => \inst17|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y33_N26
\inst11|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst11|Mux0~0_combout\ = (\inst9|inst6|118~q\ & (!\inst9|inst6|116~q\ & (\inst9|inst6|114~q\ $ (!\inst9|inst6|119~q\)))) # (!\inst9|inst6|118~q\ & (\inst9|inst6|114~q\ & (\inst9|inst6|119~q\ $ (!\inst9|inst6|116~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst11|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y33_N28
\inst11|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst11|Mux1~0_combout\ = (\inst9|inst6|119~q\ & ((\inst9|inst6|114~q\ & ((\inst9|inst6|116~q\))) # (!\inst9|inst6|114~q\ & (\inst9|inst6|118~q\)))) # (!\inst9|inst6|119~q\ & (\inst9|inst6|118~q\ & (\inst9|inst6|114~q\ $ (\inst9|inst6|116~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst11|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y33_N14
\inst11|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst11|Mux2~0_combout\ = (\inst9|inst6|118~q\ & (\inst9|inst6|119~q\ & ((\inst9|inst6|116~q\) # (!\inst9|inst6|114~q\)))) # (!\inst9|inst6|118~q\ & (!\inst9|inst6|114~q\ & (!\inst9|inst6|119~q\ & \inst9|inst6|116~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst11|Mux2~0_combout\);

-- Location: LCCOMB_X59_Y33_N12
\inst11|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst11|Mux3~0_combout\ = (\inst9|inst6|114~q\ & (\inst9|inst6|118~q\ $ (((!\inst9|inst6|116~q\))))) # (!\inst9|inst6|114~q\ & ((\inst9|inst6|118~q\ & (!\inst9|inst6|119~q\ & !\inst9|inst6|116~q\)) # (!\inst9|inst6|118~q\ & (\inst9|inst6|119~q\ & 
-- \inst9|inst6|116~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst11|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y33_N10
\inst11|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst11|Mux4~0_combout\ = (\inst9|inst6|116~q\ & (\inst9|inst6|114~q\ & ((!\inst9|inst6|119~q\)))) # (!\inst9|inst6|116~q\ & ((\inst9|inst6|118~q\ & ((!\inst9|inst6|119~q\))) # (!\inst9|inst6|118~q\ & (\inst9|inst6|114~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst11|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y33_N16
\inst11|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst11|Mux5~0_combout\ = (\inst9|inst6|114~q\ & (\inst9|inst6|119~q\ $ (((\inst9|inst6|116~q\) # (!\inst9|inst6|118~q\))))) # (!\inst9|inst6|114~q\ & (!\inst9|inst6|118~q\ & (!\inst9|inst6|119~q\ & \inst9|inst6|116~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst11|Mux5~0_combout\);

-- Location: LCCOMB_X59_Y33_N30
\inst11|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst11|Mux6~0_combout\ = (\inst9|inst6|114~q\ & ((\inst9|inst6|119~q\) # (\inst9|inst6|118~q\ $ (\inst9|inst6|116~q\)))) # (!\inst9|inst6|114~q\ & ((\inst9|inst6|116~q\) # (\inst9|inst6|118~q\ $ (\inst9|inst6|119~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|114~q\,
	datab => \inst9|inst6|118~q\,
	datac => \inst9|inst6|119~q\,
	datad => \inst9|inst6|116~q\,
	combout => \inst11|Mux6~0_combout\);

-- Location: LCCOMB_X58_Y37_N14
\inst13|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst13|Mux0~0_combout\ = (\inst9|inst6|126~q\ & (!\inst9|inst6|123~q\ & (\inst9|inst6|122~q\ $ (!\inst9|inst6|128~q\)))) # (!\inst9|inst6|126~q\ & (\inst9|inst6|122~q\ & (\inst9|inst6|128~q\ $ (!\inst9|inst6|123~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst13|Mux0~0_combout\);

-- Location: LCCOMB_X58_Y37_N4
\inst13|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst13|Mux1~0_combout\ = (\inst9|inst6|128~q\ & ((\inst9|inst6|122~q\ & ((\inst9|inst6|123~q\))) # (!\inst9|inst6|122~q\ & (\inst9|inst6|126~q\)))) # (!\inst9|inst6|128~q\ & (\inst9|inst6|126~q\ & (\inst9|inst6|122~q\ $ (\inst9|inst6|123~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst13|Mux1~0_combout\);

-- Location: LCCOMB_X58_Y37_N22
\inst13|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst13|Mux2~0_combout\ = (\inst9|inst6|126~q\ & (\inst9|inst6|128~q\ & ((\inst9|inst6|123~q\) # (!\inst9|inst6|122~q\)))) # (!\inst9|inst6|126~q\ & (!\inst9|inst6|122~q\ & (!\inst9|inst6|128~q\ & \inst9|inst6|123~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst13|Mux2~0_combout\);

-- Location: LCCOMB_X58_Y37_N24
\inst13|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst13|Mux3~0_combout\ = (\inst9|inst6|122~q\ & (\inst9|inst6|126~q\ $ (((!\inst9|inst6|123~q\))))) # (!\inst9|inst6|122~q\ & ((\inst9|inst6|126~q\ & (!\inst9|inst6|128~q\ & !\inst9|inst6|123~q\)) # (!\inst9|inst6|126~q\ & (\inst9|inst6|128~q\ & 
-- \inst9|inst6|123~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst13|Mux3~0_combout\);

-- Location: LCCOMB_X58_Y37_N30
\inst13|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst13|Mux4~0_combout\ = (\inst9|inst6|123~q\ & (((\inst9|inst6|122~q\ & !\inst9|inst6|128~q\)))) # (!\inst9|inst6|123~q\ & ((\inst9|inst6|126~q\ & ((!\inst9|inst6|128~q\))) # (!\inst9|inst6|126~q\ & (\inst9|inst6|122~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst13|Mux4~0_combout\);

-- Location: LCCOMB_X56_Y36_N22
\inst13|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst13|Mux5~0_combout\ = (\inst9|inst6|126~q\ & (\inst9|inst6|122~q\ & (\inst9|inst6|128~q\ $ (\inst9|inst6|123~q\)))) # (!\inst9|inst6|126~q\ & (!\inst9|inst6|128~q\ & ((\inst9|inst6|123~q\) # (\inst9|inst6|122~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|128~q\,
	datac => \inst9|inst6|123~q\,
	datad => \inst9|inst6|122~q\,
	combout => \inst13|Mux5~0_combout\);

-- Location: LCCOMB_X58_Y37_N8
\inst13|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst13|Mux6~0_combout\ = (\inst9|inst6|122~q\ & ((\inst9|inst6|128~q\) # (\inst9|inst6|126~q\ $ (\inst9|inst6|123~q\)))) # (!\inst9|inst6|122~q\ & ((\inst9|inst6|123~q\) # (\inst9|inst6|126~q\ $ (\inst9|inst6|128~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|126~q\,
	datab => \inst9|inst6|122~q\,
	datac => \inst9|inst6|128~q\,
	datad => \inst9|inst6|123~q\,
	combout => \inst13|Mux6~0_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_STATE <= \STATE~output_o\;

ww_R_nW <= \R_nW~output_o\;

ww_DATA(7) <= \DATA[7]~output_o\;

ww_DATA(6) <= \DATA[6]~output_o\;

ww_DATA(5) <= \DATA[5]~output_o\;

ww_DATA(4) <= \DATA[4]~output_o\;

ww_DATA(3) <= \DATA[3]~output_o\;

ww_DATA(2) <= \DATA[2]~output_o\;

ww_DATA(1) <= \DATA[1]~output_o\;

ww_DATA(0) <= \DATA[0]~output_o\;

ww_ROM_OUT(7) <= \ROM_OUT[7]~output_o\;

ww_ROM_OUT(6) <= \ROM_OUT[6]~output_o\;

ww_ROM_OUT(5) <= \ROM_OUT[5]~output_o\;

ww_ROM_OUT(4) <= \ROM_OUT[4]~output_o\;

ww_ROM_OUT(3) <= \ROM_OUT[3]~output_o\;

ww_ROM_OUT(2) <= \ROM_OUT[2]~output_o\;

ww_ROM_OUT(1) <= \ROM_OUT[1]~output_o\;

ww_ROM_OUT(0) <= \ROM_OUT[0]~output_o\;

ww_ADDR(15) <= \ADDR[15]~output_o\;

ww_ADDR(14) <= \ADDR[14]~output_o\;

ww_ADDR(13) <= \ADDR[13]~output_o\;

ww_ADDR(12) <= \ADDR[12]~output_o\;

ww_ADDR(11) <= \ADDR[11]~output_o\;

ww_ADDR(10) <= \ADDR[10]~output_o\;

ww_ADDR(9) <= \ADDR[9]~output_o\;

ww_ADDR(8) <= \ADDR[8]~output_o\;

ww_ADDR(7) <= \ADDR[7]~output_o\;

ww_ADDR(6) <= \ADDR[6]~output_o\;

ww_ADDR(5) <= \ADDR[5]~output_o\;

ww_ADDR(4) <= \ADDR[4]~output_o\;

ww_ADDR(3) <= \ADDR[3]~output_o\;

ww_ADDR(2) <= \ADDR[2]~output_o\;

ww_ADDR(1) <= \ADDR[1]~output_o\;

ww_ADDR(0) <= \ADDR[0]~output_o\;

ww_ROM_ENABLE <= \ROM_ENABLE~output_o\;

ww_RAM_OUT(7) <= \RAM_OUT[7]~output_o\;

ww_RAM_OUT(6) <= \RAM_OUT[6]~output_o\;

ww_RAM_OUT(5) <= \RAM_OUT[5]~output_o\;

ww_RAM_OUT(4) <= \RAM_OUT[4]~output_o\;

ww_RAM_OUT(3) <= \RAM_OUT[3]~output_o\;

ww_RAM_OUT(2) <= \RAM_OUT[2]~output_o\;

ww_RAM_OUT(1) <= \RAM_OUT[1]~output_o\;

ww_RAM_OUT(0) <= \RAM_OUT[0]~output_o\;

ww_RAM_WR_EN <= \RAM_WR_EN~output_o\;

ww_RAM_ENABLE <= \RAM_ENABLE~output_o\;

ww_RAM_RD_EN <= \RAM_RD_EN~output_o\;

ww_Z_FLG <= \Z_FLG~output_o\;

ww_N_FLG <= \N_FLG~output_o\;

ww_A(7) <= \A[7]~output_o\;

ww_A(6) <= \A[6]~output_o\;

ww_A(5) <= \A[5]~output_o\;

ww_A(4) <= \A[4]~output_o\;

ww_A(3) <= \A[3]~output_o\;

ww_A(2) <= \A[2]~output_o\;

ww_A(1) <= \A[1]~output_o\;

ww_A(0) <= \A[0]~output_o\;

ww_ALU(7) <= \ALU[7]~output_o\;

ww_ALU(6) <= \ALU[6]~output_o\;

ww_ALU(5) <= \ALU[5]~output_o\;

ww_ALU(4) <= \ALU[4]~output_o\;

ww_ALU(3) <= \ALU[3]~output_o\;

ww_ALU(2) <= \ALU[2]~output_o\;

ww_ALU(1) <= \ALU[1]~output_o\;

ww_ALU(0) <= \ALU[0]~output_o\;

ww_B(7) <= \B[7]~output_o\;

ww_B(6) <= \B[6]~output_o\;

ww_B(5) <= \B[5]~output_o\;

ww_B(4) <= \B[4]~output_o\;

ww_B(3) <= \B[3]~output_o\;

ww_B(2) <= \B[2]~output_o\;

ww_B(1) <= \B[1]~output_o\;

ww_B(0) <= \B[0]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_IR(5) <= \IR[5]~output_o\;

ww_IR(4) <= \IR[4]~output_o\;

ww_IR(3) <= \IR[3]~output_o\;

ww_IR(2) <= \IR[2]~output_o\;

ww_IR(1) <= \IR[1]~output_o\;

ww_IR(0) <= \IR[0]~output_o\;

ww_MSC(3) <= \MSC[3]~output_o\;

ww_MSC(2) <= \MSC[2]~output_o\;

ww_MSC(1) <= \MSC[1]~output_o\;

ww_MSC(0) <= \MSC[0]~output_o\;

ww_X(15) <= \X[15]~output_o\;

ww_X(14) <= \X[14]~output_o\;

ww_X(13) <= \X[13]~output_o\;

ww_X(12) <= \X[12]~output_o\;

ww_X(11) <= \X[11]~output_o\;

ww_X(10) <= \X[10]~output_o\;

ww_X(9) <= \X[9]~output_o\;

ww_X(8) <= \X[8]~output_o\;

ww_X(7) <= \X[7]~output_o\;

ww_X(6) <= \X[6]~output_o\;

ww_X(5) <= \X[5]~output_o\;

ww_X(4) <= \X[4]~output_o\;

ww_X(3) <= \X[3]~output_o\;

ww_X(2) <= \X[2]~output_o\;

ww_X(1) <= \X[1]~output_o\;

ww_X(0) <= \X[0]~output_o\;

ww_XDISP(7) <= \XDISP[7]~output_o\;

ww_XDISP(6) <= \XDISP[6]~output_o\;

ww_XDISP(5) <= \XDISP[5]~output_o\;

ww_XDISP(4) <= \XDISP[4]~output_o\;

ww_XDISP(3) <= \XDISP[3]~output_o\;

ww_XDISP(2) <= \XDISP[2]~output_o\;

ww_XDISP(1) <= \XDISP[1]~output_o\;

ww_XDISP(0) <= \XDISP[0]~output_o\;

ww_Y(15) <= \Y[15]~output_o\;

ww_Y(14) <= \Y[14]~output_o\;

ww_Y(13) <= \Y[13]~output_o\;

ww_Y(12) <= \Y[12]~output_o\;

ww_Y(11) <= \Y[11]~output_o\;

ww_Y(10) <= \Y[10]~output_o\;

ww_Y(9) <= \Y[9]~output_o\;

ww_Y(8) <= \Y[8]~output_o\;

ww_Y(7) <= \Y[7]~output_o\;

ww_Y(6) <= \Y[6]~output_o\;

ww_Y(5) <= \Y[5]~output_o\;

ww_Y(4) <= \Y[4]~output_o\;

ww_Y(3) <= \Y[3]~output_o\;

ww_Y(2) <= \Y[2]~output_o\;

ww_Y(1) <= \Y[1]~output_o\;

ww_Y(0) <= \Y[0]~output_o\;

ww_YDISP(7) <= \YDISP[7]~output_o\;

ww_YDISP(6) <= \YDISP[6]~output_o\;

ww_YDISP(5) <= \YDISP[5]~output_o\;

ww_YDISP(4) <= \YDISP[4]~output_o\;

ww_YDISP(3) <= \YDISP[3]~output_o\;

ww_YDISP(2) <= \YDISP[2]~output_o\;

ww_YDISP(1) <= \YDISP[1]~output_o\;

ww_YDISP(0) <= \YDISP[0]~output_o\;
END structure;


