Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri Jul 23 18:30:56 2021
| Host              : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file softMC_top_timing_summary_routed.rpt -pb softMC_top_timing_summary_routed.pb -rpx softMC_top_timing_summary_routed.rpx -warn_on_violation
| Design            : softMC_top
| Device            : xcvu095-ffvb2104
| Speed File        : -2  PRODUCTION 1.26 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.108     -301.682                    128                69320        0.030        0.000                      0                68618        0.000        0.000                       0                 29424  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
c0_sys_clk_p                                                                                {0.000 4.998}          9.996           100.040         
  mmcm_clkout0                                                                              {0.000 2.142}          4.284           233.427         
    pll_clk[0]                                                                              {0.000 0.268}          0.536           1867.414        
      pll_clk[0]_DIV                                                                        {0.000 2.142}          4.284           233.427         
    pll_clk[1]                                                                              {0.000 0.268}          0.536           1867.414        
      pll_clk[1]_DIV                                                                        {0.000 2.142}          4.284           233.427         
    pll_clk[2]                                                                              {0.000 0.268}          0.536           1867.414        
      pll_clk[2]_DIV                                                                        {0.000 2.142}          4.284           233.427         
  mmcm_clkout5                                                                              {0.000 8.568}          17.136          58.357          
  mmcm_clkout6                                                                              {0.000 4.284}          8.568           116.713         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
sys_clk_p                                                                                   {0.000 5.000}          10.000          100.000         
  txoutclk_out[0]                                                                           {0.000 2.000}          4.000           250.000         
    axi_aclk                                                                                {0.000 4.000}          8.000           125.000         
    mcap_clk                                                                                {0.000 4.000}          8.000           125.000         
    pipe_clk                                                                                {0.000 4.000}          8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c0_sys_clk_p                                                                                      7.727        0.000                      0                   23        0.053        0.000                      0                   23        1.999        0.000                       0                    19  
  mmcm_clkout0                                                                                    0.418        0.000                      0                16029        0.030        0.000                      0                16029        0.643        0.000                       0                 10109  
    pll_clk[0]                                                                                                                                                                                                                                0.090        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          0.720        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.090        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                          0.720        0.000                       0                    25  
    pll_clk[2]                                                                                                                                                                                                                                0.090        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                          0.720        0.000                       0                    40  
  mmcm_clkout5                                                                                   14.172        0.000                      0                  885        0.039        0.000                      0                  885        7.900        0.000                       0                   582  
  mmcm_clkout6                                                                                    2.605        0.000                      0                 5636        0.031        0.000                      0                 5152        0.831        0.000                       0                  1722  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.891        0.000                      0                  968        0.032        0.000                      0                  968       15.832        0.000                       0                   491  
sys_clk_p                                                                                         8.102        0.000                      0                  211        0.052        0.000                      0                  211        3.200        0.000                       0                   278  
  txoutclk_out[0]                                                                                 1.962        0.000                      0                 1172        0.030        0.000                      0                 1172        0.151        0.000                       0                    37  
    axi_aclk                                                                                      2.439        0.000                      0                40551        0.030        0.000                      0                40551        0.150        0.000                       0                 14943  
    mcap_clk                                                                                                                                                                                                                                  0.000        0.000                       0                     1  
    pipe_clk                                                                                      2.419        0.000                      0                 2388        0.034        0.000                      0                 2388        0.158        0.000                       0                  1112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                mmcm_clkout0                                                                                      2.431        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                mmcm_clkout0                                                                                      1.116        0.000                      0                  129                                                                        
axi_aclk                                                                                    mmcm_clkout0                                                                                     -1.479      -44.144                     36                   36        0.037        0.000                      0                   36  
mmcm_clkout0                                                                                pll_clk[0]_DIV                                                                                    0.967        0.000                      0                  352        0.636        0.000                      0                  352  
mmcm_clkout0                                                                                pll_clk[1]_DIV                                                                                    1.243        0.000                      0                  216        0.584        0.000                      0                  216  
mmcm_clkout0                                                                                pll_clk[2]_DIV                                                                                    0.891        0.000                      0                  352        0.699        0.000                      0                  352  
mmcm_clkout0                                                                                mmcm_clkout5                                                                                     11.462        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm_clkout5                                                                                     32.243        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                mmcm_clkout6                                                                                      2.714        0.000                      0                   36        0.146        0.000                      0                    1  
mmcm_clkout5                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       16.452        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                axi_aclk                                                                                         -3.108     -257.538                     92                   92        0.750        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           axi_aclk                                                                                    axi_aclk                                                                                          5.663        0.000                      0                   55        0.134        0.000                      0                   55  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.332        0.000                      0                  100        0.032        0.000                      0                  100  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     15.918        0.000                      0                  105        0.066        0.000                      0                  105  
**async_default**                                                                           sys_clk_p                                                                                   sys_clk_p                                                                                         9.080        0.000                      0                   25        0.163        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_p
  To Clock:  c0_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.305ns (15.002%)  route 1.728ns (84.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.869 - 9.996 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.335ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.309ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.861     3.322    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.439 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.373     4.812    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X104Y122       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.355     5.355    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.718    12.869    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.331    13.201    
                         clock uncertainty           -0.035    13.165    
    SLICE_X104Y122       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    13.081    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.305ns (15.002%)  route 1.728ns (84.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.869 - 9.996 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.335ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.309ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.861     3.322    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.439 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.373     4.812    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X104Y122       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.355     5.355    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.718    12.869    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.331    13.201    
                         clock uncertainty           -0.035    13.165    
    SLICE_X104Y122       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    13.083    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.305ns (15.002%)  route 1.728ns (84.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.869 - 9.996 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.335ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.309ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.861     3.322    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.439 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.373     4.812    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X104Y122       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.355     5.355    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.718    12.869    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.331    13.201    
                         clock uncertainty           -0.035    13.165    
    SLICE_X104Y122       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    13.083    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.305ns (15.077%)  route 1.718ns (84.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.867 - 9.996 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.335ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.309ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.861     3.322    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.439 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.373     4.812    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X104Y122       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.345     5.345    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.716    12.867    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.331    13.199    
                         clock uncertainty           -0.035    13.163    
    SLICE_X104Y122       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    13.080    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.399ns (25.110%)  route 1.190ns (74.890%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.839 - 9.996 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.309ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.946     3.407    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.521 f  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.271     3.792    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X104Y122       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.984 f  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.106     4.090    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X104Y122       LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.093     4.183 r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.813     4.996    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X97Y130        FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.688    12.839    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X97Y130        FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.399    13.238    
                         clock uncertainty           -0.035    13.203    
    SLICE_X97Y130        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    13.263    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.117ns (7.927%)  route 1.359ns (92.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.869 - 9.996 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.335ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.309ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.861     3.322    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.439 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.359     4.798    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.718    12.869    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.331    13.201    
                         clock uncertainty           -0.035    13.165    
    SLICE_X104Y121       FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.084    13.081    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.117ns (7.927%)  route 1.359ns (92.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.869 - 9.996 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.335ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.309ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.861     3.322    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.439 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.359     4.798    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.718    12.869    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.331    13.201    
                         clock uncertainty           -0.035    13.165    
    SLICE_X104Y121       FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.084    13.081    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.117ns (7.927%)  route 1.359ns (92.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.869 - 9.996 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.335ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.309ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.861     3.322    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.439 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.359     4.798    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.718    12.869    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.331    13.201    
                         clock uncertainty           -0.035    13.165    
    SLICE_X104Y121       FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.082    13.083    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.497ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.157ns (11.912%)  route 1.161ns (88.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.859 - 9.996 ) 
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.335ns, distribution 1.606ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.309ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.941     3.402    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.519 r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.490     4.009    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X97Y121        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.049 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.671     4.720    u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X105Y118       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.708    12.859    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X105Y118       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.331    13.191    
                         clock uncertainty           -0.035    13.155    
    SLICE_X105Y118       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    13.216    u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                         13.216    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  8.497    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (c0_sys_clk_p rise@9.996ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.310ns (22.431%)  route 1.072ns (77.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.861 - 9.996 ) 
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.335ns, distribution 1.606ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.309ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.378    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.461 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.941     3.402    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.519 r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.519     4.038    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X97Y121        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.231 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, routed)           0.553     4.784    u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    SLICE_X102Y123       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      9.996     9.996 r  
    AV18                                              0.000     9.996 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     9.997    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    10.376 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.427    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.427 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649    11.076    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.151 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.710    12.861    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X102Y123       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism              0.398    13.260    
                         clock uncertainty           -0.035    13.225    
    SLICE_X102Y123       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    13.286    u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  8.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      0.804ns (routing 0.127ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.142ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.804     1.450    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.499 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.034     1.533    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X104Y121       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     1.548 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.016     1.564    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.958     1.871    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.415     1.455    
    SLICE_X104Y121       FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.511    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.142ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.803     1.449    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.497 f  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.034     1.531    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X104Y122       LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.038     1.569 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]_i_1/O
                         net (fo=1, routed)           0.013     1.582    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[0]
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.958     1.871    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism             -0.416     1.454    
    SLICE_X104Y122       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.510    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.079ns (58.955%)  route 0.055ns (41.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      0.804ns (routing 0.127ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.142ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.804     1.450    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.499 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.039     1.538    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X104Y121       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.568 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.016     1.584    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.958     1.871    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.415     1.455    
    SLICE_X104Y121       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.511    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.087ns (63.504%)  route 0.050ns (36.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      0.804ns (routing 0.127ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.142ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.804     1.450    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.499 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.039     1.538    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X104Y121       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     1.576 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.011     1.587    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.958     1.871    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.415     1.455    
    SLICE_X104Y121       FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.511    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.142ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.773     1.419    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y60         FDPE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.467 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.141     1.608    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.918     1.831    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.372     1.459    
    SLICE_X86Y61         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.515    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.142ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.773     1.419    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.467 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.120     1.587    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.918     1.831    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.406     1.424    
    SLICE_X86Y61         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.480    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.142ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.773     1.419    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y60         FDPE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.468 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.127     1.595    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X86Y60         FDPE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.918     1.831    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y60         FDPE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.406     1.424    
    SLICE_X86Y60         FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.480    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.142ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.773     1.419    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.468 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.127     1.595    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.918     1.831    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X86Y61         FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.406     1.424    
    SLICE_X86Y61         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.480    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.130ns (58.036%)  route 0.094ns (41.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.801ns (routing 0.127ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.142ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.801     1.447    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.496 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.082     1.578    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X104Y121       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.081     1.659 r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.012     1.671    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X104Y121       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.955     1.868    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y121       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism             -0.377     1.491    
    SLICE_X104Y121       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.547    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.112ns (56.281%)  route 0.087ns (43.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.142ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.619    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.646 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.803     1.449    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.498 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, routed)           0.076     1.574    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X104Y122       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.063     1.637 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.011     1.648    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.882    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.958     1.871    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X104Y122       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.416     1.454    
    SLICE_X104Y122       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.510    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_p
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { c0_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         9.996       8.617      BUFGCE_X1Y49     u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         9.996       8.925      MMCME3_ADV_X1Y2  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X104Y121   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X104Y121   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X104Y121   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X104Y121   u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCME3_ADV_X1Y2  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCME3_ADV_X1Y2  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X97Y130    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X97Y130    u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X105Y118   u_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X86Y61     u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X86Y61     u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X86Y61     u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X86Y61     u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCME3_ADV_X1Y2  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCME3_ADV_X1Y2  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X104Y121   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X104Y121   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X104Y122   u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[443]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.568ns (15.866%)  route 3.012ns (84.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 7.967 - 4.284 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.335ns, distribution 1.675ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.309ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       2.010     3.792    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_2
    RAMB18_X11Y68        RAMB18E2                                     r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[12])
                                                      0.403     4.195 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[12]
                         net (fo=75, routed)          2.967     7.162    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_1_in9_in
    SLICE_X92Y90         LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.165     7.327 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[443]_i_1/O
                         net (fo=1, routed)           0.045     7.372    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_69
    SLICE_X92Y90         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.692     7.967    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X92Y90         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[443]/C
                         clock pessimism             -0.184     7.784    
                         clock uncertainty           -0.056     7.728    
    SLICE_X92Y90         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     7.790    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[443]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[417]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.211ns (5.886%)  route 3.374ns (94.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 7.947 - 4.284 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.335ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.309ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.973     3.755    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X102Y165       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y165       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.871 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/Q
                         net (fo=513, routed)         3.339     7.210    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_0
    SLICE_X92Y89         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.095     7.305 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[417]_i_1/O
                         net (fo=1, routed)           0.035     7.340    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[417]_i_1_n_0
    SLICE_X92Y89         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[417]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.672     7.947    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X92Y89         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[417]/C
                         clock pessimism             -0.184     7.764    
                         clock uncertainty           -0.056     7.708    
    SLICE_X92Y89         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     7.771    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[417]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[461]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.265ns (7.448%)  route 3.293ns (92.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 7.922 - 4.284 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.335ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.973     3.755    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X102Y165       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y165       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.871 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/Q
                         net (fo=513, routed)         3.258     7.129    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_0
    SLICE_X86Y91         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.278 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[461]_i_1/O
                         net (fo=1, routed)           0.035     7.313    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[461]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[461]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.647     7.922    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X86Y91         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[461]/C
                         clock pessimism             -0.184     7.739    
                         clock uncertainty           -0.056     7.683    
    SLICE_X86Y91         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     7.746    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[461]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[460]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.248ns (7.020%)  route 3.285ns (92.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 7.922 - 4.284 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.335ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.973     3.755    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X102Y165       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y165       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.871 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/Q
                         net (fo=513, routed)         3.258     7.129    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_0
    SLICE_X86Y91         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     7.261 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[460]_i_1/O
                         net (fo=1, routed)           0.027     7.288    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[460]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.647     7.922    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X86Y91         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[460]/C
                         clock pessimism             -0.184     7.739    
                         clock uncertainty           -0.056     7.683    
    SLICE_X86Y91         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.742    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[460]
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.506ns (14.322%)  route 3.027ns (85.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 7.959 - 4.284 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.335ns, distribution 1.675ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.309ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       2.010     3.792    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_2
    RAMB18_X11Y68        RAMB18E2                                     r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[12])
                                                      0.403     4.195 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[12]
                         net (fo=75, routed)          2.976     7.171    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_1_in9_in
    SLICE_X91Y90         LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.103     7.274 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[475]_i_1/O
                         net (fo=1, routed)           0.051     7.325    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_37
    SLICE_X91Y90         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.684     7.959    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X91Y90         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]/C
                         clock pessimism             -0.184     7.776    
                         clock uncertainty           -0.056     7.720    
    SLICE_X91Y90         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     7.780    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.190ns (5.343%)  route 3.366ns (94.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 7.947 - 4.284 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.335ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.309ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.973     3.755    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X102Y165       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y165       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.871 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/Q
                         net (fo=513, routed)         3.339     7.210    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_0
    SLICE_X92Y89         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     7.284 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[416]_i_1/O
                         net (fo=1, routed)           0.027     7.311    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[416]_i_1_n_0
    SLICE_X92Y89         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.672     7.947    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X92Y89         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[416]/C
                         clock pessimism             -0.184     7.764    
                         clock uncertainty           -0.056     7.708    
    SLICE_X92Y89         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     7.767    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[416]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.539ns (15.260%)  route 2.993ns (84.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 7.967 - 4.284 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.335ns, distribution 1.675ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.309ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       2.010     3.792    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_2
    RAMB18_X11Y68        RAMB18E2                                     r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[12])
                                                      0.403     4.195 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[12]
                         net (fo=75, routed)          2.967     7.162    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_1_in9_in
    SLICE_X92Y90         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.136     7.298 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[435]_i_1/O
                         net (fo=1, routed)           0.026     7.324    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_77
    SLICE_X92Y90         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.692     7.967    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X92Y90         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[435]/C
                         clock pessimism             -0.184     7.784    
                         clock uncertainty           -0.056     7.728    
    SLICE_X92Y90         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     7.786    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[435]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[469]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.266ns (7.559%)  route 3.253ns (92.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 7.943 - 4.284 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.335ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.309ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.973     3.755    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X102Y165       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y165       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.871 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/Q
                         net (fo=513, routed)         3.218     7.089    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_0
    SLICE_X88Y93         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     7.239 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[469]_i_1/O
                         net (fo=1, routed)           0.035     7.274    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[469]_i_1_n_0
    SLICE_X88Y93         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.668     7.943    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X88Y93         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[469]/C
                         clock pessimism             -0.184     7.760    
                         clock uncertainty           -0.056     7.704    
    SLICE_X88Y93         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     7.766    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[469]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[495]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.207ns (5.857%)  route 3.327ns (94.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 7.961 - 4.284 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.335ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.309ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.973     3.755    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X102Y165       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y165       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.871 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/Q
                         net (fo=513, routed)         3.292     7.163    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_0
    SLICE_X91Y91         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.091     7.254 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[495]_i_1/O
                         net (fo=1, routed)           0.035     7.289    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[495]_i_1_n_0
    SLICE_X91Y91         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[495]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.686     7.961    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X91Y91         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[495]/C
                         clock pessimism             -0.184     7.778    
                         clock uncertainty           -0.056     7.722    
    SLICE_X91Y91         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     7.782    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[495]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[449]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout0 rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.265ns (7.531%)  route 3.254ns (92.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 7.943 - 4.284 ) 
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.335ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.309ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.973     3.755    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X102Y165       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y165       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.871 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg/Q
                         net (fo=513, routed)         3.219     7.090    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_0
    SLICE_X88Y93         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.239 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[449]_i_1/O
                         net (fo=1, routed)           0.035     7.274    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ[449]_i_1_n_0
    SLICE_X88Y93         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.668     7.943    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X88Y93         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[449]/C
                         clock pessimism             -0.184     7.760    
                         clock uncertainty           -0.056     7.704    
    SLICE_X88Y93         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     7.767    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[449]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  0.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Net Delay (Source):      0.810ns (routing 0.127ns, distribution 0.683ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.142ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.810     1.948    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X89Y198        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.997 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[162]/Q
                         net (fo=1, routed)           0.073     2.070    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut_reg[511][162]
    SLICE_X90Y198        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     2.115 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[162]_i_1/O
                         net (fo=1, routed)           0.015     2.130    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[162]
    SLICE_X90Y198        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.983     1.946    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X90Y198        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[162]/C
                         clock pessimism              0.098     2.044    
    SLICE_X90Y198        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.100    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[162]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[388]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.079ns (48.171%)  route 0.085ns (51.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.802ns (routing 0.127ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.142ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.802     1.940    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X90Y111        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[388]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.989 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[388]/Q
                         net (fo=1, routed)           0.070     2.059    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut_reg[511][388]
    SLICE_X89Y111        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.030     2.089 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[388]_i_1/O
                         net (fo=1, routed)           0.015     2.104    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[388]
    SLICE_X89Y111        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.953     1.916    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X89Y111        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[388]/C
                         clock pessimism              0.102     2.018    
    SLICE_X89Y111        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.074    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[388]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.808ns (routing 0.127ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.142ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.808     1.946    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X98Y170        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y170        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.994 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data_reg[6]/Q
                         net (fo=1, routed)           0.129     2.123    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/dina[6]
    RAMB36_X12Y34        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.035     1.998    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/clka
    RAMB36_X12Y34        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.066     2.064    
    RAMB36_X12Y34        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                      0.029     2.093    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.142ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.787     1.925    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X92Y89         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.974 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[416]/Q
                         net (fo=1, routed)           0.076     2.050    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut_reg[511][416]
    SLICE_X91Y89         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     2.080 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[416]_i_1/O
                         net (fo=1, routed)           0.016     2.096    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[416]
    SLICE_X91Y89         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.945     1.908    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X91Y89         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[416]/C
                         clock pessimism              0.102     2.010    
    SLICE_X91Y89         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.066    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[416]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_softmc/i_iseq_disp/i_instr_dispatcher/aref_trfc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            i_softmc/i_aref_config/trfc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.049ns (20.332%)  route 0.192ns (79.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.819ns (routing 0.127ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.142ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.819     1.957    i_softmc/i_iseq_disp/i_instr_dispatcher/c0_ddr4_ui_clk
    SLICE_X103Y125       FDRE                                         r  i_softmc/i_iseq_disp/i_instr_dispatcher/aref_trfc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.006 r  i_softmc/i_iseq_disp/i_instr_dispatcher/aref_trfc_reg[7]/Q
                         net (fo=1, routed)           0.192     2.198    i_softmc/i_aref_config/trfc_reg[27]_1[7]
    SLICE_X104Y119       FDRE                                         r  i_softmc/i_aref_config/trfc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.987     1.950    i_softmc/i_aref_config/c0_ddr4_ui_clk
    SLICE_X104Y119       FDRE                                         r  i_softmc/i_aref_config/trfc_reg[7]/C
                         clock pessimism              0.161     2.110    
    SLICE_X104Y119       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.166    i_softmc/i_aref_config/trfc_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.267%)  route 0.093ns (49.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.806ns (routing 0.127ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.142ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.806     1.944    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[10]
    SLICE_X98Y131        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.993 f  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=484, routed)         0.079     2.072    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/out
    SLICE_X99Y131        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.045     2.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_16__9/O
                         net (fo=1, routed)           0.014     2.131    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt[11]
    SLICE_X99Y131        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.977     1.940    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X99Y131        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[11]/C
                         clock pessimism              0.103     2.043    
    SLICE_X99Y131        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.099    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_softmc/i_instr_recv/instr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.818ns (routing 0.127ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.142ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.818     1.956    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X104Y120       FDRE                                         r  i_softmc/i_instr_recv/instr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.005 r  i_softmc/i_instr_recv/instr_r_reg[5]/Q
                         net (fo=2, routed)           0.164     2.169    i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X13Y24        RAMB36E2                                     r  i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.041     2.004    i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X13Y24        RAMB36E2                                     r  i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.103     2.107    
    RAMB36_X13Y24        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                      0.029     2.136    i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.818ns (routing 0.127ns, distribution 0.691ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.142ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.818     1.956    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X106Y163       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.005 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[3]/Q
                         net (fo=7, routed)           0.076     2.081    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[3]
    SLICE_X105Y163       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     2.111 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[5]_i_1/O
                         net (fo=1, routed)           0.016     2.127    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_0_in__0[5]
    SLICE_X105Y163       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.972     1.935    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X105Y163       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[5]/C
                         clock pessimism              0.103     2.038    
    SLICE_X105Y163       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.094    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.754ns (routing 0.127ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.142ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.754     1.892    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X86Y138        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.941 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[15]/Q
                         net (fo=1, routed)           0.080     2.021    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn[15]
    SLICE_X88Y138        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.066 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_16__2/O
                         net (fo=1, routed)           0.015     2.081    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_nxt[11]
    SLICE_X88Y138        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.927     1.890    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X88Y138        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[11]/C
                         clock pessimism              0.102     1.992    
    SLICE_X88Y138        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.048    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/bram_di_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.048ns (23.881%)  route 0.153ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.142ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.809     1.947    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/SYNC[0].sync_reg_reg[1]
    SLICE_X102Y173       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/bram_di_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y173       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.995 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/bram_di_reg[7]/Q
                         net (fo=1, routed)           0.153     2.148    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/dinb[7]
    RAMB36_X12Y34        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.019     1.982    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/clka
    RAMB36_X12Y34        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.103     2.085    
    RAMB36_X12Y34        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                      0.029     2.114    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 2.142 }
Period(ns):         4.284
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         4.284       2.575      RAMB36_X12Y34         u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         4.284       2.575      RAMB36_X12Y34         u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         4.284       2.575      RAMB36_X13Y24         i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         4.284       2.575      RAMB36_X13Y24         i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         4.284       2.575      RAMB36_X13Y25         i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         4.284       2.575      RAMB36_X13Y25         i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.709         4.284       2.575      RAMB18_X11Y68         u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         4.284       2.590      BITSLICE_RX_TX_X1Y52  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         4.284       2.590      BITSLICE_RX_TX_X1Y54  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         4.284       2.590      BITSLICE_RX_TX_X1Y55  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y5        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y3        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y3        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y5        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y7        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y7        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.854         2.142       1.288      RAMB36_X13Y24         i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK         n/a            0.854         2.142       1.288      RAMB36_X13Y24         i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK         n/a            0.854         2.142       1.288      RAMB36_X13Y25         i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         2.142       1.288      RAMB36_X12Y34         u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y3        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y3        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y5        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y7        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y7        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.499         2.142       0.643      PLLE3_ADV_X1Y5        u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.854         2.142       1.288      RAMB36_X12Y34         u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.854         2.142       1.288      RAMB36_X12Y34         u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK         n/a            0.854         2.142       1.288      RAMB36_X12Y34         u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.854         2.142       1.288      RAMB36_X13Y24         i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.268 }
Period(ns):         0.536
Sources:            { u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y13  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y14  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y15  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.536       0.162      PLLE3_ADV_X1Y3          u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.380      1.180      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.380      1.180      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.390      1.190      BITSLICE_CONTROL_X1Y13  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.391      1.191      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.394      1.194      BITSLICE_CONTROL_X1Y14  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.395      1.195      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.396      1.196      BITSLICE_CONTROL_X1Y15  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.397      1.197      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.502      1.302      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.503      1.303      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 2.142 }
Period(ns):         4.284
Sources:            { u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y52   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y54   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y55   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y56   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y57   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y58   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y60   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y61   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y62   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y63   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y63   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y76   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y89   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y102  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y57   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y62   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y70   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y75   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y83   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y88   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y62   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y75   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y88   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y101  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y52   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y52   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y54   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y55   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y56   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y56   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.268 }
Period(ns):         0.536
Sources:            { u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.536       0.141      BITSLICE_CONTROL_X1Y18  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.536       0.141      BITSLICE_CONTROL_X1Y19  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.536       0.141      BITSLICE_CONTROL_X1Y20  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.536       0.141      BITSLICE_CONTROL_X1Y21  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.536       0.141      BITSLICE_CONTROL_X1Y22  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.536       0.141      BITSLICE_CONTROL_X1Y23  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.536       0.162      PLLE3_ADV_X1Y5          u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y18  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y18  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y19  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y19  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y20  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y20  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y21  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y21  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y22  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y22  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y18  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y18  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y19  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y19  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y20  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y20  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y21  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y21  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y22  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.268       0.090      BITSLICE_CONTROL_X1Y22  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 2.142 }
Period(ns):         4.284
Sources:            { u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y120  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y122  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y124  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y129  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y130  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y131  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y132  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y134  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y135  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y136  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y141  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y154  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y122  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y135  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y136  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y148  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y122  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y130  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y132  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y134  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y124  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y132  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y139  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y145  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y152  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y120  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y129  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y130  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y130  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y131  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.268 }
Period(ns):         0.536
Sources:            { u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y25  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y26  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.536       0.141      BITSLICE_CONTROL_X1Y27  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.536       0.162      PLLE3_ADV_X1Y7          u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.268       0.090      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.374      1.174      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.374      1.174      BITSLICE_CONTROL_X1Y27  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.384      1.184      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.385      1.185      BITSLICE_CONTROL_X1Y26  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.388      1.188      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.389      1.189      BITSLICE_CONTROL_X1Y25  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.390      1.190      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.391      1.191      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.498      1.298      BITSLICE_CONTROL_X1Y27  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.499      1.299      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 2.142 }
Period(ns):         4.284
Sources:            { u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y182  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y184  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y185  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y186  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y187  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y188  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y190  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y191  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y192  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         4.284       1.124      BITSLICE_RX_TX_X1Y193  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y190  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y203  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y164  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y177  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y184  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y185  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y197  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y198  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y158  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y159  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y182  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y184  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y185  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y186  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y187  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y187  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y188  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y190  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y191  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.142       0.720      BITSLICE_RX_TX_X1Y191  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       14.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.796ns (28.327%)  route 2.014ns (71.673%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 20.735 - 17.136 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.835ns (routing 0.335ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.309ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.835     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X103Y182       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y182       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=12, routed)          0.329     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X103Y185       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     4.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
                         net (fo=5, routed)           0.378     4.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
    SLICE_X103Y185       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.185     4.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_3/O
                         net (fo=1, routed)           0.494     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_reg_0
    SLICE_X103Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_1/O
                         net (fo=23, routed)          0.419     5.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_0
    SLICE_X99Y185        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.099     5.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, routed)           0.371     6.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
    SLICE_X99Y185        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.185     6.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.023     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.608    20.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.130    20.606    
                         clock uncertainty           -0.066    20.539    
    SLICE_X99Y185        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    20.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         20.598    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 14.172    

Slack (MET) :             14.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.605ns (22.566%)  route 2.076ns (77.434%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 20.745 - 17.136 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.835ns (routing 0.335ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.309ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.835     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X103Y182       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y182       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=12, routed)          0.329     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X103Y185       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     4.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
                         net (fo=5, routed)           0.378     4.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
    SLICE_X103Y185       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.185     4.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_3/O
                         net (fo=1, routed)           0.494     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_reg_0
    SLICE_X103Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_1/O
                         net (fo=23, routed)          0.546     5.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_0
    SLICE_X102Y185       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     5.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.329     6.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X102Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.618    20.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.130    20.615    
                         clock uncertainty           -0.066    20.549    
    SLICE_X102Y184       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    20.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         20.501    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                 14.203    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.605ns (22.366%)  route 2.100ns (77.634%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 20.735 - 17.136 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    -0.061ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.835ns (routing 0.335ns, distribution 1.500ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.309ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.835     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X103Y182       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y182       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.731 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=12, routed)          0.329     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X103Y185       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     4.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
                         net (fo=5, routed)           0.378     4.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
    SLICE_X103Y185       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.185     4.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_3/O
                         net (fo=1, routed)           0.494     5.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_reg_0
    SLICE_X103Y185       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_normal_mode_i_1/O
                         net (fo=23, routed)          0.546     5.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_0
    SLICE_X102Y185       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     5.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.353     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X103Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.608    20.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.061    20.675    
                         clock uncertainty           -0.066    20.609    
    SLICE_X103Y184       FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    20.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         20.559    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 14.237    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.401ns (18.669%)  route 1.747ns (81.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 20.705 - 17.136 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.826     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=13, routed)          0.513     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy
    SLICE_X102Y184       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.638     4.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X108Y178       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.596     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.578    20.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.184    20.522    
                         clock uncertainty           -0.066    20.456    
    SLICE_X110Y175       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    20.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.401ns (18.669%)  route 1.747ns (81.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 20.705 - 17.136 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.826     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=13, routed)          0.513     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy
    SLICE_X102Y184       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.638     4.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X108Y178       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.596     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.578    20.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.184    20.522    
                         clock uncertainty           -0.066    20.456    
    SLICE_X110Y175       RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    20.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.401ns (18.669%)  route 1.747ns (81.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 20.705 - 17.136 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.826     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=13, routed)          0.513     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy
    SLICE_X102Y184       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.638     4.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X108Y178       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.596     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.578    20.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.184    20.522    
                         clock uncertainty           -0.066    20.456    
    SLICE_X110Y175       RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    20.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.401ns (18.669%)  route 1.747ns (81.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 20.705 - 17.136 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.826     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=13, routed)          0.513     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy
    SLICE_X102Y184       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.638     4.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X108Y178       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.596     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.578    20.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.184    20.522    
                         clock uncertainty           -0.066    20.456    
    SLICE_X110Y175       RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    20.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.401ns (18.669%)  route 1.747ns (81.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 20.705 - 17.136 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.826     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=13, routed)          0.513     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy
    SLICE_X102Y184       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.638     4.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X108Y178       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.596     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.578    20.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.184    20.522    
                         clock uncertainty           -0.066    20.456    
    SLICE_X110Y175       RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404    20.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.401ns (18.669%)  route 1.747ns (81.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 20.705 - 17.136 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.826     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=13, routed)          0.513     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy
    SLICE_X102Y184       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.638     4.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X108Y178       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.596     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.578    20.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.184    20.522    
                         clock uncertainty           -0.066    20.456    
    SLICE_X110Y175       RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404    20.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.401ns (18.669%)  route 1.747ns (81.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 20.705 - 17.136 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.826     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=13, routed)          0.513     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy
    SLICE_X102Y184       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.638     4.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X108Y178       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.596     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.578    20.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.184    20.522    
                         clock uncertainty           -0.066    20.456    
    SLICE_X110Y175       RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404    20.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 14.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.094ns (49.474%)  route 0.096ns (50.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.755ns (routing 0.127ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.755     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X110Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y178       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.082     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X108Y178       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.045     2.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i_/O
                         net (fo=1, routed)           0.014     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i__n_0
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.912     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.114     1.989    
    SLICE_X108Y178       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.755ns (routing 0.127ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.142ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.755     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X110Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y178       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.145     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.914     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.114     1.991    
    SLICE_X108Y178       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.753     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.152     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH0
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.899     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X110Y175       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.114     1.976    
    SLICE_X110Y175       RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 8.568 }
Period(ns):         17.136
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         17.136      15.757     BUFGCE_X1Y51    u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         17.136      15.800     SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         8.568       7.900      SLICE_X110Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.916ns (16.093%)  route 4.776ns (83.907%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 12.209 - 8.568 ) 
    Source Clock Delay      (SCD):    3.728ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.946     3.728    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y113       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.846 f  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=29, routed)          0.451     4.297    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[3]
    SLICE_X102Y120       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     4.502 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.264     4.766    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X103Y120       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.896 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.142     5.038    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X103Y119       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.170 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.276     5.446    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X101Y118       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     5.564 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.666     8.230    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_16_sn_1
    SLICE_X86Y200        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     8.270 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_4/O
                         net (fo=1, routed)           0.948     9.218    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_4_n_0
    SLICE_X86Y141        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     9.391 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/O
                         net (fo=1, routed)           0.029     9.420    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1_n_0
    SLICE_X86Y141        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.650    12.209    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y141        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/C
                         clock pessimism             -0.184    12.026    
                         clock uncertainty           -0.060    11.965    
    SLICE_X86Y141        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.024    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.903ns (16.177%)  route 4.679ns (83.823%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 12.209 - 8.568 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.335ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.920     3.702    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y115       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.818 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=34, routed)          0.639     4.457    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X99Y120        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.214     4.856    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17_n_0
    SLICE_X102Y120       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.988 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.233     5.221    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X103Y118       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.393 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.282     5.675    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X103Y118       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.745 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.481     8.226    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_7_sn_1
    SLICE_X86Y185        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     8.266 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_4/O
                         net (fo=1, routed)           0.803     9.069    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_4_n_0
    SLICE_X86Y141        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     9.257 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.027     9.284    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X86Y141        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.650    12.209    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y141        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism             -0.184    12.026    
                         clock uncertainty           -0.060    11.965    
    SLICE_X86Y141        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.024    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 0.755ns (13.557%)  route 4.814ns (86.443%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 12.205 - 8.568 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.335ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.309ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.920     3.702    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y115       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.818 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=34, routed)          0.639     4.457    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X99Y120        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.214     4.856    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17_n_0
    SLICE_X102Y120       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.988 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.233     5.221    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X103Y118       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.393 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.282     5.675    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X103Y118       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.745 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.718     8.463    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_7_sn_1
    SLICE_X86Y200        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     8.503 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_4/O
                         net (fo=1, routed)           0.699     9.202    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_4_n_0
    SLICE_X86Y155        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     9.242 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/O
                         net (fo=1, routed)           0.029     9.271    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1_n_0
    SLICE_X86Y155        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.646    12.205    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y155        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism             -0.184    12.022    
                         clock uncertainty           -0.060    11.961    
    SLICE_X86Y155        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.020    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.950ns (17.476%)  route 4.486ns (82.524%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 12.198 - 8.568 ) 
    Source Clock Delay      (SCD):    3.728ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.309ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.946     3.728    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y113       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.846 f  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=29, routed)          0.451     4.297    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[3]
    SLICE_X102Y120       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     4.502 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.264     4.766    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X103Y120       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.896 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.142     5.038    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X103Y119       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.170 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.276     5.446    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X101Y118       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     5.564 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.561     8.125    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_16_sn_1
    SLICE_X86Y194        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     8.257 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_4/O
                         net (fo=1, routed)           0.765     9.022    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_4_n_0
    SLICE_X86Y154        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.115     9.137 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.027     9.164    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.639    12.198    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y154        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.184    12.015    
                         clock uncertainty           -0.060    11.954    
    SLICE_X86Y154        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.013    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.900ns (16.511%)  route 4.551ns (83.489%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 12.198 - 8.568 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.335ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.309ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.920     3.702    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y115       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.818 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=34, routed)          0.639     4.457    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X99Y120        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.214     4.856    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17_n_0
    SLICE_X102Y120       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.988 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.233     5.221    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X103Y118       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.393 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.282     5.675    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X103Y118       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.745 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.483     8.228    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_7_sn_1
    SLICE_X86Y185        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     8.268 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_4/O
                         net (fo=1, routed)           0.671     8.939    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_4_n_0
    SLICE_X86Y150        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     9.124 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1/O
                         net (fo=1, routed)           0.029     9.153    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1_n_0
    SLICE_X86Y150        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.639    12.198    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y150        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/C
                         clock pessimism             -0.184    12.015    
                         clock uncertainty           -0.060    11.954    
    SLICE_X86Y150        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.013    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.022ns (18.894%)  route 4.387ns (81.106%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 12.205 - 8.568 ) 
    Source Clock Delay      (SCD):    3.728ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.309ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.946     3.728    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y113       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.846 f  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=29, routed)          0.451     4.297    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[3]
    SLICE_X102Y120       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     4.502 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.264     4.766    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X103Y120       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.896 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.142     5.038    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X103Y119       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.170 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.276     5.446    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X101Y118       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     5.564 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.563     8.127    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_16_sn_1
    SLICE_X86Y194        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     8.259 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_4/O
                         net (fo=1, routed)           0.665     8.924    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_4_n_0
    SLICE_X86Y155        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     9.111 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.026     9.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X86Y155        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.646    12.205    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y155        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism             -0.184    12.022    
                         clock uncertainty           -0.060    11.961    
    SLICE_X86Y155        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.019    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.916ns (16.919%)  route 4.498ns (83.081%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 12.221 - 8.568 ) 
    Source Clock Delay      (SCD):    3.728ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.309ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.946     3.728    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y113       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.846 f  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=29, routed)          0.451     4.297    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[3]
    SLICE_X102Y120       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     4.502 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.264     4.766    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_12_n_0
    SLICE_X103Y120       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.896 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.142     5.038    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X103Y119       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.170 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.276     5.446    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X101Y118       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     5.564 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.668     8.232    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_16_sn_1
    SLICE_X86Y200        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     8.273 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_4/O
                         net (fo=1, routed)           0.670     8.943    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_4_n_0
    SLICE_X87Y168        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     9.115 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/O
                         net (fo=1, routed)           0.027     9.142    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1_n_0
    SLICE_X87Y168        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.662    12.221    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X87Y168        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/C
                         clock pessimism             -0.184    12.038    
                         clock uncertainty           -0.060    11.977    
    SLICE_X87Y168        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.037    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.919ns (16.890%)  route 4.522ns (83.110%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 12.223 - 8.568 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.335ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.309ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.920     3.702    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y115       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.818 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=34, routed)          0.639     4.457    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X99Y120        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.214     4.856    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17_n_0
    SLICE_X102Y120       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.988 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.233     5.221    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X103Y118       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.393 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.282     5.675    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X103Y118       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.745 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.608     8.353    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_7_sn_1
    SLICE_X86Y196        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     8.424 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_4/O
                         net (fo=1, routed)           0.517     8.941    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_4_n_0
    SLICE_X87Y168        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     9.114 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_1/O
                         net (fo=1, routed)           0.029     9.143    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_1_n_0
    SLICE_X87Y168        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.664    12.223    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X87Y168        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/C
                         clock pessimism             -0.184    12.040    
                         clock uncertainty           -0.060    11.979    
    SLICE_X87Y168        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.038    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.934ns (17.445%)  route 4.420ns (82.555%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 12.198 - 8.568 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.335ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.309ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.920     3.702    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y115       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.818 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=34, routed)          0.639     4.457    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X99Y120        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.214     4.856    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17_n_0
    SLICE_X102Y120       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.988 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.233     5.221    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X103Y118       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.393 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.282     5.675    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X103Y118       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.745 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.222     7.967    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_7_sn_1
    SLICE_X86Y195        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     8.155 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_4/O
                         net (fo=1, routed)           0.803     8.958    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_4_n_0
    SLICE_X86Y150        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     9.029 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.027     9.056    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X86Y150        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.639    12.198    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y150        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism             -0.184    12.015    
                         clock uncertainty           -0.060    11.954    
    SLICE_X86Y150        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.013    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.568ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.785ns (14.667%)  route 4.567ns (85.333%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 12.207 - 8.568 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.335ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.920     3.702    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X104Y115       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.818 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=34, routed)          0.639     4.457    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X99Y120        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.214     4.856    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_17_n_0
    SLICE_X102Y120       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.988 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.233     5.221    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X103Y118       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.393 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.282     5.675    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X103Y118       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.745 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.608     8.353    u_ddr4_0/inst/u_mig_ddr4_phy/inst/io_address_riuclk_7_sn_1
    SLICE_X86Y196        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     8.423 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_4/O
                         net (fo=1, routed)           0.562     8.985    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_4_n_0
    SLICE_X86Y163        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     9.025 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.029     9.054    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X86Y163        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.648    12.207    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X86Y163        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism             -0.184    12.024    
                         clock uncertainty           -0.060    11.963    
    SLICE_X86Y163        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.022    u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  2.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.824ns (routing 0.127ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.142ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.824     1.962    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X99Y107        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.010 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=1, routed)           0.071     2.081    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Sleep_Decode
    SLICE_X98Y107        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     2.111 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup0/O
                         net (fo=1, routed)           0.016     2.127    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup0__0
    SLICE_X98Y107        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.975     1.938    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X98Y107        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
                         clock pessimism              0.102     2.040    
    SLICE_X98Y107        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.096    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.095ns (50.802%)  route 0.092ns (49.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.823ns (routing 0.127ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.142ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.823     1.961    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X109Y97        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.010 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=49, routed)          0.077     2.087    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[0]_0[10]
    SLICE_X110Y97        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.046     2.133 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_HW_BS.Using_BitField.mem_mask1[12]_i_1/O
                         net (fo=1, routed)           0.015     2.148    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[0]_0[18]
    SLICE_X110Y97        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.995     1.958    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X110Y97        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[12]/C
                         clock pessimism              0.103     2.060    
    SLICE_X110Y97        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.116    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.096ns (52.747%)  route 0.086ns (47.253%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.823ns (routing 0.127ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.142ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.823     1.961    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X103Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.010 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[4]/Q
                         net (fo=1, routed)           0.072     2.082    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[4]
    SLICE_X102Y104       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.097 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.097    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_5_n_0
    SLICE_X102Y104       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     2.129 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2/O[3]
                         net (fo=1, routed)           0.014     2.143    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[28]
    SLICE_X102Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.988     1.951    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X102Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]/C
                         clock pessimism              0.103     2.053    
    SLICE_X102Y104       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.109    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.813ns (routing 0.127ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.142ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.813     1.951    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X100Y103       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y103       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.999 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/Q
                         net (fo=1, routed)           0.069     2.068    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/ex_is_multi_instr2
    SLICE_X100Y104       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.083 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/mem_is_multi_or_load_instr_i_1/O
                         net (fo=1, routed)           0.016     2.099    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr0
    SLICE_X100Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.981     1.944    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X100Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/C
                         clock pessimism              0.066     2.009    
    SLICE_X100Y104       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.065    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.097ns (53.889%)  route 0.083ns (46.111%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.822ns (routing 0.127ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.142ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.822     1.960    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X103Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.008 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[1]/Q
                         net (fo=1, routed)           0.070     2.078    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[1]
    SLICE_X102Y104       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     2.093 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_2/O
                         net (fo=1, routed)           0.001     2.094    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_2_n_0
    SLICE_X102Y104       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.034     2.128 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2/O[6]
                         net (fo=1, routed)           0.012     2.140    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[31]
    SLICE_X102Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.985     1.948    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X102Y104       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[1]/C
                         clock pessimism              0.103     2.050    
    SLICE_X102Y104       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.106    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.142ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.786     1.924    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X97Y120        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.973 r  u_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[25]/Q
                         net (fo=1, routed)           0.197     2.170    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Read_Data[25]
    SLICE_X97Y112        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.955     1.918    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X97Y112        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[25]/C
                         clock pessimism              0.161     2.078    
    SLICE_X97Y112        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.134    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.096ns (53.631%)  route 0.083ns (46.369%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.825ns (routing 0.127ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.142ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.825     1.963    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X103Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.012 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[19]/Q
                         net (fo=1, routed)           0.072     2.084    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[19]
    SLICE_X102Y102       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     2.099 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_4/O
                         net (fo=1, routed)           0.001     2.100    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_4_n_0
    SLICE_X102Y102       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     2.132 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[4]
                         net (fo=1, routed)           0.010     2.142    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[13]
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.983     1.946    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/C
                         clock pessimism              0.103     2.048    
    SLICE_X102Y102       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.104    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.096ns (52.747%)  route 0.086ns (47.253%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.826ns (routing 0.127ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.142ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.826     1.964    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X103Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.013 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[20]/Q
                         net (fo=1, routed)           0.072     2.085    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[20]
    SLICE_X102Y102       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.100 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.100    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_5_n_0
    SLICE_X102Y102       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     2.132 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[3]
                         net (fo=1, routed)           0.014     2.146    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[12]
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.986     1.949    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]/C
                         clock pessimism              0.103     2.051    
    SLICE_X102Y102       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.107    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.097ns (53.889%)  route 0.083ns (46.111%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.825ns (routing 0.127ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.142ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.825     1.963    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X103Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.011 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[17]/Q
                         net (fo=1, routed)           0.070     2.081    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[17]
    SLICE_X102Y102       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     2.096 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_2/O
                         net (fo=1, routed)           0.001     2.097    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_2_n_0
    SLICE_X102Y102       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.034     2.131 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[6]
                         net (fo=1, routed)           0.012     2.143    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[15]
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.983     1.946    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[17]/C
                         clock pessimism              0.103     2.048    
    SLICE_X102Y102       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.104    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.095ns (52.486%)  route 0.086ns (47.514%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.825ns (routing 0.127ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.142ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.825     1.963    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X103Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.011 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[16]/Q
                         net (fo=1, routed)           0.072     2.083    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[16]
    SLICE_X102Y102       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.098 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.098    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_1_n_0
    SLICE_X102Y102       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.032     2.130 r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[7]
                         net (fo=1, routed)           0.014     2.144    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[16]
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.983     1.946    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X102Y102       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/C
                         clock pessimism              0.103     2.048    
    SLICE_X102Y102       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.104    u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 4.284 }
Period(ns):         8.568
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         8.568       3.568      BITSLICE_CONTROL_X1Y13  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y10  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y11  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y12  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y13  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y13  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y14  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y15  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y18  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y21  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y28  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         4.284       2.034      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.043       0.831      BITSLICE_CONTROL_X1Y31  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.042       0.832      BITSLICE_CONTROL_X1Y24  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.040       0.834      BITSLICE_CONTROL_X1Y30  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.040       0.834      BITSLICE_CONTROL_X1Y25  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.039       0.835      BITSLICE_CONTROL_X1Y15  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.038       0.836      BITSLICE_CONTROL_X1Y8   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.036       0.838      BITSLICE_CONTROL_X1Y9   u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.036       0.838      BITSLICE_CONTROL_X1Y29  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.036       0.838      BITSLICE_CONTROL_X1Y14  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.874         1.035       0.839      BITSLICE_CONTROL_X1Y26  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.457ns (16.246%)  route 2.356ns (83.754%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 36.321 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.584     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X109Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.571    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.478    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X109Y175       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    36.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.457ns (16.246%)  route 2.356ns (83.754%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 36.321 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.584     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X109Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.571    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.478    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X109Y175       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    36.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.457ns (16.246%)  route 2.356ns (83.754%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 36.321 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.584     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X109Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.571    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.478    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X109Y175       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    36.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.457ns (16.564%)  route 2.302ns (83.436%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.530     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X110Y174       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.572    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y174       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.478    36.800    
                         clock uncertainty           -0.035    36.765    
    SLICE_X110Y174       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.457ns (16.564%)  route 2.302ns (83.436%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.530     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X110Y174       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.572    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y174       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.478    36.800    
                         clock uncertainty           -0.035    36.765    
    SLICE_X110Y174       FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.457ns (16.582%)  route 2.299ns (83.418%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.527     6.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.572    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.478    36.800    
                         clock uncertainty           -0.035    36.765    
    SLICE_X111Y175       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.457ns (16.582%)  route 2.299ns (83.418%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.527     6.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.572    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.478    36.800    
                         clock uncertainty           -0.035    36.765    
    SLICE_X111Y175       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.457ns (16.582%)  route 2.299ns (83.418%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.527     6.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.572    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.478    36.800    
                         clock uncertainty           -0.035    36.765    
    SLICE_X111Y175       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.457ns (16.582%)  route 2.299ns (83.418%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.527     6.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.572    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y175       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.478    36.800    
                         clock uncertainty           -0.035    36.765    
    SLICE_X111Y175       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.457ns (16.618%)  route 2.293ns (83.382%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 36.321 - 33.000 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.335ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.309ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.808     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y181       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.124     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X109Y175       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.648     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X112Y179       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.152     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.521     6.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X109Y176       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.571    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y176       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism              0.478    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X109Y176       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    36.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 29.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      0.764ns (routing 0.127ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.142ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.764     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X102Y186       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y186       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.097     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X102Y187       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.926     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X102Y187       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                         clock pessimism             -0.474     1.862    
    SLICE_X102Y187       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.094ns (50.538%)  route 0.092ns (49.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.780ns (routing 0.127ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.142ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.780     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X107Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y185       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/Q
                         net (fo=2, routed)           0.076     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[28]
    SLICE_X108Y185       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.016     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X108Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.941     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X108Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                         clock pessimism             -0.436     1.915    
    SLICE_X108Y185       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.049ns (35.507%)  route 0.089ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.142ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.737     1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y176       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y176       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.089     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X101Y174       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.877     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X101Y174       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -0.470     1.817    
    SLICE_X101Y174       RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.886%)  route 0.100ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      0.732ns (routing 0.127ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.732     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y177       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.100     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X101Y179       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.878     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X101Y179       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.470     1.818    
    SLICE_X101Y179       RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.065     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.063ns (33.871%)  route 0.123ns (66.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.771ns (routing 0.127ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.142ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.771     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X104Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y188       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.107     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[2]
    SLICE_X102Y187       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.016     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0_n_0
    SLICE_X102Y187       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.926     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X102Y187       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.436     1.900    
    SLICE_X102Y187       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.086ns (30.605%)  route 0.195ns (69.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.142ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.750     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X112Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y179       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=9, routed)           0.184     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X111Y180       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     2.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/O
                         net (fo=1, routed)           0.011     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[0]
    SLICE_X111Y180       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.948     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y180       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.385     1.973    
    SLICE_X111Y180       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.142ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.787     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X109Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y185       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=33, routed)          0.074     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X109Y184       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1/O
                         net (fo=1, routed)           0.012     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[17]
    SLICE_X109Y184       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X109Y184       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
                         clock pessimism             -0.474     1.879    
    SLICE_X109Y184       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.063ns (44.056%)  route 0.080ns (55.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.142ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.786     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y189       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y189       FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/Q
                         net (fo=1, routed)           0.068     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[20]
    SLICE_X109Y189       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1/O
                         net (fo=1, routed)           0.012     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1_n_0
    SLICE_X109Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.945     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                         clock pessimism             -0.487     1.868    
    SLICE_X109Y189       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.142ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.786     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/Q
                         net (fo=1, routed)           0.067     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[14]
    SLICE_X109Y188       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[13]_i_1/O
                         net (fo=1, routed)           0.015     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[13]_i_1_n_0
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.945     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
                         clock pessimism             -0.487     1.868    
    SLICE_X109Y188       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      0.769ns (routing 0.127ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.142ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.769     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X104Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y188       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.092     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X104Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.911     2.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X104Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -0.474     1.847    
    SLICE_X104Y189       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y52    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X101Y174  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        8.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.433ns (24.056%)  route 1.367ns (75.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.711ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.644ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.958     2.732    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]_0
    SLICE_X138Y28        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y28        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.849 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.544     3.393    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7][2]
    SLICE_X138Y40        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.565 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_3/O
                         net (fo=2, routed)           0.778     4.343    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/in8
    SLICE_X138Y94        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     4.487 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.045     4.532    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus_n_0
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.766    12.317    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.290    12.607    
                         clock uncertainty           -0.035    12.571    
    SLICE_X138Y94        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.633    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.405ns (23.103%)  route 1.348ns (76.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.711ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.644ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.958     2.732    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]_0
    SLICE_X138Y28        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y28        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.849 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.544     3.393    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7][2]
    SLICE_X138Y40        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.565 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_3/O
                         net (fo=2, routed)           0.778     4.343    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/in8
    SLICE_X138Y94        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     4.459 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.026     4.485    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus_n_1
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.766    12.317    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.290    12.607    
                         clock uncertainty           -0.035    12.571    
    SLICE_X138Y94        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.629    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.652ns (38.466%)  route 1.043ns (61.534%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 12.313 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.711ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.644ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         2.003     2.777    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[0]_0
    SLICE_X138Y81        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y81        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.894 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.264     3.158    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_2_0[3]
    SLICE_X138Y80        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     3.330 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_3/O
                         net (fo=1, routed)           0.378     3.708    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_3_n_0
    SLICE_X138Y88        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.896 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_2/O
                         net (fo=2, routed)           0.374     4.270    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/fsm2__0
    SLICE_X137Y94        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.445 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[2]_i_1/O
                         net (fo=1, routed)           0.027     4.472    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_0
    SLICE_X137Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.762    12.313    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X137Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.336    12.649    
                         clock uncertainty           -0.035    12.614    
    SLICE_X137Y94        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.673    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  8.201    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.603ns (35.914%)  route 1.076ns (64.086%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.711ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.644ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.998     2.772    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X138Y95        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y95        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.889 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.471     3.360    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[0]
    SLICE_X139Y86        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     3.476 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.171     3.647    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_1
    SLICE_X139Y86        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     3.824 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.399     4.223    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/txsync_done_a__6
    SLICE_X138Y94        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     4.416 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.035     4.451    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.766    12.317    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.398    12.715    
                         clock uncertainty           -0.035    12.680    
    SLICE_X138Y94        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.743    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.582ns (35.337%)  route 1.065ns (64.663%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.711ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.644ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.998     2.772    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X138Y95        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y95        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.889 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.471     3.360    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[0]
    SLICE_X139Y86        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     3.476 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.171     3.647    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_1
    SLICE_X139Y86        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     3.824 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.396     4.220    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/txsync_done_a__6
    SLICE_X138Y94        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.392 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.027     4.419    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_1
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.764    12.315    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.399    12.713    
                         clock uncertainty           -0.035    12.678    
    SLICE_X138Y94        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.738    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.654ns (42.275%)  route 0.893ns (57.725%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.711ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.644ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.985     2.759    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X137Y91        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y91        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.877 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.197     3.074    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X137Y89        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.262 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[2]_i_3/O
                         net (fo=2, routed)           0.386     3.648    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[1]
    SLICE_X136Y90        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     3.862 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[4].sync_cell_i/FSM_onehot_fsm[2]_i_2/O
                         net (fo=2, routed)           0.273     4.135    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[4].sync_cell_i/cplllock_a__6
    SLICE_X136Y93        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.134     4.269 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[4].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.037     4.306    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock_n_0
    SLICE_X136Y93        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.750    12.301    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y93        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.337    12.638    
                         clock uncertainty           -0.035    12.602    
    SLICE_X136Y93        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    12.663    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.517ns (34.909%)  route 0.964ns (65.091%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.711ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.644ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         2.003     2.777    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[0]_0
    SLICE_X138Y81        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y81        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.894 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.264     3.158    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_2_0[3]
    SLICE_X138Y80        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     3.330 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_3/O
                         net (fo=1, routed)           0.378     3.708    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_3_n_0
    SLICE_X138Y88        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.896 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[3]_i_2/O
                         net (fo=2, routed)           0.296     4.192    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/fsm2__0
    SLICE_X138Y94        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     4.232 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.026     4.258    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone_n_0
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.764    12.315    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.336    12.651    
                         clock uncertainty           -0.035    12.616    
    SLICE_X138Y94        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.676    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.619ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.628ns (48.872%)  route 0.657ns (51.128%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.711ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.644ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.985     2.759    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X137Y91        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y91        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.877 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.197     3.074    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X137Y89        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.262 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[2]_i_3/O
                         net (fo=2, routed)           0.265     3.527    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[0]
    SLICE_X136Y90        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     3.699 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[7].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.160     3.859    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[7].sync_cell_i/fsm24_out
    SLICE_X136Y93        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.009 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[7].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.035     4.044    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock_n_1
    SLICE_X136Y93        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.750    12.301    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y93        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.337    12.638    
                         clock uncertainty           -0.035    12.602    
    SLICE_X136Y93        FDPE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.619    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.454ns (40.500%)  route 0.667ns (59.500%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.711ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.644ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         2.003     2.777    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y90        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.894 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.486     3.380    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[3]
    SLICE_X135Y90        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.568 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.146     3.714    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X134Y90        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.863 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.035     3.898    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X134Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.747    12.298    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X134Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.337    12.634    
                         clock uncertainty           -0.035    12.599    
    SLICE_X134Y90        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.437ns (39.872%)  route 0.659ns (60.128%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.711ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.644ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         2.003     2.777    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y90        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.894 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.486     3.380    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[3]
    SLICE_X135Y90        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.568 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.146     3.714    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X134Y90        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     3.846 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.027     3.873    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X134Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.747    12.298    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X134Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.337    12.634    
                         clock uncertainty           -0.035    12.599    
    SLICE_X134Y90        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.658    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                  8.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      0.892ns (routing 0.363ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.412ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.892     1.189    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X139Y94        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y94        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.237 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.165     1.402    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X139Y94        SRL16E                                       r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.068     1.500    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X139Y94        SRL16E                                       r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.270     1.230    
    SLICE_X139Y94        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.350    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.412ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y90        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=6, routed)           0.034     1.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X136Y90        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.283 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     1.299    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.060     1.492    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.302     1.190    
    SLICE_X136Y90        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.246    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.894ns (routing 0.363ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.894     1.191    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X137Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y94        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.240 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           0.035     1.275    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/Q[1]
    SLICE_X137Y94        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.290 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[2]_i_1/O
                         net (fo=1, routed)           0.016     1.306    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_0
    SLICE_X137Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X137Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.300     1.196    
    SLICE_X137Y94        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.252    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      0.893ns (routing 0.363ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.893     1.190    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y94        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.239 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.040     1.279    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X138Y94        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     1.294 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     1.306    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt[0]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.302     1.194    
    SLICE_X138Y94        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.250    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.892ns (routing 0.363ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.412ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.892     1.189    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X139Y94        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y94        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.237 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.040     1.277    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X139Y94        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     1.293 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     1.309    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X139Y94        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.062     1.494    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X139Y94        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.301     1.193    
    SLICE_X139Y94        FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.249    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.104ns (67.532%)  route 0.050ns (32.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      0.893ns (routing 0.363ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.412ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.893     1.190    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y94        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.239 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.039     1.278    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_0[0]
    SLICE_X138Y94        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.055     1.333 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.011     1.344    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.067     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.271     1.228    
    SLICE_X138Y94        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.284    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.063ns (52.066%)  route 0.058ns (47.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      0.893ns (routing 0.363ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.893     1.190    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y94        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.238 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.042     1.280    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/Q[1]
    SLICE_X138Y94        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.295 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.016     1.311    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_1
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.302     1.194    
    SLICE_X138Y94        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.250    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.078ns (60.465%)  route 0.051ns (39.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      0.893ns (routing 0.363ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.893     1.190    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y94        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.238 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/Q
                         net (fo=4, routed)           0.037     1.275    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/Q[1]
    SLICE_X138Y94        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.305 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.014     1.319    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone_n_0
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.302     1.194    
    SLICE_X138Y94        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.250    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.086ns (65.649%)  route 0.045ns (34.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      0.883ns (routing 0.363ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.412ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.883     1.180    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y93        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y93        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.228 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=3, routed)           0.033     1.261    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[4].sync_cell_i/Q[1]
    SLICE_X136Y93        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     1.299 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[4].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.012     1.311    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock_n_0
    SLICE_X136Y93        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.046     1.478    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y93        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.294     1.184    
    SLICE_X136Y93        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.240    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      0.895ns (routing 0.363ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.412ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.895     1.192    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y94        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.240 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/Q
                         net (fo=2, routed)           0.034     1.274    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/Q[2]
    SLICE_X138Y94        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.038     1.312 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.013     1.325    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus_n_0
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.067     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism             -0.302     1.197    
    SLICE_X138Y94        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.253    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y5  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y6  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X1Y29       EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X139Y94       EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.364ns (25.000%)  route 1.092ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 6.266 - 4.000 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.803ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.728ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.154     2.551    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[2])
                                                      0.364     2.915 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEENABLEL[2]
                         net (fo=1, routed)           1.092     4.007    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/wen_i[2]
    RAMB18_X16Y10        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.937     6.266    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y10        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.201     6.467    
                         clock uncertainty           -0.035     6.431    
    RAMB18_X16Y10        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462     5.969    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.308ns (23.002%)  route 1.031ns (76.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 6.268 - 4.000 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.803ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.728ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.154     2.551    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADENABLEL[0])
                                                      0.308     2.859 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADENABLEL[0]
                         net (fo=1, routed)           1.031     3.890    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/ren_i[0]
    RAMB18_X16Y8         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.939     6.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y8         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.201     6.469    
                         clock uncertainty           -0.035     6.433    
    RAMB18_X16Y8         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462     5.971    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          5.971    
                         arrival time                          -3.890    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.319ns (23.717%)  route 1.026ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 6.278 - 4.000 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.803ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.728ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.154     2.551    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADENABLEL[1])
                                                      0.319     2.870 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADENABLEL[1]
                         net (fo=1, routed)           1.026     3.896    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/ren_i[1]
    RAMB18_X16Y9         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.949     6.278    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.201     6.479    
                         clock uncertainty           -0.035     6.443    
    RAMB18_X16Y9         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ENBWREN)
                                                     -0.462     5.981    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.317ns (24.403%)  route 0.982ns (75.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 6.288 - 4.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.803ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.728ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.164     2.561    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEENABLE[0])
                                                      0.317     2.878 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMWRITEENABLE[0]
                         net (fo=1, routed)           0.982     3.860    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/MIREQUESTRAMWRITEENABLE[0]
    RAMB18_X16Y2         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.959     6.288    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y2         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.201     6.489    
                         clock uncertainty           -0.035     6.453    
    RAMB18_X16Y2         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462     5.991    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.317ns (24.460%)  route 0.979ns (75.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 6.274 - 4.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 0.803ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.728ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.145     2.542    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[6])
                                                      0.317     2.859 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSBU[6]
                         net (fo=2, routed)           0.979     3.838    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr3_i[6]
    RAMB18_X16Y15        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.945     6.274    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y15        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.201     6.475    
                         clock uncertainty           -0.035     6.439    
    RAMB18_X16Y15        RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.439     6.000    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.317ns (24.441%)  route 0.980ns (75.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 6.270 - 4.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 0.803ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.728ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.145     2.542    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[6])
                                                      0.317     2.859 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSBU[6]
                         net (fo=2, routed)           0.980     3.839    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr3_i[6]
    RAMB18_X16Y14        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.941     6.270    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y14        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.201     6.471    
                         clock uncertainty           -0.035     6.435    
    RAMB18_X16Y14        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.433     6.002    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -3.839    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[72]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.424ns (24.766%)  route 1.288ns (75.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 6.221 - 4.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.803ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.728ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.281     2.678    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.424     3.102 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[0]
                         net (fo=1, routed)           1.288     4.390    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[72]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[72]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.892     6.221    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.201     6.422    
                         clock uncertainty           -0.035     6.386    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[72])
                                                      0.190     6.576    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/DINADIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.311ns (23.704%)  route 1.001ns (76.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 6.265 - 4.000 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.803ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.728ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.154     2.551    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[64])
                                                      0.311     2.862 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEDATAL[64]
                         net (fo=1, routed)           1.001     3.863    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_wdata_i[57]
    RAMB18_X16Y11        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.936     6.265    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y11        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.201     6.466    
                         clock uncertainty           -0.035     6.430    
    RAMB18_X16Y11        RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[9])
                                                     -0.379     6.051    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.051    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[103]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.391ns (23.260%)  route 1.290ns (76.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 6.221 - 4.000 ) 
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.803ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.728ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.279     2.676    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y4         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y4         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[12])
                                                      0.391     3.067 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTBDOUT[12]
                         net (fo=1, routed)           1.290     4.357    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[103]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[103]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.892     6.221    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.201     6.422    
                         clock uncertainty           -0.035     6.386    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[103])
                                                      0.180     6.566    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.322ns (27.381%)  route 0.854ns (72.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 6.265 - 4.000 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.803ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.728ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.154     2.551    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[3])
                                                      0.322     2.873 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSBL[3]
                         net (fo=2, routed)           0.854     3.727    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr1_i[3]
    RAMB18_X16Y11        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.936     6.265    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y11        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.201     6.466    
                         clock uncertainty           -0.035     6.430    
    RAMB18_X16Y11        RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.494     5.936    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          5.936    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                  2.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[27]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.143ns (38.859%)  route 0.225ns (61.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.004ns (routing 0.413ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.004     1.122    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y9         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[24])
                                                      0.143     1.265 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[24]
                         net (fo=1, routed)           0.225     1.490    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[27]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[27])
                                                      0.305     1.460    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.144ns (38.503%)  route 0.230ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.006ns (routing 0.413ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.006     1.124    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[31])
                                                      0.144     1.268 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[31]
                         net (fo=1, routed)           0.230     1.498    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[106]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[106])
                                                      0.312     1.467    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[84]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.143ns (38.859%)  route 0.225ns (61.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.006ns (routing 0.413ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.006     1.124    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.143     1.267 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[11]
                         net (fo=1, routed)           0.225     1.492    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[84]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[84]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[84])
                                                      0.306     1.461    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.727%)  route 0.231ns (61.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.002ns (routing 0.413ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.120    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y9         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.146     1.266 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.231     1.497    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[40]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[40])
                                                      0.311     1.466    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.500%)  route 0.235ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.002ns (routing 0.413ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.120    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y4         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y4         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.141     1.261 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.235     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[98]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[98])
                                                      0.308     1.463    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[94]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.138ns (37.398%)  route 0.231ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.001ns (routing 0.413ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.001     1.119    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y13        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y13        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.138     1.257 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.231     1.488    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[94]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[94]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[94])
                                                      0.300     1.455    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[86]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.140ns (37.940%)  route 0.229ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.002ns (routing 0.413ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.002     1.120    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y4         RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y4         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[13])
                                                      0.140     1.260 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[13]
                         net (fo=1, routed)           0.229     1.489    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[86]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[86]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[86])
                                                      0.300     1.455    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.135ns (39.941%)  route 0.203ns (60.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.006ns (routing 0.413ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.006     1.124    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y15        RAMB18E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y15        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.135     1.259 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.203     1.462    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[127]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[127])
                                                      0.272     1.427    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[73]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.137ns (36.533%)  route 0.238ns (63.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.006ns (routing 0.413ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.006     1.124    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.137     1.261 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[1]
                         net (fo=1, routed)           0.238     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[73]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[73]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[73])
                                                      0.308     1.463    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[118]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.138ns (37.912%)  route 0.226ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.004ns (routing 0.413ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.466ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.004     1.122    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.138     1.260 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[9]
                         net (fo=1, routed)           0.226     1.486    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[118]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[118]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.147     1.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.157     1.155    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[118])
                                                      0.295     1.450    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         4.000       2.039      RAMB18_X16Y15  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         4.000       2.039      RAMB18_X16Y15  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK                n/a               1.961         4.000       2.039      RAMB36_X16Y9   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK                n/a               1.961         4.000       2.039      RAMB36_X16Y9   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK                n/a               1.961         4.000       2.039      RAMB36_X16Y10  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB36_X16Y10  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB36_X16Y9   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB36_X16Y9   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB36_X16Y10  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y2   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y2   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y3   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y3   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y3   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y4   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y15  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y15  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB36_X16Y9   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y2   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y2   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y3   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y4   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y5   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y8   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X16Y8   EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.223       0.151      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.221       0.153      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.325       0.284      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.320       0.289      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.749ns (14.368%)  route 4.464ns (85.632%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 10.171 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.740ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.771     7.833    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X114Y54        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.842    10.171    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X114Y54        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[69]/C
                         clock pessimism              0.184    10.355    
                         clock uncertainty           -0.035    10.319    
    SLICE_X114Y54        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    10.272    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[69]
  -------------------------------------------------------------------
                         required time                         10.272    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_rcb_ok_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.199ns (22.487%)  route 4.133ns (77.513%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 10.232 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.740ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.738     4.388    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X129Y55        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     4.429 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_2/O
                         net (fo=24, routed)          0.918     5.347    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_2_n_0
    SLICE_X123Y51        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     5.523 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff[0][tag][5]_i_1/O
                         net (fo=116, routed)         0.830     6.353    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_1
    SLICE_X117Y32        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.160     6.513 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_rcb_ok_ff[0]_i_15/O
                         net (fo=1, routed)           0.216     6.729    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_rcb_ok_ff[0]_i_15_n_0
    SLICE_X118Y32        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     6.903 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_rcb_ok_ff[0]_i_13/O
                         net (fo=2, routed)           0.223     7.126    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_rcb_ok_ff[0]_i_13_n_0
    SLICE_X120Y31        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     7.314 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_rcb_ok_ff[0]_i_3/O
                         net (fo=1, routed)           0.345     7.659    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_rcb_ok_ff[0]_i_3_n_0
    SLICE_X121Y31        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[4])
                                                      0.247     7.906 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_rcb_ok_ff_reg[0]_i_1/CO[4]
                         net (fo=1, routed)           0.046     7.952    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO_n_279
    SLICE_X121Y31        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_rcb_ok_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.903    10.232    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X121Y31        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_rcb_ok_ff_reg[0]/C
                         clock pessimism              0.196    10.428    
                         clock uncertainty           -0.035    10.393    
    SLICE_X121Y31        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    10.453    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_rcb_ok_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.749ns (14.600%)  route 4.381ns (85.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 10.181 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.740ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.688     7.750    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X113Y51        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.852    10.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X113Y51        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[15]/C
                         clock pessimism              0.184    10.365    
                         clock uncertainty           -0.035    10.329    
    SLICE_X113Y51        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    10.282    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[15]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.749ns (14.600%)  route 4.381ns (85.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 10.181 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.740ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.688     7.750    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X113Y51        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.852    10.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X113Y51        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[20]/C
                         clock pessimism              0.184    10.365    
                         clock uncertainty           -0.035    10.329    
    SLICE_X113Y51        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    10.282    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[20]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.749ns (14.600%)  route 4.381ns (85.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 10.181 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.740ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.688     7.750    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X113Y51        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.852    10.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X113Y51        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[27]/C
                         clock pessimism              0.184    10.365    
                         clock uncertainty           -0.035    10.329    
    SLICE_X113Y51        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    10.282    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[27]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.749ns (14.646%)  route 4.365ns (85.354%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 10.193 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.740ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.672     7.734    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X113Y52        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.864    10.193    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X113Y52        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[66]/C
                         clock pessimism              0.184    10.377    
                         clock uncertainty           -0.035    10.341    
    SLICE_X113Y52        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    10.294    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[66]
  -------------------------------------------------------------------
                         required time                         10.294    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.749ns (14.770%)  route 4.322ns (85.230%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 10.188 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.740ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.629     7.691    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X113Y45        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.859    10.188    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X113Y45        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[10]/C
                         clock pessimism              0.184    10.372    
                         clock uncertainty           -0.035    10.336    
    SLICE_X113Y45        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    10.289    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[10]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.749ns (14.770%)  route 4.322ns (85.230%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 10.188 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.740ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.629     7.691    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X113Y45        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.859    10.188    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X113Y45        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[9]/C
                         clock pessimism              0.184    10.372    
                         clock uncertainty           -0.035    10.336    
    SLICE_X113Y45        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    10.289    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[9]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.749ns (14.835%)  route 4.300ns (85.165%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 10.170 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.740ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.607     7.669    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X114Y50        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.841    10.170    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X114Y50        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[16]/C
                         clock pessimism              0.184    10.354    
                         clock uncertainty           -0.035    10.318    
    SLICE_X114Y50        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    10.268    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[16]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.749ns (14.846%)  route 4.296ns (85.154%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 10.170 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 0.814ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.740ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.223     2.620    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X127Y49        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.734 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=27, routed)          0.817     3.551    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X125Y52        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     3.650 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__2/O
                         net (fo=44, routed)          0.876     4.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg
    SLICE_X130Y50        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     4.658 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_ff[0]_i_4/O
                         net (fo=114, routed)         0.957     5.615    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]
    SLICE_X122Y50        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     5.686 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2/O
                         net (fo=8, routed)           0.521     6.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff[1]_i_2_n_0
    SLICE_X121Y37        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.339 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[3]_i_2/O
                         net (fo=18, routed)          0.447     6.786    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/tag_sel_ff0
    SLICE_X118Y47        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.857 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_3__0/O
                         net (fo=95, routed)          0.075     6.932    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X118Y47        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.062 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1/O
                         net (fo=93, routed)          0.603     7.665    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0
    SLICE_X114Y50        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.841    10.170    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X114Y50        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[14]/C
                         clock pessimism              0.184    10.354    
                         clock uncertainty           -0.035    10.318    
    SLICE_X114Y50        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    10.271    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[14]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  2.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_302_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.096ns (52.747%)  route 0.086ns (47.253%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.970ns (routing 0.415ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.468ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.970     1.088    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X112Y65        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.137 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[11]/Q
                         net (fo=1, routed)           0.072     1.209    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1[11]
    SLICE_X111Y65        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.224 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_302[12]_i_4/O
                         net (fo=1, routed)           0.000     1.224    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_302[12]_i_4_n_0
    SLICE_X111Y65        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     1.256 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_302_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.014     1.270    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301[11]
    SLICE_X111Y65        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_302_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.165     1.330    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X111Y65        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_302_reg[11]/C
                         clock pessimism             -0.146     1.184    
    SLICE_X111Y65        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.240    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_302_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.970ns (routing 0.415ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.468ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.970     1.088    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/user_clk
    SLICE_X117Y58        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y58        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.137 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[82]/Q
                         net (fo=2, routed)           0.075     1.212    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/p_10_in[35]
    SLICE_X118Y58        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     1.242 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[82]_i_1__4/O
                         net (fo=1, routed)           0.015     1.257    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[110]_0[34]
    SLICE_X118Y58        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.161     1.326    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X118Y58        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[82]/C
                         clock pessimism             -0.155     1.171    
    SLICE_X118Y58        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.227    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.963ns (routing 0.415ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.468ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.963     1.081    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X101Y37        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y37        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.130 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[65]/Q
                         net (fo=1, routed)           0.138     1.268    EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X13Y7         RAMB36E2                                     r  EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.186     1.351    EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X13Y7         RAMB36E2                                     r  EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.142     1.209    
    RAMB36_X13Y7         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[1])
                                                      0.029     1.238    EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.096ns (52.459%)  route 0.087ns (47.541%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.947ns (routing 0.415ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.947     1.065    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X112Y55        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.114 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[8]/Q
                         net (fo=5, routed)           0.076     1.190    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_out_902[8]
    SLICE_X111Y55        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.205 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903[15]_i_6/O
                         net (fo=1, routed)           0.001     1.206    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903[15]_i_6_n_0
    SLICE_X111Y55        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.238 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.248    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903_reg[15]_i_1_n_15
    SLICE_X111Y55        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X111Y55        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903_reg[8]/C
                         clock pessimism             -0.142     1.161    
    SLICE_X111Y55        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.217    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_16sum_903_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_lsb_nxt_nn1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.080ns (36.866%)  route 0.137ns (63.134%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.927ns (routing 0.415ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.468ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.927     1.045    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X115Y39        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y39        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.093 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[20]/Q
                         net (fo=2, routed)           0.127     1.220    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[20]
    SLICE_X116Y39        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     1.252 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_lsb_nxt_nn1_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.262    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_lsb_nxt_nn0[20]
    SLICE_X116Y39        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_lsb_nxt_nn1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.153     1.318    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X116Y39        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_lsb_nxt_nn1_reg[20]/C
                         clock pessimism             -0.143     1.175    
    SLICE_X116Y39        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.231    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_lsb_nxt_nn1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[96]
                            (rising edge-triggered cell PCIE_3_1 clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.048ns (13.115%)  route 0.318ns (86.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.992ns (routing 0.415ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.468ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.992     1.110    EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X126Y18        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y18        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.158 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[96]/Q
                         net (fo=1, routed)           0.318     1.476    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tdata[96]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[96]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.150     1.315    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.155     1.160    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_SAXISCCTDATA[96])
                                                      0.285     1.445    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][16]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.969ns (routing 0.415ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.468ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.969     1.087    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X98Y50         FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.136 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][16]/Q
                         net (fo=3, routed)           0.075     1.211    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/DataIn[111]
    SLICE_X99Y50         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.241 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[111]_i_1__0/O
                         net (fo=1, routed)           0.016     1.257    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/p_0_in1_in[111]
    SLICE_X99Y50         FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.147     1.312    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/user_clk
    SLICE_X99Y50         FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[111]/C
                         clock pessimism             -0.142     1.170    
    SLICE_X99Y50         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.226    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_100_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.935ns (routing 0.415ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.468ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.935     1.053    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X105Y33        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.101 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data_reg[124]/Q
                         net (fo=2, routed)           0.101     1.202    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rclp_mem_data[124]
    SLICE_X105Y36        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_100_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.127     1.292    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X105Y36        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_100_reg[124]/C
                         clock pessimism             -0.177     1.115    
    SLICE_X105Y36        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.171    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_100_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      0.947ns (routing 0.415ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.468ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.947     1.065    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/user_clk
    SLICE_X109Y51        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.114 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[88]/Q
                         net (fo=1, routed)           0.094     1.208    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO_n_11
    SLICE_X109Y52        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.132     1.297    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X109Y52        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1_reg[57]/C
                         clock pessimism             -0.176     1.121    
    SLICE_X109Y52        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.176    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.048ns (35.036%)  route 0.089ns (64.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.969ns (routing 0.415ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.468ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.969     1.087    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X123Y29        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y29        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.135 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wptr_reg[8]/Q
                         net (fo=4, routed)           0.089     1.224    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_2_0[8]
    RAMB36_X15Y5         RAMB36E2                                     r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.205     1.370    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/user_clk
    RAMB36_X15Y5         RAMB36E2                                     r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKBWRCLK
                         clock pessimism             -0.155     1.215    
    RAMB36_X15Y5         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.023     1.192    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         8.000       4.000      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         8.000       6.039      RAMB36_X12Y9   EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         8.000       6.039      RAMB36_X12Y10  EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         8.000       6.039      RAMB36_X13Y9   EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         8.000       6.039      RAMB36_X13Y10  EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         8.000       6.039      RAMB36_X15Y3   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         8.000       6.039      RAMB36_X15Y3   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         8.000       6.039      RAMB36_X15Y4   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         8.000       6.039      RAMB36_X15Y4   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         8.000       6.039      RAMB36_X14Y17  EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y1   EP/xdma_0_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X12Y9   EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X12Y10  EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X12Y10  EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X13Y10  EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y3   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y3   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y3   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y4   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y4   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X13Y9   EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y4   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X14Y17  EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         4.000       3.020      RAMB36_X12Y7   EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         4.000       3.020      RAMB36_X13Y7   EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X12Y9   EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X12Y10  EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X13Y9   EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X13Y10  EP/xdma_0_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         4.000       3.020      RAMB36_X15Y3   EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.224       0.150      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.219       0.155      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.327       0.282      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.315       0.294      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.183ns (3.501%)  route 5.044ns (96.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 10.284 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.734ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     7.889    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.955    10.284    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/C
                         clock pessimism              0.143    10.427    
                         clock uncertainty           -0.035    10.392    
    SLICE_X126Y0         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    10.308    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.183ns (3.501%)  route 5.044ns (96.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 10.284 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.734ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     7.889    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.955    10.284    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/C
                         clock pessimism              0.143    10.427    
                         clock uncertainty           -0.035    10.392    
    SLICE_X126Y0         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084    10.308    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.183ns (3.501%)  route 5.044ns (96.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 10.284 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.734ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     7.889    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.955    10.284    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/C
                         clock pessimism              0.143    10.427    
                         clock uncertainty           -0.035    10.392    
    SLICE_X126Y0         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    10.308    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.183ns (3.501%)  route 5.044ns (96.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 10.284 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.734ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.603     7.889    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.955    10.284    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/C
                         clock pessimism              0.143    10.427    
                         clock uncertainty           -0.035    10.392    
    SLICE_X126Y0         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    10.308    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.183ns (3.508%)  route 5.034ns (96.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 10.282 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.734ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     7.879    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.953    10.282    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]/C
                         clock pessimism              0.143    10.425    
                         clock uncertainty           -0.035    10.390    
    SLICE_X126Y0         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    10.307    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.183ns (3.508%)  route 5.034ns (96.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 10.282 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.734ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     7.879    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.953    10.282    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]/C
                         clock pessimism              0.143    10.425    
                         clock uncertainty           -0.035    10.390    
    SLICE_X126Y0         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    10.307    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.183ns (3.508%)  route 5.034ns (96.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 10.282 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.734ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     7.879    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.953    10.282    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]/C
                         clock pessimism              0.143    10.425    
                         clock uncertainty           -0.035    10.390    
    SLICE_X126Y0         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    10.307    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.183ns (3.508%)  route 5.034ns (96.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 10.282 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.734ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.593     7.879    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.953    10.282    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y0         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]/C
                         clock pessimism              0.143    10.425    
                         clock uncertainty           -0.035    10.390    
    SLICE_X126Y0         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    10.307    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.183ns (3.544%)  route 4.981ns (96.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 10.283 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.734ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.540     7.826    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y1         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.954    10.283    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y1         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]/C
                         clock pessimism              0.143    10.426    
                         clock uncertainty           -0.035    10.391    
    SLICE_X126Y1         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    10.307    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.183ns (3.544%)  route 4.981ns (96.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 10.283 - 8.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.809ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.734ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        2.265     2.662    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X132Y75        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.776 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         4.441     7.217    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X126Y3         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.286 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.540     7.826    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X126Y1         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.954    10.283    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X126Y1         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]/C
                         clock pessimism              0.143    10.426    
                         clock uncertainty           -0.035    10.391    
    SLICE_X126Y1         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    10.307    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  2.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0EQCOEFF[16]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.048ns (9.505%)  route 0.457ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      1.038ns (routing 0.416ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.469ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.038     1.156    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK
    SLICE_X129Y98        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y98        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.204 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[16]/Q
                         net (fo=1, routed)           0.457     1.661    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_tx_eqcoeff[15]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0EQCOEFF[16]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.140     1.305    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.100     1.205    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX0EQCOEFF[16])
                                                      0.422     1.627    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[6].phy_rxeq_i/adapt_done_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX6EQLPADAPTDONE
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.049ns (10.338%)  route 0.425ns (89.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.023ns (routing 0.416ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.469ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.023     1.141    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[6].phy_rxeq_i/CLK_PCLK
    SLICE_X130Y21        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[6].phy_rxeq_i/adapt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y21        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.190 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[6].phy_rxeq_i/adapt_done_reg/Q
                         net (fo=1, routed)           0.425     1.615    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_rx_eq_adapt_done[6]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX6EQLPADAPTDONE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.140     1.305    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.156     1.149    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX6EQLPADAPTDONE)
                                                      0.430     1.579    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.035ns (routing 0.416ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.469ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.035     1.153    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/CLK_PCLK
    SLICE_X138Y11        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y11        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.202 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[7]/Q
                         net (fo=4, routed)           0.072     1.274    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/in7[1]
    SLICE_X138Y10        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.289 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff[1]_i_1__2/O
                         net (fo=1, routed)           0.016     1.305    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/p_1_in[1]
    SLICE_X138Y10        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.231     1.396    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/CLK_PCLK
    SLICE_X138Y10        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[1]/C
                         clock pessimism             -0.185     1.211    
    SLICE_X138Y10        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.267    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/coeff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.036ns (routing 0.416ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.469ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.036     1.154    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/CLK_PCLK
    SLICE_X137Y50        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/coeff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y50        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.202 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/coeff_reg[16]/Q
                         net (fo=4, routed)           0.103     1.305    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/in7[10]
    SLICE_X137Y52        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.232     1.397    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/CLK_PCLK
    SLICE_X137Y52        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]/C
                         clock pessimism             -0.186     1.211    
    SLICE_X137Y52        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.266    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.093ns (50.000%)  route 0.093ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.030ns (routing 0.416ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.469ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.030     1.148    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X130Y2         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y2         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.196 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[13]/Q
                         net (fo=4, routed)           0.077     1.273    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/in7[7]
    SLICE_X131Y2         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     1.318 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff[7]_i_1__6/O
                         net (fo=1, routed)           0.016     1.334    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/p_1_in[7]
    SLICE_X131Y2         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.229     1.394    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X131Y2         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[7]/C
                         clock pessimism             -0.155     1.239    
    SLICE_X131Y2         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.295    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.063ns (32.984%)  route 0.128ns (67.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.029ns (routing 0.416ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.469ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.029     1.147    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/CLK_PCLK
    SLICE_X134Y8         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y8         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.195 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2]/Q
                         net (fo=2, routed)           0.112     1.307    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/coeff_reg[15]_1[0]
    SLICE_X138Y8         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.322 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/coeff[15]_i_1__2/O
                         net (fo=1, routed)           0.016     1.338    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/p_1_in[15]
    SLICE_X138Y8         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.231     1.396    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/CLK_PCLK
    SLICE_X138Y8         FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[15]/C
                         clock pessimism             -0.155     1.241    
    SLICE_X138Y8         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.297    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.100ns (53.763%)  route 0.086ns (46.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.025ns (routing 0.416ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.469ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.025     1.143    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/CLK_PCLK
    SLICE_X134Y42        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y42        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.191 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2]/Q
                         net (fo=2, routed)           0.074     1.265    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/coeff_reg[16]_1[0]
    SLICE_X135Y42        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.052     1.317 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/coeff[16]_i_1__0/O
                         net (fo=1, routed)           0.012     1.329    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/p_1_in[16]
    SLICE_X135Y42        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.221     1.386    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/CLK_PCLK
    SLICE_X135Y42        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[16]/C
                         clock pessimism             -0.155     1.231    
    SLICE_X135Y42        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.287    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/coeff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.886%)  route 0.100ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.021ns (routing 0.416ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.469ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.021     1.139    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/CLK_PCLK
    SLICE_X135Y32        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/coeff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.188 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/coeff_reg[12]/Q
                         net (fo=4, routed)           0.100     1.288    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/in7[6]
    SLICE_X135Y33        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.210     1.375    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/CLK_PCLK
    SLICE_X135Y33        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]/C
                         clock pessimism             -0.187     1.188    
    SLICE_X135Y33        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.244    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.034ns (routing 0.416ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.469ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.034     1.152    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/CLK_PCLK
    SLICE_X134Y39        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y39        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.200 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2]/Q
                         net (fo=2, routed)           0.073     1.273    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync[2]
    SLICE_X134Y41        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     1.288 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/coeff[18]_i_2__0/O
                         net (fo=1, routed)           0.016     1.304    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/p_1_in[18]
    SLICE_X134Y41        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.225     1.390    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/CLK_PCLK
    SLICE_X134Y41        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[18]/C
                         clock pessimism             -0.186     1.204    
    SLICE_X134Y41        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.260    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.093ns (51.667%)  route 0.087ns (48.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.033ns (routing 0.416ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.469ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.033     1.151    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X134Y40        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y40        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.199 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2]/Q
                         net (fo=2, routed)           0.071     1.270    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/out[0]
    SLICE_X135Y40        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     1.315 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/coeff[13]_i_1__0/O
                         net (fo=1, routed)           0.016     1.331    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/p_1_in[13]
    SLICE_X135Y40        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=1112, routed)        1.221     1.386    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/CLK_PCLK
    SLICE_X135Y40        FDRE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[13]/C
                         clock pessimism             -0.155     1.231    
    SLICE_X135Y40        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.287    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/coeff_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         8.000       4.000      PCIE_3_1_X0Y0       EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y2  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y5  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y5  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y6  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y6  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.216       0.158      PCIE_3_1_X0Y0       EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.209       0.165      PCIE_3_1_X0Y0       EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.302       0.307      PCIE_3_1_X0Y0       EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.295       0.314      PCIE_3_1_X0Y0       EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.632ns  (logic 0.118ns (18.671%)  route 0.514ns (81.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y171                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    SLICE_X105Y171       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                         net (fo=1, routed)           0.514     0.632    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    SLICE_X101Y170       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X101Y170       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.606ns  (logic 0.117ns (19.307%)  route 0.489ns (80.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y181                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
    SLICE_X102Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/Q
                         net (fo=1, routed)           0.489     0.606    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[9]
    SLICE_X99Y178        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y178        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.564ns  (logic 0.114ns (20.213%)  route 0.450ns (79.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y180                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
    SLICE_X100Y180       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/Q
                         net (fo=1, routed)           0.450     0.564    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/D[0]
    SLICE_X97Y176        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X97Y176        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.561ns  (logic 0.116ns (20.677%)  route 0.445ns (79.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y171                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
    SLICE_X101Y171       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/Q
                         net (fo=1, routed)           0.445     0.561    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[4]
    SLICE_X101Y171       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X101Y171       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.535ns  (logic 0.114ns (21.308%)  route 0.421ns (78.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y182                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
    SLICE_X100Y182       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/Q
                         net (fo=1, routed)           0.421     0.535    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[10]
    SLICE_X99Y178        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y178        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.530ns  (logic 0.117ns (22.075%)  route 0.413ns (77.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y178                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
    SLICE_X101Y178       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/Q
                         net (fo=1, routed)           0.413     0.530    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[8]
    SLICE_X101Y178       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X101Y178       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.530ns  (logic 0.114ns (21.509%)  route 0.416ns (78.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y175                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
    SLICE_X99Y175        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/Q
                         net (fo=1, routed)           0.416     0.530    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[4]
    SLICE_X99Y175        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y175        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.523ns  (logic 0.116ns (22.180%)  route 0.407ns (77.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y175                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
    SLICE_X100Y175       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/Q
                         net (fo=1, routed)           0.407     0.523    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[3]
    SLICE_X99Y172        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y172        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.499ns  (logic 0.113ns (22.645%)  route 0.386ns (77.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y173                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
    SLICE_X101Y173       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                         net (fo=1, routed)           0.386     0.499    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
    SLICE_X99Y171        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y171        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.490ns  (logic 0.114ns (23.265%)  route 0.376ns (76.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y169                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
    SLICE_X103Y169       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/Q
                         net (fo=1, routed)           0.376     0.490    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[2]
    SLICE_X99Y171        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y171        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  2.572    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.947ns  (logic 0.114ns (5.855%)  route 1.833ns (94.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y111                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X97Y111        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=16, routed)          1.833     1.947    u_ddr4_0/inst/u_io_write_strobe_sync/D[0]
    SLICE_X98Y167        FDRE                                         r  u_ddr4_0/inst/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X98Y167        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.439ns  (logic 0.115ns (7.992%)  route 1.324ns (92.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
    SLICE_X104Y113       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[6]/Q
                         net (fo=37, routed)          1.324     1.439    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[6]
    SLICE_X102Y149       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X102Y149       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.269ns  (logic 0.114ns (8.983%)  route 1.155ns (91.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y108                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X104Y108       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=6, routed)           1.155     1.269    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X99Y152        FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y152        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.257ns  (logic 0.114ns (9.069%)  route 1.143ns (90.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y108                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
    SLICE_X104Y108       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[10]/Q
                         net (fo=38, routed)          1.143     1.257    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[10]
    SLICE_X100Y142       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X100Y142       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[24].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.240ns  (logic 0.117ns (9.435%)  route 1.123ns (90.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[24]/C
    SLICE_X104Y113       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[24]/Q
                         net (fo=10, routed)          1.123     1.240    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[24]
    SLICE_X104Y155       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[24].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X104Y155       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_io_addr_sync/SYNC[24].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.213ns  (logic 0.117ns (9.646%)  route 1.096ns (90.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
    SLICE_X104Y113       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=50, routed)          1.096     1.213    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[9]
    SLICE_X101Y149       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X101Y149       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.183ns  (logic 0.114ns (9.637%)  route 1.069ns (90.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
    SLICE_X104Y113       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=30, routed)          1.069     1.183    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[1]
    SLICE_X103Y131       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X103Y131       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     3.062    u_ddr4_0/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.170ns  (logic 0.114ns (9.744%)  route 1.056ns (90.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
    SLICE_X103Y112       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[15]/Q
                         net (fo=39, routed)          1.056     1.170    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[15]
    SLICE_X102Y151       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X102Y151       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_io_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[19].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.140ns  (logic 0.116ns (10.175%)  route 1.024ns (89.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y113                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[19]/C
    SLICE_X103Y113       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[19]/Q
                         net (fo=3, routed)           1.024     1.140    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[19]
    SLICE_X103Y155       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[19].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X103Y155       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    u_ddr4_0/inst/u_io_addr_sync/SYNC[19].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Destination:            u_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.081ns  (logic 0.114ns (10.546%)  route 0.967ns (89.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X103Y114       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=6, routed)           0.967     1.081    u_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X102Y151       FDRE                                         r  u_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X102Y151       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    u_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  1.981    





---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  mmcm_clkout0

Setup :           36  Failing Endpoints,  Worst Slack       -1.479ns,  Total Violation      -44.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.555ns  (logic 0.115ns (4.501%)  route 2.440ns (95.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 3563.701 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.548ns = ( 3562.548 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.151ns (routing 0.814ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.309ns, distribution 1.396ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.151  3562.548    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115  3562.663 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[15]/Q
                         net (fo=2, routed)           2.440  3565.103    EP/xdma_app_i/rx_data_r_reg[31]_0[15]
    SLICE_X105Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.705  3563.701    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[15]/C
                         clock pessimism              0.000  3563.701    
                         clock uncertainty           -0.135  3563.565    
    SLICE_X105Y91        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059  3563.625    EP/xdma_app_i/rx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                       3563.624    
                         arrival time                       -3565.103    
  -------------------------------------------------------------------
                         slack                                 -1.479    

Slack (VIOLATED) :        -1.440ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.576ns  (logic 0.113ns (4.387%)  route 2.463ns (95.613%))
  Logic Levels:           0  
  Clock Path Skew:        1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 3563.709 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.497ns = ( 3562.497 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.100ns (routing 0.814ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.309ns, distribution 1.405ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.100  3562.497    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113  3562.610 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[12]/Q
                         net (fo=2, routed)           2.463  3565.073    EP/xdma_app_i/rx_data_r_reg[31]_0[12]
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.714  3563.710    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[12]/C
                         clock pessimism              0.000  3563.710    
                         clock uncertainty           -0.135  3563.574    
    SLICE_X109Y92        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059  3563.634    EP/xdma_app_i/rx_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                       3563.633    
                         arrival time                       -3565.073    
  -------------------------------------------------------------------
                         slack                                 -1.440    

Slack (VIOLATED) :        -1.355ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.445ns  (logic 0.117ns (4.785%)  route 2.328ns (95.215%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 3563.701 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.533ns = ( 3562.533 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.136ns (routing 0.814ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.309ns, distribution 1.396ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.136  3562.533    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117  3562.650 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[28]/Q
                         net (fo=2, routed)           2.328  3564.978    EP/xdma_app_i/rx_data_r_reg[31]_0[28]
    SLICE_X105Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.705  3563.701    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[28]/C
                         clock pessimism              0.000  3563.701    
                         clock uncertainty           -0.135  3563.565    
    SLICE_X105Y91        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058  3563.624    EP/xdma_app_i/rx_data_r_reg[28]
  -------------------------------------------------------------------
                         required time                       3563.623    
                         arrival time                       -3564.978    
  -------------------------------------------------------------------
                         slack                                 -1.355    

Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.432ns  (logic 0.118ns (4.852%)  route 2.314ns (95.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 3563.703 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 3562.545 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.148ns (routing 0.814ns, distribution 1.334ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.309ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.148  3562.545    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118  3562.663 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[26]/Q
                         net (fo=2, routed)           2.314  3564.977    EP/xdma_app_i/rx_data_r_reg[31]_0[26]
    SLICE_X107Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.707  3563.703    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X107Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[26]/C
                         clock pessimism              0.000  3563.703    
                         clock uncertainty           -0.135  3563.567    
    SLICE_X107Y91        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059  3563.626    EP/xdma_app_i/rx_data_r_reg[26]
  -------------------------------------------------------------------
                         required time                       3563.626    
                         arrival time                       -3564.977    
  -------------------------------------------------------------------
                         slack                                 -1.351    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.439ns  (logic 0.114ns (4.674%)  route 2.325ns (95.326%))
  Logic Levels:           0  
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 3563.709 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 3562.545 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.148ns (routing 0.814ns, distribution 1.334ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.309ns, distribution 1.405ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.148  3562.545    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114  3562.659 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[27]/Q
                         net (fo=2, routed)           2.325  3564.984    EP/xdma_app_i/rx_data_r_reg[31]_0[27]
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.714  3563.710    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[27]/C
                         clock pessimism              0.000  3563.710    
                         clock uncertainty           -0.135  3563.574    
    SLICE_X109Y92        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060  3563.635    EP/xdma_app_i/rx_data_r_reg[27]
  -------------------------------------------------------------------
                         required time                       3563.634    
                         arrival time                       -3564.984    
  -------------------------------------------------------------------
                         slack                                 -1.350    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/recv_state_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.432ns  (logic 0.247ns (10.156%)  route 2.185ns (89.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 3563.701 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.523ns = ( 3562.523 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.126ns (routing 0.814ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.309ns, distribution 1.396ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.126  3562.523    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/user_clk
    SLICE_X104Y87        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115  3562.638 f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/Q
                         net (fo=13, routed)          2.158  3564.796    EP/xdma_app_i/s_axis_c2h_tready_0
    SLICE_X103Y87        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132  3564.928 r  EP/xdma_app_i/recv_state_i_1/O
                         net (fo=1, routed)           0.027  3564.955    EP/xdma_app_i/recv_state_i_1_n_0
    SLICE_X103Y87        FDRE                                         r  EP/xdma_app_i/recv_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.705  3563.701    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X103Y87        FDRE                                         r  EP/xdma_app_i/recv_state_reg/C
                         clock pessimism              0.000  3563.701    
                         clock uncertainty           -0.135  3563.565    
    SLICE_X103Y87        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060  3563.625    EP/xdma_app_i/recv_state_reg
  -------------------------------------------------------------------
                         required time                       3563.625    
                         arrival time                       -3564.955    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.380ns  (logic 0.114ns (4.790%)  route 2.266ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 3563.703 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.545ns = ( 3562.545 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.148ns (routing 0.814ns, distribution 1.334ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.309ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.148  3562.545    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114  3562.659 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[25]/Q
                         net (fo=2, routed)           2.266  3564.925    EP/xdma_app_i/rx_data_r_reg[31]_0[25]
    SLICE_X107Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.707  3563.703    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X107Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[25]/C
                         clock pessimism              0.000  3563.703    
                         clock uncertainty           -0.135  3563.567    
    SLICE_X107Y91        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062  3563.629    EP/xdma_app_i/rx_data_r_reg[25]
  -------------------------------------------------------------------
                         required time                       3563.629    
                         arrival time                       -3564.925    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.296ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.403ns  (logic 0.114ns (4.744%)  route 2.289ns (95.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 3563.706 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.524ns = ( 3562.524 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.127ns (routing 0.814ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.309ns, distribution 1.401ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.127  3562.524    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y92        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114  3562.638 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[5]/Q
                         net (fo=2, routed)           2.289  3564.927    EP/xdma_app_i/rx_data_r_reg[31]_0[5]
    SLICE_X104Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.710  3563.706    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X104Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[5]/C
                         clock pessimism              0.000  3563.706    
                         clock uncertainty           -0.135  3563.570    
    SLICE_X104Y92        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061  3563.631    EP/xdma_app_i/rx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                       3563.631    
                         arrival time                       -3564.927    
  -------------------------------------------------------------------
                         slack                                 -1.296    

Slack (VIOLATED) :        -1.292ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.408ns  (logic 0.117ns (4.859%)  route 2.291ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 3563.715 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.524ns = ( 3562.524 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.127ns (routing 0.814ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.309ns, distribution 1.410ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.127  3562.524    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y92        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117  3562.641 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[4]/Q
                         net (fo=2, routed)           2.291  3564.932    EP/xdma_app_i/rx_data_r_reg[31]_0[4]
    SLICE_X107Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.719  3563.715    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X107Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[4]/C
                         clock pessimism              0.000  3563.715    
                         clock uncertainty           -0.135  3563.579    
    SLICE_X107Y92        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061  3563.640    EP/xdma_app_i/rx_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                       3563.640    
                         arrival time                       -3564.932    
  -------------------------------------------------------------------
                         slack                                 -1.292    

Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (mmcm_clkout0 rise@3560.004ns - axi_aclk rise@3560.000ns)
  Data Path Delay:        2.402ns  (logic 0.113ns (4.704%)  route 2.289ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 3563.715 - 3560.004 ) 
    Source Clock Delay      (SCD):    2.524ns = ( 3562.524 - 3560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.127ns (routing 0.814ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.309ns, distribution 1.410ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                   3560.000  3560.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  3560.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082  3560.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315  3560.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.127  3562.524    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y92        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113  3562.637 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[3]/Q
                         net (fo=2, routed)           2.289  3564.926    EP/xdma_app_i/rx_data_r_reg[31]_0[3]
    SLICE_X107Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                   3560.004  3560.004 r  
    AV18                                              0.000  3560.004 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  3560.005    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379  3560.385 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051  3560.436    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  3560.436 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778  3561.214    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335  3561.549 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372  3561.921    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075  3561.996 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.719  3563.715    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X107Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[3]/C
                         clock pessimism              0.000  3563.715    
                         clock uncertainty           -0.135  3563.579    
    SLICE_X107Y92        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060  3563.639    EP/xdma_app_i/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                       3563.639    
                         arrival time                       -3564.926    
  -------------------------------------------------------------------
                         slack                                 -1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.104ns (5.768%)  route 1.699ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.869ns (routing 0.740ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.335ns, distribution 1.604ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.869     2.198    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y93        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.302 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[9]/Q
                         net (fo=2, routed)           1.699     4.001    EP/xdma_app_i/rx_data_r_reg[31]_0[9]
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.939     3.721    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[9]/C
                         clock pessimism              0.000     3.721    
                         clock uncertainty            0.135     3.856    
    SLICE_X109Y92        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     3.964    EP/xdma_app_i/rx_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.964    
                         arrival time                           4.001    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.106ns (5.972%)  route 1.669ns (94.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.882ns (routing 0.740ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.335ns, distribution 1.589ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.882     2.211    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106     2.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[16]/Q
                         net (fo=2, routed)           1.669     3.986    EP/xdma_app_i/rx_data_r_reg[31]_0[16]
    SLICE_X109Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.924     3.706    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X109Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[16]/C
                         clock pessimism              0.000     3.706    
                         clock uncertainty            0.135     3.841    
    SLICE_X109Y91        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     3.948    EP/xdma_app_i/rx_data_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.948    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/sender_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.134ns (8.087%)  route 1.523ns (91.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.885ns (routing 0.740ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.335ns, distribution 1.594ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.885     2.214    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/user_clk
    SLICE_X104Y87        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     2.318 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/Q
                         net (fo=13, routed)          0.369     2.687    EP/xdma_app_i/s_axis_c2h_tready_0
    SLICE_X104Y87        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.030     2.717 r  EP/xdma_app_i/sender_state[1]_i_2/O
                         net (fo=2, routed)           1.154     3.871    EP/xdma_app_i/sender_state_ns
    SLICE_X104Y87        FDRE                                         r  EP/xdma_app_i/sender_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.929     3.711    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X104Y87        FDRE                                         r  EP/xdma_app_i/sender_state_reg[0]/C
                         clock pessimism              0.000     3.711    
                         clock uncertainty            0.135     3.846    
    SLICE_X104Y87        FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.016     3.830    EP/xdma_app_i/sender_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.104ns (5.876%)  route 1.666ns (94.124%))
  Logic Levels:           0  
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.882ns (routing 0.740ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.335ns, distribution 1.578ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.882     2.211    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     2.315 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[17]/Q
                         net (fo=2, routed)           1.666     3.981    EP/xdma_app_i/rx_data_r_reg[31]_0[17]
    SLICE_X104Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.913     3.695    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X104Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[17]/C
                         clock pessimism              0.000     3.695    
                         clock uncertainty            0.135     3.830    
    SLICE_X104Y91        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     3.936    EP/xdma_app_i/rx_data_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           3.981    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/sender_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.134ns (8.077%)  route 1.525ns (91.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.885ns (routing 0.740ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.335ns, distribution 1.594ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.885     2.214    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/user_clk
    SLICE_X104Y87        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     2.318 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/Q
                         net (fo=13, routed)          0.369     2.687    EP/xdma_app_i/s_axis_c2h_tready_0
    SLICE_X104Y87        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.030     2.717 r  EP/xdma_app_i/sender_state[1]_i_2/O
                         net (fo=2, routed)           1.156     3.873    EP/xdma_app_i/sender_state_ns
    SLICE_X104Y87        FDRE                                         r  EP/xdma_app_i/sender_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.929     3.711    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X104Y87        FDRE                                         r  EP/xdma_app_i/sender_state_reg[1]/C
                         clock pessimism              0.000     3.711    
                         clock uncertainty            0.135     3.846    
    SLICE_X104Y87        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.019     3.827    EP/xdma_app_i/sender_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.106ns (5.882%)  route 1.696ns (94.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.881ns (routing 0.740ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.335ns, distribution 1.604ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.881     2.210    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     2.316 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[22]/Q
                         net (fo=2, routed)           1.696     4.012    EP/xdma_app_i/rx_data_r_reg[31]_0[22]
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.939     3.721    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[22]/C
                         clock pessimism              0.000     3.721    
                         clock uncertainty            0.135     3.856    
    SLICE_X109Y92        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.108     3.964    EP/xdma_app_i/rx_data_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.964    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.104ns (5.721%)  route 1.714ns (94.279%))
  Logic Levels:           0  
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.872ns (routing 0.740ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.872     2.201    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y92        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     2.305 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[1]/Q
                         net (fo=2, routed)           1.714     4.019    EP/xdma_app_i/rx_data_r_reg[31]_0[1]
    SLICE_X106Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.944     3.726    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X106Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[1]/C
                         clock pessimism              0.000     3.726    
                         clock uncertainty            0.135     3.861    
    SLICE_X106Y92        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     3.970    EP/xdma_app_i/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.970    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.104ns (5.692%)  route 1.723ns (94.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.859ns (routing 0.740ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.335ns, distribution 1.604ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.859     2.188    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     2.292 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[10]/Q
                         net (fo=2, routed)           1.723     4.015    EP/xdma_app_i/rx_data_r_reg[31]_0[10]
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.939     3.721    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X109Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[10]/C
                         clock pessimism              0.000     3.721    
                         clock uncertainty            0.135     3.856    
    SLICE_X109Y92        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     3.965    EP/xdma_app_i/rx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.107ns (5.912%)  route 1.703ns (94.088%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.872ns (routing 0.740ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.872     2.201    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y92        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107     2.308 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/Q
                         net (fo=2, routed)           1.703     4.011    EP/xdma_app_i/rx_data_r_reg[31]_0[0]
    SLICE_X108Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.932     3.714    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X108Y92        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[0]/C
                         clock pessimism              0.000     3.714    
                         clock uncertainty            0.135     3.849    
    SLICE_X108Y92        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     3.958    EP/xdma_app_i/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.958    
                         arrival time                           4.011    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_app_i/rx_data_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.107ns (5.961%)  route 1.688ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.882ns (routing 0.740ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.335ns, distribution 1.592ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.882     2.211    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     2.318 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[20]/Q
                         net (fo=2, routed)           1.688     4.006    EP/xdma_app_i/rx_data_r_reg[31]_0[20]
    SLICE_X107Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.927     3.709    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X107Y91        FDRE                                         r  EP/xdma_app_i/rx_data_r_reg[20]/C
                         clock pessimism              0.000     3.709    
                         clock uncertainty            0.135     3.844    
    SLICE_X107Y91        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     3.951    EP/xdma_app_i/rx_data_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.951    
                         arrival time                           4.006    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.113ns (5.561%)  route 1.919ns (94.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.430 - 4.284 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.876     3.658    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y145        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.771 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.919     5.690    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.247    
                         clock uncertainty           -0.170     7.077    
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.657    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.117ns (5.957%)  route 1.847ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 7.450 - 4.284 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.858ns (routing 0.335ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.858     3.640    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y148        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.757 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.847     5.604    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.450 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.267    
                         clock uncertainty           -0.170     7.097    
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.673    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.673    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.115ns (5.046%)  route 2.164ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 7.431 - 4.284 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.907ns (routing 0.335ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.907     3.689    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X88Y169        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.804 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/Q
                         net (fo=1, routed)           2.164     5.968    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[6]
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001     7.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.184     7.248    
                         clock uncertainty           -0.170     7.078    
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.027     7.051    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.113ns (5.973%)  route 1.779ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.430 - 4.284 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.876     3.658    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y145        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.771 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.779     5.550    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.247    
                         clock uncertainty           -0.170     7.077    
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.657    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.114ns (6.129%)  route 1.746ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.430 - 4.284 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.876     3.658    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y145        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.772 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.746     5.518    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.247    
                         clock uncertainty           -0.170     7.077    
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.645    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.113ns (6.439%)  route 1.642ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.430 - 4.284 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.942ns (routing 0.335ns, distribution 1.607ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.942     3.724    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X95Y118        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.837 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.642     5.479    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.133     7.297    
                         clock uncertainty           -0.170     7.127    
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     6.615    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.615    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.114ns (6.149%)  route 1.740ns (93.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.430 - 4.284 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.858ns (routing 0.335ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.858     3.640    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y148        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.754 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.740     5.494    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.247    
                         clock uncertainty           -0.170     7.077    
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.653    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.114ns (6.213%)  route 1.721ns (93.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.430 - 4.284 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.858ns (routing 0.335ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.858     3.640    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y148        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.754 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.721     5.475    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.247    
                         clock uncertainty           -0.170     7.077    
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.653    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.114ns (6.257%)  route 1.708ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 7.450 - 4.284 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.868ns (routing 0.335ns, distribution 1.533ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.868     3.650    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y147        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.764 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=8, routed)           1.708     5.472    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.450 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.267    
                         clock uncertainty           -0.170     7.097    
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.661    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[0]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.114ns (6.372%)  route 1.675ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.430 - 4.284 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.876     3.658    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y145        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.772 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.675     5.447    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.528     7.803    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.572 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.768    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.430 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.247    
                         clock uncertainty           -0.170     7.077    
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.641    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.104ns (25.366%)  route 0.306ns (74.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.674ns (routing 0.309ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.674     3.665    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y102        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.769 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.306     4.075    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.040 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.052    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.187    
                         clock uncertainty            0.170     3.357    
    BITSLICE_RX_TX_X1Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.083     3.440    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.104ns (22.707%)  route 0.354ns (77.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.672ns (routing 0.309ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.672     3.663    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y99         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.767 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.354     4.121    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.046 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.058    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.193    
                         clock uncertainty            0.170     3.363    
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.076     3.439    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.103ns (25.183%)  route 0.306ns (74.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.668ns (routing 0.309ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.668     3.659    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y96         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.762 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.306     4.068    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y83 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     3.001 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.012     3.013    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y83 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.148    
                         clock uncertainty            0.170     3.318    
    BITSLICE_RX_TX_X1Y83 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.064     3.382    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           4.068    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.103ns (26.209%)  route 0.290ns (73.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.640ns (routing 0.309ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.640     3.631    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X86Y86         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     3.734 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.290     4.024    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X1Y74 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.042 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.054    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y74 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.189    
                         clock uncertainty            0.170     3.359    
    BITSLICE_RX_TX_X1Y74 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.023     3.336    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           4.024    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.104ns (22.511%)  route 0.358ns (77.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.680ns (routing 0.309ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.680     3.671    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y118        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.775 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.358     4.133    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y101
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.040 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.052    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y101
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.187    
                         clock uncertainty            0.170     3.357    
    BITSLICE_RX_TX_X1Y101
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.082     3.439    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           4.133    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.104ns (22.414%)  route 0.360ns (77.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.680ns (routing 0.309ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.680     3.671    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y114        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.775 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.360     4.135    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y99 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.046 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.058    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y99 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.193    
                         clock uncertainty            0.170     3.363    
    BITSLICE_RX_TX_X1Y99 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.076     3.439    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.104ns (22.560%)  route 0.357ns (77.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.680ns (routing 0.309ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.680     3.671    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y118        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.775 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.357     4.132    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y101
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.040 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.052    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y101
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.187    
                         clock uncertainty            0.170     3.357    
    BITSLICE_RX_TX_X1Y101
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.076     3.433    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.103ns (20.766%)  route 0.393ns (79.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.657     3.648    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X86Y98         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.751 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.393     4.144    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.046 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.058    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.193    
                         clock uncertainty            0.170     3.363    
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.074     3.437    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.104ns (20.884%)  route 0.394ns (79.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.657     3.648    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X86Y98         FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.752 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.394     4.146    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.046 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.058    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.193    
                         clock uncertainty            0.170     3.363    
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.076     3.439    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.104ns (22.511%)  route 0.358ns (77.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.684ns (routing 0.309ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.684     3.675    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X88Y118        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.779 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.358     4.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y102
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.688     3.470    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.008 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.243    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.051 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.012     3.063    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y102
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.135     3.198    
                         clock uncertainty            0.170     3.368    
    BITSLICE_RX_TX_X1Y102
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.060     3.428    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.710    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.114ns (6.257%)  route 1.708ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 7.453 - 4.284 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.870ns (routing 0.335ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.309ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.870     3.652    u_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk
    SLICE_X86Y161        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.766 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.708     5.474    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.453 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.130     7.323    
                         clock uncertainty           -0.170     7.153    
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.717    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.113ns (6.417%)  route 1.648ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 7.453 - 4.284 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.870ns (routing 0.335ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.309ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.870     3.652    u_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk
    SLICE_X86Y161        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.765 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.648     5.413    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.453 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.130     7.323    
                         clock uncertainty           -0.170     7.153    
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.721    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.115ns (5.583%)  route 1.945ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 7.458 - 4.284 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.954ns (routing 0.335ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.954     3.736    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X93Y170        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.851 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][6]/Q
                         net (fo=1, routed)           1.945     5.796    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[6]
    BITSLICE_RX_TX_X1Y129
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT6[26])
                                                      0.686     7.457 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
                         net (fo=1, routed)           0.001     7.458    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X1Y129
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.130     7.328    
                         clock uncertainty           -0.170     7.158    
    BITSLICE_RX_TX_X1Y129
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.026     7.132    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.114ns (6.806%)  route 1.561ns (93.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.149ns = ( 7.433 - 4.284 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.870ns (routing 0.335ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.309ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.870     3.652    u_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk
    SLICE_X86Y161        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.766 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.561     5.327    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.433 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.130     7.303    
                         clock uncertainty           -0.170     7.133    
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.697    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.113ns (5.792%)  route 1.838ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 7.458 - 4.284 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.954ns (routing 0.335ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.954     3.736    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X93Y170        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.849 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][5]/Q
                         net (fo=1, routed)           1.838     5.687    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[5]
    BITSLICE_RX_TX_X1Y129
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT6[26])
                                                      0.686     7.457 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
                         net (fo=1, routed)           0.001     7.458    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X1Y129
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.130     7.328    
                         clock uncertainty           -0.170     7.158    
    BITSLICE_RX_TX_X1Y129
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.027     7.131    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.113ns (7.116%)  route 1.475ns (92.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.149ns = ( 7.433 - 4.284 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.870ns (routing 0.335ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.309ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.870     3.652    u_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk
    SLICE_X86Y161        FDRE                                         r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.765 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.475     5.240    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.433 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.130     7.303    
                         clock uncertainty           -0.170     7.133    
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.701    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.115ns (6.163%)  route 1.751ns (93.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 7.439 - 4.284 ) 
    Source Clock Delay      (SCD):    3.733ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.951     3.733    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X93Y164        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y164        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.848 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][6]/Q
                         net (fo=1, routed)           1.751     5.599    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq3[6]
    BITSLICE_RX_TX_X1Y120
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.667     7.438 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.001     7.439    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y120
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.130     7.309    
                         clock uncertainty           -0.170     7.139    
    BITSLICE_RX_TX_X1Y120
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.035     7.104    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][135]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.113ns (6.049%)  route 1.755ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 7.462 - 4.284 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.932     3.714    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X94Y176        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y176        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.827 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][135]/Q
                         net (fo=1, routed)           1.755     5.582    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X1Y154
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.690     7.461 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.001     7.462    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y154
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.130     7.332    
                         clock uncertainty           -0.170     7.162    
    BITSLICE_RX_TX_X1Y154
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.030     7.132    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][114]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.114ns (6.250%)  route 1.710ns (93.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 7.452 - 4.284 ) 
    Source Clock Delay      (SCD):    3.733ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.951     3.733    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X98Y175        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y175        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.847 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][114]/Q
                         net (fo=1, routed)           1.710     5.557    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X1Y152
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.680     7.451 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.001     7.452    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y152
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.130     7.322    
                         clock uncertainty           -0.170     7.152    
    BITSLICE_RX_TX_X1Y152
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.025     7.127    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][123]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[1]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.114ns (6.333%)  route 1.686ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 7.450 - 4.284 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.960ns (routing 0.335ns, distribution 1.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.960     3.742    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X95Y175        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y175        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.856 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][123]/Q
                         net (fo=1, routed)           1.686     5.542    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.531     7.806    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.575 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     6.771    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.678     7.449 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.001     7.450    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.130     7.320    
                         clock uncertainty           -0.170     7.150    
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.016     7.134    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                  1.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.103ns (26.142%)  route 0.291ns (73.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.657     3.648    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y144        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.751 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/Q
                         net (fo=1, routed)           0.291     4.042    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ODT[7]
    BITSLICE_RX_TX_X1Y124
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.047 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, routed)           0.012     3.059    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y124
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.191    
                         clock uncertainty            0.170     3.361    
    BITSLICE_RX_TX_X1Y124
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.098     3.459    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.104ns (26.329%)  route 0.291ns (73.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.657     3.648    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y144        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.752 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][5]/Q
                         net (fo=1, routed)           0.291     4.043    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ODT[5]
    BITSLICE_RX_TX_X1Y124
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.047 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, routed)           0.012     3.059    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y124
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.191    
                         clock uncertainty            0.170     3.361    
    BITSLICE_RX_TX_X1Y124
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.098     3.459    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][22]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.103ns (26.142%)  route 0.291ns (73.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.665ns (routing 0.309ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.665     3.656    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y159        FDSE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y159        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.759 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][22]/Q
                         net (fo=1, routed)           0.291     4.050    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    BITSLICE_RX_TX_X1Y138
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.052 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.064    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y138
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.196    
                         clock uncertainty            0.170     3.366    
    BITSLICE_RX_TX_X1Y138
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.075     3.441    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.103ns (26.209%)  route 0.290ns (73.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.656ns (routing 0.309ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.656     3.647    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y163        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y163        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     3.750 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][47]/Q
                         net (fo=1, routed)           0.290     4.040    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X1Y141
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.057 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.012     3.069    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y141
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.201    
                         clock uncertainty            0.170     3.371    
    BITSLICE_RX_TX_X1Y141
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.060     3.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][109]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.107ns (27.020%)  route 0.289ns (72.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.667     3.658    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y174        FDSE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y174        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     3.765 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][109]/Q
                         net (fo=1, routed)           0.289     4.054    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[5]
    BITSLICE_RX_TX_X1Y151
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.052 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.064    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y151
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.196    
                         clock uncertainty            0.170     3.366    
    BITSLICE_RX_TX_X1Y151
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.076     3.442    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][19]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.106ns (26.768%)  route 0.290ns (73.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.665ns (routing 0.309ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.665     3.656    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y159        FDSE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y159        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106     3.762 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][19]/Q
                         net (fo=1, routed)           0.290     4.052    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y138
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.052 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.064    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y138
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.196    
                         clock uncertainty            0.170     3.366    
    BITSLICE_RX_TX_X1Y138
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.074     3.440    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           4.052    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][107]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.106ns (26.768%)  route 0.290ns (73.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.667     3.658    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y174        FDSE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y174        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106     3.764 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][107]/Q
                         net (fo=1, routed)           0.290     4.054    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y151
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.052 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.064    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y151
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.196    
                         clock uncertainty            0.170     3.366    
    BITSLICE_RX_TX_X1Y151
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.074     3.440    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][53]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.107ns (27.020%)  route 0.289ns (72.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.657     3.648    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y157        FDSE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y157        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     3.755 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][53]/Q
                         net (fo=1, routed)           0.289     4.044    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[5]
    BITSLICE_RX_TX_X1Y142
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT6[26])
                                                      0.804     3.053 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
                         net (fo=1, routed)           0.012     3.065    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X1Y142
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.197    
                         clock uncertainty            0.170     3.367    
    BITSLICE_RX_TX_X1Y142
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.062     3.429    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           4.044    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][55]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.106ns (26.768%)  route 0.290ns (73.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.657     3.648    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y157        FDSE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y157        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     3.754 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][55]/Q
                         net (fo=1, routed)           0.290     4.044    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[7]
    BITSLICE_RX_TX_X1Y142
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT6[26])
                                                      0.804     3.053 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
                         net (fo=1, routed)           0.012     3.065    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X1Y142
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.197    
                         clock uncertainty            0.170     3.367    
    BITSLICE_RX_TX_X1Y142
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.062     3.429    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           4.044    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.103ns (26.142%)  route 0.291ns (73.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.655ns (routing 0.309ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.655     3.646    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X86Y162        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y162        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.749 r  u_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][43]/Q
                         net (fo=1, routed)           0.291     4.040    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y141
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.694     3.476    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.014 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.249    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.057 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, routed)           0.012     3.069    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y141
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.132     3.201    
                         clock uncertainty            0.170     3.371    
    BITSLICE_RX_TX_X1Y141
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.054     3.425    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.114ns (5.325%)  route 2.027ns (94.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 7.475 - 4.284 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.876     3.658    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y145        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.772 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           2.027     5.799    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.475 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.292    
                         clock uncertainty           -0.170     7.122    
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.690    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.117ns (5.865%)  route 1.878ns (94.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.495 - 4.284 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.858ns (routing 0.335ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.858     3.640    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y148        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.757 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.878     5.635    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.495 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.312    
                         clock uncertainty           -0.170     7.142    
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.718    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.113ns (5.774%)  route 1.844ns (94.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 7.475 - 4.284 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.876     3.658    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y145        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.771 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.844     5.615    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.475 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.292    
                         clock uncertainty           -0.170     7.122    
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.702    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.114ns (5.790%)  route 1.855ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.495 - 4.284 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.868ns (routing 0.335ns, distribution 1.533ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.868     3.650    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y147        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.764 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=8, routed)           1.855     5.619    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.495 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.312    
                         clock uncertainty           -0.170     7.142    
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.722    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.114ns (6.686%)  route 1.591ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.495 - 4.284 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.960ns (routing 0.335ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.960     3.742    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X95Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.856 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=3, routed)           1.591     5.447    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.495 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.312    
                         clock uncertainty           -0.170     7.142    
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.585     6.557    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.557    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.114ns (6.690%)  route 1.590ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.495 - 4.284 ) 
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.957ns (routing 0.335ns, distribution 1.622ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.957     3.739    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X99Y174        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.853 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=3, routed)           1.590     5.443    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.495 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.312    
                         clock uncertainty           -0.170     7.142    
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     6.563    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.114ns (6.003%)  route 1.785ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 7.475 - 4.284 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.876     3.658    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y145        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.772 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.785     5.557    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 f  
    AV18                                              0.000     4.284 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     7.475 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.292    
                         clock uncertainty           -0.170     7.122    
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.690    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.114ns (5.928%)  route 1.809ns (94.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.495 - 4.284 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.868ns (routing 0.335ns, distribution 1.533ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.868     3.650    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[10]
    SLICE_X86Y147        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.764 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.809     5.573    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.495 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.312    
                         clock uncertainty           -0.170     7.142    
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.710    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.114ns (7.094%)  route 1.493ns (92.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.495 - 4.284 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.955ns (routing 0.335ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.955     3.737    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X95Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.851 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=3, routed)           1.493     5.344    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.495 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.312    
                         clock uncertainty           -0.170     7.142    
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     6.551    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (pll_clk[2]_DIV rise@4.284ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.113ns (6.750%)  route 1.561ns (93.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 7.495 - 4.284 ) 
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.893ns (routing 0.335ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.309ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.893     3.675    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X87Y171        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.788 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.561     5.349    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X1Y25
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     4.664 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.715    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.715 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     5.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     5.828 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.200    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.275 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.573     7.848    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.231     6.617 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.813    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y25
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     7.495 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     7.312    
                         clock uncertainty           -0.170     7.142    
    BITSLICE_CONTROL_X1Y25
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     6.563    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.103ns (22.056%)  route 0.364ns (77.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.724ns (routing 0.309ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.724     3.715    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y190        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y190        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.818 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.364     4.182    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y166
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y25
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.091 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.103    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y166
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.232    
                         clock uncertainty            0.170     3.402    
    BITSLICE_RX_TX_X1Y166
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.082     3.484    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.103ns (19.961%)  route 0.413ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    3.677ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.686ns (routing 0.309ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.686     3.677    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X88Y179        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y179        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.780 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[3]/Q
                         net (fo=1, routed)           0.413     4.193    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[3]
    BITSLICE_RX_TX_X1Y156
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.067 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.012     3.079    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y156
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.184     3.262    
                         clock uncertainty            0.170     3.433    
    BITSLICE_RX_TX_X1Y156
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     3.495    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.104ns (19.331%)  route 0.434ns (80.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.664ns (routing 0.309ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.664     3.655    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X86Y179        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.759 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/Q
                         net (fo=1, routed)           0.434     4.193    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[7]
    BITSLICE_RX_TX_X1Y156
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.067 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.012     3.079    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y156
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.184     3.262    
                         clock uncertainty            0.170     3.433    
    BITSLICE_RX_TX_X1Y156
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.062     3.495    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.104ns (22.511%)  route 0.358ns (77.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    3.712ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.309ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.721     3.712    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y196        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.816 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.358     4.174    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y171
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.071 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.083    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y171
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.212    
                         clock uncertainty            0.170     3.382    
    BITSLICE_RX_TX_X1Y171
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.075     3.457    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.104ns (22.222%)  route 0.364ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    3.712ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.309ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.721     3.712    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X87Y196        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.816 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.364     4.180    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y171
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.071 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.083    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y171
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.212    
                         clock uncertainty            0.170     3.382    
    BITSLICE_RX_TX_X1Y171
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.074     3.456    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.107ns (23.568%)  route 0.347ns (76.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.704ns (routing 0.309ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.704     3.695    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X86Y197        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y197        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     3.802 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.347     4.149    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X1Y172
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.070 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     3.082    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y172
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.211    
                         clock uncertainty            0.170     3.381    
    BITSLICE_RX_TX_X1Y172
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     3.416    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.104ns (20.313%)  route 0.408ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.309ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.734     3.725    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X89Y190        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.829 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.408     4.237    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y164
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y25
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.097 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     3.109    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y164
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.238    
                         clock uncertainty            0.170     3.408    
    BITSLICE_RX_TX_X1Y164
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.076     3.484    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.104ns (23.318%)  route 0.342ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.710ns (routing 0.309ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.710     3.701    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X86Y191        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y191        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.805 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.342     4.147    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X1Y166
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y25
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.091 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.103    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y166
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.232    
                         clock uncertainty            0.170     3.402    
    BITSLICE_RX_TX_X1Y166
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.013     3.389    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.107ns (23.362%)  route 0.351ns (76.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.722ns (routing 0.309ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.722     3.713    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X88Y200        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y200        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     3.820 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.351     4.171    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X1Y173
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     3.035 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     3.047    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y173
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.176    
                         clock uncertainty            0.170     3.346    
    BITSLICE_RX_TX_X1Y173
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.067     3.413    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.142ns period=4.284ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.103ns (20.641%)  route 0.396ns (79.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.709ns (routing 0.309ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     0.380 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.431    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.431 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.209    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.544 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.991 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.709     3.700    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X86Y193        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y193        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.803 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/Q
                         net (fo=1, routed)           0.396     4.199    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[2]
    BITSLICE_RX_TX_X1Y169
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AV18                                              0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.262 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=10107, routed)       1.739     3.521    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X1Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.462     2.059 f  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.294    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.067 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.012     3.079    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y169
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.129     3.208    
                         clock uncertainty            0.170     3.378    
    BITSLICE_RX_TX_X1Y169
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.060     3.438    u_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  0.762    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.462ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.601ns  (logic 0.117ns (19.468%)  route 0.484ns (80.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y170                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X103Y170       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.484     0.601    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X103Y170       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X103Y170       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.481ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.582ns  (logic 0.118ns (20.275%)  route 0.464ns (79.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X103Y173       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.464     0.582    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X105Y174       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X105Y174       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 11.481    

Slack (MET) :             11.510ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.551ns  (logic 0.117ns (21.234%)  route 0.434ns (78.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y182                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X102Y182       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.434     0.551    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X101Y184       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X101Y184       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    12.061    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 11.510    

Slack (MET) :             11.527ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.535ns  (logic 0.118ns (22.056%)  route 0.417ns (77.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y171                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X103Y171       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.417     0.535    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X103Y171       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X103Y171       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 11.527    

Slack (MET) :             11.528ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.534ns  (logic 0.118ns (22.097%)  route 0.416ns (77.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y170                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X103Y170       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.416     0.534    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X103Y170       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X103Y170       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 11.528    

Slack (MET) :             11.573ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.490ns  (logic 0.117ns (23.878%)  route 0.373ns (76.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y171                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X103Y171       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.373     0.490    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X103Y171       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X103Y171       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 11.573    

Slack (MET) :             11.578ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.484ns  (logic 0.117ns (24.174%)  route 0.367ns (75.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X103Y173       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.367     0.484    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X103Y173       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X103Y173       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 11.578    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.470ns  (logic 0.118ns (25.106%)  route 0.352ns (74.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y167                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X102Y167       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.352     0.470    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X105Y167       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X105Y167       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.601ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.462ns  (logic 0.117ns (25.325%)  route 0.345ns (74.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y167                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X102Y167       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.345     0.462    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X105Y167       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X105Y167       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 11.601    

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y174                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X100Y174       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.270     0.384    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X100Y174       FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X100Y174       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 11.679    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       32.243ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.819ns  (logic 0.114ns (13.919%)  route 0.705ns (86.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y179                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X110Y179       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.705     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X110Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X110Y178       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 32.243    

Slack (MET) :             32.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.723ns  (logic 0.114ns (15.768%)  route 0.609ns (84.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y182                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X107Y182       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.609     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X107Y182       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X107Y182       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 32.338    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.687ns  (logic 0.115ns (16.739%)  route 0.572ns (83.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y180                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X106Y180       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.572     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X106Y180       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X106Y180       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.091%)  route 0.553ns (82.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y180                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X106Y180       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.553     0.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X106Y180       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X106Y180       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.646ns  (logic 0.117ns (18.111%)  route 0.529ns (81.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y182                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X107Y182       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.529     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X107Y182       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X107Y182       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                 32.414    

Slack (MET) :             32.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.534ns  (logic 0.114ns (21.348%)  route 0.420ns (78.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y179                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X109Y179       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.420     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y178       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 32.526    

Slack (MET) :             32.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.507ns  (logic 0.117ns (23.077%)  route 0.390ns (76.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y179                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X110Y179       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.390     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X109Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X109Y178       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                 32.556    

Slack (MET) :             32.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.502ns  (logic 0.114ns (22.709%)  route 0.388ns (77.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y179                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X110Y179       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.388     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X109Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X109Y178       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 32.560    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.284ns  (mmcm_clkout6 rise@8.568ns - mmcm_clkout0 rise@4.284ns)
  Data Path Delay:        1.119ns  (logic 0.114ns (10.188%)  route 1.005ns (89.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 12.251 - 8.568 ) 
    Source Clock Delay      (SCD):    3.731ns = ( 8.015 - 4.284 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.949ns (routing 0.335ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.309ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      4.284     4.284 r  
    AV18                                              0.000     4.284 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     4.285    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     4.822 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     4.912    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.912 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     5.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     5.546 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     5.983    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     6.066 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.949     8.015    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X96Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y173        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     8.129 r  u_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           1.005     9.134    u_ddr4_0/inst/u_ddr_cal_riu/sample_gts
    SLICE_X97Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      8.568     8.568 r  
    AV18                                              0.000     8.568 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     8.569    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379     8.948 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.999    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.999 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     9.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.112 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.484    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.559 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.692    12.251    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X97Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.283    11.969    
                         clock uncertainty           -0.180    11.788    
    SLICE_X97Y173        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    11.847    u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.008ns  (logic 0.116ns (11.508%)  route 0.892ns (88.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y153                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
    SLICE_X97Y153        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/Q
                         net (fo=1, routed)           0.892     1.008    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[27]
    SLICE_X97Y122        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y122        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    u_ddr4_0/inst/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.999ns  (logic 0.117ns (11.712%)  route 0.882ns (88.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
    SLICE_X98Y150        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/Q
                         net (fo=1, routed)           0.882     0.999    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[30]
    SLICE_X97Y120        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y120        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    u_ddr4_0/inst/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.978ns  (logic 0.116ns (11.861%)  route 0.862ns (88.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y150                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/C
    SLICE_X97Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/Q
                         net (fo=1, routed)           0.862     0.978    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[24]
    SLICE_X97Y118        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y118        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    u_ddr4_0/inst/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.959ns  (logic 0.114ns (11.887%)  route 0.845ns (88.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/C
    SLICE_X96Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/Q
                         net (fo=1, routed)           0.845     0.959    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[29]
    SLICE_X97Y118        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y118        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    u_ddr4_0/inst/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.889ns  (logic 0.114ns (12.823%)  route 0.775ns (87.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y150                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X97Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.775     0.889    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[31]
    SLICE_X97Y120        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y120        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.860ns  (logic 0.116ns (13.488%)  route 0.744ns (86.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
    SLICE_X98Y151        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/Q
                         net (fo=1, routed)           0.744     0.860    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[18]
    SLICE_X98Y123        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y123        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    u_ddr4_0/inst/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.801ns  (logic 0.118ns (14.732%)  route 0.683ns (85.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
    SLICE_X98Y151        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/Q
                         net (fo=1, routed)           0.683     0.801    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[5]
    SLICE_X98Y125        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y125        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    u_ddr4_0/inst/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.798ns  (logic 0.118ns (14.787%)  route 0.680ns (85.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
    SLICE_X98Y150        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/Q
                         net (fo=1, routed)           0.680     0.798    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X98Y123        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y123        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    u_ddr4_0/inst/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.794ns  (logic 0.117ns (14.736%)  route 0.677ns (85.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152                                     0.000     0.000 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
    SLICE_X97Y152        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/Q
                         net (fo=1, routed)           0.677     0.794    u_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[26]
    SLICE_X97Y123        FDRE                                         r  u_ddr4_0/inst/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y123        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    u_ddr4_0/inst/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  4.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@4.284ns period=8.568ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.049ns (8.845%)  route 0.505ns (91.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.142ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.803     1.941    u_ddr4_0/inst/u_ddr_cal_top/dReg_reg[10]
    SLICE_X96Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y173        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.990 r  u_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.505     2.495    u_ddr4_0/inst/u_ddr_cal_riu/sample_gts
    SLICE_X97Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.929     1.892    u_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X97Y173        FDRE                                         r  u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.222     2.113    
                         clock uncertainty            0.180     2.294    
    SLICE_X97Y173        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.350    u_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.452ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.747ns  (logic 0.114ns (15.261%)  route 0.633ns (84.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y181                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X104Y181       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.633     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X104Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X104Y181       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    17.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.654ns  (logic 0.116ns (17.737%)  route 0.538ns (82.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y181                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X104Y181       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.538     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X104Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X104Y181       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    17.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                 16.544    

Slack (MET) :             16.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.633ns  (logic 0.114ns (18.009%)  route 0.519ns (81.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y178                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X109Y178       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.519     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X109Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X109Y179       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    17.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                 16.566    

Slack (MET) :             16.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.618ns  (logic 0.117ns (18.932%)  route 0.501ns (81.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y178                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X110Y178       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.501     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X110Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X110Y179       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    17.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 16.578    

Slack (MET) :             16.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.601ns  (logic 0.117ns (19.468%)  route 0.484ns (80.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y182                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X107Y182       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.484     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X107Y182       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X107Y182       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    17.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.197    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                 16.596    

Slack (MET) :             16.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.590ns  (logic 0.114ns (19.322%)  route 0.476ns (80.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y178                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X109Y178       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.476     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X109Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X109Y179       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    17.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 16.608    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.574ns  (logic 0.114ns (19.861%)  route 0.460ns (80.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y181                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X105Y181       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.460     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X106Y182       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X106Y182       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    17.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.136ns  (MaxDelay Path 17.136ns)
  Data Path Delay:        0.500ns  (logic 0.114ns (22.800%)  route 0.386ns (77.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.136ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y178                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X110Y178       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.386     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X110Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.136    17.136    
    SLICE_X110Y179       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    17.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.197    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 16.697    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  axi_aclk

Setup :           92  Failing Endpoints,  Worst Slack       -3.108ns,  Total Violation     -257.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.108ns  (required time - arrival time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.544ns  (logic 0.680ns (44.041%)  route 0.864ns (55.959%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 1450.207 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 1451.698 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.924ns (routing 0.335ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.740ns, distribution 1.138ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.924  1451.698    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114  1451.812 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.251  1452.063    i_softmc/i_instr_recv/app_en
    SLICE_X107Y91        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185  1452.248 r  i_softmc/i_instr_recv/xdma_0_i_i_1_replica/O
                         net (fo=7, routed)           0.220  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]_repN_alias
    SLICE_X106Y90        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115  1452.583 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/RdPtr[2]_i_2__3/O
                         net (fo=6, routed)           0.178  1452.761    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_xfr_10010_in
    SLICE_X105Y90        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.173  1452.934 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[4]_i_3/O
                         net (fo=3, routed)           0.180  1453.114    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[4]_i_3_n_0
    SLICE_X105Y89        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093  1453.207 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[3]_i_1/O
                         net (fo=1, routed)           0.035  1453.242    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_50
    SLICE_X105Y89        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.878  1450.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X105Y89        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[3]/C
                         clock pessimism              0.000  1450.207    
                         clock uncertainty           -0.135  1450.072    
    SLICE_X105Y89        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062  1450.134    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[3]
  -------------------------------------------------------------------
                         required time                       1450.134    
                         arrival time                       -1453.242    
  -------------------------------------------------------------------
                         slack                                 -3.108    

Slack (VIOLATED) :        -3.082ns  (required time - arrival time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.515ns  (logic 0.657ns (43.366%)  route 0.858ns (56.634%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 1450.207 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 1451.698 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.924ns (routing 0.335ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.740ns, distribution 1.138ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.924  1451.698    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114  1451.812 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.251  1452.063    i_softmc/i_instr_recv/app_en
    SLICE_X107Y91        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185  1452.248 r  i_softmc/i_instr_recv/xdma_0_i_i_1_replica/O
                         net (fo=7, routed)           0.220  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]_repN_alias
    SLICE_X106Y90        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115  1452.583 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/RdPtr[2]_i_2__3/O
                         net (fo=6, routed)           0.178  1452.761    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_xfr_10010_in
    SLICE_X105Y90        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.173  1452.934 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[4]_i_3/O
                         net (fo=3, routed)           0.180  1453.114    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[4]_i_3_n_0
    SLICE_X105Y89        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070  1453.184 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[2]_i_1/O
                         net (fo=1, routed)           0.029  1453.213    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_51
    SLICE_X105Y89        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.878  1450.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X105Y89        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[2]/C
                         clock pessimism              0.000  1450.207    
                         clock uncertainty           -0.135  1450.072    
    SLICE_X105Y89        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059  1450.130    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[2]
  -------------------------------------------------------------------
                         required time                       1450.131    
                         arrival time                       -1453.213    
  -------------------------------------------------------------------
                         slack                                 -3.082    

Slack (VIOLATED) :        -3.075ns  (required time - arrival time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.508ns  (logic 0.658ns (43.634%)  route 0.850ns (56.366%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 1450.207 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 1451.698 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.924ns (routing 0.335ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.740ns, distribution 1.138ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.924  1451.698    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114  1451.812 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.251  1452.063    i_softmc/i_instr_recv/app_en
    SLICE_X107Y91        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185  1452.248 r  i_softmc/i_instr_recv/xdma_0_i_i_1_replica/O
                         net (fo=7, routed)           0.220  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]_repN_alias
    SLICE_X106Y90        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115  1452.583 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/RdPtr[2]_i_2__3/O
                         net (fo=6, routed)           0.178  1452.761    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_xfr_10010_in
    SLICE_X105Y90        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.173  1452.934 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[4]_i_3/O
                         net (fo=3, routed)           0.178  1453.112    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[4]_i_3_n_0
    SLICE_X105Y89        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071  1453.183 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_dat_cnt_nn1[4]_i_2/O
                         net (fo=1, routed)           0.023  1453.206    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_49
    SLICE_X105Y89        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.878  1450.207    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X105Y89        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[4]/C
                         clock pessimism              0.000  1450.207    
                         clock uncertainty           -0.135  1450.072    
    SLICE_X105Y89        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059  1450.130    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_dat_cnt_nn1_reg[4]
  -------------------------------------------------------------------
                         required time                       1450.131    
                         arrival time                       -1453.206    
  -------------------------------------------------------------------
                         slack                                 -3.075    

Slack (VIOLATED) :        -2.924ns  (required time - arrival time)
  Source:                 i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.216ns  (logic 0.431ns (35.444%)  route 0.785ns (64.556%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 1450.188 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 1451.714 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.740ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.940  1451.714    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117  1451.831 f  i_softmc/i_instr_recv/process_iseq_r_reg_replica/Q
                         net (fo=2, routed)           0.172  1452.003    i_softmc/i_instr_recv/process_iseq_repN
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174  1452.177 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.069  1452.246    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071  1452.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.151  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X106Y90        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069  1452.537 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_dat_100[127]_i_2_comp/O
                         net (fo=43, routed)          0.393  1452.930    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_62
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.859  1450.188    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[10]/C
                         clock pessimism              0.000  1450.188    
                         clock uncertainty           -0.135  1450.052    
    SLICE_X108Y91        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047  1450.005    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[10]
  -------------------------------------------------------------------
                         required time                       1450.006    
                         arrival time                       -1452.930    
  -------------------------------------------------------------------
                         slack                                 -2.924    

Slack (VIOLATED) :        -2.924ns  (required time - arrival time)
  Source:                 i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.216ns  (logic 0.431ns (35.444%)  route 0.785ns (64.556%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 1450.188 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 1451.714 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.740ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.940  1451.714    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117  1451.831 f  i_softmc/i_instr_recv/process_iseq_r_reg_replica/Q
                         net (fo=2, routed)           0.172  1452.003    i_softmc/i_instr_recv/process_iseq_repN
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174  1452.177 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.069  1452.246    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071  1452.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.151  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X106Y90        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069  1452.537 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_dat_100[127]_i_2_comp/O
                         net (fo=43, routed)          0.393  1452.930    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_62
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.859  1450.188    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[11]/C
                         clock pessimism              0.000  1450.188    
                         clock uncertainty           -0.135  1450.052    
    SLICE_X108Y91        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047  1450.005    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[11]
  -------------------------------------------------------------------
                         required time                       1450.006    
                         arrival time                       -1452.930    
  -------------------------------------------------------------------
                         slack                                 -2.924    

Slack (VIOLATED) :        -2.924ns  (required time - arrival time)
  Source:                 i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.216ns  (logic 0.431ns (35.444%)  route 0.785ns (64.556%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 1450.188 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 1451.714 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.740ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.940  1451.714    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117  1451.831 f  i_softmc/i_instr_recv/process_iseq_r_reg_replica/Q
                         net (fo=2, routed)           0.172  1452.003    i_softmc/i_instr_recv/process_iseq_repN
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174  1452.177 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.069  1452.246    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071  1452.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.151  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X106Y90        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069  1452.537 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_dat_100[127]_i_2_comp/O
                         net (fo=43, routed)          0.393  1452.930    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_62
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.859  1450.188    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[12]/C
                         clock pessimism              0.000  1450.188    
                         clock uncertainty           -0.135  1450.052    
    SLICE_X108Y91        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047  1450.005    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[12]
  -------------------------------------------------------------------
                         required time                       1450.006    
                         arrival time                       -1452.930    
  -------------------------------------------------------------------
                         slack                                 -2.924    

Slack (VIOLATED) :        -2.924ns  (required time - arrival time)
  Source:                 i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.216ns  (logic 0.431ns (35.444%)  route 0.785ns (64.556%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 1450.188 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 1451.714 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.740ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.940  1451.714    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117  1451.831 f  i_softmc/i_instr_recv/process_iseq_r_reg_replica/Q
                         net (fo=2, routed)           0.172  1452.003    i_softmc/i_instr_recv/process_iseq_repN
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174  1452.177 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.069  1452.246    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071  1452.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.151  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X106Y90        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069  1452.537 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_dat_100[127]_i_2_comp/O
                         net (fo=43, routed)          0.393  1452.930    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_62
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.859  1450.188    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X108Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[8]/C
                         clock pessimism              0.000  1450.188    
                         clock uncertainty           -0.135  1450.052    
    SLICE_X108Y91        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047  1450.005    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[8]
  -------------------------------------------------------------------
                         required time                       1450.006    
                         arrival time                       -1452.930    
  -------------------------------------------------------------------
                         slack                                 -2.924    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.215ns  (logic 0.431ns (35.473%)  route 0.784ns (64.527%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 1450.198 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 1451.714 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.740ns, distribution 1.129ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.940  1451.714    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117  1451.831 f  i_softmc/i_instr_recv/process_iseq_r_reg_replica/Q
                         net (fo=2, routed)           0.172  1452.003    i_softmc/i_instr_recv/process_iseq_repN
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174  1452.177 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.069  1452.246    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071  1452.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.151  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X106Y90        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069  1452.537 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_dat_100[127]_i_2_comp/O
                         net (fo=43, routed)          0.392  1452.929    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_62
    SLICE_X107Y93        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.869  1450.198    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y93        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[13]/C
                         clock pessimism              0.000  1450.198    
                         clock uncertainty           -0.135  1450.062    
    SLICE_X107Y93        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047  1450.016    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[13]
  -------------------------------------------------------------------
                         required time                       1450.016    
                         arrival time                       -1452.929    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.215ns  (logic 0.431ns (35.473%)  route 0.784ns (64.527%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 1450.198 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 1451.714 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.740ns, distribution 1.129ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.940  1451.714    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117  1451.831 f  i_softmc/i_instr_recv/process_iseq_r_reg_replica/Q
                         net (fo=2, routed)           0.172  1452.003    i_softmc/i_instr_recv/process_iseq_repN
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174  1452.177 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.069  1452.246    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071  1452.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.151  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X106Y90        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069  1452.537 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_dat_100[127]_i_2_comp/O
                         net (fo=43, routed)          0.392  1452.929    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_62
    SLICE_X107Y93        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.869  1450.198    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y93        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[9]/C
                         clock pessimism              0.000  1450.198    
                         clock uncertainty           -0.135  1450.062    
    SLICE_X107Y93        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047  1450.016    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[9]
  -------------------------------------------------------------------
                         required time                       1450.016    
                         arrival time                       -1452.929    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.901ns  (required time - arrival time)
  Source:                 i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (axi_aclk rise@1448.000ns - mmcm_clkout0 rise@1447.992ns)
  Data Path Delay:        1.205ns  (logic 0.431ns (35.768%)  route 0.774ns (64.232%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 1450.201 - 1448.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 1451.714 - 1447.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.740ns, distribution 1.132ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   1447.992  1447.992 r  
    AV18                                              0.000  1447.992 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001  1447.993    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537  1448.530 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090  1448.620    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000  1448.620 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865  1449.485    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231  1449.254 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437  1449.691    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083  1449.774 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       1.940  1451.714    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/process_iseq_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117  1451.831 f  i_softmc/i_instr_recv/process_iseq_r_reg_replica/Q
                         net (fo=2, routed)           0.172  1452.003    i_softmc/i_instr_recv/process_iseq_repN
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174  1452.177 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.069  1452.246    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071  1452.317 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.151  1452.468    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X106Y90        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069  1452.537 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_dat_100[127]_i_2_comp/O
                         net (fo=43, routed)          0.382  1452.919    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_62
    SLICE_X110Y92        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                   1448.000  1448.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000  1448.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046  1448.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283  1448.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.872  1450.201    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X110Y92        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/C
                         clock pessimism              0.000  1450.201    
                         clock uncertainty           -0.135  1450.065    
    SLICE_X110Y92        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.048  1450.017    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]
  -------------------------------------------------------------------
                         required time                       1450.018    
                         arrival time                       -1452.919    
  -------------------------------------------------------------------
                         slack                                 -2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.093ns (32.404%)  route 0.194ns (67.596%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.822ns (routing 0.127ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.468ns, distribution 0.673ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.822     1.960    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.008 f  i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/Q
                         net (fo=41, routed)          0.107     2.115    i_softmc/i_instr_recv/FSM_sequential_state_r_reg[1]_0[0]
    SLICE_X107Y91        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.030     2.145 f  i_softmc/i_instr_recv/xdma_0_i_i_1_replica/O
                         net (fo=7, routed)           0.075     2.220    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]_repN_alias
    SLICE_X107Y90        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     2.235 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_vld_100_i_1/O
                         net (fo=1, routed)           0.012     2.247    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_48
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.141     1.306    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/C
                         clock pessimism              0.000     1.306    
                         clock uncertainty            0.135     1.441    
    SLICE_X107Y90        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.497    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_0wcp_100_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.109ns (35.275%)  route 0.200ns (64.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.822ns (routing 0.127ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.468ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.822     1.960    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.008 r  i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/Q
                         net (fo=41, routed)          0.107     2.115    i_softmc/i_instr_recv/FSM_sequential_state_r_reg[1]_0[0]
    SLICE_X107Y91        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.030     2.145 r  i_softmc/i_instr_recv/xdma_0_i_i_1_replica/O
                         net (fo=7, routed)           0.077     2.222    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]_repN_alias
    SLICE_X105Y91        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.031     2.253 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_0wcp_100_i_1/O
                         net (fo=1, routed)           0.016     2.269    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_0wcp_099
    SLICE_X105Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_0wcp_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.122     1.287    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X105Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_0wcp_100_reg/C
                         clock pessimism              0.000     1.287    
                         clock uncertainty            0.135     1.422    
    SLICE_X105Y91        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.478    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_0wcp_100_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_done_100_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.116ns (37.179%)  route 0.196ns (62.821%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.822ns (routing 0.127ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.468ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.822     1.960    i_softmc/i_instr_recv/c0_ddr4_ui_clk
    SLICE_X105Y92        FDRE                                         r  i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.008 r  i_softmc/i_instr_recv/FSM_sequential_state_r_reg[0]/Q
                         net (fo=41, routed)          0.107     2.115    i_softmc/i_instr_recv/FSM_sequential_state_r_reg[1]_0[0]
    SLICE_X107Y91        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.030     2.145 r  i_softmc/i_instr_recv/xdma_0_i_i_1_replica/O
                         net (fo=7, routed)           0.077     2.222    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/E[0]_repN_alias
    SLICE_X105Y91        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     2.260 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_done_100_i_1/O
                         net (fo=1, routed)           0.012     2.272    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_done_100_i_1_n_0
    SLICE_X105Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_done_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.122     1.287    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X105Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_done_100_reg/C
                         clock pessimism              0.000     1.287    
                         clock uncertainty            0.135     1.422    
    SLICE_X105Y91        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.478    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_done_100_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_rd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.154ns (43.258%)  route 0.202ns (56.742%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.468ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.817     1.955    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.004 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.037     2.041    i_softmc/i_instr_recv/app_en
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     2.086 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.033     2.119    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     2.149 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.032     2.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X105Y90        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.211 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_1/O
                         net (fo=23, routed)          0.100     2.311    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_rd
    SLICE_X105Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_rd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.122     1.287    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X105Y91        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_rd_ff_reg/C
                         clock pessimism              0.000     1.287    
                         clock uncertainty            0.135     1.422    
    SLICE_X105Y91        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.477    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_rd_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.139ns (43.302%)  route 0.182ns (56.698%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.817     1.955    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.004 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.037     2.041    i_softmc/i_instr_recv/app_en
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     2.086 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.035     2.121    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     2.166 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100[1]_i_1/O
                         net (fo=2, routed)           0.110     2.276    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_74
    SLICE_X106Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X106Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[0]/C
                         clock pessimism              0.000     1.304    
                         clock uncertainty            0.135     1.439    
    SLICE_X106Y90        FDRE (Hold_HFF_SLICEL_C_CE)
                                                      0.000     1.439    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.139ns (43.034%)  route 0.184ns (56.966%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.817     1.955    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.004 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.037     2.041    i_softmc/i_instr_recv/app_en
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     2.086 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.035     2.121    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     2.166 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100[1]_i_1/O
                         net (fo=2, routed)           0.112     2.278    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO_n_74
    SLICE_X106Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X106Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[1]/C
                         clock pessimism              0.000     1.304    
                         clock uncertainty            0.135     1.439    
    SLICE_X106Y90        FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.002     1.437    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/mst_sm_cur_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_lst_100_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.169ns (42.893%)  route 0.225ns (57.107%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.468ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.817     1.955    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.004 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.037     2.041    i_softmc/i_instr_recv/app_en
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     2.086 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.033     2.119    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     2.149 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.032     2.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X105Y90        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.211 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_1/O
                         net (fo=23, routed)          0.107     2.318    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd
    SLICE_X107Y90        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     2.333 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_lst_100_i_1/O
                         net (fo=1, routed)           0.016     2.349    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_lst_099
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_lst_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.144     1.309    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_lst_100_reg/C
                         clock pessimism              0.000     1.309    
                         clock uncertainty            0.135     1.444    
    SLICE_X107Y90        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.500    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_lst_100_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.199ns (49.502%)  route 0.203ns (50.498%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.468ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.817     1.955    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.004 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.037     2.041    i_softmc/i_instr_recv/app_en
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     2.086 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.033     2.119    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     2.149 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.032     2.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X105Y90        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.211 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_1/O
                         net (fo=23, routed)          0.085     2.296    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd
    SLICE_X107Y90        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     2.341 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_rem_100[4]_i_1/O
                         net (fo=1, routed)           0.016     2.357    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_099[4]
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.144     1.309    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[4]/C
                         clock pessimism              0.000     1.309    
                         clock uncertainty            0.135     1.444    
    SLICE_X107Y90        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.500    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.199ns (49.380%)  route 0.204ns (50.620%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.468ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.817     1.955    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.004 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.037     2.041    i_softmc/i_instr_recv/app_en
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     2.086 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.033     2.119    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     2.149 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.032     2.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X105Y90        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.211 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_1/O
                         net (fo=23, routed)          0.087     2.298    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd
    SLICE_X107Y90        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.045     2.343 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_rem_100[0]_i_1/O
                         net (fo=1, routed)           0.015     2.358    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_099[0]
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.144     1.309    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[0]/C
                         clock pessimism              0.000     1.309    
                         clock uncertainty            0.135     1.444    
    SLICE_X107Y90        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.500    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 EP/xdma_app_i/app_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.142ns period=4.284ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.210ns (50.971%)  route 0.202ns (49.029%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.468ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y55         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=10107, routed)       0.817     1.955    EP/xdma_app_i/c0_ddr4_ui_clk
    SLICE_X105Y90        FDRE                                         r  EP/xdma_app_i/app_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.004 f  EP/xdma_app_i/app_en_r_reg/Q
                         net (fo=40, routed)          0.037     2.041    i_softmc/i_instr_recv/app_en
    SLICE_X105Y90        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     2.086 r  i_softmc/i_instr_recv/xdma_0_i_i_1/O
                         net (fo=35, routed)          0.033     2.119    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready[0]
    SLICE_X105Y90        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     2.149 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2/O
                         net (fo=3, routed)           0.032     2.181    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0
    SLICE_X105Y90        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     2.211 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_1/O
                         net (fo=23, routed)          0.087     2.298    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd
    SLICE_X107Y90        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.056     2.354 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_rem_100[1]_i_1/O
                         net (fo=1, routed)           0.013     2.367    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_099[1]
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.144     1.309    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/user_clk
    SLICE_X107Y90        FDRE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[1]/C
                         clock pessimism              0.000     1.309    
                         clock uncertainty            0.135     1.444    
    SLICE_X107Y90        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.500    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.867    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep/CLR
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.114ns (5.787%)  route 1.856ns (94.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 10.203 - 8.000 ) 
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.814ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.740ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.198     2.595    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.709 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          1.856     4.565    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X106Y89        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.874    10.203    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X106Y89        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep/C
                         clock pessimism              0.142    10.345    
                         clock uncertainty           -0.035    10.310    
    SLICE_X106Y89        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    10.228    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.114ns (6.518%)  route 1.635ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 10.279 - 8.000 ) 
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.814ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.740ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.198     2.595    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.709 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          1.635     4.344    EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X127Y31        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.950    10.279    EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X127Y31        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/C
                         clock pessimism              0.196    10.475    
                         clock uncertainty           -0.035    10.439    
    SLICE_X127Y31        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    10.357    EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]/CLR
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.114ns (6.518%)  route 1.635ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 10.279 - 8.000 ) 
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.814ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.740ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.198     2.595    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.709 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          1.635     4.344    EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X127Y31        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.950    10.279    EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X127Y31        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]/C
                         clock pessimism              0.196    10.475    
                         clock uncertainty           -0.035    10.439    
    SLICE_X127Y31        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    10.357    EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.267ns (18.790%)  route 1.154ns (81.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 10.270 - 8.000 ) 
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.219ns (routing 0.814ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.740ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.219     2.616    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X138Y24        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y24        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.734 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.161     2.895    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X136Y24        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.044 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=3, routed)           0.993     4.037    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg_0
    SLICE_X126Y19        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.941    10.270    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X126Y19        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.196    10.466    
                         clock uncertainty           -0.035    10.430    
    SLICE_X126Y19        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    10.348    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.267ns (18.790%)  route 1.154ns (81.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 10.270 - 8.000 ) 
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.219ns (routing 0.814ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.740ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.219     2.616    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X138Y24        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y24        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.734 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.161     2.895    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X136Y24        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.044 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=3, routed)           0.993     4.037    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg_0
    SLICE_X126Y19        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.941    10.270    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X126Y19        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.196    10.466    
                         clock uncertainty           -0.035    10.430    
    SLICE_X126Y19        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    10.348    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.114ns (10.018%)  route 1.024ns (89.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 10.172 - 8.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.814ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.740ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.171     2.568    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X121Y27        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y27        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.682 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          1.024     3.706    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X114Y51        FDPE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.843    10.172    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X114Y51        FDPE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/C
                         clock pessimism              0.184    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X114Y51        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082    10.239    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/PRE
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.114ns (10.018%)  route 1.024ns (89.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 10.172 - 8.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.814ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.740ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.171     2.568    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X121Y27        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y27        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.682 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          1.024     3.706    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X114Y51        FDPE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.843    10.172    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X114Y51        FDPE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/C
                         clock pessimism              0.184    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X114Y51        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    10.239    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3/PRE
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.114ns (10.018%)  route 1.024ns (89.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 10.172 - 8.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.814ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.740ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.171     2.568    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X121Y27        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y27        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.682 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          1.024     3.706    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X114Y51        FDPE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.843    10.172    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X114Y51        FDPE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3/C
                         clock pessimism              0.184    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X114Y51        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082    10.239    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4/PRE
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.114ns (10.018%)  route 1.024ns (89.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 10.172 - 8.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.814ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.740ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.171     2.568    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X121Y27        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y27        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.682 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          1.024     3.706    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X114Y51        FDPE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.843    10.172    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X114Y51        FDPE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4/C
                         clock pessimism              0.184    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X114Y51        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    10.239    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/PRE
                            (recovery check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_aclk rise@8.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.114ns (10.018%)  route 1.024ns (89.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 10.172 - 8.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.814ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.740ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       2.171     2.568    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X121Y27        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y27        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.682 r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          1.024     3.706    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X114Y51        FDPE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.843    10.172    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X114Y51        FDPE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                         clock pessimism              0.184    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X114Y51        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    10.239    EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  6.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.008ns (routing 0.415ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.468ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.008     1.126    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X135Y24        FDSE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y24        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.174 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.168     1.342    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X138Y24        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.192     1.357    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X138Y24        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.154     1.203    
    SLICE_X138Y24        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.208    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.008ns (routing 0.415ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.468ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.008     1.126    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X135Y24        FDSE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y24        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.174 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.168     1.342    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X138Y24        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.192     1.357    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X138Y24        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.154     1.203    
    SLICE_X138Y24        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.208    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.049ns (13.573%)  route 0.312ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.312     1.475    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X118Y12        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X118Y12        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/C
                         clock pessimism             -0.155     1.149    
    SLICE_X118Y12        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.154    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.049ns (13.573%)  route 0.312ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.312     1.475    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X118Y12        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X118Y12        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/C
                         clock pessimism             -0.155     1.149    
    SLICE_X118Y12        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.154    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.049ns (13.573%)  route 0.312ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.312     1.475    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X118Y12        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X118Y12        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/C
                         clock pessimism             -0.155     1.149    
    SLICE_X118Y12        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.154    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.049ns (13.573%)  route 0.312ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.312     1.475    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X118Y12        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X118Y12        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                         clock pessimism             -0.155     1.149    
    SLICE_X118Y12        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.154    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.049ns (13.573%)  route 0.312ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.468ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.312     1.475    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X118Y12        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.139     1.304    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X118Y12        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/C
                         clock pessimism             -0.155     1.149    
    SLICE_X118Y12        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.154    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.049ns (11.893%)  route 0.363ns (88.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.468ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.363     1.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X117Y17        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.135     1.300    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X117Y17        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11/C
                         clock pessimism             -0.155     1.145    
    SLICE_X117Y17        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.150    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.049ns (11.893%)  route 0.363ns (88.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.468ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.363     1.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X117Y17        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.135     1.300    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X117Y17        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3/C
                         clock pessimism             -0.155     1.145    
    SLICE_X117Y17        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.150    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/CLR
                            (removal check against rising-edge clock axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.049ns (11.893%)  route 0.363ns (88.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.996ns (routing 0.415ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.468ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       0.996     1.114    EP/xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X126Y7         FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y7         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.163 f  EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=31, routed)          0.363     1.526    EP/xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X117Y17        FDCE                                         f  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=14943, routed)       1.135     1.300    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X117Y17        FDCE                                         r  EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
                         clock pessimism             -0.155     1.145    
    SLICE_X117Y17        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.150    EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.481ns (32.855%)  route 0.983ns (67.145%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 36.359 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.309ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.425     5.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.609    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.600    36.959    
                         clock uncertainty           -0.035    36.924    
    SLICE_X106Y188       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.842    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                 31.332    

Slack (MET) :             31.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.481ns (32.855%)  route 0.983ns (67.145%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 36.359 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.309ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.425     5.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.609    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.600    36.959    
                         clock uncertainty           -0.035    36.924    
    SLICE_X106Y188       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.842    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                 31.332    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.481ns (33.081%)  route 0.973ns (66.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 36.357 - 33.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.335ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.309ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.844     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.406     4.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X106Y191       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.152     4.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y190       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.415     5.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y188       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.675    34.675    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.607    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y188       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.601    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X106Y188       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 31.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.142ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.758     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y179       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.162     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X110Y180       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.947     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.385     1.972    
    SLICE_X110Y180       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.142ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.170     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X111Y180       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.948     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y180       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.436     1.922    
    SLICE_X111Y180       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.049ns (16.781%)  route 0.243ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.739ns (routing 0.127ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.142ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.739     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y179       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.243     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.924     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.385     1.949    
    SLICE_X105Y183       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X112Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.891     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X112Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.385     1.916    
    SLICE_X112Y179       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X112Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.891     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X112Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.385     1.916    
    SLICE_X112Y179       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X112Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.891     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X112Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.385     1.916    
    SLICE_X112Y179       FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X112Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.891     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X112Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.385     1.916    
    SLICE_X112Y179       FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X112Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.891     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X112Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.385     1.916    
    SLICE_X112Y179       FDPE (Remov_GFF_SLICEL_C_PRE)
                                                      0.005     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X112Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.891     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X112Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.385     1.916    
    SLICE_X112Y179       FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                      0.005     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.048ns (19.123%)  route 0.203ns (80.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.142ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.013     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.779     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.203     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X112Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.893     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X112Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.385     1.918    
    SLICE_X112Y179       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       15.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.116ns (12.581%)  route 0.806ns (87.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 20.733 - 17.136 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.335ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.309ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.834     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.806     4.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X104Y181       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.606    20.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.130    20.604    
                         clock uncertainty           -0.066    20.537    
    SLICE_X104Y181       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    20.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         20.455    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.116ns (12.581%)  route 0.806ns (87.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 20.733 - 17.136 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.335ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.309ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.834     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.806     4.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X104Y181       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.606    20.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.130    20.604    
                         clock uncertainty           -0.066    20.537    
    SLICE_X104Y181       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    20.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         20.455    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             16.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.116ns (14.061%)  route 0.709ns (85.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.612ns = ( 20.748 - 17.136 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.335ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.309ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.834     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.709     4.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X105Y181       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.621    20.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.130    20.618    
                         clock uncertainty           -0.066    20.552    
    SLICE_X105Y181       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         20.470    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 16.029    

Slack (MET) :             16.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.116ns (14.233%)  route 0.699ns (85.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 20.746 - 17.136 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.335ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.309ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.834     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.699     4.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X105Y181       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.619    20.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.130    20.616    
                         clock uncertainty           -0.066    20.550    
    SLICE_X105Y181       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    20.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         20.468    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 16.037    

Slack (MET) :             16.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.116ns (14.233%)  route 0.699ns (85.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 20.746 - 17.136 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.335ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.309ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.834     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y180       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.699     4.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X105Y181       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.619    20.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.130    20.616    
                         clock uncertainty           -0.066    20.550    
    SLICE_X105Y181       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    20.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         20.468    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 16.037    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.114ns (14.232%)  route 0.687ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 20.735 - 17.136 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.335ns, distribution 1.488ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.309ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.823     3.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y185       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.687     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X99Y185        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.608    20.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.130    20.606    
                         clock uncertainty           -0.066    20.540    
    SLICE_X99Y185        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.114ns (14.232%)  route 0.687ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 20.735 - 17.136 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.335ns, distribution 1.488ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.309ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.823     3.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y185       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.687     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X99Y185        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.608    20.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.130    20.606    
                         clock uncertainty           -0.066    20.540    
    SLICE_X99Y185        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    20.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.114ns (14.232%)  route 0.687ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 20.735 - 17.136 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.335ns, distribution 1.488ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.309ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.823     3.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y185       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.687     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X99Y185        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.608    20.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.130    20.606    
                         clock uncertainty           -0.066    20.540    
    SLICE_X99Y185        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    20.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.739 - 17.136 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.335ns, distribution 1.488ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.309ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.823     3.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y185       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.684     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.612    20.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.130    20.610    
                         clock uncertainty           -0.066    20.544    
    SLICE_X102Y183       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         20.462    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 16.059    

Slack (MET) :             16.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.136ns  (mmcm_clkout5 rise@17.136ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 20.739 - 17.136 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.335ns, distribution 1.488ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.309ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.537     0.538 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.628    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.493    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.262 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.699    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.782 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.823     3.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y185       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y185       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.684     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     17.136    17.136 r  
    AV18                                              0.000    17.136 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001    17.137    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.379    17.516 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    17.567    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    17.567 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    18.345    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    18.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    19.052    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    19.127 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         1.612    20.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.130    20.610    
                         clock uncertainty           -0.066    20.544    
    SLICE_X102Y183       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    20.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         20.462    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 16.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.757ns (routing 0.127ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.142ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.757     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X107Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y179       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.180     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X108Y180       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.930     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.161     2.053    
    SLICE_X108Y180       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.757ns (routing 0.127ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.142ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.757     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X107Y179       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y179       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.180     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X108Y180       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.930     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.161     2.053    
    SLICE_X108Y180       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.142ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.787     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.200     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X107Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.900     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X107Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.161     2.023    
    SLICE_X107Y178       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.048ns (14.371%)  route 0.286ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.741ns (routing 0.127ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.142ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.741     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y179       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.927 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.286     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X103Y180       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.933     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y180       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.161     2.056    
    SLICE_X103Y180       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.049ns (17.818%)  route 0.226ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.142ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.787     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.226     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X109Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.914     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X109Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.161     2.037    
    SLICE_X109Y178       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.787     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.225     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X108Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.912     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.161     2.035    
    SLICE_X108Y178       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.787     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.225     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X108Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.912     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.161     2.035    
    SLICE_X108Y178       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.787     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.225     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X108Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.912     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.161     2.035    
    SLICE_X108Y178       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.787     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.225     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X108Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.912     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.161     2.035    
    SLICE_X108Y178       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@8.568ns period=17.136ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.787ns (routing 0.127ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.240     0.241 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.269    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.269 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.674    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.111    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.138 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.787     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y181       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.225     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X108Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AV18                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.001     0.001    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AV18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  u_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.930    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.723 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.932    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X3Y2 (CLOCK_ROOT)    net (fo=580, routed)         0.912     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X108Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.161     2.035    
    SLICE_X108Y178       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        9.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.080ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.114ns (16.814%)  route 0.564ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.644ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.564     3.445    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X135Y90        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.755    12.306    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X135Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.337    12.642    
                         clock uncertainty           -0.035    12.607    
    SLICE_X135Y90        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.525    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  9.080    

Slack (MET) :             9.080ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.114ns (16.814%)  route 0.564ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.644ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.564     3.445    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X135Y90        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.755    12.306    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X135Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.337    12.642    
                         clock uncertainty           -0.035    12.607    
    SLICE_X135Y90        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.525    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  9.080    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.644ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.566     3.447    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y90        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.759    12.310    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism              0.337    12.646    
                         clock uncertainty           -0.035    12.611    
    SLICE_X136Y90        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.529    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.644ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.566     3.447    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y90        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.759    12.310    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.337    12.646    
                         clock uncertainty           -0.035    12.611    
    SLICE_X136Y90        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.529    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.644ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.566     3.447    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y90        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.759    12.310    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y90        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.337    12.646    
                         clock uncertainty           -0.035    12.611    
    SLICE_X136Y90        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.529    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.114ns (18.689%)  route 0.496ns (81.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 12.312 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.644ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.496     3.377    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X139Y94        FDPE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.761    12.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X139Y94        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism              0.337    12.648    
                         clock uncertainty           -0.035    12.613    
    SLICE_X139Y94        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.082    12.531    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  9.154    

Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.114ns (18.689%)  route 0.496ns (81.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 12.312 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.644ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.496     3.377    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X139Y94        FDPE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.761    12.312    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X139Y94        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism              0.337    12.648    
                         clock uncertainty           -0.035    12.613    
    SLICE_X139Y94        FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.082    12.531    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  9.154    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.114ns (20.504%)  route 0.442ns (79.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.644ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.442     3.323    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y93        FDPE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.750    12.301    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y93        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.337    12.637    
                         clock uncertainty           -0.035    12.602    
    SLICE_X136Y93        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    12.520    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.114ns (20.504%)  route 0.442ns (79.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.644ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.442     3.323    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y93        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.750    12.301    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y93        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.337    12.637    
                         clock uncertainty           -0.035    12.602    
    SLICE_X136Y93        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    12.520    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.114ns (20.504%)  route 0.442ns (79.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.711ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.644ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.377     0.377 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.459    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.774 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.993     2.767    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.881 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.442     3.323    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y93        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222    10.222 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.268    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.551 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.750    12.301    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X136Y93        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.337    12.637    
                         clock uncertainty           -0.035    12.602    
    SLICE_X136Y93        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    12.520    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  9.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.199     1.433    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.231     1.264    
    SLICE_X138Y94        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.269    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.199     1.433    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.231     1.264    
    SLICE_X138Y94        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.269    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.199     1.433    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDPE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDPE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.231     1.264    
    SLICE_X138Y94        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.269    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.199     1.433    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.231     1.264    
    SLICE_X138Y94        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.269    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.412ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.199     1.433    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.064     1.496    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.231     1.264    
    SLICE_X138Y94        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.269    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.412ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.205     1.439    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.067     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.231     1.267    
    SLICE_X138Y94        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.272    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.412ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.205     1.439    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.067     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.231     1.267    
    SLICE_X138Y94        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.272    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.412ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.205     1.439    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.067     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism             -0.231     1.267    
    SLICE_X138Y94        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.272    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.412ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.205     1.439    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.067     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.231     1.267    
    SLICE_X138Y94        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.272    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.888ns (routing 0.363ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.412ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.179     0.179 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.197    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.297 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         0.888     1.185    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X133Y92        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y92        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.205     1.439    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y94        FDCE                                         f  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.267     0.267 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.302    EP/xdma_0_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.432 r  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=285, routed)         1.067     1.499    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[3]
    SLICE_X138Y94        FDCE                                         r  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.231     1.267    
    SLICE_X138Y94        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.272    EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.166    





