package Verilog.Basic


final class AND_2$_ {
def args = AND_2_sc.args$
def scriptPath = """Verilog/Basic/AND_2.sc"""
/*<script>*/


// 1. å¼•å…¥ Chisel 6.0 ä¸»ç¨‹å¼
import $ivy.`org.chipsalliance::chisel:6.0.0`

// 2. ã€é—œéµé­”æ³•ã€‘å¼·åˆ¶å¼•å…¥ "èˆŠç‰ˆ Scala" çš„æ’ä»¶
// æˆ‘å€‘æ‰‹å‹•æŒ‡å®š artifact åç¨± (chisel-plugin_2.13.12)ï¼Œé¨™é Ammonite çš„ç‰ˆæœ¬æª¢æŸ¥
import $plugin.$ivy.`org.chipsalliance:chisel-plugin_2.13.12:6.0.0`

import chisel3._
import _root_.circt.stage.ChiselStage
import scala.language.reflectiveCalls

class AND_2 extends Module {
  val io = IO(new Bundle {
    val A = Input(Bool())
    val B = Input(Bool())
    val Y = Output(Bool())
  })
  io.Y := io.A & io.B
}

println("==========================================")
println("æ­£åœ¨å˜—è©¦å¼·åˆ¶è¼‰å…¥æ’ä»¶ä¸¦ç”Ÿæˆé›»è·¯...")
println("==========================================")

try {
  val verilog = ChiselStage.emitSystemVerilog(new AND_2)
  println(verilog)
  println("==========================================")
  println("ğŸ‰ æ­å–œï¼çµ‚æ–¼æˆåŠŸçªç ´ç‰ˆæœ¬å°é–äº†ï¼")
} catch {
  case e: Throwable =>
    println("å¤±æ•—: " + e.getMessage)
    println("å¦‚æœé‚„æ˜¯å¤±æ•—ï¼Œå»ºè­°æ”¹ç”¨ SBT å·¥å…·ï¼Œä¸è¦ç”¨ Ammonite è…³æœ¬äº†ã€‚")
}

/*</script>*/ /*<generated>*//*</generated>*/
}

object AND_2_sc {
  private var args$opt0 = Option.empty[Array[String]]
  def args$set(args: Array[String]): Unit = {
    args$opt0 = Some(args)
  }
  def args$opt: Option[Array[String]] = args$opt0
  def args$: Array[String] = args$opt.getOrElse {
    sys.error("No arguments passed to this script")
  }

  lazy val script = new AND_2$_

  def main(args: Array[String]): Unit = {
    args$set(args)
    val _ = script.hashCode() // hashCode to clear scalac warning about pure expression in statement position
  }
}

export AND_2_sc.script as `AND_2`

