import "primitives/core.futil";
import "primitives/memories/comb.futil";
component comp(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    lt = std_lt(32);
    a = std_reg(32);
    b = std_reg(32);
    c = std_reg(32);
    d = std_reg(32);
    e = std_reg(32);
    f = std_reg(32);
    g = std_reg(32);
  }
  wires {
    group A {
      d.write_en = 1'd1;
      d.in = 32'd2;
      A[done] = d.done;
    }
    group B {
      d.write_en = 1'd1;
      d.in = 32'd2;
      B[done] = d.done;
    }
    group C {
      d.write_en = 1'd1;
      d.in = 32'd2;
      C[done] = d.done;
    }
    static<2> group D {
      d.write_en = 1'd1;
      d.in = 32'd2;
    }
    static<1> group E {
      d.write_en = 1'd1;
      d.in = 32'd2;
    }
    static<1> group F {
      f.write_en = 1'd1;
      f.in = 32'd2;
    }
    static<2> group G {
      f.write_en = 1'd1;
      f.in = 32'd2;
    }
  }
  control {
    @NODE_ID(0) if lt.out {
      @NODE_ID seq {
        @NODE_ID(2) A;
        @NODE_ID(3) B;
      }
    } else {
      @NODE_ID(4) seq {
        @NODE_ID(5) C;
        @NODE_ID(6) static<3> par {
          @NODE_ID(7) static<3> seq  {
            @NODE_ID(8) D;
            @NODE_ID(9) E;
          }
          @NODE_ID(10) static<3> seq  {
            @NODE_ID(11) F;
            @NODE_ID(12) G;
          }
        }
      }
    }
  }
}
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    lt = std_lt(32);
    a = std_reg(32);
    b = std_reg(32);
    c = std_reg(32);
    d = std_reg(32);
  }
  wires {
    static<2> group A {
      a.write_en = 1'd1;
      a.in = 32'd2;
    }
    static<3> group B {
      a.write_en = 1'd1;
      a.in = 32'd2;
    }
    static<3> group C {
      a.write_en = 1'd1;
      a.in = 32'd2;
    }
    static<4> group D {
      d.write_en = 1'd1;
      d.in = 32'd2;
    }
  }
  control {
    @NODE_ID(0) static<6> par {
      @NODE_ID static<6> seq  {
        @NODE_ID(2) static<3> if  lt.out {
          @NODE_ID(3) A;
        } else {
          @NODE_ID(4) B;
        }
        @NODE_ID(6) C;
      }
      @NODE_ID(7) D;
    }
  }
}
---STDERR---
This maps ids of par blocks to " cell timing maps ", which map cells to intervals (i,j), that signify the clock cycles the group is active for, 
 relative to the start of the given par block
============ Map for Component "comp" ============
========Par Node ID: 6 ========
====Child/Thread ID: 7 ====
Id { id: "e" } -- [(2, 3)]
Id { id: "d" } -- [(0, 2)]
====Child/Thread ID: 10 ====
Id { id: "f" } -- [(0, 1)]
Id { id: "g" } -- [(1, 3)]

This maps ids of par blocks to " cell timing maps ", which map cells to intervals (i,j), that signify the clock cycles the group is active for, 
 relative to the start of the given par block
============ Map for Component "main" ============
========Par Node ID: 0 ========
====Child/Thread ID: 1 ====
Id { id: "b" } -- [(0, 3)]
Id { id: "a" } -- [(0, 2)]
Id { id: "c" } -- [(3, 6)]
====Child/Thread ID: 7 ====
Id { id: "d" } -- [(0, 4)]

