<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — verilog stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="program.html">program</a></span> (4)
<br/><span class="tag"><a href="hardwar.html">hardwar</a></span> (3)
<br/><span class="tag"><a href="descript.html">descript</a></span> (3)
<br/><span class="tag"><a href="hdl.html">hdl</a></span> (2)
<br/><span class="tag"><a href="check.html">check</a></span> (2)
</div>
<h2><span class="ttl">Stem</span> verilog$ (<a href="../words.html">all stems</a>)</h2>
<h3>11 papers:</h3>
<dl class="toc"><dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2011-YooLJC.html">SEKE-2011-YooLJC</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>FBDtoVerilog: A Vendor-Independent Translation from FBDs into Verilog Programs (<abbr title="Junbeom Yoo">JY</abbr>, <abbr title="Jong-Hoon Lee">JHL</abbr>, <abbr title="Sehun Jeong">SJ</abbr>, <abbr title="Sung Deok Cha">SDC</abbr>), pp. 48–51.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2010-DuleySK.html">ASE-2010-DuleySK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>A program differencing algorithm for verilog HDL (<abbr title="Adam Duley">AD</abbr>, <abbr title="Chris Spandikow">CS</abbr>, <abbr title="Miryung Kim">MK</abbr>), pp. 477–486.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2009-SalamaMTGO.html">PEPM-2009-SalamaMTGO</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/dependent%20type.html" title="dependent type">#dependent type</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Static consistency checking for verilog wire interconnects: using dependent types to check the sanity of verilog descriptions (<abbr title="Cherif Salama">CS</abbr>, <abbr title="Gregory Malecha">GM</abbr>, <abbr title="Walid Taha">WT</abbr>, <abbr title="Jim Grundy">JG</abbr>, <abbr title="John O'Leary">JO</abbr>), pp. 121–130.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2008-GillenwaterMSZTGO.html">PEPM-2008-GillenwaterMSZTGO</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/static%20typing.html" title="static typing">#static typing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Synthesizable high level hardware descriptions: using statically typed two-level languages to guarantee verilog synthesizability (<abbr title="Jennifer Gillenwater">JG</abbr>, <abbr title="Gregory Malecha">GM</abbr>, <abbr title="Cherif Salama">CS</abbr>, <abbr title="Angela Yun Zhu">AYZ</abbr>, <abbr title="Walid Taha">WT</abbr>, <abbr title="Jim Grundy">JG</abbr>, <abbr title="John O'Leary">JO</abbr>), pp. 41–50.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/msr.png" alt="MSR"/><a href="../MSR-2008-SudakrishnanMWR.html">MSR-2008-SudakrishnanMWR</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Understanding bug fix patterns in verilog (<abbr title="Sangeetha Sudhakrishnan">SS</abbr>, <abbr title="Janaki T. Madhavan">JTM</abbr>, <abbr title="E. James Whitehead Jr.">EJWJ</abbr>, <abbr title="Jose Renau">JR</abbr>), pp. 39–42.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-GruianW.html">SAC-2008-GruianW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>VHDL vs. Bluespec system verilog: a case study on a Java embedded architecture (<abbr title="Flavius Gruian">FG</abbr>, <abbr title="Mark Westmijze">MW</abbr>), pp. 1492–1497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2007-JainKSC.html">TACAS-2007-JainKSC</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>VCEGAR: Verilog CounterExample Guided Abstraction Refinement (<abbr title="Himanshu Jain">HJ</abbr>, <abbr title="Daniel Kröning">DK</abbr>, <abbr title="Natasha Sharygina">NS</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>), pp. 583–586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2006-BustanH.html">CAV-2006-BustanH</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Some Complexity Results for SystemVerilog Assertions (<abbr title="Doron Bustan">DB</abbr>, <abbr title="John Havlicek">JH</abbr>), pp. 205–218.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FME-2003-QinC.html">FME-2003-QinC</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Mapping Statecharts to Verilog for Hardware/Software Co-specification (<abbr title="Shengchao Qin">SQ</abbr>, <abbr title="Wei-Ngan Chin">WNC</abbr>), pp. 282–300.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/ifm.png" alt="IFM"/><a href="../IFM-2000-Bowen.html">IFM-2000-Bowen</a> <span class="tag"><a href="../tag/animation.html" title="animation">#animation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language (<abbr title="Jonathan P. Bowen">JPB</abbr>), pp. 277–296.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1995-Gordon.html">LICS-1995-Gordon</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>The Semantic Challenge of Verilog HDL (<abbr title="Michael J. C. Gordon">MJCG</abbr>), pp. 136–145.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>