{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718703028138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718703028138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 11:30:28 2024 " "Processing started: Tue Jun 18 11:30:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718703028138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703028138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=off --write_settings_files=off UltranetReceiver -c UltranetReceiver " "Command: quartus_map --read_settings_files=off --write_settings_files=off UltranetReceiver -c UltranetReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703028138 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703028356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718703028384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718703028384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-behavior " "Found design unit 1: division-behavior" {  } { { "division.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/division.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034945 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/division.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplication-behavior " "Found design unit 1: multiplication-behavior" {  } { { "multiplication.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/multiplication.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034947 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "multiplication.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/multiplication.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_clk-Behavioral " "Found design unit 1: uart_tx_clk-Behavioral" {  } { { "uart_tx_clk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/uart_tx_clk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034949 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_clk " "Found entity 1: uart_tx_clk" {  } { { "uart_tx_clk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/uart_tx_clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_ultranet_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_ultranet_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_ultranet_rx-rtl " "Found design unit 1: i2s_ultranet_rx-rtl" {  } { { "i2s_ultranet_rx.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_ultranet_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034950 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_ultranet_rx " "Found entity 1: i2s_ultranet_rx" {  } { { "i2s_ultranet_rx.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_ultranet_rx.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spdif_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spdif_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spdif_transmitter-behavioral " "Found design unit 1: spdif_transmitter-behavioral" {  } { { "spdif_transmitter.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/spdif_transmitter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034952 ""} { "Info" "ISGN_ENTITY_NAME" "1 spdif_transmitter " "Found entity 1: spdif_transmitter" {  } { { "spdif_transmitter.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/spdif_transmitter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_tx-rtl " "Found design unit 1: i2s_tx-rtl" {  } { { "i2s_tx.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_tx.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034953 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_tx " "Found entity 1: i2s_tx" {  } { { "i2s_tx.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_lrclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_lrclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_lrclk-Behavioral " "Found design unit 1: i2s_lrclk-Behavioral" {  } { { "i2s_lrclk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_lrclk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034954 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_lrclk " "Found entity 1: i2s_lrclk" {  } { { "i2s_lrclk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_lrclk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes3rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes3rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes3rx-Behavioral " "Found design unit 1: aes3rx-Behavioral" {  } { { "aes3rx.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/aes3rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034955 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes3rx " "Found entity 1: aes3rx" {  } { { "aes3rx.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/aes3rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_1-SYN " "Found design unit 1: pll_1-SYN" {  } { { "pll_1.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034957 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_1 " "Found entity 1: pll_1" {  } { { "pll_1.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_Interface-Behavioral " "Found design unit 1: RS232_Interface-Behavioral" {  } { { "RS232_Interface.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034958 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_Interface " "Found entity 1: RS232_Interface" {  } { { "RS232_Interface.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Interface.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rs232_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_Decoder-Behavioral " "Found design unit 1: RS232_Decoder-Behavioral" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_Decoder " "Found entity 1: RS232_Decoder" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultranetreceiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ultranetreceiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UltranetReceiver " "Found entity 1: UltranetReceiver" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_bclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_bclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_bclk-Behavioral " "Found design unit 1: i2s_bclk-Behavioral" {  } { { "i2s_bclk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_bclk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034962 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_bclk " "Found entity 1: i2s_bclk" {  } { { "i2s_bclk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_bclk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_mclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_mclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_mclk-Behavioral " "Found design unit 1: i2s_mclk-Behavioral" {  } { { "i2s_mclk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_mclk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034963 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_mclk " "Found entity 1: i2s_mclk" {  } { { "i2s_mclk.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/i2s_mclk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultranet_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ultranet_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ultranet_demux-rtl " "Found design unit 1: ultranet_demux-rtl" {  } { { "ultranet_demux.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/ultranet_demux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034964 ""} { "Info" "ISGN_ENTITY_NAME" "1 ultranet_demux " "Found entity 1: ultranet_demux" {  } { { "ultranet_demux.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/ultranet_demux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_2-SYN " "Found design unit 1: pll_2-SYN" {  } { { "pll_2.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034966 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_2 " "Found entity 1: pll_2" {  } { { "pll_2.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703034966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703034966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UltranetReceiver " "Elaborating entity \"UltranetReceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718703034990 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bMKR_D15 " "Pin \"bMKR_D15\" is missing source" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1160 3448 3624 1176 "bMKR_D15" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1718703035008 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bMKR_D16 " "Pin \"bMKR_D16\" is missing source" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1176 3448 3624 1192 "bMKR_D16" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1718703035008 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bMKR_D17 " "Pin \"bMKR_D17\" is missing source" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1192 3448 3624 1208 "bMKR_D17" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1718703035008 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bMKR_D18 " "Pin \"bMKR_D18\" is missing source" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1208 3448 3624 1224 "bMKR_D18" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1718703035008 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bMKR_D19 " "Pin \"bMKR_D19\" is missing source" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1224 3448 3624 1240 "bMKR_D19" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1718703035008 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bMKR_D20 " "Pin \"bMKR_D20\" is missing source" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1240 3448 3624 1256 "bMKR_D20" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1718703035008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spdif_transmitter spdif_transmitter:inst5 " "Elaborating entity \"spdif_transmitter\" for hierarchy \"spdif_transmitter:inst5\"" {  } { { "UltranetReceiver.bdf" "inst5" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 280 3464 3664 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035022 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "channel_status spdif_transmitter.vhd(30) " "VHDL Signal Declaration warning at spdif_transmitter.vhd(30): used explicit default value for signal \"channel_status\" because signal was never assigned a value" {  } { { "spdif_transmitter.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/spdif_transmitter.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1718703035023 "|UltranetReceiver|spdif_transmitter:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_2 pll_2:inst6 " "Elaborating entity \"pll_2\" for hierarchy \"pll_2:inst6\"" {  } { { "UltranetReceiver.bdf" "inst6" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 496 312 552 664 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_2:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_2:inst6\|altpll:altpll_component\"" {  } { { "pll_2.vhd" "altpll_component" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_2.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_2:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_2:inst6\|altpll:altpll_component\"" {  } { { "pll_2.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_2.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_2:inst6\|altpll:altpll_component " "Instantiated megafunction \"pll_2:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 20 " "Parameter \"clk1_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 31250 " "Parameter \"inclk0_input_frequency\" = \"31250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035086 ""}  } { { "pll_2.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_2.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703035086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_2_altpll " "Found entity 1: pll_2_altpll" {  } { { "db/pll_2_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703035115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_2_altpll pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated " "Elaborating entity \"pll_2_altpll\" for hierarchy \"pll_2:inst6\|altpll:altpll_component\|pll_2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_1 pll_1:inst1 " "Elaborating entity \"pll_1\" for hierarchy \"pll_1:inst1\"" {  } { { "UltranetReceiver.bdf" "inst1" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 288 312 552 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_1:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_1:inst1\|altpll:altpll_component\"" {  } { { "pll_1.vhd" "altpll_component" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_1:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_1:inst1\|altpll:altpll_component\"" {  } { { "pll_1.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_1.vhd" 158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_1:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll_1:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 12 " "Parameter \"clk3_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035152 ""}  } { { "pll_1.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_1.vhd" 158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703035152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_1_altpll " "Found entity 1: pll_1_altpll" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703035184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_1_altpll pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated " "Elaborating entity \"pll_1_altpll\" for hierarchy \"pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035184 ""}
{ "Warning" "WSGN_SEARCH_FILE" "volume_ctrl.vhd 2 1 " "Using design file volume_ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volume_ctrl-behavior " "Found design unit 1: volume_ctrl-behavior" {  } { { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035199 ""} { "Info" "ISGN_ENTITY_NAME" "1 volume_ctrl " "Found entity 1: volume_ctrl" {  } { { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718703035199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volume_ctrl volume_ctrl:inst34 " "Elaborating entity \"volume_ctrl\" for hierarchy \"volume_ctrl:inst34\"" {  } { { "UltranetReceiver.bdf" "inst34" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_sum.vhd 2 1 " "Using design file audio_sum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_sum-behavior " "Found design unit 1: audio_sum-behavior" {  } { { "audio_sum.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/audio_sum.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035212 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_sum " "Found entity 1: audio_sum" {  } { { "audio_sum.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/audio_sum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718703035212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sum audio_sum:inst32 " "Elaborating entity \"audio_sum\" for hierarchy \"audio_sum:inst32\"" {  } { { "UltranetReceiver.bdf" "inst32" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2616 2840 528 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035213 ""}
{ "Warning" "WSGN_SEARCH_FILE" "volume_ctrl_stereo.vhd 2 1 " "Using design file volume_ctrl_stereo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volume_ctrl_stereo-behavior " "Found design unit 1: volume_ctrl_stereo-behavior" {  } { { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035229 ""} { "Info" "ISGN_ENTITY_NAME" "1 volume_ctrl_stereo " "Found entity 1: volume_ctrl_stereo" {  } { { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718703035229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volume_ctrl_stereo volume_ctrl_stereo:inst25 " "Elaborating entity \"volume_ctrl_stereo\" for hierarchy \"volume_ctrl_stereo:inst25\"" {  } { { "UltranetReceiver.bdf" "inst25" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1232 2072 2312 1344 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultranet_demux ultranet_demux:inst9 " "Elaborating entity \"ultranet_demux\" for hierarchy \"ultranet_demux:inst9\"" {  } { { "UltranetReceiver.bdf" "inst9" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 544 1552 1776 720 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_ultranet_rx i2s_ultranet_rx:inst8 " "Elaborating entity \"i2s_ultranet_rx\" for hierarchy \"i2s_ultranet_rx:inst8\"" {  } { { "UltranetReceiver.bdf" "inst8" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 560 1272 1472 704 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes3rx aes3rx:inst7 " "Elaborating entity \"aes3rx\" for hierarchy \"aes3rx:inst7\"" {  } { { "UltranetReceiver.bdf" "inst7" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 576 1016 1160 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_Decoder RS232_Decoder:inst3 " "Elaborating entity \"RS232_Decoder\" for hierarchy \"RS232_Decoder:inst3\"" {  } { { "UltranetReceiver.bdf" "inst3" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 920 1496 1752 1512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035286 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(127) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(127): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 127 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(127) " "VHDL warning at RS232_Decoder.vhdl(127): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 127 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(132) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(132): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 132 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(132) " "VHDL warning at RS232_Decoder.vhdl(132): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 132 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(137) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(137): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 137 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(137) " "VHDL warning at RS232_Decoder.vhdl(137): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 137 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(142) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(142): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 142 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(142) " "VHDL warning at RS232_Decoder.vhdl(142): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 142 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(147) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(147): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 147 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(147) " "VHDL warning at RS232_Decoder.vhdl(147): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 147 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(152) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(152): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 152 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(152) " "VHDL warning at RS232_Decoder.vhdl(152): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 152 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(157) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(157): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 157 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(157) " "VHDL warning at RS232_Decoder.vhdl(157): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 157 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(162) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(162): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 162 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(162) " "VHDL warning at RS232_Decoder.vhdl(162): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 162 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(167) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(167): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 167 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(167) " "VHDL warning at RS232_Decoder.vhdl(167): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 167 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(172) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(172): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 172 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(172) " "VHDL warning at RS232_Decoder.vhdl(172): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 172 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(177) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(177): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 177 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(177) " "VHDL warning at RS232_Decoder.vhdl(177): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 177 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(182) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(182): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 182 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(182) " "VHDL warning at RS232_Decoder.vhdl(182): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 182 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(187) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(187): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 187 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035288 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(187) " "VHDL warning at RS232_Decoder.vhdl(187): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 187 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(192) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(192): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 192 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(192) " "VHDL warning at RS232_Decoder.vhdl(192): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 192 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(197) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(197): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 197 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(197) " "VHDL warning at RS232_Decoder.vhdl(197): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 197 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(202) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(202): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 202 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(202) " "VHDL warning at RS232_Decoder.vhdl(202): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 202 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(207) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(207): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 207 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(207) " "VHDL warning at RS232_Decoder.vhdl(207): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 207 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(213) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(213): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 213 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(213) " "VHDL warning at RS232_Decoder.vhdl(213): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 213 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(218) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(218): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 218 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(218) " "VHDL warning at RS232_Decoder.vhdl(218): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 218 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(223) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(223): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 223 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(223) " "VHDL warning at RS232_Decoder.vhdl(223): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 223 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(228) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(228): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 228 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035289 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(228) " "VHDL warning at RS232_Decoder.vhdl(228): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 228 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(233) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(233): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 233 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(233) " "VHDL warning at RS232_Decoder.vhdl(233): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 233 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(238) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(238): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 238 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(238) " "VHDL warning at RS232_Decoder.vhdl(238): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 238 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(243) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(243): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 243 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(243) " "VHDL warning at RS232_Decoder.vhdl(243): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 243 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(248) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(248): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 248 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(248) " "VHDL warning at RS232_Decoder.vhdl(248): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 248 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(253) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(253): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 253 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(253) " "VHDL warning at RS232_Decoder.vhdl(253): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 253 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(258) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(258): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 258 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(258) " "VHDL warning at RS232_Decoder.vhdl(258): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 258 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(263) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(263): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 263 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(263) " "VHDL warning at RS232_Decoder.vhdl(263): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 263 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(268) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(268): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 268 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(268) " "VHDL warning at RS232_Decoder.vhdl(268): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 268 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035290 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(273) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(273): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 273 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(273) " "VHDL warning at RS232_Decoder.vhdl(273): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 273 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(278) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(278): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 278 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(278) " "VHDL warning at RS232_Decoder.vhdl(278): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 278 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(283) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(283): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 283 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(283) " "VHDL warning at RS232_Decoder.vhdl(283): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 283 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(288) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(288): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 288 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(288) " "VHDL warning at RS232_Decoder.vhdl(288): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 288 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RS232_Decoder.vhdl(293) " "VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(293): subtype or type has null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 293 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "RS232_Decoder.vhdl(293) " "VHDL warning at RS232_Decoder.vhdl(293): ignored assignment of value to null range" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 293 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1718703035291 "|UltranetReceiver|RS232_Decoder:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_Interface RS232_Interface:inst2 " "Elaborating entity \"RS232_Interface\" for hierarchy \"RS232_Interface:inst2\"" {  } { { "UltranetReceiver.bdf" "inst2" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 904 984 1232 1016 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_clk uart_tx_clk:inst10 " "Elaborating entity \"uart_tx_clk\" for hierarchy \"uart_tx_clk:inst10\"" {  } { { "UltranetReceiver.bdf" "inst10" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 664 352 504 744 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:fpga_version " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:fpga_version\"" {  } { { "UltranetReceiver.bdf" "fpga_version" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 952 488 600 1000 "fpga_version" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:fpga_version " "Elaborated megafunction instantiation \"LPM_CONSTANT:fpga_version\"" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 952 488 600 1000 "fpga_version" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:fpga_version " "Instantiated megafunction \"LPM_CONSTANT:fpga_version\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 100 " "Parameter \"LPM_CVALUE\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703035587 ""}  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 952 488 600 1000 "fpga_version" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703035587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_mclk i2s_mclk:inst16 " "Elaborating entity \"i2s_mclk\" for hierarchy \"i2s_mclk:inst16\"" {  } { { "UltranetReceiver.bdf" "inst16" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 952 3512 3640 1032 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_lrclk i2s_lrclk:inst13 " "Elaborating entity \"i2s_lrclk\" for hierarchy \"i2s_lrclk:inst13\"" {  } { { "UltranetReceiver.bdf" "inst13" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 872 3512 3640 952 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_bclk i2s_bclk:inst15 " "Elaborating entity \"i2s_bclk\" for hierarchy \"i2s_bclk:inst15\"" {  } { { "UltranetReceiver.bdf" "inst15" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 792 3512 3640 872 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_tx i2s_tx:inst12 " "Elaborating entity \"i2s_tx\" for hierarchy \"i2s_tx:inst12\"" {  } { { "UltranetReceiver.bdf" "inst12" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 616 3704 3952 760 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dac_pdm.vhd 2 1 " "Using design file dac_pdm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_pdm-Behavioral " "Found design unit 1: dac_pdm-Behavioral" {  } { { "dac_pdm.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/dac_pdm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035629 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_pdm " "Found entity 1: dac_pdm" {  } { { "dac_pdm.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/dac_pdm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703035629 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718703035629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_pdm dac_pdm:inst36 " "Elaborating entity \"dac_pdm\" for hierarchy \"dac_pdm:inst36\"" {  } { { "UltranetReceiver.bdf" "inst36" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 56 3464 3688 136 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703035630 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl:inst34\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl:inst34\|Mult0\"" {  } { { "volume_ctrl.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl:inst35\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl:inst35\|Mult0\"" {  } { { "volume_ctrl.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst24\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst24\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst24\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst23\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst22\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst23\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst23\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst22\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst22\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst21\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst20\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst21\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst20\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst20\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst19\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst18\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst17\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst11\|Mult0\"" {  } { { "volume_ctrl_stereo.vhd" "Mult0" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst19\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst19\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst18\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst18\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst17\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst17\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volume_ctrl_stereo:inst11\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volume_ctrl_stereo:inst11\|Mult1\"" {  } { { "volume_ctrl_stereo.vhd" "Mult1" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718703038365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volume_ctrl:inst34\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volume_ctrl:inst34\|lpm_mult:Mult0\"" {  } { { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703038483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volume_ctrl:inst34\|lpm_mult:Mult0 " "Instantiated megafunction \"volume_ctrl:inst34\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038483 ""}  } { { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703038483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703038518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703038518 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "24 " "Converted 24 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 70 " "Used 70 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 20 10 " "Used 20 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 10 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 60 60 " "Used 60 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 60 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1718703038863 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "24 " "Converted the following 24 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4 " "DSP block output node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult3 " "DSP block multiplier node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult3\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6 " "DSP block output node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult5 " "DSP block multiplier node \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult5\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2952 3184 304 "inst34" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst23\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst23\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst23\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst23\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1008 2072 2312 1120 "inst23" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst23\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst23\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1008 2072 2312 1120 "inst23" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1008 2072 2312 1120 "inst23" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst22\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst22\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst22\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst22\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 896 2072 2312 1008 "inst22" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst22\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst22\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 896 2072 2312 1008 "inst22" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 896 2072 2312 1008 "inst22" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst21\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst21\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst21\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst21\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 784 2072 2312 896 "inst21" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst21\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst21\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 784 2072 2312 896 "inst21" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 784 2072 2312 896 "inst21" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst20\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst20\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst20\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst20\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 672 2072 2312 784 "inst20" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst20\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst20\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 672 2072 2312 784 "inst20" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 672 2072 2312 784 "inst20" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst19\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst19\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst19\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst19\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 560 2072 2312 672 "inst19" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst19\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst19\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 560 2072 2312 672 "inst19" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 560 2072 2312 672 "inst19" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst18\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst18\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst18\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst18\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 448 2072 2312 560 "inst18" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst18\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst18\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 448 2072 2312 560 "inst18" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 448 2072 2312 560 "inst18" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst17\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst17\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst17\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst17\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 336 2072 2312 448 "inst17" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst17\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst17\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 336 2072 2312 448 "inst17" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 336 2072 2312 448 "inst17" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst11\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst11\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst11\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst11\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2072 2312 336 "inst11" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst11\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst11\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2072 2312 336 "inst11" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2072 2312 336 "inst11" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4 " "DSP block output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out4\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult3 " "DSP block multiplier node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult3\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6 " "DSP block output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out6\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult5 " "DSP block multiplier node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult5\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 22 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl:inst35\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl:inst35\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl:inst35\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl:inst35\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 632 2952 3184 712 "inst35" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl:inst35\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl:inst35\|lpm_mult:Mult0\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 632 2952 3184 712 "inst35" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl.vhd" 19 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 632 2952 3184 712 "inst35" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst23\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst23\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst23\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst23\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1008 2072 2312 1120 "inst23" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst23\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst23\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1008 2072 2312 1120 "inst23" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1008 2072 2312 1120 "inst23" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst22\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst22\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst22\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst22\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 896 2072 2312 1008 "inst22" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst22\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst22\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 896 2072 2312 1008 "inst22" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 896 2072 2312 1008 "inst22" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst21\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst21\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst21\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst21\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 784 2072 2312 896 "inst21" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst21\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst21\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 784 2072 2312 896 "inst21" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 784 2072 2312 896 "inst21" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst20\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst20\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst20\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst20\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 672 2072 2312 784 "inst20" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst20\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst20\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 672 2072 2312 784 "inst20" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 672 2072 2312 784 "inst20" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst19\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst19\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst19\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst19\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 560 2072 2312 672 "inst19" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst19\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst19\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 560 2072 2312 672 "inst19" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 560 2072 2312 672 "inst19" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst18\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst18\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst18\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst18\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 448 2072 2312 560 "inst18" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst18\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst18\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 448 2072 2312 560 "inst18" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 448 2072 2312 560 "inst18" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst17\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst17\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst17\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst17\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 336 2072 2312 448 "inst17" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst17\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst17\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 336 2072 2312 448 "inst17" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 336 2072 2312 448 "inst17" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst11\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst11\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst11\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst11\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2072 2312 336 "inst11" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst11\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst11\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2072 2312 336 "inst11" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 224 2072 2312 336 "inst11" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) volume_ctrl_stereo:inst24\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8 " "DSP block output node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "volume_ctrl_stereo:inst24\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7 " "DSP block multiplier node \"volume_ctrl_stereo:inst24\|lpm_mult:Mult1\|mult_16t:auto_generated\|mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "volume_ctrl_stereo.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/volume_ctrl_stereo.vhd" 27 -1 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1120 2072 2312 1232 "inst24" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703038863 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1718703038863 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 56 " "Used 56 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 56 56 " "Used 56 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 56 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1718703038863 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1718703038863 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1718703038863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703039321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039321 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703039321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_a6h1 " "Found entity 1: mac_mult_a6h1" {  } { { "db/mac_mult_a6h1.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mac_mult_a6h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4do " "Found entity 1: mult_4do" {  } { { "db/mult_4do.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_4do.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703039527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 12 " "Parameter \"dataa_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039527 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703039527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_fr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_fr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_fr82 " "Found entity 1: mac_out_fr82" {  } { { "db/mac_out_fr82.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mac_out_fr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703039590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039591 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703039591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_m2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_m2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_m2h1 " "Found entity 1: mac_mult_m2h1" {  } { { "db/mac_mult_m2h1.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mac_mult_m2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_seo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_seo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_seo " "Found entity 1: mult_seo" {  } { { "db/mult_seo.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_seo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703039685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 24 " "Parameter \"dataa_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039685 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703039685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_lr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_lr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_lr82 " "Found entity 1: mac_out_lr82" {  } { { "db/mac_out_lr82.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mac_out_lr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703039746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"volume_ctrl:inst34\|lpm_mult:Mult0\|mult_16t:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718703039746 ""}  } { { "db/mult_16t.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_16t.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718703039746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_n2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_n2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_n2h1 " "Found entity 1: mac_mult_n2h1" {  } { { "db/mac_mult_n2h1.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mac_mult_n2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_teo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_teo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_teo " "Found entity 1: mult_teo" {  } { { "db/mult_teo.tdf" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/mult_teo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718703039811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703039811 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5084 " "Ignored 5084 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "96 " "Ignored 96 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1718703040280 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "4988 " "Ignored 4988 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1718703040280 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1718703040280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bMKR_D15 GND " "Pin \"bMKR_D15\" is stuck at GND" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1160 3448 3624 1176 "bMKR_D15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718703041144 "|UltranetReceiver|bMKR_D15"} { "Warning" "WMLS_MLS_STUCK_PIN" "bMKR_D16 GND " "Pin \"bMKR_D16\" is stuck at GND" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1176 3448 3624 1192 "bMKR_D16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718703041144 "|UltranetReceiver|bMKR_D16"} { "Warning" "WMLS_MLS_STUCK_PIN" "bMKR_D17 GND " "Pin \"bMKR_D17\" is stuck at GND" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1192 3448 3624 1208 "bMKR_D17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718703041144 "|UltranetReceiver|bMKR_D17"} { "Warning" "WMLS_MLS_STUCK_PIN" "bMKR_D18 GND " "Pin \"bMKR_D18\" is stuck at GND" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1208 3448 3624 1224 "bMKR_D18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718703041144 "|UltranetReceiver|bMKR_D18"} { "Warning" "WMLS_MLS_STUCK_PIN" "bMKR_D19 GND " "Pin \"bMKR_D19\" is stuck at GND" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1224 3448 3624 1240 "bMKR_D19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718703041144 "|UltranetReceiver|bMKR_D19"} { "Warning" "WMLS_MLS_STUCK_PIN" "bMKR_D20 GND " "Pin \"bMKR_D20\" is stuck at GND" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 1240 3448 3624 1256 "bMKR_D20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718703041144 "|UltranetReceiver|bMKR_D20"} { "Warning" "WMLS_MLS_STUCK_PIN" "bMKR_D7 GND " "Pin \"bMKR_D7\" is stuck at GND" {  } { { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 640 4016 4192 656 "bMKR_D7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718703041144 "|UltranetReceiver|bMKR_D7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718703041144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718703041307 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "350 " "350 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718703042484 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_1:inst1\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_1_altpll.v" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/pll_1_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_1.vhd" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/pll_1.vhd" 158 0 0 } } { "UltranetReceiver.bdf" "" { Schematic "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.bdf" { { 288 312 552 480 "inst1" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1718703042825 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703042835 ""}
{ "Info" "ISTA_SDC_FOUND" "UltranetReceiver.sdc " "Reading SDC File: 'UltranetReceiver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1718703043164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 16 inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at UltranetReceiver.sdc(16): inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043172 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock \{iCLK\} \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock \{iCLK\} \[get_pins \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718703043172 ""}  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 21 inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\] pin " "Ignored filter at UltranetReceiver.sdc(21): inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "UltranetReceiver.sdc 21 inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\] pin " "Ignored filter at UltranetReceiver.sdc(21): inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\] could not be matched with a pin" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043173 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 21 Argument <targets> is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock \{iCLK\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\}\]  " "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|inclk\[0\]\}\] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock \{iCLK\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll2\|clk\[0\]\}\] " {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1718703043173 ""}  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock UltranetReceiver.sdc 21 Argument -source is an empty collection " "Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument -source is an empty collection" {  } { { "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1718703043173 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1718703043197 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703043198 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250 " "Node: inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718703043198 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043198 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1718703043206 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703043206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703043206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833         iCLK " "  20.833         iCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703043206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.999 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.999 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703043206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.249 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  31.249 inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703043206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 249.996 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 249.996 inst1\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718703043206 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043206 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703043328 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1996 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1996 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1718703045621 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703045623 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 109 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 109 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1718703046198 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703046202 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.map.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.map.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703046352 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703046362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718703046774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718703046774 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "19 " "Optimize away 19 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|PayloadSum\[3\] " "Node: \"RS232_Decoder:inst3\|PayloadSum\[3\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|PayloadSum\[2\] " "Node: \"RS232_Decoder:inst3\|PayloadSum\[2\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|PayloadSum\[1\] " "Node: \"RS232_Decoder:inst3\|PayloadSum\[1\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|PayloadSum\[0\] " "Node: \"RS232_Decoder:inst3\|PayloadSum\[0\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|b2\[6\] " "Node: \"RS232_Decoder:inst3\|b2\[6\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|b2\[3\] " "Node: \"RS232_Decoder:inst3\|b2\[3\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|b2\[4\] " "Node: \"RS232_Decoder:inst3\|b2\[4\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|b2\[5\] " "Node: \"RS232_Decoder:inst3\|b2\[5\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[2\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[2\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[3\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[3\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[10\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[10\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[11\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[11\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[12\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[12\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[13\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[13\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[0\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[0\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "RS232_Decoder:inst3\|ErrorCheckWord\[1\] " "Node: \"RS232_Decoder:inst3\|ErrorCheckWord\[1\]\"" {  } { { "RS232_Decoder.vhdl" "" { Text "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/RS232_Decoder.vhdl" 100 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718703046843 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1718703046843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5611 " "Implemented 5611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718703046976 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718703046976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5480 " "Implemented 5480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718703046976 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718703046976 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718703046976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718703046976 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.map.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.map.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703047023 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/ " "Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703047032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718703047048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:30:47 2024 " "Processing ended: Tue Jun 18 11:30:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718703047048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718703047048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718703047048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718703047048 ""}
