Source Block: oh/elink/dv/dv_elink.v@121:131@HdlIdDef
   wire [PW-1:0] 	elink1_txwr_packet;
   wire 		elink1_txrd_access;
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   

Diff Content:
- 126    wire                 txwr_wait;

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/dv_elink.v@122:132
   wire 		elink1_txrd_access;
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  

Clone Blocks 2:
oh/elink/dv/dv_elink.v@117:127
   wire 		elink0_txrd_access;
   wire [PW-1:0] 	elink0_txrd_packet;
  
   wire 		elink1_txwr_access;
   wire [PW-1:0] 	elink1_txwr_packet;
   wire 		elink1_txrd_access;
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 

Clone Blocks 3:
oh/elink/dv/dv_elink.v@116:126
   wire [PW-1:0] 	elink0_txwr_packet;
   wire 		elink0_txrd_access;
   wire [PW-1:0] 	elink0_txrd_packet;
  
   wire 		elink1_txwr_access;
   wire [PW-1:0] 	elink1_txwr_packet;
   wire 		elink1_txrd_access;
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;

Clone Blocks 4:
oh/elink/dv/dv_elink.v@123:133
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;

Clone Blocks 5:
oh/elink/dv/dv_elink.v@120:130
   wire 		elink1_txwr_access;
   wire [PW-1:0] 	elink1_txwr_packet;
   wire 		elink1_txrd_access;
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;

Clone Blocks 6:
oh/elink/dv/dv_elink.v@118:128
   wire [PW-1:0] 	elink0_txrd_packet;
  
   wire 		elink1_txwr_access;
   wire [PW-1:0] 	elink1_txwr_packet;
   wire 		elink1_txrd_access;
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;

