// Seed: 969673946
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4
    , id_36,
    input uwire id_5,
    output uwire id_6,
    input uwire id_7,
    input tri module_0,
    input tri id_9,
    output supply1 id_10,
    input wire id_11,
    input wire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri id_16,
    output wand id_17,
    output tri id_18,
    input wand id_19,
    output wire id_20,
    input wor id_21,
    input supply0 id_22,
    output supply1 id_23,
    output wand id_24,
    input supply1 id_25,
    input supply0 id_26,
    input supply1 id_27,
    output tri id_28,
    input wor id_29,
    input tri1 id_30,
    input tri id_31,
    input wand id_32,
    input supply1 id_33,
    input wand id_34
);
  wire id_37 = 1;
  wire id_38;
  wire id_39;
  wire id_40;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    output wor id_6,
    input wire id_7,
    input wor id_8,
    output supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input wor id_12,
    input uwire id_13,
    output wor id_14,
    output uwire id_15,
    input wire id_16
);
  wire  id_18;
  uwire id_19 = 1;
  module_0(
      id_4,
      id_13,
      id_12,
      id_5,
      id_0,
      id_3,
      id_10,
      id_11,
      id_2,
      id_3,
      id_14,
      id_13,
      id_13,
      id_7,
      id_4,
      id_4,
      id_16,
      id_1,
      id_10,
      id_8,
      id_14,
      id_16,
      id_3,
      id_5,
      id_14,
      id_3,
      id_13,
      id_0,
      id_5,
      id_16,
      id_16,
      id_2,
      id_8,
      id_3,
      id_12
  );
  wire id_20, id_21, id_22;
  wire id_23;
endmodule
