#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 15 18:36:10 2024
# Process ID: 121720
# Current directory: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1
# Command line: vivado -log bd_ca02_vfb_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_ca02_vfb_0_0.tcl
# Log file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1/bd_ca02_vfb_0_0.vds
# Journal file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1/vivado.jou
# Running On: secil7.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 3997.503 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source bd_ca02_vfb_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1539.809 ; gain = 0.023 ; free physical = 211 ; free virtual = 20981
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2023.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:05 . Memory (MB): peak = 1552.684 ; gain = 12.875 ; free physical = 311 ; free virtual = 20910
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_ca02_vfb_0_0
Command: synth_design -top bd_ca02_vfb_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122035
INFO: [Synth 8-11241] undeclared symbol 'i_axis_tlast', assumed default net type 'wire' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc16_demux.v:337]
INFO: [Synth 8-11241] undeclared symbol 'odd_lines_hold', assumed default net type 'wire' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/c9b0/hdl/vfb_v1_0_syn_rfs.v:610]
INFO: [Synth 8-11241] undeclared symbol 's_yuv_detector_vc13', assumed default net type 'wire' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:1231]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2298.215 ; gain = 376.676 ; free physical = 227 ; free virtual = 10619
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_vfb_0_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_vfb_0_0_core' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:52]
INFO: [Synth 8-6157] synthesizing module 'vfb_v1_0_22_reorder' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/c9b0/hdl/vfb_v1_0_syn_rfs.v:985]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TUSER_WIDTH bound to: 96 - type: integer 
	Parameter AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter VFB_TU_WIDTH bound to: 1 - type: integer 
	Parameter VFB_TSB0_WIDTH bound to: 32 - type: integer 
	Parameter VFB_TSB1_WIDTH bound to: 0 - type: integer 
	Parameter VFB_TSB2_WIDTH bound to: 3 - type: integer 
	Parameter VFB_OP_DWIDTH bound to: 16 - type: integer 
	Parameter VFB_DATA_TYPE bound to: 30 - type: integer 
	Parameter VFB_VC bound to: 0 - type: integer 
	Parameter VFB_FILTER_VC bound to: 0 - type: integer 
	Parameter VFB_REQ_BUFFER bound to: 0 - type: integer 
	Parameter VFB_REQ_REORDER bound to: 1 - type: integer 
	Parameter VFB_FIFO_WIDTH bound to: 64 - type: integer 
	Parameter VFB_DCONV_TUW bound to: 24 - type: integer 
	Parameter VFB_4PXL_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vfb_v1_0_22_reorder' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/c9b0/hdl/vfb_v1_0_syn_rfs.v:985]
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_vfb_0_0_axis_dconverter' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_dconverter.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_vfb_0_0_axis_converter' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_0/synth/bd_ca02_vfb_0_0_axis_converter.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_27_axis_dwidth_converter' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_27_axisc_downsizer' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_27_axisc_downsizer' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice__parameterized0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_27_axis_dwidth_converter' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_vfb_0_0_axis_converter' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_0/synth/bd_ca02_vfb_0_0_axis_converter.v:53]
WARNING: [Synth 8-689] width (3) of port connection 'm_axis_tuser' does not match port width (6) of module 'bd_ca02_vfb_0_0_axis_converter' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_dconverter.v:75]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_vfb_0_0_axis_dconverter' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_dconverter.v:47]
INFO: [Synth 8-6157] synthesizing module 'vfb_v1_0_22_op_inf' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/c9b0/hdl/vfb_v1_0_syn_rfs.v:3845]
	Parameter VFB_TU_WIDTH bound to: 1 - type: integer 
	Parameter VFB_TSB0_WIDTH bound to: 32 - type: integer 
	Parameter VFB_TSB1_WIDTH bound to: 0 - type: integer 
	Parameter VFB_TSB2_WIDTH bound to: 3 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter VFB_PXL_W bound to: 16 - type: integer 
	Parameter VFB_PXL_W_BB bound to: 16 - type: integer 
	Parameter VFB_DCONV_OWIDTH bound to: 16 - type: integer 
	Parameter VFB_OP_DWIDTH bound to: 16 - type: integer 
	Parameter VFB_OP_PIXELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vfb_v1_0_22_op_inf' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/c9b0/hdl/vfb_v1_0_syn_rfs.v:3845]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_vfb_0_0_core' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:52]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_vfb_0_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0.v:52]
WARNING: [Synth 8-6014] Unused sequential element first_beat_rcvd_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/c9b0/hdl/vfb_v1_0_syn_rfs.v:3677]
WARNING: [Synth 8-6014] Unused sequential element lbuffull_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:3390]
WARNING: [Synth 8-6014] Unused sequential element strm_lb_full_d1_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:3357]
WARNING: [Synth 8-6014] Unused sequential element strm_lb_fullvld_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:3364]
WARNING: [Synth 8-6014] Unused sequential element vfb_buffull_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:3373]
WARNING: [Synth 8-6014] Unused sequential element asyncfifofull_reg was removed.  [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:3381]
WARNING: [Synth 8-3848] Net m_axis_tdest in module/entity bd_ca02_vfb_0_0_core does not have driver. [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v:140]
WARNING: [Synth 8-7129] Port s_axis_tid[31] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[30] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[29] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[28] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[27] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[26] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[25] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[24] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[23] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[22] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[21] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[20] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[19] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[18] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[17] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[16] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[15] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[14] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[13] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[12] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[11] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[10] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[31] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[30] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[29] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[28] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[27] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[26] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[25] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[24] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[23] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[22] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[21] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[20] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[19] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[18] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[17] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[16] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[15] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[14] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[13] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[12] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[11] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[10] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[9] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[8] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[2] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[1] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port sband_te in module vfb_v1_0_22_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_men_vfb in module bd_ca02_vfb_0_0_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2382.059 ; gain = 460.520 ; free physical = 138 ; free virtual = 9312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2399.871 ; gain = 478.332 ; free physical = 146 ; free virtual = 9251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2399.871 ; gain = 478.332 ; free physical = 146 ; free virtual = 9251
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2399.871 ; gain = 0.000 ; free physical = 232 ; free virtual = 9185
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.652 ; gain = 0.000 ; free physical = 172 ; free virtual = 8853
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2548.652 ; gain = 0.000 ; free physical = 159 ; free virtual = 8842
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 288 ; free virtual = 8510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 288 ; free virtual = 8511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dconverter/axis_conv_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 284 ; free virtual = 8510
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 259 ; free virtual = 8493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              180 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input  180 Bit        Muxes := 4     
	   4 Input  176 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port core_men_vfb in module bd_ca02_vfb_0_0_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 204 ; free virtual = 8466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 240 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 244 ; free virtual = 8479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 245 ; free virtual = 8479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 417 ; free virtual = 8693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 417 ; free virtual = 8693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 419 ; free virtual = 8698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 419 ; free virtual = 8698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 419 ; free virtual = 8698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 419 ; free virtual = 8698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |    25|
|3     |LUT3 |    61|
|4     |LUT4 |    97|
|5     |LUT5 |    36|
|6     |LUT6 |    70|
|7     |FDRE |   479|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 419 ; free virtual = 8698
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2548.652 ; gain = 478.332 ; free physical = 399 ; free virtual = 8697
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2548.652 ; gain = 627.113 ; free physical = 399 ; free virtual = 8698
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.652 ; gain = 0.000 ; free physical = 618 ; free virtual = 8929
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.652 ; gain = 0.000 ; free physical = 603 ; free virtual = 8920
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cb354d41
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2548.652 ; gain = 973.156 ; free physical = 587 ; free virtual = 8912
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1144.579; main = 951.004; forked = 276.721
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4138.789; main = 2548.656; forked = 1590.133
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1/bd_ca02_vfb_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_ca02_vfb_0_0, cache-ID = cda632b5b802bb11
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/bd_ca02_vfb_0_0_synth_1/bd_ca02_vfb_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_ca02_vfb_0_0_utilization_synth.rpt -pb bd_ca02_vfb_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 18:37:55 2024...
