

================================================================
== Vitis HLS Report for 'collect_input'
================================================================
* Date:           Fri Dec  9 11:05:05 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      193|  5.000 ns|  0.965 us|    1|  193|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78  |collect_input_Pipeline_VITIS_LOOP_91_2  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_88_1  |        0|      192|    4 ~ 12|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     106|     309|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     172|     409|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78  |collect_input_Pipeline_VITIS_LOOP_91_2  |        0|   0|  106|  309|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|   0|  106|  309|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_96_p2    |         +|   0|  0|  16|           9|           2|
    |add_ln88_fu_133_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln1027_fu_128_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  44|          26|          12|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |ctrl1_regp_blk_n  |   9|          2|    1|          2|
    |in_st_read        |   9|          2|    1|          2|
    |x_fu_68           |   9|          2|    8|         16|
    +------------------+----+-----------+-----+-----------+
    |Total             |  56|         12|   12|         26|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |ctrl1_regp_read_reg_160                                        |  32|   0|   32|          0|
    |empty_reg_164                                                  |   8|   0|    8|          0|
    |grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_177                                                    |   6|   0|   12|          6|
    |x_fu_68                                                        |   8|   0|    8|          0|
    |zext_ln1027_6_reg_169                                          |   7|   0|   11|          4|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  66|   0|   76|         10|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_return                  |  out|   32|  ap_ctrl_hs|  collect_input|  return value|
|in_st_dout                 |   in|  128|     ap_fifo|          in_st|       pointer|
|in_st_num_data_valid       |   in|    2|     ap_fifo|          in_st|       pointer|
|in_st_fifo_cap             |   in|    2|     ap_fifo|          in_st|       pointer|
|in_st_empty_n              |   in|    1|     ap_fifo|          in_st|       pointer|
|in_st_read                 |  out|    1|     ap_fifo|          in_st|       pointer|
|I_address0                 |  out|   12|   ap_memory|              I|         array|
|I_ce0                      |  out|    1|   ap_memory|              I|         array|
|I_we0                      |  out|    1|   ap_memory|              I|         array|
|I_d0                       |  out|   32|   ap_memory|              I|         array|
|I_address1                 |  out|   12|   ap_memory|              I|         array|
|I_ce1                      |  out|    1|   ap_memory|              I|         array|
|I_we1                      |  out|    1|   ap_memory|              I|         array|
|I_d1                       |  out|   32|   ap_memory|              I|         array|
|ctrl1_regp_dout            |   in|   32|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_num_data_valid  |   in|    2|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_fifo_cap        |   in|    2|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_empty_n         |   in|    1|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_read            |  out|    1|     ap_fifo|     ctrl1_regp|       pointer|
+---------------------------+-----+-----+------------+---------------+--------------+

