// OR Gate Modelling

// gate level circuit
module or_2_gatelevel(output wire F,  input wire A, input wire B);
    or(F, A, B);
endmodule


//data_flow model
module or_2_data_flow(output wire F,  input wire A, input wire B);
    assign F = A | B;
endmodule


// Behavioural Model of the AND gate.
module or_2_behave(output reg F,  input wire A, input wire B);
    always @ (A or B) begin
        if ((A == 1'b0)  &  (B == 1'b0))
        begin
            F = 1'b0;
        end
        else
            F = 1'b1;
    end
endmodule  

module tb;
    reg A1,B1;
    wire F1;

    //or_2_gatelevel instance0(F1, A1, B1);
    //or_2_data_flow instance1(F1, A1, B1);
    or_2_behave instance2(F1, A1, B1);

    initial begin
        A1 = 0; B1 = 0;
        #1  A1 = 0; B1 = 1;
        #1  A1 = 1; B1 = 0;
        #1  A1 = 1; B1 = 1;
        #1;
    end

    initial begin
        $display("or gate circuit");
        $monitor("%t A1=%d, B1=%d, F1=%d" , $time, A1,B1,F1);
        $dumpfile("dump.vcd");
        $dumpvars();
    end
endmodule