{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350651429705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350651429705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 08:57:09 2012 " "Processing started: Fri Oct 19 08:57:09 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350651429705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350651429705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350651429705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1350651431465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "C:/Users/vergars/Documents/Lab3/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350651431705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350651431705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4.v 1 1 " "Found 1 design units, including 1 entities, in source file reg4.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "reg4.v" "" { Text "C:/Users/vergars/Documents/Lab3/reg4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350651431725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350651431725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3.v 1 1 " "Found 1 design units, including 1 entities, in source file adder3.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder3 " "Found entity 1: adder3" {  } { { "adder3.v" "" { Text "C:/Users/vergars/Documents/Lab3/adder3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350651431735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350651431735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.v 1 1 " "Found 1 design units, including 1 entities, in source file alu3.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "alu3.v" "" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350651431755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350651431755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryout alu3.v(9) " "Verilog HDL Implicit Net warning at alu3.v(9): created implicit net for \"carryout\"" {  } { { "alu3.v" "" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1350651431755 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu3.v(7) " "Verilog HDL Instantiation warning at alu3.v(7): instance has no name" {  } { { "alu3.v" "" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1350651431755 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu3.v(8) " "Verilog HDL Instantiation warning at alu3.v(8): instance has no name" {  } { { "alu3.v" "" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1350651431755 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu3.v(9) " "Verilog HDL Instantiation warning at alu3.v(9): instance has no name" {  } { { "alu3.v" "" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1350651431755 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu3.v(10) " "Verilog HDL Instantiation warning at alu3.v(10): instance has no name" {  } { { "alu3.v" "" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1350651431755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu3 " "Elaborating entity \"alu3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1350651431835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 reg4:comb_3 " "Elaborating entity \"reg4\" for hierarchy \"reg4:comb_3\"" {  } { { "alu3.v" "comb_3" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350651431855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3 adder3:comb_5 " "Elaborating entity \"adder3\" for hierarchy \"adder3:comb_5\"" {  } { { "alu3.v" "comb_5" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350651431865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:comb_6 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:comb_6\"" {  } { { "alu3.v" "comb_6" { Text "C:/Users/vergars/Documents/Lab3/alu3.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350651431875 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1350651432835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1350651433405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1350651433405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1350651433525 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1350651433525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1350651433525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1350651433525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "309 " "Peak virtual memory: 309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350651433615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 08:57:13 2012 " "Processing ended: Fri Oct 19 08:57:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350651433615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350651433615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350651433615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350651433615 ""}
