; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-p7:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_per_fused__to_copy_add_mean_mul_pow_rsqrt_2(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5, ptr addrspace(1) readnone captures(none) %6) local_unnamed_addr #0 !dbg !5 {
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !8
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !9
  %10 = and i32 %9, 31, !dbg !9
  %11 = lshr i32 %9, 5, !dbg !9
  %12 = shl nuw nsw i32 %9, 2, !dbg !9
  %13 = and i32 %12, 1020, !dbg !9
  %14 = icmp samesign ult i32 %13, 576, !dbg !10
  %15 = mul i32 %8, 576, !dbg !11
  %16 = add i32 %13, %15, !dbg !12
  %17 = sext i32 %16 to i64, !dbg !13
  %18 = getelementptr half, ptr addrspace(1) %0, i64 %17, !dbg !13
  %19 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %18, i1 %14) #6, !dbg !14
  %20 = extractvalue { i32, i32 } %19, 0, !dbg !14
  %21 = bitcast i32 %20 to <2 x half>, !dbg !14
  %22 = extractvalue { i32, i32 } %19, 1, !dbg !14
  %23 = bitcast i32 %22 to <2 x half>, !dbg !14
  %24 = getelementptr half, ptr addrspace(1) %1, i64 %17, !dbg !15
  %25 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %24, i1 %14) #6, !dbg !16
  %26 = extractvalue { i32, i32 } %25, 0, !dbg !16
  %27 = bitcast i32 %26 to <2 x half>, !dbg !16
  %28 = extractvalue { i32, i32 } %25, 1, !dbg !16
  %29 = bitcast i32 %28 to <2 x half>, !dbg !16
  %30 = getelementptr half, ptr addrspace(1) %2, i64 %17, !dbg !17
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %30, i1 %14) #6, !dbg !18
  %32 = extractvalue { i32, i32 } %31, 0, !dbg !18
  %33 = bitcast i32 %32 to <2 x half>, !dbg !18
  %34 = extractvalue { i32, i32 } %31, 1, !dbg !18
  %35 = bitcast i32 %34 to <2 x half>, !dbg !18
  %36 = zext nneg i32 %13 to i64, !dbg !19
  %37 = getelementptr half, ptr addrspace(1) %3, i64 %36, !dbg !19
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %37, i1 %14) #6, !dbg !20
  %39 = fpext <2 x half> %21 to <2 x float>, !dbg !21
  %40 = fpext <2 x half> %27 to <2 x float>, !dbg !22
  %41 = fpext <2 x half> %33 to <2 x float>, !dbg !23
  %42 = fadd <2 x float> %40, %41, !dbg !24
  %43 = fadd <2 x float> %42, %39, !dbg !25
  %44 = fpext <2 x half> %23 to <2 x float>, !dbg !21
  %45 = fpext <2 x half> %29 to <2 x float>, !dbg !22
  %46 = fpext <2 x half> %35 to <2 x float>, !dbg !23
  %47 = fadd <2 x float> %45, %46, !dbg !24
  %48 = fadd <2 x float> %47, %44, !dbg !25
  %49 = fmul <2 x float> %43, %43, !dbg !26
  %50 = fmul <2 x float> %43, %43, !dbg !26
  %51 = fmul <2 x float> %48, %48, !dbg !26
  %52 = fmul <2 x float> %48, %48, !dbg !26
  %shift = shufflevector <2 x float> %50, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !27
  %53 = fadd <2 x float> %49, %shift, !dbg !27
  %54 = fadd <2 x float> %51, %53, !dbg !27
  %shift1 = shufflevector <2 x float> %52, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !27
  %55 = fadd <2 x float> %shift1, %54, !dbg !27
  %56 = extractelement <2 x float> %55, i64 0, !dbg !27
  %57 = select i1 %14, float %56, float 0.000000e+00, !dbg !27
  %58 = bitcast float %57 to i32, !dbg !31
  %59 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %58, i32 16, i32 31), !dbg !31
  %60 = bitcast i32 %59 to float, !dbg !31
  %61 = fadd float %57, %60, !dbg !27
  %62 = bitcast float %61 to i32, !dbg !31
  %63 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %62, i32 8, i32 31), !dbg !31
  %64 = bitcast i32 %63 to float, !dbg !31
  %65 = fadd float %61, %64, !dbg !27
  %66 = bitcast float %65 to i32, !dbg !31
  %67 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %66, i32 4, i32 31), !dbg !31
  %68 = bitcast i32 %67 to float, !dbg !31
  %69 = fadd float %65, %68, !dbg !27
  %70 = bitcast float %69 to i32, !dbg !31
  %71 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %70, i32 2, i32 31), !dbg !31
  %72 = bitcast i32 %71 to float, !dbg !31
  %73 = fadd float %69, %72, !dbg !27
  %74 = bitcast float %73 to i32, !dbg !31
  %75 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %74, i32 1, i32 31), !dbg !31
  %76 = bitcast i32 %75 to float, !dbg !31
  %77 = fadd float %73, %76, !dbg !27
  %78 = and i32 %11, 7, !dbg !31
  %79 = icmp eq i32 %10, 0, !dbg !31
  %80 = getelementptr float, ptr addrspace(3) @global_smem, i32 %78, !dbg !31
  %81 = bitcast float %77 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %81, i1 %79) #6, !dbg !31
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !31
  %82 = icmp samesign ult i32 %9, 8, !dbg !31
  %83 = getelementptr float, ptr addrspace(3) @global_smem, i32 %9, !dbg !31
  %84 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %83, i1 %82) #6, !dbg !31
  %85 = bitcast i32 %84 to float, !dbg !31
  %86 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %84, i32 4, i32 31), !dbg !31
  %87 = bitcast i32 %86 to float, !dbg !31
  %88 = fadd float %85, %87, !dbg !27
  %89 = bitcast float %88 to i32, !dbg !31
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 2, i32 31), !dbg !31
  %91 = bitcast i32 %90 to float, !dbg !31
  %92 = fadd float %88, %91, !dbg !27
  %93 = bitcast float %92 to i32, !dbg !31
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 1, i32 31), !dbg !31
  %95 = bitcast i32 %94 to float, !dbg !31
  %96 = fadd float %92, %95, !dbg !27
  %97 = icmp eq i32 %9, 0, !dbg !31
  %98 = bitcast float %96 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %83, <1 x i32> %98, i1 %97) #6, !dbg !31
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !31
  %99 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !31
  %100 = fadd float %99, 0.000000e+00, !dbg !32
  %101 = tail call float @llvm.nvvm.div.full(float %100, float 5.760000e+02), !dbg !36
  %102 = fadd float %101, 0x3EE4F8B580000000, !dbg !37
  %103 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !38
  %.not.i = icmp eq i32 %103, 0, !dbg !38
  br i1 %.not.i, label %106, label %104, !dbg !38

104:                                              ; preds = %7
  %105 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %102), !dbg !38
  br label %__nv_rsqrtf.exit, !dbg !38

106:                                              ; preds = %7
  %107 = tail call float @llvm.nvvm.rsqrt.approx.f(float %102), !dbg !38
  br label %__nv_rsqrtf.exit, !dbg !38

__nv_rsqrtf.exit:                                 ; preds = %104, %106
  %.0.i = phi float [ %105, %104 ], [ %107, %106 ], !dbg !38
  %108 = extractvalue { i32, i32 } %38, 1, !dbg !20
  %109 = bitcast i32 %108 to <2 x half>, !dbg !20
  %110 = extractvalue { i32, i32 } %38, 0, !dbg !20
  %111 = bitcast i32 %110 to <2 x half>, !dbg !20
  %112 = insertelement <2 x float> poison, float %.0.i, i64 0, !dbg !39
  %113 = shufflevector <2 x float> %112, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !39
  %114 = fmul <2 x float> %43, %113, !dbg !39
  %115 = fmul <2 x float> %48, %113, !dbg !39
  %116 = fpext <2 x half> %111 to <2 x float>, !dbg !40
  %117 = fmul <2 x float> %114, %116, !dbg !41
  %118 = fptrunc <2 x float> %117 to <2 x half>, !dbg !42
  %119 = fpext <2 x half> %109 to <2 x float>, !dbg !40
  %120 = fmul <2 x float> %115, %119, !dbg !41
  %121 = fptrunc <2 x float> %120 to <2 x half>, !dbg !42
  %122 = bitcast <2 x half> %118 to i32, !dbg !42
  %123 = bitcast <2 x half> %121 to i32, !dbg !42
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %122, i32 %123, ptr addrspace(1) %18, i1 %14) #6, !dbg !42
  ret void, !dbg !43
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 2147483647) i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 1024) i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier.cta.sync.aligned.all(i32) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #4

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #5

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { "nvvm.reqntid"="256" }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { convergent nocallback nounwind }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { nounwind }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!2, !3}
!llvm.ident = !{!4}

!0 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!1 = !DIFile(filename: "cxmefyhvhpz6x37f23svboobclyf3445tpxxeyckmhez2bjbvwok.py", directory: "/tmp/torchinductor_yxiao986/xm")
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!4 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!5 = distinct !DISubprogram(name: "triton_per_fused__to_copy_add_mean_mul_pow_rsqrt_2", linkageName: "triton_per_fused__to_copy_add_mean_mul_pow_rsqrt_2", scope: !1, file: !1, line: 18, type: !6, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0)
!6 = !DISubroutineType(cc: DW_CC_normal, types: !7)
!7 = !{}
!8 = !DILocation(line: 24, column: 28, scope: !5)
!9 = !DILocation(line: 27, column: 28, scope: !5)
!10 = !DILocation(line: 29, column: 25, scope: !5)
!11 = !DILocation(line: 34, column: 45, scope: !5)
!12 = !DILocation(line: 34, column: 41, scope: !5)
!13 = !DILocation(line: 34, column: 34, scope: !5)
!14 = !DILocation(line: 34, column: 50, scope: !5)
!15 = !DILocation(line: 35, column: 30, scope: !5)
!16 = !DILocation(line: 35, column: 46, scope: !5)
!17 = !DILocation(line: 36, column: 30, scope: !5)
!18 = !DILocation(line: 36, column: 46, scope: !5)
!19 = !DILocation(line: 37, column: 31, scope: !5)
!20 = !DILocation(line: 37, column: 38, scope: !5)
!21 = !DILocation(line: 34, column: 73, scope: !5)
!22 = !DILocation(line: 35, column: 69, scope: !5)
!23 = !DILocation(line: 36, column: 69, scope: !5)
!24 = !DILocation(line: 41, column: 18, scope: !5)
!25 = !DILocation(line: 42, column: 18, scope: !5)
!26 = !DILocation(line: 43, column: 18, scope: !5)
!27 = !DILocation(line: 260, column: 15, scope: !28, inlinedAt: !30)
!28 = distinct !DILexicalBlockFile(scope: !5, file: !29, discriminator: 0)
!29 = !DIFile(filename: "standard.py", directory: "/store/comp4901b/yxiao986/miniconda3/envs/comp4901b-hw2/lib/python3.10/site-packages/triton/language")
!30 = !DILocation(line: 46, column: 59, scope: !5)
!31 = !DILocation(line: 290, column: 36, scope: !28, inlinedAt: !30)
!32 = !DILocation(line: 66, column: 15, scope: !33, inlinedAt: !35)
!33 = distinct !DILexicalBlockFile(scope: !5, file: !34, discriminator: 0)
!34 = !DIFile(filename: "triton_helpers.py", directory: "/store/comp4901b/yxiao986/miniconda3/envs/comp4901b-hw2/lib/python3.10/site-packages/torch/_inductor/runtime")
!35 = !DILocation(line: 46, column: 45, scope: !5)
!36 = !DILocation(line: 48, column: 21, scope: !5)
!37 = !DILocation(line: 50, column: 20, scope: !5)
!38 = !DILocation(line: 51, column: 28, scope: !5)
!39 = !DILocation(line: 52, column: 19, scope: !5)
!40 = !DILocation(line: 37, column: 91, scope: !5)
!41 = !DILocation(line: 54, column: 20, scope: !5)
!42 = !DILocation(line: 55, column: 51, scope: !5)
!43 = !DILocation(line: 55, column: 4, scope: !5)
