# Automatically generated by Amaranth 0.4.dev253+g193fdac. Do not edit.
attribute \generator "Amaranth"
module \top.i2c_target.bus.U$$0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 output 0 \scl_i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 2 \clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 3 \i2c_0__scl__i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \i2c_0__scl__i
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \scl_i 1'0
    assign \scl_i \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
module \top.i2c_target.bus.U$$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 output 0 \sda_i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 2 \clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 3 \i2c_0__sda__i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \i2c_0__sda__i
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \sda_i 1'0
    assign \sda_i \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
module \top.i2c_target.bus
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 output 0 \bus_start
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:29"
  wire width 1 output 1 \bus_stop
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 output 2 \bus_setup
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 output 3 \bus_sample
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 output 4 \sda_i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:24"
  wire width 1 input 5 \sda_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 output 6 \scl_i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 input 7 \scl_o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 8 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 9 \clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 10 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 11 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 12 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 13 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 14 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 15 \i2c_0__sda__i
  cell \top.i2c_target.bus.U$$0 \U$$0
    connect \scl_i \scl_i
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__scl__i \i2c_0__scl__i
  end
  cell \top.i2c_target.bus.U$$1 \U$$1
    connect \sda_i \sda_i
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__sda__i \i2c_0__sda__i
  end
  process $group_0
    assign \i2c_0__scl__o 1'0
    assign \i2c_0__scl__o 1'0
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:39"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:39"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_o
    connect \Y $1
  end
  process $group_1
    assign \i2c_0__scl__oe 1'0
    assign \i2c_0__scl__oe $1
  end
  process $group_2
    assign \i2c_0__sda__o 1'0
    assign \i2c_0__sda__o 1'0
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_o
    connect \Y $3
  end
  process $group_3
    assign \i2c_0__sda__oe 1'0
    assign \i2c_0__sda__oe $3
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $5
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:34"
  wire width 1 \scl_r
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:34"
  wire width 1 \scl_r$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_r
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \scl_i
    connect \Y $7
  end
  process $group_4
    assign \bus_sample 1'0
    assign \bus_sample $7
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_r
    connect \B $9
    connect \Y $11
  end
  process $group_5
    assign \bus_setup 1'0
    assign \bus_setup $11
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:35"
  wire width 1 \sda_r
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:35"
  wire width 1 \sda_r$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:45"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:45"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \B \sda_r
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:45"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:45"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $15
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:45"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:45"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B $15
    connect \Y $17
  end
  process $group_6
    assign \bus_start 1'0
    assign \bus_start $17
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:46"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:46"
  cell $not $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_r
    connect \Y $19
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:46"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:46"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \B $19
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:46"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:46"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B \sda_i
    connect \Y $23
  end
  process $group_7
    assign \bus_stop 1'0
    assign \bus_stop $23
  end
  process $group_8
    assign \scl_r$next \scl_r
    assign \scl_r$next \scl_i
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \scl_r$next 1'1
    end
  end
  process $group_9
    assign \sda_r$next \sda_r
    assign \sda_r$next \sda_i
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \sda_r$next 1'1
    end
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \scl_r$next
    connect \Q \scl_r
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sda_r$next
    connect \Q \sda_r
  end
end
attribute \generator "Amaranth"
module \top.i2c_target
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:289"
  wire width 7 input 0 \address
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 1 output 1 \start
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 8 input 2 \data_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 1 output 3 \read
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:295"
  wire width 8 output 4 \data_i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:295"
  wire width 8 \data_i$next
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:294"
  wire width 1 output 5 \write
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:294"
  wire width 1 \write$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 input 6 \ack_o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 7 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 8 \clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 9 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 10 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 11 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 12 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 13 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 14 \i2c_0__sda__i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 \bus_bus_start
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:29"
  wire width 1 \bus_bus_stop
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 \bus_bus_setup
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 \bus_bus_sample
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 \bus_sda_i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:24"
  wire width 1 \bus_sda_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:24"
  wire width 1 \bus_sda_o$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 \bus_scl_i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 \bus_scl_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 \bus_scl_o$next
  cell \top.i2c_target.bus \bus
    connect \bus_start \bus_bus_start
    connect \bus_stop \bus_bus_stop
    connect \bus_setup \bus_bus_setup
    connect \bus_sample \bus_bus_sample
    connect \sda_i \bus_sda_i
    connect \sda_o \bus_sda_o
    connect \scl_i \bus_scl_i
    connect \scl_o \bus_scl_o
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__scl__o \i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_0__scl__oe
    connect \i2c_0__sda__o \i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_0__sda__oe
    connect \i2c_0__scl__i \i2c_0__scl__i
    connect \i2c_0__sda__i \i2c_0__sda__i
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
  wire width 4 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
  wire width 4 \fsm_state$next
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:308"
  wire width 3 \bitno
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:308"
  wire width 3 \bitno$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $1
  end
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:309"
  wire width 8 \shreg_i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:309"
  wire width 8 \shreg_i$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_scl_i
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:290"
  wire width 1 \busy
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:415"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:415"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_sda_i
    connect \Y $13
  end
  process $group_0
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:315"
        switch { \bus_bus_start }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:315"
          case 1'1
            assign \fsm_state$next 4'0001
        end
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:318"
        switch { \bus_bus_setup \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:318"
          case 2'-1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:322"
          case 2'1-
            assign \fsm_state$next 4'0010
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
          case 4'---1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:328"
          case 4'--1-
            assign \fsm_state$next 4'0001
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:330"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:332"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
            switch { $1 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
              case 1'1
                attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
                switch { $3 }
                  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
                  case 1'1
                    assign \fsm_state$next 4'0011
                  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:339"
                  case
                    assign \fsm_state$next 4'0000
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
          case 4'---1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:345"
          case 4'--1-
            assign \fsm_state$next 4'0001
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:348"
          case 4'-1--
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
            switch { $5 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
              case 1'1
                assign \fsm_state$next 4'0100
            end
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:352"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:353"
            switch { \shreg_i [0] }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:353"
              case 1'1
                assign \fsm_state$next 4'0101
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
          case 4'---1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:361"
          case 4'--1-
            assign \fsm_state$next 4'0001
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:364"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:366"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
            switch { $7 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
              case 1'1
                assign \fsm_state$next 4'0110
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
        switch { $9 \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
          case 4'---1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
          case 4'--1-
            assign \fsm_state$next 4'0001
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:380"
          case 4'-1--
            assign \fsm_state$next 4'0100
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
        switch { \busy \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
          case 3'--1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:393"
          case 3'-1-
            assign \fsm_state$next 4'0001
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
          case 3'1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:398"
          case
            assign \fsm_state$next 4'0111
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
          case 4'---1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:407"
          case 4'--1-
            assign \fsm_state$next 4'0001
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:410"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:415"
            switch { $11 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:415"
              case 1'1
                assign \fsm_state$next 4'1000
            end
        end
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
          case 4'---1
            assign \fsm_state$next 4'0000
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:421"
          case 4'--1-
            assign \fsm_state$next 4'0001
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:424"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:426"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
            switch { $13 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
              case 1'1
                assign \fsm_state$next 4'0101
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:431"
              case
                assign \fsm_state$next 4'0000
            end
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 4 $15
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 4 $16
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  cell $add $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $16
  end
  connect $15 $16
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:367"
  wire width 4 $18
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:367"
  wire width 4 $19
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:367"
  cell $add $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $19
  end
  connect $18 $19
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:414"
  wire width 4 $21
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:414"
  wire width 4 $22
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:414"
  cell $add $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $22
  end
  connect $21 $22
  process $group_1
    assign \bitno$next \bitno
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:318"
        switch { \bus_bus_setup \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:318"
          case 2'-1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:322"
          case 2'1-
            assign \bitno$next 3'000
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:328"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:330"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:332"
          case 4'1---
            assign \bitno$next $15 [2:0]
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:361"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:364"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:366"
          case 4'1---
            assign \bitno$next $18 [2:0]
        end
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:407"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:410"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
          case 4'1---
            assign \bitno$next $21 [2:0]
        end
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \bitno$next 3'000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:331"
  wire width 9 $24
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:331"
  wire width 9 $25
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:331"
  cell $sshl $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_i
    connect \B 1'1
    connect \Y $25
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:331"
  wire width 9 $27
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:331"
  cell $or $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $25
    connect \B \bus_sda_i
    connect \Y $27
  end
  connect $24 $27
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:365"
  wire width 9 $29
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:365"
  wire width 9 $30
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:365"
  cell $sshl $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_i
    connect \B 1'1
    connect \Y $30
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:365"
  wire width 9 $32
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:365"
  cell $or $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $30
    connect \B \bus_sda_i
    connect \Y $32
  end
  connect $29 $32
  process $group_2
    assign \shreg_i$next \shreg_i
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:328"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:330"
          case 4'-1--
            assign \shreg_i$next $24 [7:0]
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:332"
          case 4'1---
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:361"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:364"
          case 4'-1--
            assign \shreg_i$next $29 [7:0]
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:366"
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \shreg_i$next 8'00000000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
  wire width 1 $34
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
  cell $eq $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $34
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  wire width 1 $36
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  cell $eq $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $36
  end
  process $group_3
    assign \start 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:328"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:330"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:332"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
            switch { $34 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
              case 1'1
                attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
                switch { $36 }
                  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
                  case 1'1
                    assign \start 1'1
                  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:339"
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
  wire width 1 $38
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
  cell $eq $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $38
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  cell $eq $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
  wire width 1 $42
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
  cell $not $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $42
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  wire width 1 $44
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  cell $not $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_scl_i
    connect \Y $44
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:399"
  wire width 1 $46
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:399"
  cell $not $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_scl_i
    connect \Y $46
  end
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:310"
  wire width 8 \shreg_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:310"
  wire width 8 \shreg_o$next
  process $group_4
    assign \bus_sda_o$next \bus_sda_o
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:326"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:328"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:330"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:332"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
            switch { $38 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:334"
              case 1'1
                attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
                switch { $40 }
                  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
                  case 1'1
                    assign \bus_sda_o$next 1'0
                  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:339"
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:345"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:348"
          case 4'-1--
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
            switch { $42 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:349"
              case 1'1
                assign \bus_sda_o$next 1'1
            end
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:352"
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
        switch { $44 \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:380"
          case 4'-1--
            assign \bus_sda_o$next 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:385"
            switch { \ack_o }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:385"
              case 1'1
                assign \bus_sda_o$next 1'0
            end
        end
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
        switch { \busy \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
          case 3'--1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:393"
          case 3'-1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
          case 3'1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:398"
          case
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:399"
            switch { $46 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:399"
              case 1'1
                assign \bus_sda_o$next \shreg_o [7]
            end
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:407"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:410"
          case 4'-1--
            assign \bus_sda_o$next \shreg_o [7]
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:421"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:424"
          case 4'-1--
            assign \bus_sda_o$next 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:426"
          case 4'1---
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \bus_sda_o$next 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:292"
  wire width 1 \stop
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  wire width 1 $48
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  cell $not $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_scl_i
    connect \Y $48
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  wire width 1 $50
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_sda_i
    connect \Y $50
  end
  process $group_5
    assign \stop 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
          case 4'---1
            assign \stop 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:345"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:348"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:352"
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
          case 4'---1
            assign \stop 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:361"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:364"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:366"
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
        switch { $48 \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
          case 4'---1
            assign \stop 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:380"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
        switch { \busy \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
          case 3'--1
            assign \stop 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:393"
          case 3'-1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
          case 3'1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:398"
          case
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
          case 4'---1
            assign \stop 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:407"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:410"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
          case 4'---1
            assign \stop 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:421"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:424"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:426"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
            switch { $50 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
              case 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:431"
              case
                assign \stop 1'1
            end
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 \restart
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  cell $not $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_scl_i
    connect \Y $52
  end
  process $group_6
    assign \restart 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:345"
          case 4'--1-
            assign \restart 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:348"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:352"
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:361"
          case 4'--1-
            assign \restart 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:364"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:366"
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
        switch { $52 \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
          case 4'--1-
            assign \restart 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:380"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:407"
          case 4'--1-
            assign \restart 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:410"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:421"
          case 4'--1-
            assign \restart 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:424"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:426"
          case 4'1---
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:413"
  wire width 9 $54
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:413"
  wire width 9 $55
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:413"
  cell $sshl $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_o
    connect \B 1'1
    connect \Y $55
  end
  connect $54 $55
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  wire width 1 $57
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  cell $not $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_sda_i
    connect \Y $57
  end
  process $group_7
    assign \shreg_o$next \shreg_o
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:345"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:348"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:352"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:353"
            switch { \shreg_i [0] }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:353"
              case 1'1
                assign \shreg_o$next \data_o
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:388"
        switch { \busy }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:388"
          case 1'1
            assign \shreg_o$next \data_o
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:404"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:407"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:410"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
          case 4'1---
            assign \shreg_o$next $54 [7:0]
        end
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:421"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:424"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:426"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
            switch { $57 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
              case 1'1
                assign \shreg_o$next \data_o
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:431"
              case
            end
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \shreg_o$next 8'00000000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  wire width 1 $59
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
  cell $not $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_sda_i
    connect \Y $59
  end
  process $group_8
    assign \read 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:342"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:345"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:348"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:352"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:353"
            switch { \shreg_i [0] }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:353"
              case 1'1
                assign \read 1'1
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
        switch { \bus_bus_sample \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:418"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:421"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:424"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:426"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
            switch { $59 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:427"
              case 1'1
                assign \read 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:431"
              case
            end
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
  wire width 1 $61
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $61
  end
  process $group_9
    assign \data_i$next \data_i
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:361"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:364"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:366"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
            switch { $61 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
              case 1'1
                assign \data_i$next \shreg_i
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \data_i$next 8'00000000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
  wire width 1 $63
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $63
  end
  process $group_10
    assign \write$next \write
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
        switch { \bus_bus_setup \bus_bus_sample \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:358"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:361"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:364"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:366"
          case 4'1---
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
            switch { $63 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:368"
              case 1'1
                assign \write$next 1'1
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
        assign \write$next 1'0
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \write$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  wire width 1 $65
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_scl_i
    connect \Y $65
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:384"
  wire width 1 $67
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:384"
  cell $not $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $67
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:396"
  wire width 1 $69
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:396"
  cell $not $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_scl_i
    connect \Y $69
  end
  process $group_11
    assign \bus_scl_o$next \bus_scl_o
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:312"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:314"
      case 4'0000
      attribute \amaranth.decoding "START/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:317"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:325"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:341"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:357"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:372"
      case 4'0110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
        switch { $65 \bus_bus_setup \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
          case 4'---1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
          case 4'--1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:380"
          case 4'-1--
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:383"
          case 4'1---
            assign \bus_scl_o$next $67
        end
      attribute \amaranth.decoding "READ-STRETCH/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:387"
      case 4'0101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
        switch { \busy \bus_bus_start \bus_bus_stop }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:390"
          case 3'--1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:393"
          case 3'-1-
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
          case 3'1--
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:396"
            switch { $69 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:396"
              case 1'1
                assign \bus_scl_o$next 1'0
            end
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:398"
          case
            assign \bus_scl_o$next 1'1
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:403"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:417"
      case 4'1000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \bus_scl_o$next 1'1
    end
  end
  cell $dff $71
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $72
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \bitno$next
    connect \Q \bitno
  end
  cell $dff $73
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \shreg_i$next
    connect \Q \shreg_i
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \bus_sda_o$next
    connect \Q \bus_sda_o
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \shreg_o$next
    connect \Q \shreg_o
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \data_i$next
    connect \Q \data_i
  end
  cell $dff $77
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \write$next
    connect \Q \write
  end
  cell $dff $78
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \bus_scl_o$next
    connect \Q \bus_scl_o
  end
  connect \busy 1'0
end
attribute \generator "Amaranth"
module \top.registers
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 1 input 0 \start
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 8 output 1 \data_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 1 input 2 \read
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:295"
  wire width 8 input 3 \data_i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:294"
  wire width 1 input 4 \write
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 output 5 \ack_o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 6 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 7 \clk
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 output 8 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 $signal$next
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:426"
  wire width 2 output 9 $signal$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:426"
  wire width 2 $signal$1$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:427"
  wire width 8 output 10 $signal$2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:427"
  wire width 8 $signal$2$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:428"
  wire width 8 output 11 $signal$3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:428"
  wire width 8 $signal$3$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:429"
  wire width 8 output 12 $signal$4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:429"
  wire width 8 $signal$4$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:430"
  wire width 8 output 13 $signal$5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:430"
  wire width 8 $signal$5$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:432"
  wire width 8 output 14 $signal$6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:432"
  wire width 8 $signal$6$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:433"
  wire width 8 output 15 $signal$7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:433"
  wire width 8 $signal$7$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:435"
  wire width 8 output 16 $signal$8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:435"
  wire width 8 $signal$8$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:437"
  wire width 8 output 17 $signal$9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:437"
  wire width 8 $signal$9$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:438"
  wire width 8 output 18 $signal$10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:438"
  wire width 8 $signal$10$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:440"
  wire width 8 output 19 $signal$11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:440"
  wire width 8 $signal$11$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:59"
  wire width 8 \reg_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:59"
  wire width 8 \reg_data$next
  process $group_0
    assign \data_o 8'00000000
    assign \data_o \reg_data
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:57"
  wire width 1 \latch_addr
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:57"
  wire width 1 \latch_addr$next
  process $group_1
    assign \latch_addr$next \latch_addr
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:63"
    switch { \start }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:63"
      case 1'1
        assign \latch_addr$next 1'1
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
    switch { \write }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
      case 1'1
        assign \latch_addr$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \latch_addr$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:70"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:70"
  cell $lt $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \data_i
    connect \B 4'1110
    connect \Y $12
  end
  process $group_2
    assign \ack_o 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
    switch { \write }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
        switch { \latch_addr }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:70"
            switch { $12 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:70"
              case 1'1
                assign \ack_o 1'1
            end
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:76"
          case
            assign \ack_o 1'1
        end
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:58"
  wire width 4 \reg_addr
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:58"
  wire width 4 \reg_addr$next
  process $group_3
    assign \reg_addr$next \reg_addr
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
    switch { \write }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
        switch { \latch_addr }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
          case 1'1
            assign \reg_addr$next \data_i [3:0]
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:76"
          case
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \reg_addr$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 8 $14
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  cell $pos $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $signal
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:426"
  wire width 8 $16
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:426"
  cell $pos $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $signal$1
    connect \Y $16
  end
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:434"
  wire width 8 $signal$18
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:434"
  wire width 8 $signal$18$next
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:439"
  wire width 8 $signal$19
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:439"
  wire width 8 $signal$19$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:84"
  wire width 8 $20
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:84"
  cell $sshr $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A \reg_data
    connect \B 4'1000
    connect \Y $20
  end
  process $group_4
    assign \reg_data$next \reg_data
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
    switch { \write }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
        switch { \latch_addr }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:74"
            switch \data_i
              case 8'00000000
                assign \reg_data$next $14
              case 8'00000001
                assign \reg_data$next $16
              case 8'00000010
                assign \reg_data$next $signal$2
              case 8'00000011
                assign \reg_data$next $signal$3
              case 8'00000100
                assign \reg_data$next $signal$4
              case 8'00000101
                assign \reg_data$next $signal$5
              case 8'00000110
                assign \reg_data$next $signal$6
              case 8'00000111
                assign \reg_data$next $signal$7
              case 8'00001000
                assign \reg_data$next $signal$18
              case 8'00001001
                assign \reg_data$next $signal$8
              case 8'00001010
                assign \reg_data$next $signal$9
              case 8'00001011
                assign \reg_data$next $signal$10
              case 8'00001100
                assign \reg_data$next $signal$19
              case 8'--------
                assign \reg_data$next $signal$11
            end
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:76"
          case
            assign \reg_data$next { \reg_data \data_i } [7:0]
        end
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:83"
    switch { \read }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:83"
      case 1'1
        assign \reg_data$next $20
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \reg_data$next 8'00000000
    end
  end
  wire width 7 $22
  wire width 6 $23
  process $group_5
    assign $signal$next $signal
    assign $signal$1$next $signal$1
    assign $signal$2$next $signal$2
    assign $signal$3$next $signal$3
    assign $signal$4$next $signal$4
    assign $signal$5$next $signal$5
    assign $signal$6$next $signal$6
    assign $signal$7$next $signal$7
    assign $signal$18$next $signal$18
    assign $signal$8$next $signal$8
    assign $signal$9$next $signal$9
    assign $signal$10$next $signal$10
    assign $signal$19$next $signal$19
    assign $signal$11$next $signal$11
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
    switch { \write }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:66"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
        switch { \latch_addr }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:69"
          case 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:76"
          case
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:80"
            switch \reg_addr
              case 4'0000
                assign { $22 $signal$next } { \reg_data \data_i } [7:0]
              case 4'0001
                assign { $23 $signal$1$next } { \reg_data \data_i } [7:0]
              case 4'0010
                assign $signal$2$next { \reg_data \data_i } [7:0]
              case 4'0011
                assign $signal$3$next { \reg_data \data_i } [7:0]
              case 4'0100
                assign $signal$4$next { \reg_data \data_i } [7:0]
              case 4'0101
                assign $signal$5$next { \reg_data \data_i } [7:0]
              case 4'0110
                assign $signal$6$next { \reg_data \data_i } [7:0]
              case 4'0111
                assign $signal$7$next { \reg_data \data_i } [7:0]
              case 4'1000
                assign $signal$18$next { \reg_data \data_i } [7:0]
              case 4'1001
                assign $signal$8$next { \reg_data \data_i } [7:0]
              case 4'1010
                assign $signal$9$next { \reg_data \data_i } [7:0]
              case 4'1011
                assign $signal$10$next { \reg_data \data_i } [7:0]
              case 4'1100
                assign $signal$19$next { \reg_data \data_i } [7:0]
              case 4'----
                assign $signal$11$next { \reg_data \data_i } [7:0]
            end
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign $signal$next 1'1
        assign $signal$1$next 2'00
        assign $signal$2$next 8'00000000
        assign $signal$3$next 8'00000000
        assign $signal$4$next 8'00000000
        assign $signal$5$next 8'00000000
        assign $signal$6$next 8'00000000
        assign $signal$7$next 8'00000000
        assign $signal$18$next 8'00000000
        assign $signal$8$next 8'00000000
        assign $signal$9$next 8'00000000
        assign $signal$10$next 8'00000000
        assign $signal$19$next 8'00000000
        assign $signal$11$next 8'00000000
    end
  end
  cell $dff $24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \latch_addr$next
    connect \Q \latch_addr
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \reg_addr$next
    connect \Q \reg_addr
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \reg_data$next
    connect \Q \reg_data
  end
  cell $dff $27
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $signal$next
    connect \Q $signal
  end
  cell $dff $28
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $signal$1$next
    connect \Q $signal$1
  end
  cell $dff $29
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$2$next
    connect \Q $signal$2
  end
  cell $dff $30
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$3$next
    connect \Q $signal$3
  end
  cell $dff $31
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$4$next
    connect \Q $signal$4
  end
  cell $dff $32
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$5$next
    connect \Q $signal$5
  end
  cell $dff $33
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$6$next
    connect \Q $signal$6
  end
  cell $dff $34
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$7$next
    connect \Q $signal$7
  end
  cell $dff $35
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$18$next
    connect \Q $signal$18
  end
  cell $dff $36
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$8$next
    connect \Q $signal$8
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$9$next
    connect \Q $signal$9
  end
  cell $dff $38
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$10$next
    connect \Q $signal$10
  end
  cell $dff $39
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$19$next
    connect \Q $signal$19
  end
  cell $dff $40
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $signal$11$next
    connect \Q $signal$11
  end
end
attribute \generator "Amaranth"
module \top.fx2_crossbar.bus
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:334"
  wire width 4 output 2 \flag
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:350"
  wire width 4 output 3 \nrdy_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:350"
  wire width 4 \nrdy_o$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:336"
  wire width 8 input 4 \data__o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:335"
  wire width 2 input 5 \addr
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:342"
  wire width 2 output 6 \addr_p
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:342"
  wire width 2 \addr_p$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:336"
  wire width 8 output 7 \data__i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:339"
  wire width 1 input 8 \slwr
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:340"
  wire width 1 input 9 \pend
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:349"
  wire width 4 input 10 \nrdy_i
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:343"
  wire width 1 output 11 \slrd_p
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:343"
  wire width 1 \slrd_p$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:337"
  wire width 1 input 12 \sloe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:336"
  wire width 1 input 13 \data__oe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:338"
  wire width 1 input 14 \slrd
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 15 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 4 input 16 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 17 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 2 output 18 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 19 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 20 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 output 21 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 output 22 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 23 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 input 24 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 25 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 26 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 27 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 28 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 29 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 30 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 31 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 32 \fx2_0__pktend__o
  process $group_0
    assign \fx2_0__flag__i_clk 1'0
    assign \fx2_0__flag__i_clk \clk
  end
  process $group_1
    assign \flag 4'0000
    assign \flag \fx2_0__flag__i1
  end
  process $group_2
    assign \fx2_0__fifoadr__o_clk 1'0
    assign \fx2_0__fifoadr__o_clk \clk
  end
  process $group_3
    assign \fx2_0__fifoadr__o 2'00
    assign \fx2_0__fifoadr__o \addr
  end
  process $group_4
    assign \fx2_0__fd__o_clk 1'0
    assign \fx2_0__fd__o_clk \clk
  end
  process $group_5
    assign \fx2_0__fd__oe 1'0
    assign \fx2_0__fd__oe \data__oe
  end
  process $group_6
    assign \fx2_0__fd__o0 8'00000000
    assign \fx2_0__fd__o0 \data__o
  end
  process $group_7
    assign \fx2_0__fd__o1 8'00000000
    assign \fx2_0__fd__o1 \data__o
  end
  process $group_8
    assign \fx2_0__fd__i_clk 1'0
    assign \fx2_0__fd__i_clk \clk
  end
  process $group_9
    assign \data__i 8'00000000
    assign \data__i \fx2_0__fd__i1
  end
  process $group_10
    assign \fx2_0__sloe__o_clk 1'0
    assign \fx2_0__sloe__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:379"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:379"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sloe
    connect \Y $1
  end
  process $group_11
    assign \fx2_0__sloe__o 1'0
    assign \fx2_0__sloe__o $1
  end
  process $group_12
    assign \fx2_0__slrd__o_clk 1'0
    assign \fx2_0__slrd__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:381"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:381"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slrd
    connect \Y $3
  end
  process $group_13
    assign \fx2_0__slrd__o 1'0
    assign \fx2_0__slrd__o $3
  end
  process $group_14
    assign \fx2_0__slwr__o_clk 1'0
    assign \fx2_0__slwr__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:383"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:383"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slwr
    connect \Y $5
  end
  process $group_15
    assign \fx2_0__slwr__o 1'0
    assign \fx2_0__slwr__o $5
  end
  process $group_16
    assign \fx2_0__pktend__o_clk 1'0
    assign \fx2_0__pktend__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pend
    connect \Y $7
  end
  process $group_17
    assign \fx2_0__pktend__o 1'0
    assign \fx2_0__pktend__o $7
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:389"
  wire width 2 \addr_r
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:389"
  wire width 2 \addr_r$next
  process $group_18
    assign \addr_r$next \addr_r
    assign \addr_r$next \addr
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addr_r$next 2'00
    end
  end
  process $group_19
    assign \addr_p$next \addr_p
    assign \addr_p$next \addr_r
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addr_p$next 2'00
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:390"
  wire width 1 \slrd_r
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:390"
  wire width 1 \slrd_r$next
  process $group_20
    assign \slrd_r$next \slrd_r
    assign \slrd_r$next \slrd
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \slrd_r$next 1'0
    end
  end
  process $group_21
    assign \slrd_p$next \slrd_p
    assign \slrd_p$next \slrd_r
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \slrd_p$next 1'0
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:391"
  wire width 4 \nrdy_r
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:391"
  wire width 4 \nrdy_r$next
  process $group_22
    assign \nrdy_r$next \nrdy_r
    assign \nrdy_r$next \nrdy_i
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \nrdy_r$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:398"
  wire width 4 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:398"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \nrdy_r
    connect \B \nrdy_i
    connect \Y $9
  end
  process $group_23
    assign \nrdy_o$next \nrdy_o
    assign \nrdy_o$next $9
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \nrdy_o$next 4'0000
    end
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr_r$next
    connect \Q \addr_r
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr_p$next
    connect \Q \addr_p
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \slrd_r$next
    connect \Q \slrd_r
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \slrd_p$next
    connect \Q \slrd_p
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \nrdy_r$next
    connect \Q \nrdy_r
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \nrdy_o$next
    connect \Q \nrdy_o
  end
end
attribute \generator "Amaranth"
module \top.fx2_crossbar.in_fifo_0.inner
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 output 3 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \r_rdy$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 output 4 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 input 5 \r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 6 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 input 7 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 input 8 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 1 \storage_r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 9 \storage_r_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 8 \storage_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 9 \storage_w_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 8 \storage_w_data
  cell $mem_v2 \storage
    parameter \SIZE 511
    parameter \OFFSET 0
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \INIT 4088'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 8'00000000
    parameter \RD_SRST_VALUE 8'00000000
    parameter \RD_INIT_VALUE 8'00000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\storage"
    connect \RD_CLK { \clk }
    connect \RD_EN { \storage_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \storage_r_addr }
    connect \RD_DATA { \storage_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } } }
    connect \WR_ADDR { \storage_w_addr }
    connect \WR_DATA { \storage_w_data }
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:87"
  wire width 10 \w_level
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:238"
  wire width 10 \level
  process $group_0
    assign \w_level 10'0000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:92"
  wire width 10 \r_level
  process $group_1
    assign \r_level 10'0000000000
    assign \r_level \level
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:278"
  wire width 9 \inner_level
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:278"
  wire width 9 \inner_level$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  cell $ne $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 9'111111111
    connect \Y $1
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy $1
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:279"
  wire width 1 \inner_r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 1'0
    connect \Y $3
  end
  process $group_3
    assign \inner_r_rdy 1'0
    assign \inner_r_rdy $3
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:291"
  wire width 9 \produce
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:291"
  wire width 9 \produce$next
  process $group_4
    assign \storage_w_addr 9'000000000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $5
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $5
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $9
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $10
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \produce
    connect \B 1'1
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $12
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 9'111111110
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $15
    parameter \WIDTH 10
    connect \A $10
    connect \B 10'0000000000
    connect \S $13
    connect \Y $12
  end
  connect $9 $12
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:299"
    switch { $7 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:299"
      case 1'1
        assign \produce$next $9 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \produce$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \produce$next 9'000000000
    end
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:292"
  wire width 9 \consume
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:292"
  wire width 9 \consume$next
  process $group_8
    assign \storage_r_addr 9'000000000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B \r_en
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en $20
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $24
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $22
    connect \B \r_en
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $24
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $28
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $29
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \consume
    connect \B 1'1
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $31
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 9'111111110
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $34
    parameter \WIDTH 10
    connect \A $29
    connect \B 10'0000000000
    connect \S $32
    connect \Y $31
  end
  connect $28 $31
  process $group_11
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:307"
    switch { $26 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:307"
      case 1'1
        assign \consume$next $28 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \consume$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \consume$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $35
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $35
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $38
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $38
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $38
    connect \B \r_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $42
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $40
    connect \Y $42
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  wire width 1 $45
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $45
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  wire width 10 $47
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  wire width 10 $48
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  cell $add $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \inner_level
    connect \B 1'1
    connect \Y $48
  end
  connect $47 $48
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $50
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $50
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \r_en
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $52
    connect \Y $54
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $57
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $57
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \Y $56
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  wire width 1 $60
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  cell $and $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B $56
    connect \Y $60
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  wire width 10 $62
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  wire width 10 $63
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  cell $sub $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \inner_level
    connect \B 1'1
    connect \Y $63
  end
  connect $62 $63
  process $group_12
    assign \inner_level$next \inner_level
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
    switch { $45 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
      case 1'1
        assign \inner_level$next $47 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
    switch { $60 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
      case 1'1
        assign \inner_level$next $62 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \inner_level$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \inner_level$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $65
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $65
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $67
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B \r_en
    connect \Y $67
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $69
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $67
    connect \Y $69
  end
  process $group_13
    assign \r_rdy$next \r_rdy
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:315"
    switch { \r_en $69 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:315"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:317"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:321"
  wire width 10 $71
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:321"
  cell $add $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \inner_level
    connect \B \r_rdy
    connect \Y $71
  end
  process $group_14
    assign \level 10'0000000000
    assign \level $71
  end
  cell $dff $73
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \inner_level$next
    connect \Q \inner_level
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
module \top.fx2_crossbar.in_fifo_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 output 3 \r_rdy
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:235"
  wire width 1 output 4 \pending
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 output 5 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 input 6 \r_en
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:236"
  wire width 1 input 7 \flushed
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:234"
  wire width 1 output 8 \complete
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 9 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 input 10 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 input 11 \w_en
  cell \top.fx2_crossbar.in_fifo_0.inner \inner
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \r_rdy \r_rdy
    connect \r_data \r_data
    connect \r_en \r_en
    connect \w_rdy \w_rdy
    connect \w_data \w_data
    connect \w_en \w_en
  end
  attribute \init 10'0000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:233"
  wire width 10 \queued
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:233"
  wire width 10 \queued$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:255"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:255"
  cell $and $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:257"
  wire width 11 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:257"
  wire width 11 $4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:257"
  cell $add $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \queued
    connect \B 1'1
    connect \Y $4
  end
  connect $3 $4
  process $group_0
    assign \queued$next \queued
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:250"
    switch { $1 \flushed }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:250"
      case 2'-1
        assign \queued$next 10'0000000000
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:255"
      case 2'1-
        assign \queued$next $3 [9:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \queued$next 10'0000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \queued$next 10'0000000000
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:249"
  wire width 1 \_pending
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:249"
  wire width 1 \_pending$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:255"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:255"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:253"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:253"
  cell $lt $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \queued
    connect \B 10'1000000000
    connect \Y $8
  end
  process $group_1
    assign \_pending$next \_pending
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:250"
    switch { $6 \flushed }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:250"
      case 2'-1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:253"
        switch { $8 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:253"
          case 1'1
            assign \_pending$next 1'0
        end
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:255"
      case 2'1-
        assign \_pending$next 1'1
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \_pending$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \_pending$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:262"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:262"
  cell $ge $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \queued
    connect \B 10'1000000000
    connect \Y $10
  end
  process $group_2
    assign \complete 1'0
    assign \complete $10
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:227"
  wire width 1 \flush
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:263"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:263"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_pending
    connect \B \flush
    connect \Y $12
  end
  process $group_3
    assign \pending 1'0
    assign \pending $12
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \clk
    connect \D \queued$next
    connect \Q \queued
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_pending$next
    connect \Q \_pending
  end
  connect \flush 1'0
end
attribute \generator "Amaranth"
module \top.fx2_crossbar.out_fifo_0.inner
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 3 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 input 4 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 input 5 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 output 6 \r_data
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 output 7 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \r_rdy$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 input 8 \r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 1 \storage_r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 9 \storage_r_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 8 \storage_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 9 \storage_w_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 8 \storage_w_data
  cell $mem_v2 \storage
    parameter \SIZE 511
    parameter \OFFSET 0
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \INIT 4088'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 8'00000000
    parameter \RD_SRST_VALUE 8'00000000
    parameter \RD_INIT_VALUE 8'00000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\storage$1"
    connect \RD_CLK { \clk }
    connect \RD_EN { \storage_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \storage_r_addr }
    connect \RD_DATA { \storage_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } } }
    connect \WR_ADDR { \storage_w_addr }
    connect \WR_DATA { \storage_w_data }
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:87"
  wire width 10 \w_level
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:238"
  wire width 10 \level
  process $group_0
    assign \w_level 10'0000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:92"
  wire width 10 \r_level
  process $group_1
    assign \r_level 10'0000000000
    assign \r_level \level
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:278"
  wire width 9 \inner_level
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:278"
  wire width 9 \inner_level$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  cell $ne $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 9'111111111
    connect \Y $1
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy $1
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:279"
  wire width 1 \inner_r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 1'0
    connect \Y $3
  end
  process $group_3
    assign \inner_r_rdy 1'0
    assign \inner_r_rdy $3
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:291"
  wire width 9 \produce
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:291"
  wire width 9 \produce$next
  process $group_4
    assign \storage_w_addr 9'000000000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $5
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $5
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $9
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $10
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \produce
    connect \B 1'1
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $12
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 9'111111110
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $15
    parameter \WIDTH 10
    connect \A $10
    connect \B 10'0000000000
    connect \S $13
    connect \Y $12
  end
  connect $9 $12
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:299"
    switch { $7 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:299"
      case 1'1
        assign \produce$next $9 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \produce$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \produce$next 9'000000000
    end
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:292"
  wire width 9 \consume
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:292"
  wire width 9 \consume$next
  process $group_8
    assign \storage_r_addr 9'000000000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B \r_en
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en $20
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $24
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $22
    connect \B \r_en
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $24
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $28
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $29
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \consume
    connect \B 1'1
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 10 $31
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 9'111111110
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $34
    parameter \WIDTH 10
    connect \A $29
    connect \B 10'0000000000
    connect \S $32
    connect \Y $31
  end
  connect $28 $31
  process $group_11
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:307"
    switch { $26 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:307"
      case 1'1
        assign \consume$next $28 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \consume$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \consume$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $35
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $35
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $38
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $38
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $38
    connect \B \r_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $42
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $40
    connect \Y $42
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  wire width 1 $45
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $45
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  wire width 10 $47
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  wire width 10 $48
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  cell $add $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \inner_level
    connect \B 1'1
    connect \Y $48
  end
  connect $47 $48
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $50
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $50
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \r_en
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $52
    connect \Y $54
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $57
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $57
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \Y $56
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  wire width 1 $60
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  cell $and $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B $56
    connect \Y $60
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  wire width 10 $62
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  wire width 10 $63
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  cell $sub $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \inner_level
    connect \B 1'1
    connect \Y $63
  end
  connect $62 $63
  process $group_12
    assign \inner_level$next \inner_level
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
    switch { $45 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
      case 1'1
        assign \inner_level$next $47 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
    switch { $60 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
      case 1'1
        assign \inner_level$next $62 [8:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \inner_level$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \inner_level$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $65
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $65
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $67
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B \r_en
    connect \Y $67
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $69
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $67
    connect \Y $69
  end
  process $group_13
    assign \r_rdy$next \r_rdy
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:315"
    switch { \r_en $69 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:315"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:317"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:321"
  wire width 10 $71
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:321"
  cell $add $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \inner_level
    connect \B \r_rdy
    connect \Y $71
  end
  process $group_14
    assign \level 10'0000000000
    assign \level $71
  end
  cell $dff $73
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \inner_level$next
    connect \Q \inner_level
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
module \top.fx2_crossbar.out_fifo_0.skid
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 output 3 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 output 4 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 input 5 \r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 input 6 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 input 7 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 8 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:157"
  wire width 2 \storage_r_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:157"
  wire width 8 \storage_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:156"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:156"
  wire width 2 \storage_w_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:156"
  wire width 8 \storage_w_data
  cell $mem_v2 \r_port
    parameter \SIZE 3
    parameter \OFFSET 0
    parameter \ABITS 2
    parameter \WIDTH 8
    parameter \INIT 24'000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 8'00000000
    parameter \RD_SRST_VALUE 8'00000000
    parameter \RD_INIT_VALUE 8'00000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\r_port"
    connect \RD_CLK { 1'0 }
    connect \RD_EN { 1'1 }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \storage_r_addr }
    connect \RD_DATA { \storage_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } } }
    connect \WR_ADDR { \storage_w_addr }
    connect \WR_DATA { \storage_w_data }
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:134"
  wire width 2 \level
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:134"
  wire width 2 \level$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:146"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:146"
  cell $ne $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 2'11
    connect \Y $1
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $1
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:147"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:147"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $3
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $3
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:87"
  wire width 2 \w_level
  process $group_2
    assign \w_level 2'00
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:92"
  wire width 2 \r_level
  process $group_3
    assign \r_level 2'00
    assign \r_level \level
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:159"
  wire width 2 \produce
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:159"
  wire width 2 \produce$next
  process $group_4
    assign \storage_w_addr 2'00
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:165"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:165"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $5
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $5
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:153"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 3 $9
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 3 $10
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \produce
    connect \B 1'1
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 3 $12
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 2'10
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $15
    parameter \WIDTH 3
    connect \A $10
    connect \B 3'000
    connect \S $13
    connect \Y $12
  end
  connect $9 $12
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:167"
    switch { $7 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \produce$next $9 [1:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \produce$next 2'00
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \produce$next 2'00
    end
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:160"
  wire width 2 \consume
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:160"
  wire width 2 \consume$next
  process $group_8
    assign \storage_r_addr 2'00
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:152"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:152"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 3 $18
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 3 $19
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \consume
    connect \B 1'1
    connect \Y $19
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 3 $21
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 2'10
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $24
    parameter \WIDTH 3
    connect \A $19
    connect \B 3'000
    connect \S $22
    connect \Y $21
  end
  connect $18 $21
  process $group_10
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:176"
    switch { $16 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:176"
      case 1'1
        assign \consume$next $18 [1:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \consume$next 2'00
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \consume$next 2'00
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $25
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:153"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $25
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:179"
  wire width 1 $27
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:152"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:152"
  cell $and $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:179"
  cell $not $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $28
    connect \Y $27
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:179"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:179"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $25
    connect \B $27
    connect \Y $31
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:180"
  wire width 3 $33
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:180"
  wire width 3 $34
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:180"
  cell $add $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \level
    connect \B 1'1
    connect \Y $34
  end
  connect $33 $34
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:152"
  wire width 1 $36
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:152"
  cell $and $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $36
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:181"
  wire width 1 $38
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:153"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:181"
  cell $not $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $39
    connect \Y $38
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:181"
  wire width 1 $42
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:181"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $36
    connect \B $38
    connect \Y $42
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:182"
  wire width 3 $44
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:182"
  wire width 3 $45
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:182"
  cell $sub $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \level
    connect \B 1'1
    connect \Y $45
  end
  connect $44 $45
  process $group_11
    assign \level$next \level
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:179"
    switch { $31 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:179"
      case 1'1
        assign \level$next $33 [1:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:181"
    switch { $42 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:181"
      case 1'1
        assign \level$next $44 [1:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \level$next 2'00
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \level$next 2'00
    end
  end
  cell $dff $47
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
module \top.fx2_crossbar.out_fifo_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 3 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 input 4 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 input 5 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 output 6 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 output 7 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 input 8 \r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 \inner_w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 \inner_w_en
  cell \top.fx2_crossbar.out_fifo_0.inner \inner
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \w_rdy \w_rdy
    connect \w_data \inner_w_data
    connect \w_en \inner_w_en
    connect \r_data \r_data
    connect \r_rdy \r_rdy
    connect \r_en \r_en
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \skid_r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 \skid_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 \skid_r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 \skid_w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 \skid_w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \skid_w_rdy
  cell \top.fx2_crossbar.out_fifo_0.skid \skid
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \r_rdy \skid_r_rdy
    connect \r_data \skid_r_data
    connect \r_en \skid_r_en
    connect \w_data \skid_w_data
    connect \w_en \skid_w_en
    connect \w_rdy \skid_w_rdy
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign \inner_w_data 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:176"
    switch { \skid_r_rdy }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:176"
      case 1'1
        assign \inner_w_data \skid_r_data
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
    switch { $3 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
      case 1'1
        assign \inner_w_data \w_data
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:189"
      case
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $5
    connect \Y $7
  end
  process $group_1
    assign \inner_w_en 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:176"
    switch { \skid_r_rdy }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:176"
      case 1'1
        assign \inner_w_en 1'1
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
    switch { $7 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
      case 1'1
        assign \inner_w_en \w_en
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:189"
      case
    end
  end
  process $group_2
    assign \skid_r_en 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:176"
    switch { \skid_r_rdy }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:176"
      case 1'1
        assign \skid_r_en \w_rdy
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \w_rdy$9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $10
    connect \Y $12
  end
  process $group_3
    assign \w_rdy$9 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
    switch { $12 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
      case 1'1
        assign \w_rdy$9 \w_rdy
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:189"
      case
        assign \w_rdy$9 \skid_w_rdy
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $14
    connect \Y $16
  end
  process $group_4
    assign \skid_w_data 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
    switch { $16 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
      case 1'1
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:189"
      case
        assign \skid_w_data \w_data
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $not $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_5
    assign \skid_w_en 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
    switch { $20 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:183"
      case 1'1
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:189"
      case
        assign \skid_w_en \w_en
    end
  end
end
attribute \generator "Amaranth"
module \top.fx2_crossbar
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 3 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 4 input 4 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 5 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 2 output 6 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 7 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 8 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 output 9 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 output 10 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 11 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 input 12 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 13 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 14 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 15 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 16 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 17 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 18 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 19 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 20 \fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 21 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 input 22 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 input 23 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 output 24 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 output 25 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 input 26 \r_en
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:334"
  wire width 4 \bus_flag
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:350"
  wire width 4 \bus_nrdy_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:336"
  wire width 8 \bus_data__o
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:335"
  wire width 2 \bus_addr
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:335"
  wire width 2 \bus_addr$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:342"
  wire width 2 \bus_addr_p
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:336"
  wire width 8 \bus_data__i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:339"
  wire width 1 \bus_slwr
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:340"
  wire width 1 \bus_pend
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:349"
  wire width 4 \bus_nrdy_i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:343"
  wire width 1 \bus_slrd_p
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:337"
  wire width 1 \bus_sloe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:337"
  wire width 1 \bus_sloe$next
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:336"
  wire width 1 \bus_data__oe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:336"
  wire width 1 \bus_data__oe$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:338"
  wire width 1 \bus_slrd
  cell \top.fx2_crossbar.bus \bus
    connect \rst \rst
    connect \clk \clk
    connect \flag \bus_flag
    connect \nrdy_o \bus_nrdy_o
    connect \data__o \bus_data__o
    connect \addr \bus_addr
    connect \addr_p \bus_addr_p
    connect \data__i \bus_data__i
    connect \slwr \bus_slwr
    connect \pend \bus_pend
    connect \nrdy_i \bus_nrdy_i
    connect \slrd_p \bus_slrd_p
    connect \sloe \bus_sloe
    connect \data__oe \bus_data__oe
    connect \slrd \bus_slrd
    connect \fx2_0__flag__i_clk \fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_0__flag__i1
    connect \fx2_0__fifoadr__o_clk \fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_0__fifoadr__o
    connect \fx2_0__fd__o_clk \fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_0__fd__oe
    connect \fx2_0__fd__o0 \fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_0__fd__i1
    connect \fx2_0__sloe__o_clk \fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_0__sloe__o
    connect \fx2_0__slrd__o_clk \fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_0__slrd__o
    connect \fx2_0__slwr__o_clk \fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_0__slwr__o
    connect \fx2_0__pktend__o_clk \fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_0__pktend__o
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \in_fifo_0_r_rdy
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:235"
  wire width 1 \in_fifo_0_pending
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 \in_fifo_0_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 \in_fifo_0_r_en
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:236"
  wire width 1 \in_fifo_0_flushed
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:234"
  wire width 1 \in_fifo_0_complete
  cell \top.fx2_crossbar.in_fifo_0 \in_fifo_0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \r_rdy \in_fifo_0_r_rdy
    connect \pending \in_fifo_0_pending
    connect \r_data \in_fifo_0_r_data
    connect \r_en \in_fifo_0_r_en
    connect \flushed \in_fifo_0_flushed
    connect \complete \in_fifo_0_complete
    connect \w_rdy \w_rdy
    connect \w_data \w_data
    connect \w_en \w_en
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \out_fifo_0_w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 \out_fifo_0_w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 \out_fifo_0_w_en
  cell \top.fx2_crossbar.out_fifo_0 \out_fifo_0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \w_rdy \out_fifo_0_w_rdy
    connect \w_data \out_fifo_0_w_data
    connect \w_en \out_fifo_0_w_en
    connect \r_data \r_data
    connect \r_rdy \r_rdy
    connect \r_en \r_en
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:435"
  wire width 4 \rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \w_rdy$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:438"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:438"
  cell $or $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_r_rdy
    connect \B \in_fifo_0_pending
    connect \Y $2
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \r_rdy$4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:280"
  wire width 1 \pending
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:438"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:438"
  cell $or $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy$4
    connect \B \pending
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:437"
  wire width 4 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:437"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A { $5 $2 \w_rdy$1 \out_fifo_0_w_rdy }
    connect \B \bus_flag
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:440"
  wire width 4 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:440"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \bus_nrdy_o
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:437"
  wire width 4 $11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:437"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $7
    connect \B $9
    connect \Y $11
  end
  process $group_0
    assign \rdy 4'0000
    assign \rdy $11
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 \r_data$13
  process $group_1
    assign \bus_data__o 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:447"
    switch \bus_addr [0]
      case 1'0
        assign \bus_data__o \in_fifo_0_r_data
      case 1'-
        assign \bus_data__o \r_data$13
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 \w_data$14
  process $group_2
    assign \out_fifo_0_w_data 8'00000000
    assign \w_data$14 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:448"
    switch \bus_addr_p [0]
      case 1'0
        assign \out_fifo_0_w_data \bus_data__i
      case 1'-
        assign \w_data$14 \bus_data__i
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 \r_en$15
  process $group_4
    assign \in_fifo_0_r_en 1'0
    assign \r_en$15 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
    switch { \bus_addr [1] }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:453"
        switch \bus_addr [0]
          case 1'0
            assign \in_fifo_0_r_en \bus_slwr
          case 1'-
            assign \r_en$15 \bus_slwr
        end
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:457"
      case
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:281"
  wire width 1 \flushed
  process $group_6
    assign \in_fifo_0_flushed 1'0
    assign \flushed 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
    switch { \bus_addr [1] }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:454"
        switch \bus_addr [0]
          case 1'0
            assign \in_fifo_0_flushed \bus_pend
          case 1'-
            assign \flushed \bus_pend
        end
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:457"
      case
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:455"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:455"
  cell $or $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slwr
    connect \B \bus_pend
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:455"
  wire width 2 $18
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:455"
  cell $sshl $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $16
    connect \B \bus_addr [0]
    connect \Y $18
  end
  process $group_8
    assign \bus_nrdy_i 4'0000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
    switch { \bus_addr [1] }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
      case 1'1
        assign \bus_nrdy_i { $18 2'00 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:457"
      case
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 \w_en$20
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:459"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:459"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $21
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $25
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $25
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:459"
  wire width 1 $27
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:459"
  cell $and $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $25
    connect \Y $27
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:459"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:459"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $29
    connect \Y $31
  end
  process $group_9
    assign \out_fifo_0_w_en 1'0
    assign \w_en$20 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
    switch { \bus_addr [1] }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:451"
      case 1'1
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:457"
      case
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:459"
        switch \bus_addr_p [0]
          case 1'0
            assign \out_fifo_0_w_en $27
          case 1'-
            assign \w_en$20 $31
        end
    end
  end
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
  wire width 3 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
  wire width 3 \fsm_state$next
  process $group_11
    assign \bus_sloe$next \bus_sloe
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
    switch \fsm_state
      attribute \amaranth.decoding "SWITCH/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:466"
      case 3'000
        assign \bus_sloe$next 1'0
      attribute \amaranth.decoding "DRIVE/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:486"
      case 3'001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:487"
        switch { \bus_addr [1] }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:487"
          case 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:489"
          case
            assign \bus_sloe$next 1'1
        end
      attribute \amaranth.decoding "SETUP/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:492"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:497"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:505"
      case 3'100
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \bus_sloe$next 1'0
    end
  end
  process $group_12
    assign \bus_data__oe$next \bus_data__oe
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
    switch \fsm_state
      attribute \amaranth.decoding "SWITCH/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:466"
      case 3'000
        assign \bus_data__oe$next 1'0
      attribute \amaranth.decoding "DRIVE/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:486"
      case 3'001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:487"
        switch { \bus_addr [1] }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:487"
          case 1'1
            assign \bus_data__oe$next 1'1
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:489"
          case
        end
      attribute \amaranth.decoding "SETUP/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:492"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:497"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:505"
      case 3'100
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \bus_data__oe$next 1'0
    end
  end
  process $group_13
    assign \bus_addr$next \bus_addr
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
    switch \fsm_state
      attribute \amaranth.decoding "SWITCH/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:466"
      case 3'000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:473"
        switch { \bus_addr \rdy }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000000
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000001
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000010
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000011
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000100
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000101
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000110
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'000111
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001000
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001001
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001010
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001011
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001100
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001101
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001110
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'001111
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010000
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010001
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010010
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010011
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010100
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010101
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010110
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'010111
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011000
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011001
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011010
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011011
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011100
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011101
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011110
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'011111
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100000
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100001
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100010
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100011
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100100
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100101
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100110
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'100111
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101000
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101001
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101010
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101011
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101100
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101101
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101110
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'101111
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110000
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110001
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110010
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110011
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110100
            assign \bus_addr$next 2'10
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110101
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110110
            assign \bus_addr$next 2'01
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'110111
            assign \bus_addr$next 2'00
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111000
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111001
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111010
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111011
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111100
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111101
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111110
            assign \bus_addr$next 2'11
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:482"
          case 6'111111
            assign \bus_addr$next 2'11
        end
      attribute \amaranth.decoding "DRIVE/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:486"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:492"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:497"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:505"
      case 3'100
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \bus_addr$next 2'00
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/dsl.py:439"
  wire width 1 $33
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/dsl.py:439"
  cell $reduce_bool $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rdy
    connect \Y $33
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $35
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $36
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $not $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_complete
    connect \Y $36
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $38
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $and $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $36
    connect \B \in_fifo_0_r_rdy
    connect \Y $38
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  cell $or $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_complete
    connect \B \in_fifo_0_pending
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $42
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:279"
  wire width 1 \complete
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $not $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $42
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $44
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $and $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \B \r_rdy$4
    connect \Y $44
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  wire width 1 $46
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  cell $or $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $46
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $48
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $48
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $50
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $50
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  cell $and $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \out_fifo_0_w_rdy
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $54
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  cell $and $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B \w_rdy$1
    connect \Y $56
  end
  process $group_14
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
    switch \fsm_state
      attribute \amaranth.decoding "SWITCH/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:466"
      case 3'000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:484"
        switch { $33 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:484"
          case 1'1
            assign \fsm_state$next 3'001
        end
      attribute \amaranth.decoding "DRIVE/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:486"
      case 3'001
        assign \fsm_state$next 3'010
      attribute \amaranth.decoding "SETUP/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:492"
      case 3'010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:493"
        switch { \bus_addr [1] }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:493"
          case 1'1
            assign \fsm_state$next 3'011
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:495"
          case
            assign \fsm_state$next 3'100
        end
      attribute \amaranth.decoding "IN-XFER/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:497"
      case 3'011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
        switch \bus_addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
            switch { $40 $38 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
              case 2'-1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
              case 2'1-
                assign \fsm_state$next 3'000
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:503"
              case
                assign \fsm_state$next 3'000
            end
          case 1'-
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
            switch { $46 $44 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
              case 2'-1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
              case 2'1-
                assign \fsm_state$next 3'000
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:503"
              case
                assign \fsm_state$next 3'000
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:505"
      case 3'100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
        switch \bus_addr_p [0]
          case 1'0
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
            switch { $52 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
              case 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:508"
              case
                assign \fsm_state$next 3'000
            end
          case 1'-
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
            switch { $56 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
              case 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:508"
              case
                assign \fsm_state$next 3'000
            end
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 3'000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $58
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $59
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $not $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_complete
    connect \Y $59
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $61
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $and $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $59
    connect \B \in_fifo_0_r_rdy
    connect \Y $61
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  wire width 1 $63
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  cell $or $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_complete
    connect \B \in_fifo_0_pending
    connect \Y $63
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $65
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $65
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $67
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $and $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B \r_rdy$4
    connect \Y $67
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  wire width 1 $69
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  cell $or $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $69
  end
  process $group_15
    assign \bus_slwr 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
    switch \fsm_state
      attribute \amaranth.decoding "SWITCH/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:466"
      case 3'000
      attribute \amaranth.decoding "DRIVE/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:486"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:492"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:497"
      case 3'011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
        switch \bus_addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
            switch { $63 $61 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
              case 2'-1
                assign \bus_slwr 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
              case 2'1-
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:503"
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
            switch { $69 $67 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
              case 2'-1
                assign \bus_slwr 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
              case 2'1-
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:503"
              case
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:505"
      case 3'100
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $71
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $72
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $not $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_complete
    connect \Y $72
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $74
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $and $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $72
    connect \B \in_fifo_0_r_rdy
    connect \Y $74
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  wire width 1 $76
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  cell $or $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_complete
    connect \B \in_fifo_0_pending
    connect \Y $76
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $78
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $not $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $78
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  wire width 1 $80
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
  cell $and $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $78
    connect \B \r_rdy$4
    connect \Y $80
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  wire width 1 $82
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
  cell $or $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $82
  end
  process $group_16
    assign \bus_pend 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
    switch \fsm_state
      attribute \amaranth.decoding "SWITCH/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:466"
      case 3'000
      attribute \amaranth.decoding "DRIVE/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:486"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:492"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:497"
      case 3'011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
        switch \bus_addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
            switch { $76 $74 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
              case 2'-1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
              case 2'1-
                assign \bus_pend 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:503"
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
            switch { $82 $80 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:498"
              case 2'-1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:500"
              case 2'1-
                assign \bus_pend 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:503"
              case
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:505"
      case 3'100
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $84
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $84
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $86
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $86
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  wire width 1 $88
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  cell $and $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $86
    connect \B \out_fifo_0_w_rdy
    connect \Y $88
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  wire width 1 $90
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:443"
  cell $shift $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $90
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  wire width 1 $92
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
  cell $and $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $90
    connect \B \w_rdy$1
    connect \Y $92
  end
  process $group_17
    assign \bus_slrd 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:465"
    switch \fsm_state
      attribute \amaranth.decoding "SWITCH/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:466"
      case 3'000
      attribute \amaranth.decoding "DRIVE/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:486"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:492"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:497"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:505"
      case 3'100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
        switch \bus_addr_p [0]
          case 1'0
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
            switch { $88 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
              case 1'1
                assign \bus_slrd 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:508"
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
            switch { $92 }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:506"
              case 1'1
                assign \bus_slrd 1'1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:508"
              case
            end
        end
    end
  end
  cell $dff $94
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \bus_sloe$next
    connect \Q \bus_sloe
  end
  cell $dff $95
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \bus_data__oe$next
    connect \Q \bus_data__oe
  end
  cell $dff $96
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \bus_addr$next
    connect \Q \bus_addr
  end
  cell $dff $97
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  connect \w_rdy$1 1'0
  connect \r_rdy$4 1'0
  connect \pending 1'0
  connect \r_data$13 8'00000000
  connect \complete 1'0
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.BeamController
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:33"
  wire width 1 input 3 \count_enable
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:17"
  wire width 14 output 4 \x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:17"
  wire width 14 \x_position$next
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:18"
  wire width 14 output 5 \y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:18"
  wire width 14 \y_position$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:24"
  wire width 1 input 6 \dwelling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:21"
  wire width 14 input 7 \next_x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:22"
  wire width 14 input 8 \next_y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:25"
  wire width 1 output 9 \end_of_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:26"
  wire width 1 output 10 \start_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:23"
  wire width 14 input 11 \next_dwell
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:28"
  wire width 14 \counter
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:28"
  wire width 14 \counter$next
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:19"
  wire width 14 \dwell_time
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:19"
  wire width 14 \dwell_time$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:43"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:43"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B \dwell_time
    connect \Y $1
  end
  process $group_0
    assign \end_of_dwell 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:42"
    switch { \count_enable }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:42"
      case 1'1
        assign \end_of_dwell $1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:44"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:44"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 1'0
    connect \Y $3
  end
  process $group_1
    assign \start_dwell 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:42"
    switch { \count_enable }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:42"
      case 1'1
        assign \start_dwell $3
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:30"
  wire width 1 \lock_new_point
  process $group_2
    assign \lock_new_point 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:46"
    switch { \dwelling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:46"
      case 1'1
        assign \lock_new_point \end_of_dwell
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:53"
      case
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:52"
  wire width 15 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:52"
  wire width 15 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:52"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \counter
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_3
    assign \counter$next \counter
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:46"
    switch { \dwelling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:46"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:48"
        switch { \count_enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:48"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:49"
            switch { \end_of_dwell }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:49"
              case 1'1
                assign \counter$next 14'00000000000000
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:51"
              case
                assign \counter$next $5 [13:0]
            end
        end
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:53"
      case
        assign \counter$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \counter$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \counter$next 14'00000000000000
    end
  end
  process $group_4
    assign \x_position$next \x_position
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:56"
    switch { \lock_new_point }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:56"
      case 1'1
        assign \x_position$next \next_x_position
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \x_position$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \x_position$next 14'00000000000000
    end
  end
  process $group_5
    assign \y_position$next \y_position
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:56"
    switch { \lock_new_point }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:56"
      case 1'1
        assign \y_position$next \next_y_position
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \y_position$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \y_position$next 14'00000000000000
    end
  end
  process $group_6
    assign \dwell_time$next \dwell_time
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:56"
    switch { \lock_new_point }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:56"
      case 1'1
        assign \dwell_time$next \next_dwell
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \dwell_time$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \dwell_time$next 14'00000000000000
    end
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \counter$next
    connect \Q \counter
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \x_position$next
    connect \Q \x_position
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \y_position$next
    connect \Q \y_position
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \dwell_time$next
    connect \Q \dwell_time
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.RasterOutput
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:33"
  wire width 1 input 3 \strobe_in_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:22"
  wire width 8 output 4 \in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:31"
  wire width 1 input 5 \enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:34"
  wire width 1 output 6 \strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:29"
  wire width 16 input 7 \raster_dwell_data_c
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:32"
  wire width 1 input 8 \strobe_in_xy
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:40"
  wire width 2 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:40"
  wire width 2 \fsm_state$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B $1
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $5
  end
  process $group_0
    assign \strobe_out 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:40"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:41"
      case 2'00
        assign \strobe_out 1'1
      attribute \amaranth.decoding "Dwell_Waiting/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:45"
      case 2'01
        assign \strobe_out 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
        switch { $3 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
          case 1'1
            assign \strobe_out 1'0
        end
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
        switch { $5 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
          case 1'1
            assign \strobe_out 1'0
        end
      attribute \amaranth.decoding "D1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:56"
      case 2'10
      attribute \amaranth.decoding "D2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:60"
      case 2'11
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B $7
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $11
  end
  process $group_1
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:40"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:41"
      case 2'00
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:43"
        switch { \strobe_in_xy }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:43"
          case 1'1
            assign \fsm_state$next 2'01
        end
      attribute \amaranth.decoding "Dwell_Waiting/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:45"
      case 2'01
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
        switch { $9 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
          case 1'1
            assign \fsm_state$next 2'10
        end
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
        switch { $11 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
          case 1'1
            assign \fsm_state$next 2'11
        end
      attribute \amaranth.decoding "D1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:56"
      case 2'10
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:57"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:57"
          case 1'1
            assign \fsm_state$next 2'11
        end
      attribute \amaranth.decoding "D2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:60"
      case 2'11
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:61"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:61"
          case 1'1
            assign \fsm_state$next 2'01
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \fsm_state$next 2'00
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 2'00
    end
  end
  attribute \init 16'0000000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:28"
  wire width 16 \raster_dwell_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:28"
  wire width 16 \raster_dwell_data$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
  cell $and $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B $13
    connect \Y $15
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $17
  end
  process $group_2
    assign \raster_dwell_data$next \raster_dwell_data
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:40"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:41"
      case 2'00
      attribute \amaranth.decoding "Dwell_Waiting/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:45"
      case 2'01
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
        switch { $15 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:47"
          case 1'1
            assign \raster_dwell_data$next \raster_dwell_data_c
        end
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
        switch { $17 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
          case 1'1
            assign \raster_dwell_data$next \raster_dwell_data_c
        end
      attribute \amaranth.decoding "D1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:56"
      case 2'10
      attribute \amaranth.decoding "D2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:60"
      case 2'11
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \raster_dwell_data$next 16'0000000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \raster_dwell_data$next 16'0000000000000000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $19
  end
  process $group_3
    assign \in_fifo_w_data 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:40"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:41"
      case 2'00
      attribute \amaranth.decoding "Dwell_Waiting/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:45"
      case 2'01
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
        switch { $19 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:51"
          case 1'1
            assign \in_fifo_w_data \raster_dwell_data_c [7:0]
        end
      attribute \amaranth.decoding "D1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:56"
      case 2'10
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:57"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:57"
          case 1'1
            assign \in_fifo_w_data \raster_dwell_data [7:0]
        end
      attribute \amaranth.decoding "D2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:60"
      case 2'11
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:61"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:61"
          case 1'1
            assign \in_fifo_w_data \raster_dwell_data [15:8]
        end
    end
  end
  cell $dff $21
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \raster_dwell_data$next
    connect \Q \raster_dwell_data
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.XYScanGen.x_counter
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:36"
  wire width 1 input 3 \increment
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:37"
  wire width 1 output 4 \ovf
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:43"
  wire width 1 input 5 \reset
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:33"
  wire width 14 input 6 \upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:32"
  wire width 14 input 7 \lower_limit
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:40"
  wire width 14 output 8 \current_count
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:40"
  wire width 14 \current_count$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:53"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:53"
  cell $ge $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \current_count
    connect \B \upper_limit
    connect \Y $1
  end
  process $group_0
    assign \ovf 1'0
    assign \ovf $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:38"
  wire width 1 \unf
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:54"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:54"
  cell $lt $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \current_count
    connect \B \lower_limit
    connect \Y $3
  end
  process $group_1
    assign \unf 1'0
    assign \unf $3
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:41"
  wire width 14 \next_count
  process $group_2
    assign \current_count$next \current_count
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
    switch { \reset }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
      case 1'1
        assign \current_count$next \lower_limit
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:59"
      case
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
        switch { \increment }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
            switch { \ovf \unf }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
              case 2'-1
                assign \current_count$next \lower_limit
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:64"
              case 2'1-
                assign \current_count$next \lower_limit
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:67"
              case
                assign \current_count$next \next_count
            end
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \current_count$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \current_count$next 14'00000000000000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:69"
  wire width 15 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:69"
  wire width 15 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:69"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \current_count
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_3
    assign \next_count 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
    switch { \reset }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
      case 1'1
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:59"
      case
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
        switch { \increment }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
            switch { \ovf \unf }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
              case 2'-1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:64"
              case 2'1-
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:67"
              case
                assign \next_count $5 [13:0]
            end
        end
    end
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \current_count$next
    connect \Q \current_count
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.XYScanGen.y_counter
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:36"
  wire width 1 input 3 \increment
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:43"
  wire width 1 input 4 \reset
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:33"
  wire width 14 input 5 \upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:32"
  wire width 14 input 6 \lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:37"
  wire width 1 output 7 \ovf
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:40"
  wire width 14 output 8 \current_count
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:40"
  wire width 14 \current_count$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:53"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:53"
  cell $ge $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \current_count
    connect \B \upper_limit
    connect \Y $1
  end
  process $group_0
    assign \ovf 1'0
    assign \ovf $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:38"
  wire width 1 \unf
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:54"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:54"
  cell $lt $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \current_count
    connect \B \lower_limit
    connect \Y $3
  end
  process $group_1
    assign \unf 1'0
    assign \unf $3
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:41"
  wire width 14 \next_count
  process $group_2
    assign \current_count$next \current_count
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
    switch { \reset }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
      case 1'1
        assign \current_count$next \lower_limit
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:59"
      case
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
        switch { \increment }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
            switch { \ovf \unf }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
              case 2'-1
                assign \current_count$next \lower_limit
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:64"
              case 2'1-
                assign \current_count$next \lower_limit
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:67"
              case
                assign \current_count$next \next_count
            end
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \current_count$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \current_count$next 14'00000000000000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:69"
  wire width 15 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:69"
  wire width 15 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:69"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \current_count
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_3
    assign \next_count 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
    switch { \reset }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:57"
      case 1'1
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:59"
      case
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
        switch { \increment }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:60"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
            switch { \ovf \unf }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:61"
              case 2'-1
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:64"
              case 2'1-
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:67"
              case
                assign \next_count $5 [13:0]
            end
        end
    end
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \current_count$next
    connect \Q \current_count
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.XYScanGen
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:18"
  wire width 14 input 3 \x_upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:17"
  wire width 14 input 4 \x_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:20"
  wire width 14 input 5 \y_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:25"
  wire width 1 input 6 \increment
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:40"
  wire width 14 output 7 \current_x
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:41"
  wire width 14 output 8 \current_y
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:36"
  wire width 1 \x_counter_increment
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:37"
  wire width 1 \x_counter_ovf
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:43"
  wire width 1 \x_counter_reset
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:33"
  wire width 14 \x_counter_upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:32"
  wire width 14 \x_counter_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:40"
  wire width 14 \x_counter_current_count
  cell \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.XYScanGen.x_counter \x_counter
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \increment \x_counter_increment
    connect \ovf \x_counter_ovf
    connect \reset \x_counter_reset
    connect \upper_limit \x_counter_upper_limit
    connect \lower_limit \x_counter_lower_limit
    connect \current_count \x_counter_current_count
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:36"
  wire width 1 \y_counter_increment
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:43"
  wire width 1 \y_counter_reset
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:33"
  wire width 14 \y_counter_upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:32"
  wire width 14 \y_counter_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:37"
  wire width 1 \y_counter_ovf
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramp_generator.py:40"
  wire width 14 \y_counter_current_count
  cell \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.XYScanGen.y_counter \y_counter
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \increment \y_counter_increment
    connect \reset \y_counter_reset
    connect \upper_limit \y_counter_upper_limit
    connect \lower_limit \y_counter_lower_limit
    connect \ovf \y_counter_ovf
    connect \current_count \y_counter_current_count
  end
  process $group_0
    assign \x_counter_increment 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:54"
    switch { \increment }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:54"
      case 1'1
        assign \x_counter_increment \increment
    end
  end
  process $group_1
    assign \y_counter_increment 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:54"
    switch { \increment }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:54"
      case 1'1
        assign \y_counter_increment \x_counter_ovf
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:43"
  wire width 1 \reset
  process $group_2
    assign \x_counter_reset 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:58"
    switch { \reset }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:58"
      case 1'1
        assign \x_counter_reset 1'1
    end
  end
  process $group_3
    assign \y_counter_reset 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:58"
    switch { \reset }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:58"
      case 1'1
        assign \y_counter_reset 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:30"
  wire width 14 \full_frame_size
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:14"
  wire width 14 \x_full_frame_resolution
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:15"
  wire width 14 \y_full_frame_resolution
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
  cell $ge $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \x_full_frame_resolution
    connect \B \y_full_frame_resolution
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
  cell $lt $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \x_full_frame_resolution
    connect \B \y_full_frame_resolution
    connect \Y $3
  end
  process $group_4
    assign \full_frame_size 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
    switch { $1 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
      case 1'1
        assign \full_frame_size \x_full_frame_resolution
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
    switch { $3 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
      case 1'1
        assign \full_frame_size \y_full_frame_resolution
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:35"
  wire width 1 \x_bigger
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
  cell $ge $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \x_full_frame_resolution
    connect \B \y_full_frame_resolution
    connect \Y $5
  end
  process $group_5
    assign \x_bigger 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
    switch { $5 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:62"
      case 1'1
        assign \x_bigger 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:36"
  wire width 1 \y_bigger
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
  cell $lt $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \x_full_frame_resolution
    connect \B \y_full_frame_resolution
    connect \Y $7
  end
  process $group_6
    assign \y_bigger 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
    switch { $7 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:66"
      case 1'1
        assign \y_bigger 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:70"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:70"
  cell $le $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \x_upper_limit
    connect \B \x_lower_limit
    connect \Y $9
  end
  process $group_7
    assign \x_counter_upper_limit 14'00000000000001
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:70"
    switch { $9 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:70"
      case 1'1
        assign \x_counter_upper_limit \x_full_frame_resolution
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:72"
      case
        assign \x_counter_upper_limit \x_upper_limit
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:21"
  wire width 14 \y_upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:75"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:75"
  cell $le $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 1
    connect \A \y_upper_limit
    connect \B \y_lower_limit
    connect \Y $11
  end
  process $group_8
    assign \y_counter_upper_limit 14'00000000000001
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:75"
    switch { $11 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:75"
      case 1'1
        assign \y_counter_upper_limit \y_full_frame_resolution
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:77"
      case
        assign \y_counter_upper_limit \y_upper_limit
    end
  end
  process $group_9
    assign \x_counter_lower_limit 14'00000000000000
    assign \x_counter_lower_limit \x_lower_limit
  end
  process $group_10
    assign \y_counter_lower_limit 14'00000000000000
    assign \y_counter_lower_limit \y_lower_limit
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:44"
  wire width 1 \frame_sync
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:83"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:83"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_counter_ovf
    connect \B \y_counter_ovf
    connect \Y $13
  end
  process $group_11
    assign \frame_sync 1'0
    assign \frame_sync $13
  end
  process $group_12
    assign \current_x 14'00000000000000
    assign \current_x \x_counter_current_count
  end
  process $group_13
    assign \current_y 14'00000000000000
    assign \current_y \y_counter_current_count
  end
  connect \reset 1'0
  connect \x_full_frame_resolution 14'00000000000000
  connect \y_full_frame_resolution 14'00000000000000
  connect \y_upper_limit 14'00000000000000
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:18"
  wire width 14 input 3 \x_upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:17"
  wire width 14 input 4 \x_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:20"
  wire width 14 input 5 \y_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:77"
  wire width 16 output 6 \beam_controller_next_x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:78"
  wire width 16 output 7 \beam_controller_next_y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:75"
  wire width 1 input 8 \beam_controller_end_of_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:83"
  wire width 16 input 9 \raster_point_output
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:33"
  wire width 1 input 10 \strobe_in_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:79"
  wire width 16 output 11 \beam_controller_next_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:22"
  wire width 8 output 12 \in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:31"
  wire width 1 input 13 \enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:34"
  wire width 1 output 14 \strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:29"
  wire width 16 \RasterOutput_raster_dwell_data_c
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:32"
  wire width 1 \RasterOutput_strobe_in_xy
  cell \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.RasterOutput \RasterOutput
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \strobe_in_dwell \strobe_in_dwell
    connect \in_fifo_w_data \in_fifo_w_data
    connect \enable \enable
    connect \strobe_out \strobe_out
    connect \raster_dwell_data_c \RasterOutput_raster_dwell_data_c
    connect \strobe_in_xy \RasterOutput_strobe_in_xy
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:25"
  wire width 1 \XYScanGen_increment
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:40"
  wire width 14 \XYScanGen_current_x
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:41"
  wire width 14 \XYScanGen_current_y
  cell \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl.XYScanGen \XYScanGen
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \x_upper_limit \x_upper_limit
    connect \x_lower_limit \x_lower_limit
    connect \y_lower_limit \y_lower_limit
    connect \increment \XYScanGen_increment
    connect \current_x \XYScanGen_current_x
    connect \current_y \XYScanGen_current_y
  end
  process $group_0
    assign \beam_controller_next_dwell 16'0000000000000000
    assign \beam_controller_next_dwell 16'0000000000000001
  end
  process $group_1
    assign \RasterOutput_raster_dwell_data_c 16'0000000000000000
    assign \RasterOutput_raster_dwell_data_c \raster_point_output
  end
  process $group_2
    assign \XYScanGen_increment 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
    switch { \beam_controller_end_of_dwell }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
      case 1'1
        assign \XYScanGen_increment 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:81"
  wire width 48 \raster_point_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:40"
  wire width 16 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:40"
  cell $pos $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \Y_WIDTH 16
    connect \A \XYScanGen_current_x
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:41"
  wire width 16 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:41"
  cell $pos $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \Y_WIDTH 16
    connect \A \XYScanGen_current_y
    connect \Y $3
  end
  process $group_3
    assign \raster_point_data 48'000000000000000000000000000000000000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
    switch { \beam_controller_end_of_dwell }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
      case 1'1
        assign { \raster_point_data [15:8] \raster_point_data [7:0] } $1
        assign { \raster_point_data [31:24] \raster_point_data [23:16] } $3
    end
  end
  process $group_4
    assign \RasterOutput_strobe_in_xy 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
    switch { \beam_controller_end_of_dwell }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
      case 1'1
        assign \RasterOutput_strobe_in_xy 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:27"
  wire width 32 \raster_position_data_c
  process $group_5
    assign \raster_position_data_c 32'00000000000000000000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
    switch { \beam_controller_end_of_dwell }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
      case 1'1
        assign \raster_position_data_c { \raster_point_data [31:24] \raster_point_data [23:16] \raster_point_data [15:8] \raster_point_data [7:0] }
    end
  end
  process $group_6
    assign \beam_controller_next_x_position 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
    switch { \beam_controller_end_of_dwell }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
      case 1'1
        assign \beam_controller_next_x_position { \raster_point_data [15:8] \raster_point_data [7:0] }
    end
  end
  process $group_7
    assign \beam_controller_next_y_position 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
    switch { \beam_controller_end_of_dwell }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:103"
      case 1'1
        assign \beam_controller_next_y_position { \raster_point_data [31:24] \raster_point_data [23:16] }
    end
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl.VectorInput
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:28"
  wire width 1 input 3 \enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:22"
  wire width 8 input 4 \out_fifo_r_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:29"
  wire width 1 input 5 \strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:26"
  wire width 1 output 6 \data_complete
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:25"
  wire width 48 output 7 \vector_point_data_c
  attribute \init 48'000000000000000000000000000000000000000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:24"
  wire width 48 \vector_point_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:24"
  wire width 48 \vector_point_data$next
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:34"
  wire width 3 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:34"
  wire width 3 \fsm_state$next
  process $group_0
    assign \vector_point_data$next \vector_point_data
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:34"
    switch \fsm_state
      attribute \amaranth.decoding "X1/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:35"
      case 3'000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:36"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:36"
          case 1'1
            assign \vector_point_data$next [7:0] \out_fifo_r_data
        end
      attribute \amaranth.decoding "X2/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:39"
      case 3'001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:40"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:40"
          case 1'1
            assign \vector_point_data$next [15:8] \out_fifo_r_data
        end
      attribute \amaranth.decoding "Y1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:43"
      case 3'010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:44"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:44"
          case 1'1
            assign \vector_point_data$next [23:16] \out_fifo_r_data
        end
      attribute \amaranth.decoding "Y2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:47"
      case 3'011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:48"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:48"
          case 1'1
            assign \vector_point_data$next [31:24] \out_fifo_r_data
        end
      attribute \amaranth.decoding "D1/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:51"
      case 3'100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:52"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:52"
          case 1'1
            assign \vector_point_data$next [39:32] \out_fifo_r_data
        end
      attribute \amaranth.decoding "D2/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:55"
      case 3'101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:61"
            switch { \strobe_out }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:61"
              case 1'1
                assign \vector_point_data$next 48'000000000000000000000000000000000000000000000000
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:64"
              case
                assign \vector_point_data$next [47:40] \out_fifo_r_data
            end
        end
      attribute \amaranth.decoding "Hold/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:67"
      case 3'110
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \vector_point_data$next 48'000000000000000000000000000000000000000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \vector_point_data$next 48'000000000000000000000000000000000000000000000000
    end
  end
  process $group_1
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:34"
    switch \fsm_state
      attribute \amaranth.decoding "X1/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:35"
      case 3'000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:36"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:36"
          case 1'1
            assign \fsm_state$next 3'001
        end
      attribute \amaranth.decoding "X2/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:39"
      case 3'001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:40"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:40"
          case 1'1
            assign \fsm_state$next 3'010
        end
      attribute \amaranth.decoding "Y1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:43"
      case 3'010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:44"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:44"
          case 1'1
            assign \fsm_state$next 3'011
        end
      attribute \amaranth.decoding "Y2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:47"
      case 3'011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:48"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:48"
          case 1'1
            assign \fsm_state$next 3'100
        end
      attribute \amaranth.decoding "D1/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:51"
      case 3'100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:52"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:52"
          case 1'1
            assign \fsm_state$next 3'101
        end
      attribute \amaranth.decoding "D2/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:55"
      case 3'101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
          case 1'1
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:61"
            switch { \strobe_out }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:61"
              case 1'1
                assign \fsm_state$next 3'000
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:64"
              case
                assign \fsm_state$next 3'110
            end
        end
      attribute \amaranth.decoding "Hold/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:67"
      case 3'110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:70"
        switch { \strobe_out }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:70"
          case 1'1
            assign \fsm_state$next 3'000
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \fsm_state$next 3'000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 3'000
    end
  end
  process $group_2
    assign \data_complete 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:34"
    switch \fsm_state
      attribute \amaranth.decoding "X1/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:35"
      case 3'000
      attribute \amaranth.decoding "X2/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:39"
      case 3'001
      attribute \amaranth.decoding "Y1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:43"
      case 3'010
      attribute \amaranth.decoding "Y2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:47"
      case 3'011
      attribute \amaranth.decoding "D1/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:51"
      case 3'100
      attribute \amaranth.decoding "D2/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:55"
      case 3'101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
          case 1'1
            assign \data_complete 1'1
        end
      attribute \amaranth.decoding "Hold/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:67"
      case 3'110
        assign \data_complete 1'1
    end
  end
  process $group_3
    assign \vector_point_data_c 48'000000000000000000000000000000000000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:34"
    switch \fsm_state
      attribute \amaranth.decoding "X1/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:35"
      case 3'000
      attribute \amaranth.decoding "X2/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:39"
      case 3'001
      attribute \amaranth.decoding "Y1/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:43"
      case 3'010
      attribute \amaranth.decoding "Y2/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:47"
      case 3'011
      attribute \amaranth.decoding "D1/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:51"
      case 3'100
      attribute \amaranth.decoding "D2/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:55"
      case 3'101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:56"
          case 1'1
            assign \vector_point_data_c { \out_fifo_r_data \vector_point_data [39:32] \vector_point_data [31:24] \vector_point_data [23:16] \vector_point_data [15:8] \vector_point_data [7:0] }
        end
      attribute \amaranth.decoding "Hold/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:67"
      case 3'110
        assign \vector_point_data_c \vector_point_data
    end
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 48
    connect \CLK \clk
    connect \D \vector_point_data$next
    connect \Q \vector_point_data
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl.VectorOutput
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:89"
  wire width 1 input 3 \strobe_in_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:80"
  wire width 8 output 4 \in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:87"
  wire width 1 input 5 \enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:90"
  wire width 1 output 6 \strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:85"
  wire width 16 input 7 \vector_dwell_data_c
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:88"
  wire width 1 input 8 \strobe_in_xy
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:83"
  wire width 32 input 9 \vector_position_data_c
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:95"
  wire width 3 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:95"
  wire width 3 \fsm_state$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:97"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:97"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_xy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $3
  end
  process $group_0
    assign \strobe_out 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:95"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:96"
      case 3'000
        assign \strobe_out $1
      attribute \amaranth.decoding "X1/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:105"
      case 3'001
      attribute \amaranth.decoding "X2/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:109"
      case 3'010
      attribute \amaranth.decoding "Y1/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:113"
      case 3'011
      attribute \amaranth.decoding "Y2/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:117"
      case 3'100
      attribute \amaranth.decoding "Dwell_Waiting/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:121"
      case 3'101
        assign \strobe_out 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
        switch { $3 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
          case 1'1
            assign \strobe_out 1'0
        end
      attribute \amaranth.decoding "D1/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:131"
      case 3'110
      attribute \amaranth.decoding "D2/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:135"
      case 3'111
    end
  end
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:82"
  wire width 32 \vector_position_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:82"
  wire width 32 \vector_position_data$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_xy
    connect \B $5
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_xy
    connect \B \enable
    connect \Y $9
  end
  process $group_1
    assign \vector_position_data$next \vector_position_data
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:95"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:96"
      case 3'000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
        switch { $7 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
          case 1'1
            assign \vector_position_data$next \vector_position_data_c
        end
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
        switch { $9 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
          case 1'1
            assign \vector_position_data$next \vector_position_data_c
        end
      attribute \amaranth.decoding "X1/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:105"
      case 3'001
      attribute \amaranth.decoding "X2/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:109"
      case 3'010
      attribute \amaranth.decoding "Y1/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:113"
      case 3'011
      attribute \amaranth.decoding "Y2/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:117"
      case 3'100
      attribute \amaranth.decoding "Dwell_Waiting/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:121"
      case 3'101
      attribute \amaranth.decoding "D1/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:131"
      case 3'110
      attribute \amaranth.decoding "D2/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:135"
      case 3'111
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \vector_position_data$next 32'00000000000000000000000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \vector_position_data$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_xy
    connect \B $11
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
  cell $and $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_xy
    connect \B \enable
    connect \Y $15
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  cell $not $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B $17
    connect \Y $19
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $21
  end
  process $group_2
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:95"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:96"
      case 3'000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
        switch { $13 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:98"
          case 1'1
            assign \fsm_state$next 3'001
        end
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
        switch { $15 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
          case 1'1
            assign \fsm_state$next 3'010
        end
      attribute \amaranth.decoding "X1/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:105"
      case 3'001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:106"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:106"
          case 1'1
            assign \fsm_state$next 3'010
        end
      attribute \amaranth.decoding "X2/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:109"
      case 3'010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:110"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:110"
          case 1'1
            assign \fsm_state$next 3'011
        end
      attribute \amaranth.decoding "Y1/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:113"
      case 3'011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:114"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:114"
          case 1'1
            assign \fsm_state$next 3'100
        end
      attribute \amaranth.decoding "Y2/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:117"
      case 3'100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:118"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:118"
          case 1'1
            assign \fsm_state$next 3'101
        end
      attribute \amaranth.decoding "Dwell_Waiting/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:121"
      case 3'101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
        switch { $19 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
          case 1'1
            assign \fsm_state$next 3'110
        end
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
        switch { $21 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
          case 1'1
            assign \fsm_state$next 3'111
        end
      attribute \amaranth.decoding "D1/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:131"
      case 3'110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:132"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:132"
          case 1'1
            assign \fsm_state$next 3'111
        end
      attribute \amaranth.decoding "D2/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:135"
      case 3'111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:136"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:136"
          case 1'1
            assign \fsm_state$next 3'000
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \fsm_state$next 3'000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 3'000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_xy
    connect \B \enable
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  wire width 1 $25
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $25
  end
  attribute \init 16'0000000000000000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:84"
  wire width 16 \vector_dwell_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:84"
  wire width 16 \vector_dwell_data$next
  process $group_3
    assign \in_fifo_w_data 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:95"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:96"
      case 3'000
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
        switch { $23 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:101"
          case 1'1
            assign \in_fifo_w_data \vector_position_data_c [7:0]
        end
      attribute \amaranth.decoding "X1/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:105"
      case 3'001
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:106"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:106"
          case 1'1
            assign \in_fifo_w_data \vector_position_data [7:0]
        end
      attribute \amaranth.decoding "X2/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:109"
      case 3'010
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:110"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:110"
          case 1'1
            assign \in_fifo_w_data \vector_position_data [15:8]
        end
      attribute \amaranth.decoding "Y1/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:113"
      case 3'011
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:114"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:114"
          case 1'1
            assign \in_fifo_w_data \vector_position_data [23:16]
        end
      attribute \amaranth.decoding "Y2/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:117"
      case 3'100
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:118"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:118"
          case 1'1
            assign \in_fifo_w_data \vector_position_data [31:24]
        end
      attribute \amaranth.decoding "Dwell_Waiting/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:121"
      case 3'101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
        switch { $25 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
          case 1'1
            assign \in_fifo_w_data \vector_dwell_data_c [7:0]
        end
      attribute \amaranth.decoding "D1/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:131"
      case 3'110
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:132"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:132"
          case 1'1
            assign \in_fifo_w_data \vector_dwell_data [7:0]
        end
      attribute \amaranth.decoding "D2/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:135"
      case 3'111
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:136"
        switch { \enable }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:136"
          case 1'1
            assign \in_fifo_w_data \vector_dwell_data [15:8]
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  wire width 1 $27
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  cell $not $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enable
    connect \Y $27
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B $27
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \strobe_in_dwell
    connect \B \enable
    connect \Y $31
  end
  process $group_4
    assign \vector_dwell_data$next \vector_dwell_data
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:95"
    switch \fsm_state
      attribute \amaranth.decoding "Waiting/0"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:96"
      case 3'000
      attribute \amaranth.decoding "X1/1"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:105"
      case 3'001
      attribute \amaranth.decoding "X2/2"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:109"
      case 3'010
      attribute \amaranth.decoding "Y1/3"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:113"
      case 3'011
      attribute \amaranth.decoding "Y2/4"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:117"
      case 3'100
      attribute \amaranth.decoding "Dwell_Waiting/5"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:121"
      case 3'101
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
        switch { $29 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:123"
          case 1'1
            assign \vector_dwell_data$next \vector_dwell_data_c
        end
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
        switch { $31 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:126"
          case 1'1
            assign \vector_dwell_data$next \vector_dwell_data_c
        end
      attribute \amaranth.decoding "D1/6"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:131"
      case 3'110
      attribute \amaranth.decoding "D2/7"
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:135"
      case 3'111
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \vector_dwell_data$next 16'0000000000000000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \vector_dwell_data$next 16'0000000000000000
    end
  end
  cell $dff $33
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \vector_position_data$next
    connect \Q \vector_position_data
  end
  cell $dff $34
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $35
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \vector_dwell_data$next
    connect \Q \vector_dwell_data
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl.VectorFIFO
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 3 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 input 4 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 48 input 5 \w_data
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 output 6 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \r_rdy$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 input 7 \r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 48 output 8 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 1 \storage_r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 4 \storage_r_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:290"
  wire width 48 \storage_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 4 \storage_w_addr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
  wire width 48 \storage_w_data
  cell $mem_v2 \storage
    parameter \SIZE 11
    parameter \OFFSET 0
    parameter \ABITS 4
    parameter \WIDTH 48
    parameter \INIT 528'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 48'000000000000000000000000000000000000000000000000
    parameter \RD_SRST_VALUE 48'000000000000000000000000000000000000000000000000
    parameter \RD_INIT_VALUE 48'000000000000000000000000000000000000000000000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\storage$2"
    connect \RD_CLK { \clk }
    connect \RD_EN { \storage_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \storage_r_addr }
    connect \RD_DATA { \storage_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } } }
    connect \WR_ADDR { \storage_w_addr }
    connect \WR_DATA { \storage_w_data }
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:87"
  wire width 4 \w_level
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:238"
  wire width 4 \level
  process $group_0
    assign \w_level 4'0000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:92"
  wire width 4 \r_level
  process $group_1
    assign \r_level 4'0000
    assign \r_level \level
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:278"
  wire width 4 \inner_level
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:278"
  wire width 4 \inner_level$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  cell $ne $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 4'1011
    connect \Y $1
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy $1
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:279"
  wire width 1 \inner_r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 1'0
    connect \Y $3
  end
  process $group_3
    assign \inner_r_rdy 1'0
    assign \inner_r_rdy $3
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:291"
  wire width 4 \produce
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:291"
  wire width 4 \produce$next
  process $group_4
    assign \storage_w_addr 4'0000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 48'000000000000000000000000000000000000000000000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $5
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $5
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 5 $9
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 5 $10
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \produce
    connect \B 1'1
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 5 $12
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 4'1010
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $15
    parameter \WIDTH 5
    connect \A $10
    connect \B 5'00000
    connect \S $13
    connect \Y $12
  end
  connect $9 $12
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:299"
    switch { $7 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:299"
      case 1'1
        assign \produce$next $9 [3:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \produce$next 4'0000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \produce$next 4'0000
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:292"
  wire width 4 \consume
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:292"
  wire width 4 \consume$next
  process $group_8
    assign \storage_r_addr 4'0000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 48'000000000000000000000000000000000000000000000000
    assign \r_data \storage_r_data
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B \r_en
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en $20
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $24
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $22
    connect \B \r_en
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $24
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 5 $28
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 5 $29
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $add $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \consume
    connect \B 1'1
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 5 $31
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 4'1010
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:99"
  cell $mux $34
    parameter \WIDTH 5
    connect \A $29
    connect \B 5'00000
    connect \S $32
    connect \Y $31
  end
  connect $28 $31
  process $group_11
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:307"
    switch { $26 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:307"
      case 1'1
        assign \consume$next $28 [3:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \consume$next 4'0000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \consume$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $35
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $35
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $38
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $38
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $38
    connect \B \r_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $42
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $40
    connect \Y $42
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  wire width 1 $45
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $45
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  wire width 5 $47
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  wire width 5 $48
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:311"
  cell $add $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B 1'1
    connect \Y $48
  end
  connect $47 $48
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $50
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $50
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \r_en
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $52
    connect \Y $54
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  wire width 1 $57
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:249"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $57
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \Y $56
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  wire width 1 $60
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
  cell $and $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B $56
    connect \Y $60
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  wire width 5 $62
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  wire width 5 $63
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:313"
  cell $sub $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B 1'1
    connect \Y $63
  end
  connect $62 $63
  process $group_12
    assign \inner_level$next \inner_level
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
    switch { $45 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:310"
      case 1'1
        assign \inner_level$next $47 [3:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
    switch { $60 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:312"
      case 1'1
        assign \inner_level$next $62 [3:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \inner_level$next 4'0000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \inner_level$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $65
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $65
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $67
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $or $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B \r_en
    connect \Y $67
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  wire width 1 $69
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:286"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $67
    connect \Y $69
  end
  process $group_13
    assign \r_rdy$next \r_rdy
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:315"
    switch { \r_en $69 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:315"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:317"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:321"
  wire width 5 $71
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:321"
  wire width 5 $72
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:321"
  cell $add $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B \r_rdy
    connect \Y $72
  end
  connect $71 $72
  process $group_14
    assign \level 4'0000
    assign \level $71 [3:0]
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \inner_level$next
    connect \Q \inner_level
  end
  cell $dff $77
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:158"
  wire width 1 input 3 \beam_controller_end_of_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:156"
  wire width 16 input 4 \vector_point_output
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:89"
  wire width 1 input 5 \strobe_in_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:160"
  wire width 16 output 6 \beam_controller_next_x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:161"
  wire width 16 output 7 \beam_controller_next_y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:162"
  wire width 16 output 8 \beam_controller_next_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:80"
  wire width 8 output 9 \in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:87"
  wire width 1 input 10 \enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:28"
  wire width 1 input 11 \enable$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:90"
  wire width 1 output 12 \strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:22"
  wire width 8 input 13 \out_fifo_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 14 \w_rdy
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:29"
  wire width 1 \VectorInput_strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:26"
  wire width 1 \VectorInput_data_complete
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:25"
  wire width 48 \VectorInput_vector_point_data_c
  cell \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl.VectorInput \VectorInput
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \enable \enable$1
    connect \out_fifo_r_data \out_fifo_r_data
    connect \strobe_out \VectorInput_strobe_out
    connect \data_complete \VectorInput_data_complete
    connect \vector_point_data_c \VectorInput_vector_point_data_c
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:85"
  wire width 16 \VectorOutput_vector_dwell_data_c
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:88"
  wire width 1 \VectorOutput_strobe_in_xy
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:83"
  wire width 32 \VectorOutput_vector_position_data_c
  cell \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl.VectorOutput \VectorOutput
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \strobe_in_dwell \strobe_in_dwell
    connect \in_fifo_w_data \in_fifo_w_data
    connect \enable \enable
    connect \strobe_out \strobe_out
    connect \vector_dwell_data_c \VectorOutput_vector_dwell_data_c
    connect \strobe_in_xy \VectorOutput_strobe_in_xy
    connect \vector_position_data_c \VectorOutput_vector_position_data_c
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 \VectorFIFO_w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 48 \VectorFIFO_w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \VectorFIFO_r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 \VectorFIFO_r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 48 \VectorFIFO_r_data
  cell \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl.VectorFIFO \VectorFIFO
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \w_rdy \w_rdy
    connect \w_en \VectorFIFO_w_en
    connect \w_data \VectorFIFO_w_data
    connect \r_rdy \VectorFIFO_r_rdy
    connect \r_en \VectorFIFO_r_en
    connect \r_data \VectorFIFO_r_data
  end
  process $group_0
    assign \VectorInput_strobe_out 1'0
    assign \VectorInput_strobe_out \w_rdy
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
  cell $and $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorInput_data_complete
    connect \B \w_rdy
    connect \Y $2
  end
  process $group_1
    assign \VectorFIFO_w_en 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
    switch { $2 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
      case 1'1
        assign \VectorFIFO_w_en 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorInput_data_complete
    connect \B \w_rdy
    connect \Y $4
  end
  process $group_2
    assign \VectorFIFO_w_data 48'000000000000000000000000000000000000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
    switch { $4 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:173"
      case 1'1
        assign \VectorFIFO_w_data \VectorInput_vector_point_data_c
    end
  end
  process $group_3
    assign \VectorOutput_vector_dwell_data_c 16'0000000000000000
    assign \VectorOutput_vector_dwell_data_c \vector_point_output
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorFIFO_r_rdy
    connect \B \beam_controller_end_of_dwell
    connect \Y $6
  end
  process $group_4
    assign \VectorFIFO_r_en 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
    switch { $6 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
      case 1'1
        assign \VectorFIFO_r_en 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:149"
  wire width 48 \vector_point_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorFIFO_r_rdy
    connect \B \beam_controller_end_of_dwell
    connect \Y $8
  end
  process $group_5
    assign \vector_point_data 48'000000000000000000000000000000000000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
    switch { $8 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
      case 1'1
        assign \vector_point_data \VectorFIFO_r_data
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  cell $and $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorFIFO_r_rdy
    connect \B \beam_controller_end_of_dwell
    connect \Y $10
  end
  process $group_6
    assign \VectorOutput_strobe_in_xy 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
    switch { $10 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
      case 1'1
        assign \VectorOutput_strobe_in_xy 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorFIFO_r_rdy
    connect \B \beam_controller_end_of_dwell
    connect \Y $12
  end
  process $group_7
    assign \VectorOutput_vector_position_data_c 32'00000000000000000000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
    switch { $12 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
      case 1'1
        assign \VectorOutput_vector_position_data_c { \vector_point_data [31:24] \vector_point_data [23:16] \vector_point_data [15:8] \vector_point_data [7:0] }
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  cell $and $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorFIFO_r_rdy
    connect \B \beam_controller_end_of_dwell
    connect \Y $14
  end
  process $group_8
    assign \beam_controller_next_x_position 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
    switch { $14 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
      case 1'1
        assign \beam_controller_next_x_position { \vector_point_data [15:8] \vector_point_data [7:0] }
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorFIFO_r_rdy
    connect \B \beam_controller_end_of_dwell
    connect \Y $16
  end
  process $group_9
    assign \beam_controller_next_y_position 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
    switch { $16 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
      case 1'1
        assign \beam_controller_next_y_position { \vector_point_data [31:24] \vector_point_data [23:16] }
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
  cell $and $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \VectorFIFO_r_rdy
    connect \B \beam_controller_end_of_dwell
    connect \Y $18
  end
  process $group_10
    assign \beam_controller_next_dwell 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
    switch { $18 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:178"
      case 1'1
        assign \beam_controller_next_dwell { \vector_point_data [47:40] \vector_point_data [39:32] }
    end
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.XInt
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:25"
  wire width 16 input 0 \frame_size
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:27"
  wire width 16 input 1 \input
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:28"
  wire width 16 output 2 \output
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:30"
  wire width 32 \product
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  wire width 32 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  wire width 30 $2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  cell $mul $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 30
    connect \A \input
    connect \B 14'11111111111111
    connect \Y $2
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  cell $pos $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \Y_WIDTH 32
    connect \A $2
    connect \Y $1
  end
  process $group_0
    assign \product 32'00000000000000000000000000000000
    assign \product $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  wire width 32 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  wire width 32 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  cell $divfloor $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \product
    connect \B \frame_size
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  wire width 32 $8
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/back/rtlil.py:572"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/back/rtlil.py:572"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame_size
    connect \B 1'0
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  cell $mux $11
    parameter \WIDTH 32
    connect \A $6
    connect \B 32'00000000000000000000000000000000
    connect \S $9
    connect \Y $8
  end
  connect $5 $8
  process $group_1
    assign \output 16'0000000000000000
    assign \output $5 [15:0]
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl.YInt
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:25"
  wire width 16 input 0 \frame_size
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:27"
  wire width 16 input 1 \input
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:28"
  wire width 16 output 2 \output
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:30"
  wire width 32 \product
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  wire width 32 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  wire width 30 $2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  cell $mul $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 30
    connect \A \input
    connect \B 14'11111111111111
    connect \Y $2
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:37"
  cell $pos $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \Y_WIDTH 32
    connect \A $2
    connect \Y $1
  end
  process $group_0
    assign \product 32'00000000000000000000000000000000
    assign \product $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  wire width 32 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  wire width 32 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  cell $divfloor $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \product
    connect \B \frame_size
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  wire width 32 $8
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/back/rtlil.py:572"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/back/rtlil.py:572"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame_size
    connect \B 1'0
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:38"
  cell $mux $11
    parameter \WIDTH 32
    connect \A $6
    connect \B 32'00000000000000000000000000000000
    connect \S $9
    connect \Y $8
  end
  connect $5 $8
  process $group_1
    assign \output 16'0000000000000000
    assign \output $5 [15:0]
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.ModeCtrl
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:39"
  wire width 2 input 3 \mode
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:36"
  wire width 16 input 4 \x_full_frame_resolution
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:37"
  wire width 16 input 5 \y_full_frame_resolution
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:18"
  wire width 14 input 6 \x_upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:17"
  wire width 14 input 7 \x_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:20"
  wire width 14 input 8 \y_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:33"
  wire width 1 input 9 \count_enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:17"
  wire width 14 output 10 \x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:18"
  wire width 14 output 11 \y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:46"
  wire width 1 input 12 \adc_data_strobe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:45"
  wire width 16 input 13 \adc_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:44"
  wire width 1 output 14 \internal_fifo_ready
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:41"
  wire width 8 input 15 \out_fifo_r_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:42"
  wire width 1 input 16 \output_enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:24"
  wire width 1 output 17 \dwelling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:40"
  wire width 8 output 18 \in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:43"
  wire width 1 output 19 \output_strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:21"
  wire width 14 \BeamController_next_x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:22"
  wire width 14 \BeamController_next_y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:25"
  wire width 1 \BeamController_end_of_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:26"
  wire width 1 \BeamController_start_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:23"
  wire width 14 \BeamController_next_dwell
  cell \top.multiplexer.U$$0.ModeCtrl.BeamController \BeamController
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \count_enable \count_enable
    connect \x_position \x_position
    connect \y_position \y_position
    connect \dwelling \dwelling
    connect \next_x_position \BeamController_next_x_position
    connect \next_y_position \BeamController_next_y_position
    connect \end_of_dwell \BeamController_end_of_dwell
    connect \start_dwell \BeamController_start_dwell
    connect \next_dwell \BeamController_next_dwell
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:77"
  wire width 16 \RasterModeCtrl_beam_controller_next_x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:78"
  wire width 16 \RasterModeCtrl_beam_controller_next_y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:75"
  wire width 1 \RasterModeCtrl_beam_controller_end_of_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:83"
  wire width 16 \RasterModeCtrl_raster_point_output
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:33"
  wire width 1 \RasterModeCtrl_strobe_in_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:79"
  wire width 16 \RasterModeCtrl_beam_controller_next_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:22"
  wire width 8 \RasterModeCtrl_in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:31"
  wire width 1 \RasterModeCtrl_enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:34"
  wire width 1 \RasterModeCtrl_strobe_out
  cell \top.multiplexer.U$$0.ModeCtrl.RasterModeCtrl \RasterModeCtrl
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \x_upper_limit \x_upper_limit
    connect \x_lower_limit \x_lower_limit
    connect \y_lower_limit \y_lower_limit
    connect \beam_controller_next_x_position \RasterModeCtrl_beam_controller_next_x_position
    connect \beam_controller_next_y_position \RasterModeCtrl_beam_controller_next_y_position
    connect \beam_controller_end_of_dwell \RasterModeCtrl_beam_controller_end_of_dwell
    connect \raster_point_output \RasterModeCtrl_raster_point_output
    connect \strobe_in_dwell \RasterModeCtrl_strobe_in_dwell
    connect \beam_controller_next_dwell \RasterModeCtrl_beam_controller_next_dwell
    connect \in_fifo_w_data \RasterModeCtrl_in_fifo_w_data
    connect \enable \RasterModeCtrl_enable
    connect \strobe_out \RasterModeCtrl_strobe_out
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:158"
  wire width 1 \VectorModeCtrl_beam_controller_end_of_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:156"
  wire width 16 \VectorModeCtrl_vector_point_output
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:89"
  wire width 1 \VectorModeCtrl_strobe_in_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:160"
  wire width 16 \VectorModeCtrl_beam_controller_next_x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:161"
  wire width 16 \VectorModeCtrl_beam_controller_next_y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:162"
  wire width 16 \VectorModeCtrl_beam_controller_next_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:80"
  wire width 8 \VectorModeCtrl_in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:87"
  wire width 1 \VectorModeCtrl_enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:28"
  wire width 1 \VectorModeCtrl_enable$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:90"
  wire width 1 \VectorModeCtrl_strobe_out
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:22"
  wire width 8 \VectorModeCtrl_out_fifo_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \VectorModeCtrl_w_rdy
  cell \top.multiplexer.U$$0.ModeCtrl.VectorModeCtrl \VectorModeCtrl
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \beam_controller_end_of_dwell \VectorModeCtrl_beam_controller_end_of_dwell
    connect \vector_point_output \VectorModeCtrl_vector_point_output
    connect \strobe_in_dwell \VectorModeCtrl_strobe_in_dwell
    connect \beam_controller_next_x_position \VectorModeCtrl_beam_controller_next_x_position
    connect \beam_controller_next_y_position \VectorModeCtrl_beam_controller_next_y_position
    connect \beam_controller_next_dwell \VectorModeCtrl_beam_controller_next_dwell
    connect \in_fifo_w_data \VectorModeCtrl_in_fifo_w_data
    connect \enable \VectorModeCtrl_enable
    connect \enable$1 \VectorModeCtrl_enable$1
    connect \strobe_out \VectorModeCtrl_strobe_out
    connect \out_fifo_r_data \VectorModeCtrl_out_fifo_r_data
    connect \w_rdy \VectorModeCtrl_w_rdy
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:25"
  wire width 16 \XInt_frame_size
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:27"
  wire width 16 \XInt_input
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:28"
  wire width 16 \XInt_output
  cell \top.multiplexer.U$$0.ModeCtrl.XInt \XInt
    connect \frame_size \XInt_frame_size
    connect \input \XInt_input
    connect \output \XInt_output
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:25"
  wire width 16 \YInt_frame_size
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:27"
  wire width 16 \YInt_input
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/pixel_ratio_interpolator.py:28"
  wire width 16 \YInt_output
  cell \top.multiplexer.U$$0.ModeCtrl.YInt \YInt
    connect \frame_size \YInt_frame_size
    connect \input \YInt_input
    connect \output \YInt_output
  end
  process $group_0
    assign \XInt_frame_size 16'0000000000000000
    assign \XInt_frame_size \x_full_frame_resolution
  end
  process $group_1
    assign \YInt_frame_size 16'0000000000000000
    assign \YInt_frame_size \y_full_frame_resolution
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $2
  end
  process $group_2
    assign \XInt_input 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $2 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \XInt_input \RasterModeCtrl_beam_controller_next_x_position
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $4
  end
  process $group_3
    assign \YInt_input 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $4 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \YInt_input \RasterModeCtrl_beam_controller_next_y_position
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $8
  end
  process $group_4
    assign \BeamController_next_x_position 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $6 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \BeamController_next_x_position \XInt_output [13:0]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $8 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \BeamController_next_x_position \VectorModeCtrl_beam_controller_next_x_position [13:0]
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $12
  end
  process $group_5
    assign \BeamController_next_y_position 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $10 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \BeamController_next_y_position \YInt_output [13:0]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $12 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \BeamController_next_y_position \VectorModeCtrl_beam_controller_next_y_position [13:0]
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $16
  end
  process $group_6
    assign \dwelling 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $14 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \dwelling 1'1
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $16 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \dwelling 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $18
  end
  process $group_7
    assign \RasterModeCtrl_beam_controller_end_of_dwell 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $18 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \RasterModeCtrl_beam_controller_end_of_dwell \BeamController_end_of_dwell
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_raster.py:76"
  wire width 1 \beam_controller_start_dwell
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $20
  end
  process $group_8
    assign \beam_controller_start_dwell 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $20 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \beam_controller_start_dwell \BeamController_start_dwell
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $22
  end
  process $group_9
    assign \RasterModeCtrl_raster_point_output 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $22 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \RasterModeCtrl_raster_point_output \adc_data
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $24
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:73"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:73"
  cell $not $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \BeamController_start_dwell
    connect \Y $26
  end
  process $group_10
    assign \RasterModeCtrl_strobe_in_dwell 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $24 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:73"
        switch { $26 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:73"
          case 1'1
            assign \RasterModeCtrl_strobe_in_dwell \adc_data_strobe
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $30
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $30
  end
  process $group_11
    assign \BeamController_next_dwell 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $28 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \BeamController_next_dwell \RasterModeCtrl_beam_controller_next_dwell [13:0]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $30 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \BeamController_next_dwell \VectorModeCtrl_beam_controller_next_dwell [13:0]
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $34
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $34
  end
  process $group_12
    assign \in_fifo_w_data 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $32 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \in_fifo_w_data \RasterModeCtrl_in_fifo_w_data
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $34 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \in_fifo_w_data \VectorModeCtrl_in_fifo_w_data
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $36
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $36
  end
  process $group_13
    assign \RasterModeCtrl_enable 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $36 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \RasterModeCtrl_enable \output_enable
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $38
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $38
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $40
  end
  process $group_14
    assign \output_strobe_out 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $38 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \output_strobe_out \RasterModeCtrl_strobe_out
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $40 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \output_strobe_out \VectorModeCtrl_strobe_out
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  wire width 1 $42
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
  cell $eq $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'01
    connect \Y $42
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $44
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $44
  end
  process $group_15
    assign \internal_fifo_ready 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
    switch { $42 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:60"
      case 1'1
        assign \internal_fifo_ready 1'1
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $44 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \internal_fifo_ready \VectorModeCtrl_w_rdy
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $46
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $46
  end
  process $group_16
    assign \VectorModeCtrl_beam_controller_end_of_dwell 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $46 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \VectorModeCtrl_beam_controller_end_of_dwell \BeamController_end_of_dwell
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/mode_controller_vector.py:159"
  wire width 1 \beam_controller_start_dwell$48
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $49
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $49
  end
  process $group_17
    assign \beam_controller_start_dwell$48 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $49 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \beam_controller_start_dwell$48 \BeamController_start_dwell
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $51
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $51
  end
  process $group_18
    assign \VectorModeCtrl_vector_point_output 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $51 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \VectorModeCtrl_vector_point_output \adc_data
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $53
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $53
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:89"
  wire width 1 $55
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:89"
  cell $not $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \BeamController_start_dwell
    connect \Y $55
  end
  process $group_19
    assign \VectorModeCtrl_strobe_in_dwell 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $53 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:89"
        switch { $55 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:89"
          case 1'1
            assign \VectorModeCtrl_strobe_in_dwell \adc_data_strobe
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $57
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $57
  end
  process $group_20
    assign \VectorModeCtrl_enable 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $57 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \VectorModeCtrl_enable \output_enable
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $59
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $59
  end
  process $group_21
    assign \VectorModeCtrl_enable$1 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $59 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \VectorModeCtrl_enable$1 \output_enable
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  wire width 1 $61
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mode
    connect \B 2'11
    connect \Y $61
  end
  process $group_22
    assign \VectorModeCtrl_out_fifo_r_data 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
    switch { $61 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:82"
      case 1'1
        assign \VectorModeCtrl_out_fifo_r_data \out_fifo_r_data
    end
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.MuxBus.x_dac
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 output 3 \le
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 output 4 \oe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:49"
  wire width 1 input 5 \sampling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:50"
  wire width 1 output 6 \released
  process $group_0
    assign \oe 1'0
    assign \oe 1'0
  end
  attribute \init 2'01
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
  wire width 2 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
  wire width 2 \fsm_state$next
  process $group_1
    assign \le 1'0
    assign \le 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
        switch \fsm_state
          attribute \amaranth.decoding "Write/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:62"
          case 2'01
          attribute \amaranth.decoding "Latch/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:64"
          case 2'10
            assign \le 1'1
          attribute \amaranth.decoding "Release/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:67"
          case 2'00
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:61"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:61"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'0
    connect \Y $1
  end
  process $group_2
    assign \released 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
      case 1'1
        assign \released $1
    end
  end
  process $group_3
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
        switch \fsm_state
          attribute \amaranth.decoding "Write/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:62"
          case 2'01
            assign \fsm_state$next 2'10
          attribute \amaranth.decoding "Latch/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:64"
          case 2'10
            assign \fsm_state$next 2'00
          attribute \amaranth.decoding "Release/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:67"
          case 2'00
            assign \fsm_state$next 2'01
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \fsm_state$next 2'01
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 2'01
    end
  end
  cell $dff $3
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.MuxBus.y_dac
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 output 3 \le
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 output 4 \oe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:49"
  wire width 1 input 5 \sampling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:50"
  wire width 1 output 6 \released
  process $group_0
    assign \oe 1'0
    assign \oe 1'0
  end
  attribute \init 2'01
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
  wire width 2 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
  wire width 2 \fsm_state$next
  process $group_1
    assign \le 1'0
    assign \le 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
        switch \fsm_state
          attribute \amaranth.decoding "Write/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:62"
          case 2'01
          attribute \amaranth.decoding "Latch/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:64"
          case 2'10
            assign \le 1'1
          attribute \amaranth.decoding "Release/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:67"
          case 2'00
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:61"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:61"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'0
    connect \Y $1
  end
  process $group_2
    assign \released 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
      case 1'1
        assign \released $1
    end
  end
  process $group_3
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:59"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:60"
        switch \fsm_state
          attribute \amaranth.decoding "Write/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:62"
          case 2'01
            assign \fsm_state$next 2'10
          attribute \amaranth.decoding "Latch/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:64"
          case 2'10
            assign \fsm_state$next 2'00
          attribute \amaranth.decoding "Release/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:67"
          case 2'00
            assign \fsm_state$next 2'01
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \fsm_state$next 2'01
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 2'01
    end
  end
  cell $dff $3
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.MuxBus.a_adc
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 output 3 \le
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 output 4 \oe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:100"
  wire width 1 output 5 \released
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:99"
  wire width 1 input 6 \sampling
  attribute \init 2'01
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:111"
  wire width 2 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:111"
  wire width 2 \fsm_state$next
  process $group_0
    assign \oe 1'0
    assign \oe 1'1
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:111"
        switch \fsm_state
          attribute \amaranth.decoding "Latch & Enable/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:113"
          case 2'01
            assign \oe 1'0
          attribute \amaranth.decoding "Read/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:120"
          case 2'10
          attribute \amaranth.decoding "Release/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:123"
          case 2'00
        end
    end
  end
  process $group_1
    assign \le 1'0
    assign \le 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:111"
        switch \fsm_state
          attribute \amaranth.decoding "Latch & Enable/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:113"
          case 2'01
            assign \le 1'1
          attribute \amaranth.decoding "Read/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:120"
          case 2'10
          attribute \amaranth.decoding "Release/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:123"
          case 2'00
        end
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:112"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:112"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'0
    connect \Y $1
  end
  process $group_2
    assign \released 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
      case 1'1
        assign \released $1
    end
  end
  process $group_3
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:110"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:111"
        switch \fsm_state
          attribute \amaranth.decoding "Latch & Enable/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:113"
          case 2'01
            assign \fsm_state$next 2'10
          attribute \amaranth.decoding "Read/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:120"
          case 2'10
            assign \fsm_state$next 2'00
          attribute \amaranth.decoding "Release/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:123"
          case 2'00
            assign \fsm_state$next 2'01
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \fsm_state$next 2'01
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 2'01
    end
  end
  cell $dff $3
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.MuxBus.sample_clock
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:8"
  wire width 1 output 3 \clock
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:8"
  wire width 1 \clock$next
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:11"
  wire width 4 \timer
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:11"
  wire width 4 \timer$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 4'1011
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:18"
  wire width 5 $3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:18"
  wire width 5 $4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:18"
  cell $add $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \timer
    connect \B 1'1
    connect \Y $4
  end
  connect $3 $4
  process $group_0
    assign \timer$next \timer
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
    switch { $1 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
      case 1'1
        assign \timer$next 4'0000
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:17"
      case
        assign \timer$next $3 [3:0]
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \timer$next 4'0000
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \timer$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
  cell $eq $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 4'1011
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:15"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:15"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clock
    connect \Y $8
  end
  process $group_1
    assign \clock$next \clock
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
    switch { $6 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:12"
      case 1'1
        assign \clock$next $8
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:17"
      case
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \clock$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \clock$next 1'0
    end
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \timer$next
    connect \Q \timer
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \clock$next
    connect \Q \clock
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0.MuxBus
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:139"
  wire width 1 output 3 \is_x
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:140"
  wire width 1 output 4 \is_y
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:141"
  wire width 1 output 5 \is_a
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 output 6 \le
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 output 7 \oe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 output 8 \le$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 output 9 \oe$2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 output 10 \le$3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 output 11 \oe$4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:8"
  wire width 1 output 12 \clock
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:142"
  wire width 1 output 13 \is_done
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:100"
  wire width 1 output 14 \released
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:137"
  wire width 1 input 15 \sampling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:49"
  wire width 1 \x_dac_sampling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:50"
  wire width 1 \x_dac_released
  cell \top.multiplexer.U$$0.MuxBus.x_dac \x_dac
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \le \le
    connect \oe \oe
    connect \sampling \x_dac_sampling
    connect \released \x_dac_released
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:49"
  wire width 1 \y_dac_sampling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:50"
  wire width 1 \y_dac_released
  cell \top.multiplexer.U$$0.MuxBus.y_dac \y_dac
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \le \le$1
    connect \oe \oe$2
    connect \sampling \y_dac_sampling
    connect \released \y_dac_released
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:99"
  wire width 1 \a_adc_sampling
  cell \top.multiplexer.U$$0.MuxBus.a_adc \a_adc
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \le \le$3
    connect \oe \oe$4
    connect \released \released
    connect \sampling \a_adc_sampling
  end
  cell \top.multiplexer.U$$0.MuxBus.sample_clock \sample_clock
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \clock \clock
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:144"
  wire width 1 \a_clock
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:156"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:156"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clock
    connect \Y $5
  end
  process $group_0
    assign \a_clock 1'0
    assign \a_clock $5
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:145"
  wire width 1 \d_clock
  process $group_1
    assign \d_clock 1'0
    assign \d_clock \clock
  end
  attribute \init 3'011
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:160"
  wire width 3 \fsm_state
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:160"
  wire width 3 \fsm_state$next
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:161"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:161"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'0
    connect \Y $7
  end
  process $group_2
    assign \is_x 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        assign \is_x $7
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:162"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:162"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'1
    connect \Y $9
  end
  process $group_3
    assign \is_y 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        assign \is_y $9
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:163"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:163"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 2'10
    connect \Y $11
  end
  process $group_4
    assign \is_a 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        assign \is_a $11
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:164"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:164"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 2'11
    connect \Y $13
  end
  process $group_5
    assign \is_done 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        assign \is_done $13
    end
  end
  process $group_6
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:160"
        switch \fsm_state
          attribute \amaranth.decoding "Start/3"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:166"
          case 3'011
            assign \fsm_state$next 3'000
          attribute \amaranth.decoding "X/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:168"
          case 3'000
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:170"
            switch { \x_dac_released }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:170"
              case 1'1
                assign \fsm_state$next 3'001
            end
          attribute \amaranth.decoding "Y/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:172"
          case 3'001
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:174"
            switch { \y_dac_released }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:174"
              case 1'1
                assign \fsm_state$next 3'100
            end
          attribute \amaranth.decoding "Wait for A/4"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:176"
          case 3'100
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:177"
            switch { \d_clock }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:177"
              case 1'1
                assign \fsm_state$next 3'010
            end
          attribute \amaranth.decoding "A/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:179"
          case 3'010
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:181"
            switch { \released }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:181"
              case 1'1
                assign \fsm_state$next 3'101
            end
          attribute \amaranth.decoding "Wait/5"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:183"
          case 3'101
            attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:184"
            switch { \a_clock }
              attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:184"
              case 1'1
                assign \fsm_state$next 3'011
            end
        end
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \fsm_state$next 3'011
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \fsm_state$next 3'011
    end
  end
  process $group_7
    assign \x_dac_sampling 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:160"
        switch \fsm_state
          attribute \amaranth.decoding "Start/3"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:166"
          case 3'011
          attribute \amaranth.decoding "X/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:168"
          case 3'000
            assign \x_dac_sampling 1'1
          attribute \amaranth.decoding "Y/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:172"
          case 3'001
          attribute \amaranth.decoding "Wait for A/4"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:176"
          case 3'100
          attribute \amaranth.decoding "A/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:179"
          case 3'010
          attribute \amaranth.decoding "Wait/5"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:183"
          case 3'101
        end
    end
  end
  process $group_8
    assign \y_dac_sampling 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:160"
        switch \fsm_state
          attribute \amaranth.decoding "Start/3"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:166"
          case 3'011
          attribute \amaranth.decoding "X/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:168"
          case 3'000
          attribute \amaranth.decoding "Y/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:172"
          case 3'001
            assign \y_dac_sampling 1'1
          attribute \amaranth.decoding "Wait for A/4"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:176"
          case 3'100
          attribute \amaranth.decoding "A/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:179"
          case 3'010
          attribute \amaranth.decoding "Wait/5"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:183"
          case 3'101
        end
    end
  end
  process $group_9
    assign \a_adc_sampling 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
    switch { \sampling }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:159"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:160"
        switch \fsm_state
          attribute \amaranth.decoding "Start/3"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:166"
          case 3'011
          attribute \amaranth.decoding "X/0"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:168"
          case 3'000
          attribute \amaranth.decoding "Y/1"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:172"
          case 3'001
          attribute \amaranth.decoding "Wait for A/4"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:176"
          case 3'100
          attribute \amaranth.decoding "A/2"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:179"
          case 3'010
            assign \a_adc_sampling 1'1
          attribute \amaranth.decoding "Wait/5"
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:183"
          case 3'101
        end
    end
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
end
attribute \generator "Amaranth"
module \top.multiplexer.U$$0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:426"
  wire width 2 input 3 $signal$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:427"
  wire width 8 input 4 $signal$2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:428"
  wire width 8 input 5 $signal$3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:429"
  wire width 8 input 6 $signal$4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:430"
  wire width 8 input 7 $signal$5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:432"
  wire width 8 input 8 $signal$6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:433"
  wire width 8 input 9 $signal$7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:435"
  wire width 8 input 10 $signal$8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:437"
  wire width 8 input 11 $signal$9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:438"
  wire width 8 input 12 $signal$10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:440"
  wire width 8 input 13 $signal$11
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 14 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 output 15 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 output 16 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 input 17 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 input 18 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 output 19 \r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 20 \port_a_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 21 \port_a_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 22 \port_a_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 23 \port_a_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 24 \port_a_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 25 \port_a_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 26 \port_a_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 27 \port_a_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 28 \port_a_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 29 \port_a_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 30 \port_a_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 31 \port_a_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 32 \port_a_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 33 \port_a_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 34 \port_a_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 35 \port_a_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 36 \port_a_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 37 \port_a_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 38 \port_a_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 39 \port_a_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 40 \port_a_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 41 \port_a_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 42 \port_a_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 43 \port_a_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 44 \port_a_6__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 45 \port_a_6__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 46 \port_a_6__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 47 \port_a_6__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 48 \port_a_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 49 \port_a_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 50 \port_a_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 51 \port_a_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 52 \port_b_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 53 \port_b_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 54 \port_b_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 55 \port_b_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 56 \port_b_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 57 \port_b_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 58 \port_b_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 59 \port_b_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 60 \port_b_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 61 \port_b_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 62 \port_b_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 63 \port_b_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 64 \port_b_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 65 \port_b_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 66 \port_b_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 67 \port_b_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 68 \port_b_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 69 \port_b_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 70 \port_b_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 71 \port_b_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 72 \port_b_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 73 \port_b_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 74 \port_b_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 75 \port_b_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 76 \port_b_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 77 \port_b_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 78 \port_b_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 79 \port_b_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 80 \X_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 81 \X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 82 \Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 83 \Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 84 \A_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 85 \A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 86 \A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 87 \D_CLOCK_0__o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:39"
  wire width 2 \ModeCtrl_mode
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:36"
  wire width 16 \ModeCtrl_x_full_frame_resolution
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:37"
  wire width 16 \ModeCtrl_y_full_frame_resolution
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:18"
  wire width 14 \ModeCtrl_x_upper_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:17"
  wire width 14 \ModeCtrl_x_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_scan_gen.py:20"
  wire width 14 \ModeCtrl_y_lower_limit
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:33"
  wire width 1 \ModeCtrl_count_enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:17"
  wire width 14 \ModeCtrl_x_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:18"
  wire width 14 \ModeCtrl_y_position
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:46"
  wire width 1 \ModeCtrl_adc_data_strobe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:45"
  wire width 16 \ModeCtrl_adc_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:44"
  wire width 1 \ModeCtrl_internal_fifo_ready
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:41"
  wire width 8 \ModeCtrl_out_fifo_r_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:42"
  wire width 1 \ModeCtrl_output_enable
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/beam_controller.py:24"
  wire width 1 \ModeCtrl_dwelling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:40"
  wire width 8 \ModeCtrl_in_fifo_w_data
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/multi_mode_controller.py:43"
  wire width 1 \ModeCtrl_output_strobe_out
  cell \top.multiplexer.U$$0.ModeCtrl \ModeCtrl
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \mode \ModeCtrl_mode
    connect \x_full_frame_resolution \ModeCtrl_x_full_frame_resolution
    connect \y_full_frame_resolution \ModeCtrl_y_full_frame_resolution
    connect \x_upper_limit \ModeCtrl_x_upper_limit
    connect \x_lower_limit \ModeCtrl_x_lower_limit
    connect \y_lower_limit \ModeCtrl_y_lower_limit
    connect \count_enable \ModeCtrl_count_enable
    connect \x_position \ModeCtrl_x_position
    connect \y_position \ModeCtrl_y_position
    connect \adc_data_strobe \ModeCtrl_adc_data_strobe
    connect \adc_data \ModeCtrl_adc_data
    connect \internal_fifo_ready \ModeCtrl_internal_fifo_ready
    connect \out_fifo_r_data \ModeCtrl_out_fifo_r_data
    connect \output_enable \ModeCtrl_output_enable
    connect \dwelling \ModeCtrl_dwelling
    connect \in_fifo_w_data \ModeCtrl_in_fifo_w_data
    connect \output_strobe_out \ModeCtrl_output_strobe_out
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:139"
  wire width 1 \MuxBus_is_x
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:140"
  wire width 1 \MuxBus_is_y
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:141"
  wire width 1 \MuxBus_is_a
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 \MuxBus_le
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 \MuxBus_oe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 \MuxBus_le$12
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 \MuxBus_oe$13
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:29"
  wire width 1 \MuxBus_le$14
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:30"
  wire width 1 \MuxBus_oe$15
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:8"
  wire width 1 \MuxBus_clock
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:142"
  wire width 1 \MuxBus_is_done
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:100"
  wire width 1 \MuxBus_released
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:137"
  wire width 1 \MuxBus_sampling
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/data_latch_bus.py:137"
  wire width 1 \MuxBus_sampling$next
  cell \top.multiplexer.U$$0.MuxBus \MuxBus
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \is_x \MuxBus_is_x
    connect \is_y \MuxBus_is_y
    connect \is_a \MuxBus_is_a
    connect \le \MuxBus_le
    connect \oe \MuxBus_oe
    connect \le$1 \MuxBus_le$12
    connect \oe$2 \MuxBus_oe$13
    connect \le$3 \MuxBus_le$14
    connect \oe$4 \MuxBus_oe$15
    connect \clock \MuxBus_clock
    connect \is_done \MuxBus_is_done
    connect \released \MuxBus_released
    connect \sampling \MuxBus_sampling
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe
  process $group_0
    assign \port_a_0__io__oe 1'0
    assign \port_a_0__io__oe \triple__oe
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o
  process $group_1
    assign \port_a_0__io__o 1'0
    assign \port_a_0__io__o \triple__o
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i
  process $group_2
    assign \triple__i 1'0
    assign \triple__i \port_a_0__io__i
  end
  process $group_3
    assign \port_a_0__oe__o 1'0
    assign \port_a_0__oe__o \triple__oe
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$16
  process $group_4
    assign \port_a_1__io__oe 1'0
    assign \port_a_1__io__oe \triple__oe$16
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$17
  process $group_5
    assign \port_a_1__io__o 1'0
    assign \port_a_1__io__o \triple__o$17
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$18
  process $group_6
    assign \triple__i$18 1'0
    assign \triple__i$18 \port_a_1__io__i
  end
  process $group_7
    assign \port_a_1__oe__o 1'0
    assign \port_a_1__oe__o \triple__oe$16
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$19
  process $group_8
    assign \port_a_2__io__oe 1'0
    assign \port_a_2__io__oe \triple__oe$19
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$20
  process $group_9
    assign \port_a_2__io__o 1'0
    assign \port_a_2__io__o \triple__o$20
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$21
  process $group_10
    assign \triple__i$21 1'0
    assign \triple__i$21 \port_a_2__io__i
  end
  process $group_11
    assign \port_a_2__oe__o 1'0
    assign \port_a_2__oe__o \triple__oe$19
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$22
  process $group_12
    assign \port_a_3__io__oe 1'0
    assign \port_a_3__io__oe \triple__oe$22
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$23
  process $group_13
    assign \port_a_3__io__o 1'0
    assign \port_a_3__io__o \triple__o$23
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$24
  process $group_14
    assign \triple__i$24 1'0
    assign \triple__i$24 \port_a_3__io__i
  end
  process $group_15
    assign \port_a_3__oe__o 1'0
    assign \port_a_3__oe__o \triple__oe$22
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$25
  process $group_16
    assign \port_a_4__io__oe 1'0
    assign \port_a_4__io__oe \triple__oe$25
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$26
  process $group_17
    assign \port_a_4__io__o 1'0
    assign \port_a_4__io__o \triple__o$26
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$27
  process $group_18
    assign \triple__i$27 1'0
    assign \triple__i$27 \port_a_4__io__i
  end
  process $group_19
    assign \port_a_4__oe__o 1'0
    assign \port_a_4__oe__o \triple__oe$25
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$28
  process $group_20
    assign \port_a_5__io__oe 1'0
    assign \port_a_5__io__oe \triple__oe$28
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$29
  process $group_21
    assign \port_a_5__io__o 1'0
    assign \port_a_5__io__o \triple__o$29
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$30
  process $group_22
    assign \triple__i$30 1'0
    assign \triple__i$30 \port_a_5__io__i
  end
  process $group_23
    assign \port_a_5__oe__o 1'0
    assign \port_a_5__oe__o \triple__oe$28
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$31
  process $group_24
    assign \port_a_6__io__oe 1'0
    assign \port_a_6__io__oe \triple__oe$31
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$32
  process $group_25
    assign \port_a_6__io__o 1'0
    assign \port_a_6__io__o \triple__o$32
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$33
  process $group_26
    assign \triple__i$33 1'0
    assign \triple__i$33 \port_a_6__io__i
  end
  process $group_27
    assign \port_a_6__oe__o 1'0
    assign \port_a_6__oe__o \triple__oe$31
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$34
  process $group_28
    assign \port_a_7__io__oe 1'0
    assign \port_a_7__io__oe \triple__oe$34
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$35
  process $group_29
    assign \port_a_7__io__o 1'0
    assign \port_a_7__io__o \triple__o$35
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$36
  process $group_30
    assign \triple__i$36 1'0
    assign \triple__i$36 \port_a_7__io__i
  end
  process $group_31
    assign \port_a_7__oe__o 1'0
    assign \port_a_7__oe__o \triple__oe$34
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$37
  process $group_32
    assign \port_b_0__io__oe 1'0
    assign \port_b_0__io__oe \triple__oe$37
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$38
  process $group_33
    assign \port_b_0__io__o 1'0
    assign \port_b_0__io__o \triple__o$38
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$39
  process $group_34
    assign \triple__i$39 1'0
    assign \triple__i$39 \port_b_0__io__i
  end
  process $group_35
    assign \port_b_0__oe__o 1'0
    assign \port_b_0__oe__o \triple__oe$37
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$40
  process $group_36
    assign \port_b_1__io__oe 1'0
    assign \port_b_1__io__oe \triple__oe$40
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$41
  process $group_37
    assign \port_b_1__io__o 1'0
    assign \port_b_1__io__o \triple__o$41
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$42
  process $group_38
    assign \triple__i$42 1'0
    assign \triple__i$42 \port_b_1__io__i
  end
  process $group_39
    assign \port_b_1__oe__o 1'0
    assign \port_b_1__oe__o \triple__oe$40
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$43
  process $group_40
    assign \port_b_2__io__oe 1'0
    assign \port_b_2__io__oe \triple__oe$43
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$44
  process $group_41
    assign \port_b_2__io__o 1'0
    assign \port_b_2__io__o \triple__o$44
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$45
  process $group_42
    assign \triple__i$45 1'0
    assign \triple__i$45 \port_b_2__io__i
  end
  process $group_43
    assign \port_b_2__oe__o 1'0
    assign \port_b_2__oe__o \triple__oe$43
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$46
  process $group_44
    assign \port_b_3__io__oe 1'0
    assign \port_b_3__io__oe \triple__oe$46
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$47
  process $group_45
    assign \port_b_3__io__o 1'0
    assign \port_b_3__io__o \triple__o$47
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$48
  process $group_46
    assign \triple__i$48 1'0
    assign \triple__i$48 \port_b_3__io__i
  end
  process $group_47
    assign \port_b_3__oe__o 1'0
    assign \port_b_3__oe__o \triple__oe$46
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$49
  process $group_48
    assign \port_b_4__io__oe 1'0
    assign \port_b_4__io__oe \triple__oe$49
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$50
  process $group_49
    assign \port_b_4__io__o 1'0
    assign \port_b_4__io__o \triple__o$50
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$51
  process $group_50
    assign \triple__i$51 1'0
    assign \triple__i$51 \port_b_4__io__i
  end
  process $group_51
    assign \port_b_4__oe__o 1'0
    assign \port_b_4__oe__o \triple__oe$49
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$52
  process $group_52
    assign \port_b_5__io__oe 1'0
    assign \port_b_5__io__oe \triple__oe$52
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$53
  process $group_53
    assign \port_b_5__io__o 1'0
    assign \port_b_5__io__o \triple__o$53
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$54
  process $group_54
    assign \triple__i$54 1'0
    assign \triple__i$54 \port_b_5__io__i
  end
  process $group_55
    assign \port_b_5__oe__o 1'0
    assign \port_b_5__oe__o \triple__oe$52
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__oe$55
  process $group_56
    assign \port_b_7__io__oe 1'0
    assign \port_b_7__io__oe \triple__oe$55
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__o$56
  process $group_57
    assign \port_b_7__io__o 1'0
    assign \port_b_7__io__o \triple__o$56
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/__init__.py:72"
  wire width 1 \triple__i$57
  process $group_58
    assign \triple__i$57 1'0
    assign \triple__i$57 \port_b_7__io__i
  end
  process $group_59
    assign \port_b_7__oe__o 1'0
    assign \port_b_7__oe__o \triple__oe$55
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:53"
  wire width 1 \x_latch
  process $group_60
    assign \X_LATCH_0__o 1'0
    assign \X_LATCH_0__o \x_latch
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:54"
  wire width 1 \x_enable
  process $group_61
    assign \X_ENABLE_0__o 1'0
    assign \X_ENABLE_0__o \x_enable
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:55"
  wire width 1 \y_latch
  process $group_62
    assign \Y_LATCH_0__o 1'0
    assign \Y_LATCH_0__o \y_latch
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:56"
  wire width 1 \y_enable
  process $group_63
    assign \Y_ENABLE_0__o 1'0
    assign \Y_ENABLE_0__o \y_enable
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:57"
  wire width 1 \a_latch
  process $group_64
    assign \A_LATCH_0__o 1'0
    assign \A_LATCH_0__o \a_latch
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:58"
  wire width 1 \a_enable
  process $group_65
    assign \A_ENABLE_0__o 1'0
    assign \A_ENABLE_0__o \a_enable
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:79"
  wire width 1 $58
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:60"
  wire width 1 \a_clock
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:79"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_clock
    connect \Y $58
  end
  process $group_66
    assign \A_CLOCK_0__o 1'0
    assign \A_CLOCK_0__o $58
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:61"
  wire width 1 \d_clock
  process $group_67
    assign \D_CLOCK_0__o 1'0
    assign \D_CLOCK_0__o \d_clock
  end
  process $group_68
    assign \triple__oe 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe \triple__i$57
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:51"
  wire width 14 \pins_o
  process $group_69
    assign \triple__o 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o \pins_o [0]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o \pins_o [0]
    end
  end
  process $group_70
    assign \triple__oe$16 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$16 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$16 \triple__i$57
    end
  end
  process $group_71
    assign \triple__o$17 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$17 \pins_o [1]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$17 \pins_o [1]
    end
  end
  process $group_72
    assign \triple__oe$19 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$19 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$19 \triple__i$57
    end
  end
  process $group_73
    assign \triple__o$20 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$20 \pins_o [2]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$20 \pins_o [2]
    end
  end
  process $group_74
    assign \triple__oe$22 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$22 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$22 \triple__i$57
    end
  end
  process $group_75
    assign \triple__o$23 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$23 \pins_o [3]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$23 \pins_o [3]
    end
  end
  process $group_76
    assign \triple__oe$25 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$25 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$25 \triple__i$57
    end
  end
  process $group_77
    assign \triple__o$26 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$26 \pins_o [4]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$26 \pins_o [4]
    end
  end
  process $group_78
    assign \triple__oe$28 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$28 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$28 \triple__i$57
    end
  end
  process $group_79
    assign \triple__o$29 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$29 \pins_o [5]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$29 \pins_o [5]
    end
  end
  process $group_80
    assign \triple__oe$31 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$31 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$31 \triple__i$57
    end
  end
  process $group_81
    assign \triple__o$32 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$32 \pins_o [6]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$32 \pins_o [6]
    end
  end
  process $group_82
    assign \triple__oe$34 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$34 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$34 \triple__i$57
    end
  end
  process $group_83
    assign \triple__o$35 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$35 \pins_o [7]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$35 \pins_o [7]
    end
  end
  process $group_84
    assign \triple__oe$37 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$37 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$37 \triple__i$57
    end
  end
  process $group_85
    assign \triple__o$38 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$38 \pins_o [8]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$38 \pins_o [8]
    end
  end
  process $group_86
    assign \triple__oe$40 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$40 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$40 \triple__i$57
    end
  end
  process $group_87
    assign \triple__o$41 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$41 \pins_o [9]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$41 \pins_o [9]
    end
  end
  process $group_88
    assign \triple__oe$43 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$43 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$43 \triple__i$57
    end
  end
  process $group_89
    assign \triple__o$44 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$44 \pins_o [10]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$44 \pins_o [10]
    end
  end
  process $group_90
    assign \triple__oe$46 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$46 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$46 \triple__i$57
    end
  end
  process $group_91
    assign \triple__o$47 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$47 \pins_o [11]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$47 \pins_o [11]
    end
  end
  process $group_92
    assign \triple__oe$49 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$49 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$49 \triple__i$57
    end
  end
  process $group_93
    assign \triple__o$50 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$50 \pins_o [12]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$50 \pins_o [12]
    end
  end
  process $group_94
    assign \triple__oe$52 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__oe$52 \triple__i$57
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__oe$52 \triple__i$57
    end
  end
  process $group_95
    assign \triple__o$53 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:82"
      case 1'1
        assign \triple__o$53 \pins_o [13]
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:88"
      case 1'1
        assign \triple__o$53 \pins_o [13]
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:50"
  wire width 14 \pins_i
  process $group_96
    assign \pins_i 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:94"
    switch { \MuxBus_is_a }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:94"
      case 1'1
        assign \pins_i [0] \triple__i
        assign \pins_i [1] \triple__i$18
        assign \pins_i [2] \triple__i$21
        assign \pins_i [3] \triple__i$24
        assign \pins_i [4] \triple__i$27
        assign \pins_i [5] \triple__i$30
        assign \pins_i [6] \triple__i$33
        assign \pins_i [7] \triple__i$36
        assign \pins_i [8] \triple__i$39
        assign \pins_i [9] \triple__i$42
        assign \pins_i [10] \triple__i$45
        assign \pins_i [11] \triple__i$48
        assign \pins_i [12] \triple__i$51
        assign \pins_i [13] \triple__i$54
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:65"
  wire width 1 \_ctrl_en
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:69"
  wire width 1 \w_rdy$60
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  wire width 1 $61
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  cell $and $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en
    connect \B \w_rdy$60
    connect \Y $61
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:68"
  wire width 1 \w_en$63
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  wire width 1 $64
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  cell $and $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $61
    connect \B \w_en$63
    connect \Y $64
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  wire width 1 $66
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  cell $and $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en
    connect \B \w_rdy$60
    connect \Y $66
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  wire width 1 $68
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:78"
  cell $and $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $66
    connect \B \w_en$63
    connect \Y $68
  end
  process $group_97
    assign \w_en 1'0
    assign \w_en $64
    assign \w_en $68
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:66"
  wire width 1 \_data_en
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:79"
  wire width 1 $70
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:79"
  cell $and $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en
    connect \B \w_rdy
    connect \Y $70
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:79"
  wire width 1 $72
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:79"
  cell $and $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en
    connect \B \w_rdy
    connect \Y $72
  end
  process $group_98
    assign \w_rdy$60 1'0
    assign \w_rdy$60 $70
    assign \w_rdy$60 $72
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:27"
  wire width 1 \_ctrl_en$74
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:31"
  wire width 1 \r_rdy$75
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  wire width 1 $76
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  cell $and $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en$74
    connect \B \r_rdy$75
    connect \Y $76
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:30"
  wire width 1 \r_en$78
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  wire width 1 $79
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  cell $and $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $76
    connect \B \r_en$78
    connect \Y $79
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  wire width 1 $81
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  cell $and $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en$74
    connect \B \r_rdy$75
    connect \Y $81
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  wire width 1 $83
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:39"
  cell $and $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $81
    connect \B \r_en$78
    connect \Y $83
  end
  process $group_99
    assign \r_en 1'0
    assign \r_en $79
    assign \r_en $83
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:28"
  wire width 1 \_data_en$85
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:40"
  wire width 1 $86
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:40"
  cell $and $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en$85
    connect \B \r_rdy
    connect \Y $86
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:40"
  wire width 1 $88
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:40"
  cell $and $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en$85
    connect \B \r_rdy
    connect \Y $88
  end
  process $group_100
    assign \r_rdy$75 1'0
    assign \r_rdy$75 $86
    assign \r_rdy$75 $88
  end
  process $group_101
    assign \x_latch 1'0
    assign \x_latch \MuxBus_le
  end
  process $group_102
    assign \x_enable 1'0
    assign \x_enable \MuxBus_oe
  end
  process $group_103
    assign \y_latch 1'0
    assign \y_latch \MuxBus_le$12
  end
  process $group_104
    assign \y_enable 1'0
    assign \y_enable \MuxBus_oe$13
  end
  process $group_105
    assign \a_latch 1'0
    assign \a_latch \MuxBus_le$14
  end
  process $group_106
    assign \a_enable 1'0
    assign \a_enable \MuxBus_oe$15
  end
  process $group_107
    assign \a_clock 1'0
    assign \a_clock \MuxBus_clock
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:87"
  wire width 1 $90
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:87"
  cell $not $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \MuxBus_clock
    connect \Y $90
  end
  process $group_108
    assign \d_clock 1'0
    assign \d_clock $90
  end
  process $group_109
    assign \ModeCtrl_mode 2'00
    assign \ModeCtrl_mode $signal$1
  end
  process $group_110
    assign \ModeCtrl_x_full_frame_resolution 16'0000000000000000
    assign \ModeCtrl_x_full_frame_resolution { $signal$2 $signal$3 }
  end
  process $group_111
    assign \ModeCtrl_y_full_frame_resolution 16'0000000000000000
    assign \ModeCtrl_y_full_frame_resolution { $signal$4 $signal$5 }
  end
  process $group_112
    assign \ModeCtrl_x_upper_limit 14'00000000000000
    assign \ModeCtrl_x_upper_limit { $signal$6 $signal$7 } [13:0]
  end
  process $group_113
    assign \ModeCtrl_x_lower_limit 14'00000000000000
    assign \ModeCtrl_x_lower_limit { $signal$6 $signal$8 } [13:0]
  end
  process $group_114
    assign \ModeCtrl_y_lower_limit 14'00000000000000
    assign \ModeCtrl_y_lower_limit { $signal$9 $signal$10 } [13:0]
    assign \ModeCtrl_y_lower_limit { $signal$9 $signal$11 } [13:0]
  end
  process $group_115
    assign \ModeCtrl_count_enable 1'0
    assign \ModeCtrl_count_enable \MuxBus_is_done
  end
  process $group_116
    assign \pins_o 14'00000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:108"
    switch { \MuxBus_is_x }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:108"
      case 1'1
        assign \pins_o \ModeCtrl_x_position
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:110"
    switch { \MuxBus_is_y }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:110"
      case 1'1
        assign \pins_o \ModeCtrl_y_position
    end
  end
  process $group_117
    assign \ModeCtrl_adc_data_strobe 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:112"
    switch { \MuxBus_is_a }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:112"
      case 1'1
        assign \ModeCtrl_adc_data_strobe \MuxBus_released
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:50"
  wire width 16 $92
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:50"
  cell $pos $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \Y_WIDTH 16
    connect \A \pins_i
    connect \Y $92
  end
  process $group_118
    assign \ModeCtrl_adc_data 16'0000000000000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:112"
    switch { \MuxBus_is_a }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:112"
      case 1'1
        assign \ModeCtrl_adc_data $92
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:63"
  wire width 1 \io_strobe
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:128"
  wire width 1 $94
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:128"
  cell $eq $95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ModeCtrl_mode
    connect \B 2'11
    connect \Y $94
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:129"
  wire width 1 $96
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:129"
  cell $and $97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy$75
    connect \B \ModeCtrl_internal_fifo_ready
    connect \Y $96
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:129"
  wire width 1 $98
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:129"
  cell $and $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy$60
    connect \B $96
    connect \Y $98
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:131"
  wire width 1 $100
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:131"
  cell $eq $101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ModeCtrl_mode
    connect \B 2'01
    connect \Y $100
  end
  process $group_119
    assign \io_strobe 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:128"
    switch { $94 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:128"
      case 1'1
        assign \io_strobe $98
    end
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:131"
    switch { $100 }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:131"
      case 1'1
        assign \io_strobe \w_rdy$60
    end
  end
  process $group_120
    assign \ModeCtrl_out_fifo_r_data 8'00000000
    assign \ModeCtrl_out_fifo_r_data \r_data
  end
  process $group_121
    assign \ModeCtrl_output_enable 1'0
    assign \ModeCtrl_output_enable \io_strobe
  end
  process $group_122
    assign \MuxBus_sampling$next \MuxBus_sampling
    assign \MuxBus_sampling$next \ModeCtrl_dwelling
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:249"
    switch $signal
      case 1'1
        assign \MuxBus_sampling$next 1'0
    end
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \MuxBus_sampling$next 1'0
    end
  end
  process $group_123
    assign \w_data 8'00000000
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:157"
    switch { \io_strobe }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:157"
      case 1'1
        assign \w_data \ModeCtrl_in_fifo_w_data
    end
  end
  process $group_124
    assign \r_en$78 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:157"
    switch { \io_strobe }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:157"
      case 1'1
        assign \r_en$78 1'1
    end
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:166"
  wire width 1 $102
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:166"
  cell $not $103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ModeCtrl_output_strobe_out
    connect \Y $102
  end
  process $group_125
    assign \w_en$63 1'0
    attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:157"
    switch { \io_strobe }
      attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:157"
      case 1'1
        attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:166"
        switch { $102 }
          attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/main_iobus.py:166"
          case 1'1
            assign \w_en$63 1'1
        end
    end
  end
  cell $dff $104
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \MuxBus_sampling$next
    connect \Q \MuxBus_sampling
  end
  connect \triple__oe$55 1'0
  connect \triple__o$56 1'0
  connect \_ctrl_en 1'1
  connect \_data_en 1'1
  connect \_ctrl_en$74 1'1
  connect \_data_en$85 1'1
end
attribute \generator "Amaranth"
module \top.multiplexer
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:426"
  wire width 2 input 3 $signal$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:427"
  wire width 8 input 4 $signal$2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:428"
  wire width 8 input 5 $signal$3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:429"
  wire width 8 input 6 $signal$4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:430"
  wire width 8 input 7 $signal$5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:432"
  wire width 8 input 8 $signal$6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:433"
  wire width 8 input 9 $signal$7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:435"
  wire width 8 input 10 $signal$8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:437"
  wire width 8 input 11 $signal$9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:438"
  wire width 8 input 12 $signal$10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:440"
  wire width 8 input 13 $signal$11
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 14 \w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 output 15 \w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 output 16 \w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 input 17 \r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 input 18 \r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 output 19 \r_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 20 \port_a_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 21 \port_a_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 22 \port_a_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 23 \port_a_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 24 \port_a_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 25 \port_a_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 26 \port_a_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 27 \port_a_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 28 \port_a_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 29 \port_a_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 30 \port_a_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 31 \port_a_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 32 \port_a_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 33 \port_a_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 34 \port_a_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 35 \port_a_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 36 \port_a_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 37 \port_a_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 38 \port_a_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 39 \port_a_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 40 \port_a_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 41 \port_a_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 42 \port_a_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 43 \port_a_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 44 \port_a_6__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 45 \port_a_6__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 46 \port_a_6__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 47 \port_a_6__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 48 \port_a_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 49 \port_a_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 50 \port_a_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 51 \port_a_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 52 \port_b_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 53 \port_b_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 54 \port_b_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 55 \port_b_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 56 \port_b_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 57 \port_b_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 58 \port_b_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 59 \port_b_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 60 \port_b_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 61 \port_b_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 62 \port_b_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 63 \port_b_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 64 \port_b_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 65 \port_b_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 66 \port_b_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 67 \port_b_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 68 \port_b_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 69 \port_b_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 70 \port_b_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 71 \port_b_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 72 \port_b_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 73 \port_b_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 74 \port_b_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 75 \port_b_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 76 \port_b_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 77 \port_b_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 78 \port_b_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 79 \port_b_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 80 \X_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 81 \X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 82 \Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 83 \Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 84 \A_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 85 \A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 86 \A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 87 \D_CLOCK_0__o
  cell \top.multiplexer.U$$0 \U$$0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect $signal$1 $signal$1
    connect $signal$2 $signal$2
    connect $signal$3 $signal$3
    connect $signal$4 $signal$4
    connect $signal$5 $signal$5
    connect $signal$6 $signal$6
    connect $signal$7 $signal$7
    connect $signal$8 $signal$8
    connect $signal$9 $signal$9
    connect $signal$10 $signal$10
    connect $signal$11 $signal$11
    connect \w_rdy \w_rdy
    connect \w_data \w_data
    connect \w_en \w_en
    connect \r_data \r_data
    connect \r_rdy \r_rdy
    connect \r_en \r_en
    connect \port_a_0__io__oe \port_a_0__io__oe
    connect \port_a_0__io__o \port_a_0__io__o
    connect \port_a_0__io__i \port_a_0__io__i
    connect \port_a_0__oe__o \port_a_0__oe__o
    connect \port_a_1__io__oe \port_a_1__io__oe
    connect \port_a_1__io__o \port_a_1__io__o
    connect \port_a_1__io__i \port_a_1__io__i
    connect \port_a_1__oe__o \port_a_1__oe__o
    connect \port_a_2__io__oe \port_a_2__io__oe
    connect \port_a_2__io__o \port_a_2__io__o
    connect \port_a_2__io__i \port_a_2__io__i
    connect \port_a_2__oe__o \port_a_2__oe__o
    connect \port_a_3__io__oe \port_a_3__io__oe
    connect \port_a_3__io__o \port_a_3__io__o
    connect \port_a_3__io__i \port_a_3__io__i
    connect \port_a_3__oe__o \port_a_3__oe__o
    connect \port_a_4__io__oe \port_a_4__io__oe
    connect \port_a_4__io__o \port_a_4__io__o
    connect \port_a_4__io__i \port_a_4__io__i
    connect \port_a_4__oe__o \port_a_4__oe__o
    connect \port_a_5__io__oe \port_a_5__io__oe
    connect \port_a_5__io__o \port_a_5__io__o
    connect \port_a_5__io__i \port_a_5__io__i
    connect \port_a_5__oe__o \port_a_5__oe__o
    connect \port_a_6__io__oe \port_a_6__io__oe
    connect \port_a_6__io__o \port_a_6__io__o
    connect \port_a_6__io__i \port_a_6__io__i
    connect \port_a_6__oe__o \port_a_6__oe__o
    connect \port_a_7__io__oe \port_a_7__io__oe
    connect \port_a_7__io__o \port_a_7__io__o
    connect \port_a_7__io__i \port_a_7__io__i
    connect \port_a_7__oe__o \port_a_7__oe__o
    connect \port_b_0__io__oe \port_b_0__io__oe
    connect \port_b_0__io__o \port_b_0__io__o
    connect \port_b_0__io__i \port_b_0__io__i
    connect \port_b_0__oe__o \port_b_0__oe__o
    connect \port_b_1__io__oe \port_b_1__io__oe
    connect \port_b_1__io__o \port_b_1__io__o
    connect \port_b_1__io__i \port_b_1__io__i
    connect \port_b_1__oe__o \port_b_1__oe__o
    connect \port_b_2__io__oe \port_b_2__io__oe
    connect \port_b_2__io__o \port_b_2__io__o
    connect \port_b_2__io__i \port_b_2__io__i
    connect \port_b_2__oe__o \port_b_2__oe__o
    connect \port_b_3__io__oe \port_b_3__io__oe
    connect \port_b_3__io__o \port_b_3__io__o
    connect \port_b_3__io__i \port_b_3__io__i
    connect \port_b_3__oe__o \port_b_3__oe__o
    connect \port_b_4__io__oe \port_b_4__io__oe
    connect \port_b_4__io__o \port_b_4__io__o
    connect \port_b_4__io__i \port_b_4__io__i
    connect \port_b_4__oe__o \port_b_4__oe__o
    connect \port_b_5__io__oe \port_b_5__io__oe
    connect \port_b_5__io__o \port_b_5__io__o
    connect \port_b_5__io__i \port_b_5__io__i
    connect \port_b_5__oe__o \port_b_5__oe__o
    connect \port_b_7__io__oe \port_b_7__io__oe
    connect \port_b_7__io__o \port_b_7__io__o
    connect \port_b_7__io__i \port_b_7__io__i
    connect \port_b_7__oe__o \port_b_7__oe__o
    connect \X_LATCH_0__o \X_LATCH_0__o
    connect \X_ENABLE_0__o \X_ENABLE_0__o
    connect \Y_LATCH_0__o \Y_LATCH_0__o
    connect \Y_ENABLE_0__o \Y_ENABLE_0__o
    connect \A_LATCH_0__o \A_LATCH_0__o
    connect \A_ENABLE_0__o \A_ENABLE_0__o
    connect \A_CLOCK_0__o \A_CLOCK_0__o
    connect \D_CLOCK_0__o \D_CLOCK_0__o
  end
end
attribute \generator "Amaranth"
module \top.cd_sync
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 0 \rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 1 \clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 2 \clk_if_0__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:403"
  wire width 1 \por_clk
  process $group_0
    assign \por_clk 1'0
    assign \por_clk \clk_if_0__i
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready$next
  attribute \init 10'0000000000
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 10 \timer
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 10 \timer$next
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 10'1011010000
    connect \Y $1
  end
  process $group_1
    assign \ready$next \ready
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $1 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
        assign \ready$next 1'1
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
    end
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 10'1011010000
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 11 $5
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 11 $6
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \timer
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_2
    assign \timer$next \timer
    attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $3 }
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
      attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
        assign \timer$next $5 [9:0]
    end
  end
  process $group_3
    assign \clk 1'0
    assign \clk \clk_if_0__i
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready
    connect \Y $8
  end
  process $group_4
    assign \rst 1'0
    assign \rst $8
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \por_clk
    connect \D \ready$next
    connect \Q \ready
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \por_clk
    connect \D \timer$next
    connect \Q \timer
  end
end
attribute \generator "Amaranth"
module \top.pin_unused_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 2 inout 0 \unused_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 2 \unused_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \unused_0__oe
  cell \SB_IO \unused_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \unused_0__io [0]
    connect \D_OUT_0 \unused_0__o [0]
    connect \OUTPUT_ENABLE \unused_0__oe
  end
  cell \SB_IO \unused_0_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \unused_0__io [1]
    connect \D_OUT_0 \unused_0__o [1]
    connect \OUTPUT_ENABLE \unused_0__oe
  end
  connect \unused_0__o 2'00
  connect \unused_0__oe 1'0
end
attribute \generator "Amaranth"
module \top.pin_i2c_0__scl
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \i2c_0__scl__io
  cell \SB_IO \i2c_0__scl_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \i2c_0__scl__io
    connect \D_IN_0 \i2c_0__scl__i
    connect \D_OUT_0 \i2c_0__scl__o
    connect \OUTPUT_ENABLE \i2c_0__scl__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_i2c_0__sda
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \i2c_0__sda__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \i2c_0__sda__io
  cell \SB_IO \i2c_0__sda_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \i2c_0__sda__io
    connect \D_IN_0 \i2c_0__sda__i
    connect \D_OUT_0 \i2c_0__sda__o
    connect \OUTPUT_ENABLE \i2c_0__sda__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_fx2_0__sloe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \fx2_0__sloe__io
  cell \SB_IO \fx2_0__sloe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__sloe__io
    connect \OUTPUT_CLK \fx2_0__sloe__o_clk
    connect \D_OUT_0 \fx2_0__sloe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_fx2_0__slrd
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \fx2_0__slrd__io
  cell \SB_IO \fx2_0__slrd_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__slrd__io
    connect \OUTPUT_CLK \fx2_0__slrd__o_clk
    connect \D_OUT_0 \fx2_0__slrd__o
  end
end
attribute \generator "Amaranth"
module \top.pin_fx2_0__slwr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \fx2_0__slwr__io
  cell \SB_IO \fx2_0__slwr_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__slwr__io
    connect \OUTPUT_CLK \fx2_0__slwr__o_clk
    connect \D_OUT_0 \fx2_0__slwr__o
  end
end
attribute \generator "Amaranth"
module \top.pin_fx2_0__pktend
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \fx2_0__pktend__io
  cell \SB_IO \fx2_0__pktend_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__pktend__io
    connect \OUTPUT_CLK \fx2_0__pktend__o_clk
    connect \D_OUT_0 \fx2_0__pktend__o
  end
end
attribute \generator "Amaranth"
module \top.pin_fx2_0__fifoadr
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 2 input 1 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 2 inout 2 \fx2_0__fifoadr__io
  cell \SB_IO \fx2_0__fifoadr_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__fifoadr__io [0]
    connect \OUTPUT_CLK \fx2_0__fifoadr__o_clk
    connect \D_OUT_0 \fx2_0__fifoadr__o [0]
  end
  cell \SB_IO \fx2_0__fifoadr_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__fifoadr__io [1]
    connect \OUTPUT_CLK \fx2_0__fifoadr__o_clk
    connect \D_OUT_0 \fx2_0__fifoadr__o [1]
  end
end
attribute \generator "Amaranth"
module \top.pin_fx2_0__flag
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 4 output 1 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 4 inout 2 \fx2_0__flag__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:501"
  wire width 4 \fx2_0__flag__i0_ff
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:502"
  wire width 4 \fx2_0__flag__i1_ff
  cell \SB_IO \fx2_0__flag_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [0]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [0]
    connect \D_IN_1 \fx2_0__flag__i1_ff [0]
  end
  cell \SB_IO \fx2_0__flag_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [1]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [1]
    connect \D_IN_1 \fx2_0__flag__i1_ff [1]
  end
  cell \SB_IO \fx2_0__flag_2
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [2]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [2]
    connect \D_IN_1 \fx2_0__flag__i1_ff [2]
  end
  cell \SB_IO \fx2_0__flag_3
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [3]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [3]
    connect \D_IN_1 \fx2_0__flag__i1_ff [3]
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 4 \fx2_0__flag__i0
  cell $dff \U$$0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \fx2_0__flag__i_clk
    connect \D \fx2_0__flag__i0_ff
    connect \Q \fx2_0__flag__i0
  end
  cell $dff \U$$1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \fx2_0__flag__i_clk
    connect \D \fx2_0__flag__i1_ff
    connect \Q \fx2_0__flag__i1
  end
end
attribute \generator "Amaranth"
module \top.pin_fx2_0__fd
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 input 2 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 input 3 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 4 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 output 5 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 8 inout 6 \fx2_0__fd__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:501"
  wire width 8 \fx2_0__fd__i0_ff
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:502"
  wire width 8 \fx2_0__fd__i1_ff
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:506"
  wire width 8 \fx2_0__fd__o1_ff
  cell \SB_IO \fx2_0__fd_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [0]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [0]
    connect \D_IN_1 \fx2_0__fd__i1_ff [0]
    connect \D_OUT_0 \fx2_0__fd__o0 [0]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [0]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [1]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [1]
    connect \D_IN_1 \fx2_0__fd__i1_ff [1]
    connect \D_OUT_0 \fx2_0__fd__o0 [1]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [1]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_2
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [2]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [2]
    connect \D_IN_1 \fx2_0__fd__i1_ff [2]
    connect \D_OUT_0 \fx2_0__fd__o0 [2]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [2]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_3
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [3]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [3]
    connect \D_IN_1 \fx2_0__fd__i1_ff [3]
    connect \D_OUT_0 \fx2_0__fd__o0 [3]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [3]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_4
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [4]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [4]
    connect \D_IN_1 \fx2_0__fd__i1_ff [4]
    connect \D_OUT_0 \fx2_0__fd__o0 [4]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [4]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_5
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [5]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [5]
    connect \D_IN_1 \fx2_0__fd__i1_ff [5]
    connect \D_OUT_0 \fx2_0__fd__o0 [5]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [5]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_6
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [6]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [6]
    connect \D_IN_1 \fx2_0__fd__i1_ff [6]
    connect \D_OUT_0 \fx2_0__fd__o0 [6]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [6]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_7
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [7]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [7]
    connect \D_IN_1 \fx2_0__fd__i1_ff [7]
    connect \D_OUT_0 \fx2_0__fd__o0 [7]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [7]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 \fx2_0__fd__i0
  cell $dff \U$$0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__i_clk
    connect \D \fx2_0__fd__i0_ff
    connect \Q \fx2_0__fd__i0
  end
  cell $dff \U$$1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__i_clk
    connect \D \fx2_0__fd__i1_ff
    connect \Q \fx2_0__fd__i1
  end
  cell $dff \U$$2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__o_clk
    connect \D \fx2_0__fd__o1
    connect \Q \fx2_0__fd__o1_ff
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_0__io__io
  cell \SB_IO \port_a_0__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_0__io__io
    connect \D_IN_0 \port_a_0__io__i
    connect \D_OUT_0 \port_a_0__io__o
    connect \OUTPUT_ENABLE \port_a_0__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_0__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_0__oe__io
  cell \SB_IO \port_a_0__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_0__oe__io
    connect \D_OUT_0 \port_a_0__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_1__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_1__io__io
  cell \SB_IO \port_a_1__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_1__io__io
    connect \D_IN_0 \port_a_1__io__i
    connect \D_OUT_0 \port_a_1__io__o
    connect \OUTPUT_ENABLE \port_a_1__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_1__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_1__oe__io
  cell \SB_IO \port_a_1__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_1__oe__io
    connect \D_OUT_0 \port_a_1__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_2__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_2__io__io
  cell \SB_IO \port_a_2__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_2__io__io
    connect \D_IN_0 \port_a_2__io__i
    connect \D_OUT_0 \port_a_2__io__o
    connect \OUTPUT_ENABLE \port_a_2__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_2__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_2__oe__io
  cell \SB_IO \port_a_2__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_2__oe__io
    connect \D_OUT_0 \port_a_2__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_3__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_3__io__io
  cell \SB_IO \port_a_3__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_3__io__io
    connect \D_IN_0 \port_a_3__io__i
    connect \D_OUT_0 \port_a_3__io__o
    connect \OUTPUT_ENABLE \port_a_3__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_3__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_3__oe__io
  cell \SB_IO \port_a_3__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_3__oe__io
    connect \D_OUT_0 \port_a_3__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_4__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_4__io__io
  cell \SB_IO \port_a_4__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_4__io__io
    connect \D_IN_0 \port_a_4__io__i
    connect \D_OUT_0 \port_a_4__io__o
    connect \OUTPUT_ENABLE \port_a_4__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_4__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_4__oe__io
  cell \SB_IO \port_a_4__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_4__oe__io
    connect \D_OUT_0 \port_a_4__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_5__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_5__io__io
  cell \SB_IO \port_a_5__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_5__io__io
    connect \D_IN_0 \port_a_5__io__i
    connect \D_OUT_0 \port_a_5__io__o
    connect \OUTPUT_ENABLE \port_a_5__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_5__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_5__oe__io
  cell \SB_IO \port_a_5__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_5__oe__io
    connect \D_OUT_0 \port_a_5__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_6__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_6__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_6__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_6__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_6__io__io
  cell \SB_IO \port_a_6__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_6__io__io
    connect \D_IN_0 \port_a_6__io__i
    connect \D_OUT_0 \port_a_6__io__o
    connect \OUTPUT_ENABLE \port_a_6__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_6__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_6__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_6__oe__io
  cell \SB_IO \port_a_6__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_6__oe__io
    connect \D_OUT_0 \port_a_6__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_7__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_a_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_a_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_a_7__io__io
  cell \SB_IO \port_a_7__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_7__io__io
    connect \D_IN_0 \port_a_7__io__i
    connect \D_OUT_0 \port_a_7__io__o
    connect \OUTPUT_ENABLE \port_a_7__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_a_7__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_a_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_a_7__oe__io
  cell \SB_IO \port_a_7__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_7__oe__io
    connect \D_OUT_0 \port_a_7__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_b_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_b_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_b_0__io__io
  cell \SB_IO \port_b_0__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_0__io__io
    connect \D_IN_0 \port_b_0__io__i
    connect \D_OUT_0 \port_b_0__io__o
    connect \OUTPUT_ENABLE \port_b_0__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_0__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_0__oe__io
  cell \SB_IO \port_b_0__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_0__oe__io
    connect \D_OUT_0 \port_b_0__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_1__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_b_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_b_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_b_1__io__io
  cell \SB_IO \port_b_1__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_1__io__io
    connect \D_IN_0 \port_b_1__io__i
    connect \D_OUT_0 \port_b_1__io__o
    connect \OUTPUT_ENABLE \port_b_1__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_1__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_1__oe__io
  cell \SB_IO \port_b_1__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_1__oe__io
    connect \D_OUT_0 \port_b_1__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_2__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_b_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_b_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_b_2__io__io
  cell \SB_IO \port_b_2__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_2__io__io
    connect \D_IN_0 \port_b_2__io__i
    connect \D_OUT_0 \port_b_2__io__o
    connect \OUTPUT_ENABLE \port_b_2__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_2__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_2__oe__io
  cell \SB_IO \port_b_2__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_2__oe__io
    connect \D_OUT_0 \port_b_2__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_3__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_b_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_b_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_b_3__io__io
  cell \SB_IO \port_b_3__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_3__io__io
    connect \D_IN_0 \port_b_3__io__i
    connect \D_OUT_0 \port_b_3__io__o
    connect \OUTPUT_ENABLE \port_b_3__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_3__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_3__oe__io
  cell \SB_IO \port_b_3__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_3__oe__io
    connect \D_OUT_0 \port_b_3__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_4__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_b_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_b_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_b_4__io__io
  cell \SB_IO \port_b_4__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_4__io__io
    connect \D_IN_0 \port_b_4__io__i
    connect \D_OUT_0 \port_b_4__io__o
    connect \OUTPUT_ENABLE \port_b_4__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_4__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_4__oe__io
  cell \SB_IO \port_b_4__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_4__oe__io
    connect \D_OUT_0 \port_b_4__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_5__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_b_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_b_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_b_5__io__io
  cell \SB_IO \port_b_5__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_5__io__io
    connect \D_IN_0 \port_b_5__io__i
    connect \D_OUT_0 \port_b_5__io__o
    connect \OUTPUT_ENABLE \port_b_5__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_5__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_5__oe__io
  cell \SB_IO \port_b_5__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_5__oe__io
    connect \D_OUT_0 \port_b_5__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_7__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 1 \port_b_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 2 \port_b_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \port_b_7__io__io
  cell \SB_IO \port_b_7__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_7__io__io
    connect \D_IN_0 \port_b_7__io__i
    connect \D_OUT_0 \port_b_7__io__o
    connect \OUTPUT_ENABLE \port_b_7__io__oe
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_7__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_7__oe__io
  cell \SB_IO \port_b_7__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_7__oe__io
    connect \D_OUT_0 \port_b_7__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_port_b_6__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 0 \port_b_6__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \port_b_6__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \port_b_6__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \port_b_6__io__oe
  cell \SB_IO \port_b_6__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_6__io__io
    connect \D_IN_0 \port_b_6__io__i
    connect \D_OUT_0 \port_b_6__io__o
    connect \OUTPUT_ENABLE \port_b_6__io__oe
  end
  connect \port_b_6__io__o 1'0
  connect \port_b_6__io__oe 1'0
end
attribute \generator "Amaranth"
module \top.pin_port_b_6__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \port_b_6__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \port_b_6__oe__io
  cell \SB_IO \port_b_6__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_6__oe__io
    connect \D_OUT_0 \port_b_6__oe__o
  end
end
attribute \generator "Amaranth"
module \top.pin_X_LATCH_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \X_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \X_LATCH_0__io
  cell \SB_IO \X_LATCH_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \X_LATCH_0__io
    connect \D_OUT_0 \X_LATCH_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_X_ENABLE_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \X_ENABLE_0__io
  cell \SB_IO \X_ENABLE_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \X_ENABLE_0__io
    connect \D_OUT_0 \X_ENABLE_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_Y_LATCH_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \Y_LATCH_0__io
  cell \SB_IO \Y_LATCH_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \Y_LATCH_0__io
    connect \D_OUT_0 \Y_LATCH_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_Y_ENABLE_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \Y_ENABLE_0__io
  cell \SB_IO \Y_ENABLE_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \Y_ENABLE_0__io
    connect \D_OUT_0 \Y_ENABLE_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_A_LATCH_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \A_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \A_LATCH_0__io
  cell \SB_IO \A_LATCH_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \A_LATCH_0__io
    connect \D_OUT_0 \A_LATCH_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_A_ENABLE_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \A_ENABLE_0__io
  cell \SB_IO \A_ENABLE_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \A_ENABLE_0__io
    connect \D_OUT_0 \A_ENABLE_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_A_CLOCK_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \A_CLOCK_0__io
  cell \SB_IO \A_CLOCK_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \A_CLOCK_0__io
    connect \D_OUT_0 \A_CLOCK_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_D_CLOCK_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \D_CLOCK_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \D_CLOCK_0__io
  cell \SB_IO \D_CLOCK_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \D_CLOCK_0__io
    connect \D_OUT_0 \D_CLOCK_0__o
  end
end
attribute \generator "Amaranth"
module \top.pin_clk_if_0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 0 \clk_if_0__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \clk_if_0__io
  cell \SB_GB_IO \clk_if_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \clk_if_0__io
    connect \GLOBAL_BUFFER_OUTPUT \clk_if_0__i
  end
end
attribute \generator "Amaranth"
attribute \top 1
module \top
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 2 inout 0 \unused_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \i2c_0__scl__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \i2c_0__sda__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \fx2_0__sloe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 4 \fx2_0__slrd__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 5 \fx2_0__slwr__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 6 \fx2_0__pktend__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 2 inout 7 \fx2_0__fifoadr__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 4 inout 8 \fx2_0__flag__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 8 inout 9 \fx2_0__fd__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 10 \port_a_0__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 11 \port_a_0__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 12 \port_a_1__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 13 \port_a_1__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 14 \port_a_2__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 15 \port_a_2__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 16 \port_a_3__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 17 \port_a_3__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 18 \port_a_4__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 19 \port_a_4__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 20 \port_a_5__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 21 \port_a_5__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 22 \port_a_6__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 23 \port_a_6__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 24 \port_a_7__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 25 \port_a_7__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 26 \port_b_0__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 27 \port_b_0__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 28 \port_b_1__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 29 \port_b_1__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 30 \port_b_2__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 31 \port_b_2__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 32 \port_b_3__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 33 \port_b_3__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 34 \port_b_4__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 35 \port_b_4__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 36 \port_b_5__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 37 \port_b_5__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 38 \port_b_7__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 39 \port_b_7__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 40 \port_b_6__io__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 41 \port_b_6__oe__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 42 \X_LATCH_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 43 \X_ENABLE_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 44 \Y_LATCH_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 45 \Y_ENABLE_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 46 \A_LATCH_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 47 \A_ENABLE_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 48 \A_CLOCK_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 49 \D_CLOCK_0__io
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 50 \clk_if_0__io
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:289"
  wire width 7 \i2c_target_address
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 1 \i2c_target_start
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 8 \i2c_target_data_o
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 1 \i2c_target_read
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:295"
  wire width 8 \i2c_target_data_i
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:294"
  wire width 1 \i2c_target_write
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 \i2c_target_ack_o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \i2c_target_rst
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \i2c_target_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \i2c_target_i2c_0__scl__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \i2c_target_i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \i2c_target_i2c_0__sda__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \i2c_target_i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \i2c_target_i2c_0__scl__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \i2c_target_i2c_0__sda__i
  cell \top.i2c_target \i2c_target
    connect \address \i2c_target_address
    connect \start \i2c_target_start
    connect \data_o \i2c_target_data_o
    connect \read \i2c_target_read
    connect \data_i \i2c_target_data_i
    connect \write \i2c_target_write
    connect \ack_o \i2c_target_ack_o
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \i2c_0__scl__o \i2c_target_i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_target_i2c_0__scl__oe
    connect \i2c_0__sda__o \i2c_target_i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_target_i2c_0__sda__oe
    connect \i2c_0__scl__i \i2c_target_i2c_0__scl__i
    connect \i2c_0__sda__i \i2c_target_i2c_0__sda__i
  end
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:170"
  wire width 1 \registers_$signal
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:426"
  wire width 2 \registers_$signal$1
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:427"
  wire width 8 \registers_$signal$2
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:428"
  wire width 8 \registers_$signal$3
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:429"
  wire width 8 \registers_$signal$4
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:430"
  wire width 8 \registers_$signal$5
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:432"
  wire width 8 \registers_$signal$6
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:433"
  wire width 8 \registers_$signal$7
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:435"
  wire width 8 \registers_$signal$8
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:437"
  wire width 8 \registers_$signal$9
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:438"
  wire width 8 \registers_$signal$10
  attribute \src "/Users/isabelburgos/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:440"
  wire width 8 \registers_$signal$11
  cell \top.registers \registers
    connect \start \i2c_target_start
    connect \data_o \i2c_target_data_o
    connect \read \i2c_target_read
    connect \data_i \i2c_target_data_i
    connect \write \i2c_target_write
    connect \ack_o \i2c_target_ack_o
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect $signal \registers_$signal
    connect $signal$1 \registers_$signal$1
    connect $signal$2 \registers_$signal$2
    connect $signal$3 \registers_$signal$3
    connect $signal$4 \registers_$signal$4
    connect $signal$5 \registers_$signal$5
    connect $signal$6 \registers_$signal$6
    connect $signal$7 \registers_$signal$7
    connect $signal$8 \registers_$signal$8
    connect $signal$9 \registers_$signal$9
    connect $signal$10 \registers_$signal$10
    connect $signal$11 \registers_$signal$11
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 4 \fx2_crossbar_fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 2 \fx2_crossbar_fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 \fx2_crossbar_fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 \fx2_crossbar_fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 8 \fx2_crossbar_fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \fx2_crossbar_fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fx2_crossbar_w_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:84"
  wire width 8 \fx2_crossbar_w_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:86"
  wire width 1 \fx2_crossbar_w_en
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 8 \fx2_crossbar_r_data
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:90"
  wire width 1 \fx2_crossbar_r_rdy
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/lib/fifo.py:91"
  wire width 1 \fx2_crossbar_r_en
  cell \top.fx2_crossbar \fx2_crossbar
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect $signal \registers_$signal
    connect \fx2_0__flag__i_clk \fx2_crossbar_fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_crossbar_fx2_0__flag__i1
    connect \fx2_0__fifoadr__o_clk \fx2_crossbar_fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_crossbar_fx2_0__fifoadr__o
    connect \fx2_0__fd__o_clk \fx2_crossbar_fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_crossbar_fx2_0__fd__oe
    connect \fx2_0__fd__o0 \fx2_crossbar_fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_crossbar_fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_crossbar_fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_crossbar_fx2_0__fd__i1
    connect \fx2_0__sloe__o_clk \fx2_crossbar_fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_crossbar_fx2_0__sloe__o
    connect \fx2_0__slrd__o_clk \fx2_crossbar_fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_crossbar_fx2_0__slrd__o
    connect \fx2_0__slwr__o_clk \fx2_crossbar_fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_crossbar_fx2_0__slwr__o
    connect \fx2_0__pktend__o_clk \fx2_crossbar_fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_crossbar_fx2_0__pktend__o
    connect \w_rdy \fx2_crossbar_w_rdy
    connect \w_data \fx2_crossbar_w_data
    connect \w_en \fx2_crossbar_w_en
    connect \r_data \fx2_crossbar_r_data
    connect \r_rdy \fx2_crossbar_r_rdy
    connect \r_en \fx2_crossbar_r_en
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_6__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_6__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_6__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_6__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_a_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_0__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_0__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_0__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_0__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_1__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_1__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_1__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_1__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_2__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_2__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_2__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_2__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_3__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_3__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_3__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_3__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_4__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_4__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_4__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_4__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_5__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_5__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_5__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_5__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_7__io__oe
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_7__io__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_7__io__i
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_port_b_7__oe__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_X_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_A_LATCH_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \multiplexer_D_CLOCK_0__o
  cell \top.multiplexer \multiplexer
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect $signal \registers_$signal
    connect $signal$1 \registers_$signal$1
    connect $signal$2 \registers_$signal$2
    connect $signal$3 \registers_$signal$3
    connect $signal$4 \registers_$signal$4
    connect $signal$5 \registers_$signal$5
    connect $signal$6 \registers_$signal$6
    connect $signal$7 \registers_$signal$7
    connect $signal$8 \registers_$signal$8
    connect $signal$9 \registers_$signal$9
    connect $signal$10 \registers_$signal$10
    connect $signal$11 \registers_$signal$11
    connect \w_rdy \fx2_crossbar_w_rdy
    connect \w_data \fx2_crossbar_w_data
    connect \w_en \fx2_crossbar_w_en
    connect \r_data \fx2_crossbar_r_data
    connect \r_rdy \fx2_crossbar_r_rdy
    connect \r_en \fx2_crossbar_r_en
    connect \port_a_0__io__oe \multiplexer_port_a_0__io__oe
    connect \port_a_0__io__o \multiplexer_port_a_0__io__o
    connect \port_a_0__io__i \multiplexer_port_a_0__io__i
    connect \port_a_0__oe__o \multiplexer_port_a_0__oe__o
    connect \port_a_1__io__oe \multiplexer_port_a_1__io__oe
    connect \port_a_1__io__o \multiplexer_port_a_1__io__o
    connect \port_a_1__io__i \multiplexer_port_a_1__io__i
    connect \port_a_1__oe__o \multiplexer_port_a_1__oe__o
    connect \port_a_2__io__oe \multiplexer_port_a_2__io__oe
    connect \port_a_2__io__o \multiplexer_port_a_2__io__o
    connect \port_a_2__io__i \multiplexer_port_a_2__io__i
    connect \port_a_2__oe__o \multiplexer_port_a_2__oe__o
    connect \port_a_3__io__oe \multiplexer_port_a_3__io__oe
    connect \port_a_3__io__o \multiplexer_port_a_3__io__o
    connect \port_a_3__io__i \multiplexer_port_a_3__io__i
    connect \port_a_3__oe__o \multiplexer_port_a_3__oe__o
    connect \port_a_4__io__oe \multiplexer_port_a_4__io__oe
    connect \port_a_4__io__o \multiplexer_port_a_4__io__o
    connect \port_a_4__io__i \multiplexer_port_a_4__io__i
    connect \port_a_4__oe__o \multiplexer_port_a_4__oe__o
    connect \port_a_5__io__oe \multiplexer_port_a_5__io__oe
    connect \port_a_5__io__o \multiplexer_port_a_5__io__o
    connect \port_a_5__io__i \multiplexer_port_a_5__io__i
    connect \port_a_5__oe__o \multiplexer_port_a_5__oe__o
    connect \port_a_6__io__oe \multiplexer_port_a_6__io__oe
    connect \port_a_6__io__o \multiplexer_port_a_6__io__o
    connect \port_a_6__io__i \multiplexer_port_a_6__io__i
    connect \port_a_6__oe__o \multiplexer_port_a_6__oe__o
    connect \port_a_7__io__oe \multiplexer_port_a_7__io__oe
    connect \port_a_7__io__o \multiplexer_port_a_7__io__o
    connect \port_a_7__io__i \multiplexer_port_a_7__io__i
    connect \port_a_7__oe__o \multiplexer_port_a_7__oe__o
    connect \port_b_0__io__oe \multiplexer_port_b_0__io__oe
    connect \port_b_0__io__o \multiplexer_port_b_0__io__o
    connect \port_b_0__io__i \multiplexer_port_b_0__io__i
    connect \port_b_0__oe__o \multiplexer_port_b_0__oe__o
    connect \port_b_1__io__oe \multiplexer_port_b_1__io__oe
    connect \port_b_1__io__o \multiplexer_port_b_1__io__o
    connect \port_b_1__io__i \multiplexer_port_b_1__io__i
    connect \port_b_1__oe__o \multiplexer_port_b_1__oe__o
    connect \port_b_2__io__oe \multiplexer_port_b_2__io__oe
    connect \port_b_2__io__o \multiplexer_port_b_2__io__o
    connect \port_b_2__io__i \multiplexer_port_b_2__io__i
    connect \port_b_2__oe__o \multiplexer_port_b_2__oe__o
    connect \port_b_3__io__oe \multiplexer_port_b_3__io__oe
    connect \port_b_3__io__o \multiplexer_port_b_3__io__o
    connect \port_b_3__io__i \multiplexer_port_b_3__io__i
    connect \port_b_3__oe__o \multiplexer_port_b_3__oe__o
    connect \port_b_4__io__oe \multiplexer_port_b_4__io__oe
    connect \port_b_4__io__o \multiplexer_port_b_4__io__o
    connect \port_b_4__io__i \multiplexer_port_b_4__io__i
    connect \port_b_4__oe__o \multiplexer_port_b_4__oe__o
    connect \port_b_5__io__oe \multiplexer_port_b_5__io__oe
    connect \port_b_5__io__o \multiplexer_port_b_5__io__o
    connect \port_b_5__io__i \multiplexer_port_b_5__io__i
    connect \port_b_5__oe__o \multiplexer_port_b_5__oe__o
    connect \port_b_7__io__oe \multiplexer_port_b_7__io__oe
    connect \port_b_7__io__o \multiplexer_port_b_7__io__o
    connect \port_b_7__io__i \multiplexer_port_b_7__io__i
    connect \port_b_7__oe__o \multiplexer_port_b_7__oe__o
    connect \X_LATCH_0__o \multiplexer_X_LATCH_0__o
    connect \X_ENABLE_0__o \multiplexer_X_ENABLE_0__o
    connect \Y_LATCH_0__o \multiplexer_Y_LATCH_0__o
    connect \Y_ENABLE_0__o \multiplexer_Y_ENABLE_0__o
    connect \A_LATCH_0__o \multiplexer_A_LATCH_0__o
    connect \A_ENABLE_0__o \multiplexer_A_ENABLE_0__o
    connect \A_CLOCK_0__o \multiplexer_A_CLOCK_0__o
    connect \D_CLOCK_0__o \multiplexer_D_CLOCK_0__o
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \cd_sync_clk_if_0__i
  cell \top.cd_sync \cd_sync
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \clk_if_0__i \cd_sync_clk_if_0__i
  end
  cell \top.pin_unused_0 \pin_unused_0
    connect \unused_0__io \unused_0__io
  end
  cell \top.pin_i2c_0__scl \pin_i2c_0__scl
    connect \i2c_0__scl__o \i2c_target_i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_target_i2c_0__scl__oe
    connect \i2c_0__scl__i \i2c_target_i2c_0__scl__i
    connect \i2c_0__scl__io \i2c_0__scl__io
  end
  cell \top.pin_i2c_0__sda \pin_i2c_0__sda
    connect \i2c_0__sda__o \i2c_target_i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_target_i2c_0__sda__oe
    connect \i2c_0__sda__i \i2c_target_i2c_0__sda__i
    connect \i2c_0__sda__io \i2c_0__sda__io
  end
  cell \top.pin_fx2_0__sloe \pin_fx2_0__sloe
    connect \fx2_0__sloe__o_clk \fx2_crossbar_fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_crossbar_fx2_0__sloe__o
    connect \fx2_0__sloe__io \fx2_0__sloe__io
  end
  cell \top.pin_fx2_0__slrd \pin_fx2_0__slrd
    connect \fx2_0__slrd__o_clk \fx2_crossbar_fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_crossbar_fx2_0__slrd__o
    connect \fx2_0__slrd__io \fx2_0__slrd__io
  end
  cell \top.pin_fx2_0__slwr \pin_fx2_0__slwr
    connect \fx2_0__slwr__o_clk \fx2_crossbar_fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_crossbar_fx2_0__slwr__o
    connect \fx2_0__slwr__io \fx2_0__slwr__io
  end
  cell \top.pin_fx2_0__pktend \pin_fx2_0__pktend
    connect \fx2_0__pktend__o_clk \fx2_crossbar_fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_crossbar_fx2_0__pktend__o
    connect \fx2_0__pktend__io \fx2_0__pktend__io
  end
  cell \top.pin_fx2_0__fifoadr \pin_fx2_0__fifoadr
    connect \fx2_0__fifoadr__o_clk \fx2_crossbar_fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_crossbar_fx2_0__fifoadr__o
    connect \fx2_0__fifoadr__io \fx2_0__fifoadr__io
  end
  cell \top.pin_fx2_0__flag \pin_fx2_0__flag
    connect \fx2_0__flag__i_clk \fx2_crossbar_fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_crossbar_fx2_0__flag__i1
    connect \fx2_0__flag__io \fx2_0__flag__io
  end
  cell \top.pin_fx2_0__fd \pin_fx2_0__fd
    connect \fx2_0__fd__o_clk \fx2_crossbar_fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_crossbar_fx2_0__fd__oe
    connect \fx2_0__fd__o0 \fx2_crossbar_fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_crossbar_fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_crossbar_fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_crossbar_fx2_0__fd__i1
    connect \fx2_0__fd__io \fx2_0__fd__io
  end
  cell \top.pin_port_a_0__io \pin_port_a_0__io
    connect \port_a_0__io__oe \multiplexer_port_a_0__io__oe
    connect \port_a_0__io__o \multiplexer_port_a_0__io__o
    connect \port_a_0__io__i \multiplexer_port_a_0__io__i
    connect \port_a_0__io__io \port_a_0__io__io
  end
  cell \top.pin_port_a_0__oe \pin_port_a_0__oe
    connect \port_a_0__oe__o \multiplexer_port_a_0__oe__o
    connect \port_a_0__oe__io \port_a_0__oe__io
  end
  cell \top.pin_port_a_1__io \pin_port_a_1__io
    connect \port_a_1__io__oe \multiplexer_port_a_1__io__oe
    connect \port_a_1__io__o \multiplexer_port_a_1__io__o
    connect \port_a_1__io__i \multiplexer_port_a_1__io__i
    connect \port_a_1__io__io \port_a_1__io__io
  end
  cell \top.pin_port_a_1__oe \pin_port_a_1__oe
    connect \port_a_1__oe__o \multiplexer_port_a_1__oe__o
    connect \port_a_1__oe__io \port_a_1__oe__io
  end
  cell \top.pin_port_a_2__io \pin_port_a_2__io
    connect \port_a_2__io__oe \multiplexer_port_a_2__io__oe
    connect \port_a_2__io__o \multiplexer_port_a_2__io__o
    connect \port_a_2__io__i \multiplexer_port_a_2__io__i
    connect \port_a_2__io__io \port_a_2__io__io
  end
  cell \top.pin_port_a_2__oe \pin_port_a_2__oe
    connect \port_a_2__oe__o \multiplexer_port_a_2__oe__o
    connect \port_a_2__oe__io \port_a_2__oe__io
  end
  cell \top.pin_port_a_3__io \pin_port_a_3__io
    connect \port_a_3__io__oe \multiplexer_port_a_3__io__oe
    connect \port_a_3__io__o \multiplexer_port_a_3__io__o
    connect \port_a_3__io__i \multiplexer_port_a_3__io__i
    connect \port_a_3__io__io \port_a_3__io__io
  end
  cell \top.pin_port_a_3__oe \pin_port_a_3__oe
    connect \port_a_3__oe__o \multiplexer_port_a_3__oe__o
    connect \port_a_3__oe__io \port_a_3__oe__io
  end
  cell \top.pin_port_a_4__io \pin_port_a_4__io
    connect \port_a_4__io__oe \multiplexer_port_a_4__io__oe
    connect \port_a_4__io__o \multiplexer_port_a_4__io__o
    connect \port_a_4__io__i \multiplexer_port_a_4__io__i
    connect \port_a_4__io__io \port_a_4__io__io
  end
  cell \top.pin_port_a_4__oe \pin_port_a_4__oe
    connect \port_a_4__oe__o \multiplexer_port_a_4__oe__o
    connect \port_a_4__oe__io \port_a_4__oe__io
  end
  cell \top.pin_port_a_5__io \pin_port_a_5__io
    connect \port_a_5__io__oe \multiplexer_port_a_5__io__oe
    connect \port_a_5__io__o \multiplexer_port_a_5__io__o
    connect \port_a_5__io__i \multiplexer_port_a_5__io__i
    connect \port_a_5__io__io \port_a_5__io__io
  end
  cell \top.pin_port_a_5__oe \pin_port_a_5__oe
    connect \port_a_5__oe__o \multiplexer_port_a_5__oe__o
    connect \port_a_5__oe__io \port_a_5__oe__io
  end
  cell \top.pin_port_a_6__io \pin_port_a_6__io
    connect \port_a_6__io__oe \multiplexer_port_a_6__io__oe
    connect \port_a_6__io__o \multiplexer_port_a_6__io__o
    connect \port_a_6__io__i \multiplexer_port_a_6__io__i
    connect \port_a_6__io__io \port_a_6__io__io
  end
  cell \top.pin_port_a_6__oe \pin_port_a_6__oe
    connect \port_a_6__oe__o \multiplexer_port_a_6__oe__o
    connect \port_a_6__oe__io \port_a_6__oe__io
  end
  cell \top.pin_port_a_7__io \pin_port_a_7__io
    connect \port_a_7__io__oe \multiplexer_port_a_7__io__oe
    connect \port_a_7__io__o \multiplexer_port_a_7__io__o
    connect \port_a_7__io__i \multiplexer_port_a_7__io__i
    connect \port_a_7__io__io \port_a_7__io__io
  end
  cell \top.pin_port_a_7__oe \pin_port_a_7__oe
    connect \port_a_7__oe__o \multiplexer_port_a_7__oe__o
    connect \port_a_7__oe__io \port_a_7__oe__io
  end
  cell \top.pin_port_b_0__io \pin_port_b_0__io
    connect \port_b_0__io__oe \multiplexer_port_b_0__io__oe
    connect \port_b_0__io__o \multiplexer_port_b_0__io__o
    connect \port_b_0__io__i \multiplexer_port_b_0__io__i
    connect \port_b_0__io__io \port_b_0__io__io
  end
  cell \top.pin_port_b_0__oe \pin_port_b_0__oe
    connect \port_b_0__oe__o \multiplexer_port_b_0__oe__o
    connect \port_b_0__oe__io \port_b_0__oe__io
  end
  cell \top.pin_port_b_1__io \pin_port_b_1__io
    connect \port_b_1__io__oe \multiplexer_port_b_1__io__oe
    connect \port_b_1__io__o \multiplexer_port_b_1__io__o
    connect \port_b_1__io__i \multiplexer_port_b_1__io__i
    connect \port_b_1__io__io \port_b_1__io__io
  end
  cell \top.pin_port_b_1__oe \pin_port_b_1__oe
    connect \port_b_1__oe__o \multiplexer_port_b_1__oe__o
    connect \port_b_1__oe__io \port_b_1__oe__io
  end
  cell \top.pin_port_b_2__io \pin_port_b_2__io
    connect \port_b_2__io__oe \multiplexer_port_b_2__io__oe
    connect \port_b_2__io__o \multiplexer_port_b_2__io__o
    connect \port_b_2__io__i \multiplexer_port_b_2__io__i
    connect \port_b_2__io__io \port_b_2__io__io
  end
  cell \top.pin_port_b_2__oe \pin_port_b_2__oe
    connect \port_b_2__oe__o \multiplexer_port_b_2__oe__o
    connect \port_b_2__oe__io \port_b_2__oe__io
  end
  cell \top.pin_port_b_3__io \pin_port_b_3__io
    connect \port_b_3__io__oe \multiplexer_port_b_3__io__oe
    connect \port_b_3__io__o \multiplexer_port_b_3__io__o
    connect \port_b_3__io__i \multiplexer_port_b_3__io__i
    connect \port_b_3__io__io \port_b_3__io__io
  end
  cell \top.pin_port_b_3__oe \pin_port_b_3__oe
    connect \port_b_3__oe__o \multiplexer_port_b_3__oe__o
    connect \port_b_3__oe__io \port_b_3__oe__io
  end
  cell \top.pin_port_b_4__io \pin_port_b_4__io
    connect \port_b_4__io__oe \multiplexer_port_b_4__io__oe
    connect \port_b_4__io__o \multiplexer_port_b_4__io__o
    connect \port_b_4__io__i \multiplexer_port_b_4__io__i
    connect \port_b_4__io__io \port_b_4__io__io
  end
  cell \top.pin_port_b_4__oe \pin_port_b_4__oe
    connect \port_b_4__oe__o \multiplexer_port_b_4__oe__o
    connect \port_b_4__oe__io \port_b_4__oe__io
  end
  cell \top.pin_port_b_5__io \pin_port_b_5__io
    connect \port_b_5__io__oe \multiplexer_port_b_5__io__oe
    connect \port_b_5__io__o \multiplexer_port_b_5__io__o
    connect \port_b_5__io__i \multiplexer_port_b_5__io__i
    connect \port_b_5__io__io \port_b_5__io__io
  end
  cell \top.pin_port_b_5__oe \pin_port_b_5__oe
    connect \port_b_5__oe__o \multiplexer_port_b_5__oe__o
    connect \port_b_5__oe__io \port_b_5__oe__io
  end
  cell \top.pin_port_b_7__io \pin_port_b_7__io
    connect \port_b_7__io__oe \multiplexer_port_b_7__io__oe
    connect \port_b_7__io__o \multiplexer_port_b_7__io__o
    connect \port_b_7__io__i \multiplexer_port_b_7__io__i
    connect \port_b_7__io__io \port_b_7__io__io
  end
  cell \top.pin_port_b_7__oe \pin_port_b_7__oe
    connect \port_b_7__oe__o \multiplexer_port_b_7__oe__o
    connect \port_b_7__oe__io \port_b_7__oe__io
  end
  cell \top.pin_port_b_6__io \pin_port_b_6__io
    connect \port_b_6__io__io \port_b_6__io__io
  end
  attribute \src "/Users/isabelburgos/.local/pipx/venvs/glasgow/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \pin_port_b_6__oe_port_b_6__oe__o
  cell \top.pin_port_b_6__oe \pin_port_b_6__oe
    connect \port_b_6__oe__o \pin_port_b_6__oe_port_b_6__oe__o
    connect \port_b_6__oe__io \port_b_6__oe__io
  end
  cell \top.pin_X_LATCH_0 \pin_X_LATCH_0
    connect \X_LATCH_0__o \multiplexer_X_LATCH_0__o
    connect \X_LATCH_0__io \X_LATCH_0__io
  end
  cell \top.pin_X_ENABLE_0 \pin_X_ENABLE_0
    connect \X_ENABLE_0__o \multiplexer_X_ENABLE_0__o
    connect \X_ENABLE_0__io \X_ENABLE_0__io
  end
  cell \top.pin_Y_LATCH_0 \pin_Y_LATCH_0
    connect \Y_LATCH_0__o \multiplexer_Y_LATCH_0__o
    connect \Y_LATCH_0__io \Y_LATCH_0__io
  end
  cell \top.pin_Y_ENABLE_0 \pin_Y_ENABLE_0
    connect \Y_ENABLE_0__o \multiplexer_Y_ENABLE_0__o
    connect \Y_ENABLE_0__io \Y_ENABLE_0__io
  end
  cell \top.pin_A_LATCH_0 \pin_A_LATCH_0
    connect \A_LATCH_0__o \multiplexer_A_LATCH_0__o
    connect \A_LATCH_0__io \A_LATCH_0__io
  end
  cell \top.pin_A_ENABLE_0 \pin_A_ENABLE_0
    connect \A_ENABLE_0__o \multiplexer_A_ENABLE_0__o
    connect \A_ENABLE_0__io \A_ENABLE_0__io
  end
  cell \top.pin_A_CLOCK_0 \pin_A_CLOCK_0
    connect \A_CLOCK_0__o \multiplexer_A_CLOCK_0__o
    connect \A_CLOCK_0__io \A_CLOCK_0__io
  end
  cell \top.pin_D_CLOCK_0 \pin_D_CLOCK_0
    connect \D_CLOCK_0__o \multiplexer_D_CLOCK_0__o
    connect \D_CLOCK_0__io \D_CLOCK_0__io
  end
  cell \top.pin_clk_if_0 \pin_clk_if_0
    connect \clk_if_0__i \cd_sync_clk_if_0__i
    connect \clk_if_0__io \clk_if_0__io
  end
  process $group_0
    assign \i2c_target_address 7'0000000
    assign \i2c_target_address 7'0001000
  end
  process $group_1
    assign \pin_port_b_6__oe_port_b_6__oe__o 1'0
    assign \pin_port_b_6__oe_port_b_6__oe__o 1'0
  end
end
