{
  "Top": "testMin",
  "RtlTop": "testMin",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "interface parseEvents {{s_axilite positionBoolean0mode} {register positionBoolean1} {port positionBooleanTextRequiredreturn}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequireddata}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequiredeventSlice}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label3 {{tripcount positionBooleanCmd} {min 12} {max 16}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label4 {{tripcount positionBooleanCmd} {min 4} {max 8}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label5 {{tripcount positionBooleanCmd} {min 5} {max 5}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label0 {{tripcount positionBooleanCmd} {min 10} {max 13}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label1 {{tripcount positionBooleanCmd} {min 3} {max 6}} {}",
      "loop_tripcount FastDetectorisFeature\/FastDetectorisFeature_label2 {{tripcount positionBooleanCmd} {min 4} {max 4}} {}",
      "array_reshape min\/label1\/label1 {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 1}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "testMin",
    "Version": "1.0",
    "DisplayName": "Testmin",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/fast_detector.cpp"],
    "Vhdl": [
      "impl\/vhdl\/min.vhd",
      "impl\/vhdl\/testMin.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/min.v",
      "impl\/verilog\/testMin.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "20"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inArr_V": {
      "type": "data",
      "dir": "in",
      "width": "320",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "20",
          "Bits": "320"
        }}
    },
    "index_V": {
      "type": "data",
      "dir": "out",
      "width": "5",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "5"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "20"
    },
    "inArr_V": {
      "dir": "in",
      "width": "320"
    },
    "index_V": {
      "dir": "out",
      "width": "5"
    },
    "index_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "20"
    },
    "inArr_V": {
      "interfaceRef": "inArr_V",
      "dir": "in",
      "dataWidth": "320",
      "handshakeRef": "ap_none"
    },
    "index_V": {
      "interfaceRef": "index_V",
      "dir": "out",
      "dataWidth": "5",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "6"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "testMin",
      "Instances": [{
          "ModuleName": "min",
          "InstanceName": "grp_min_fu_31"
        }]
    },
    "Metrics": {
      "min": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.74"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "1253",
          "LUT": "890",
          "DSP48E": "0"
        }
      },
      "testMin": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.74"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "1260",
          "LUT": "931",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-19 11:28:54 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
