Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 07:21:37 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CLOCK_r_REG311_S43
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cr1sw1/add_4071/CLOCK_r_REG72_S4
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLOCK_r_REG311_S43/CK (DFFR_X2)                         0.00       0.00 r
  CLOCK_r_REG311_S43/Q (DFFR_X2)                          0.14       0.14 r
  U22734/Z (MUX2_X1)                                      0.11       0.25 r
  U21432/ZN (NAND3_X1)                                    0.05       0.30 f
  U21434/ZN (NAND2_X1)                                    0.03       0.33 r
  U19310/ZN (XNOR2_X1)                                    0.06       0.39 r
  U12115/ZN (XNOR2_X1)                                    0.07       0.47 r
  U21465/S (FA_X1)                                        0.13       0.59 f
  U14489/ZN (OAI22_X1)                                    0.06       0.66 r
  U26387/ZN (XNOR2_X1)                                    0.07       0.73 r
  U12739/Z (XOR2_X1)                                      0.08       0.82 r
  U21495/ZN (INV_X1)                                      0.03       0.85 f
  U21717/ZN (XNOR2_X1)                                    0.06       0.91 f
  U19265/ZN (XNOR2_X1)                                    0.06       0.96 f
  U12241/ZN (XNOR2_X1)                                    0.07       1.03 f
  DP/MULT_cr1sw1/add_4071/B[17] (iir_filter_DW01_add_9)
                                                          0.00       1.03 f
  DP/MULT_cr1sw1/add_4071/U502/ZN (NOR2_X1)               0.04       1.08 r
  DP/MULT_cr1sw1/add_4071/U551/ZN (OAI21_X1)              0.03       1.11 f
  DP/MULT_cr1sw1/add_4071/U550/ZN (AOI21_X1)              0.04       1.15 r
  DP/MULT_cr1sw1/add_4071/U671/ZN (OAI21_X1)              0.04       1.19 f
  DP/MULT_cr1sw1/add_4071/U432/ZN (AOI21_X1)              0.05       1.24 r
  DP/MULT_cr1sw1/add_4071/CLOCK_r_REG72_S4/D (DFFS_X2)
                                                          0.01       1.25 r
  data arrival time                                                  1.25

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cr1sw1/add_4071/CLOCK_r_REG72_S4/CK (DFFS_X2)
                                                          0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


1
