Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting External port : my_keypad_0_S_pin 
Deleting Internal port my_keypad_0:S 
Deleting External port : my_keypad_0_R_pin 
Deleting Internal port my_keypad_0:R 
my_keypad_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   my_keypad_0_R_pin
   my_keypad_0_S_pin
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Assigned Driver my_keypad 1.00.a for instance my_keypad_0
my_keypad_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_keypad_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_keypad_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_keypad_0 port S external with net as port name
Instance my_keypad_0 port S connector undefined, using my_keypad_0_S
Make instance my_keypad_0 port R external with net as port name
Instance my_keypad_0 port R connector undefined, using my_keypad_0_R
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) leds	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84038000-0x840381ff) my_motor_0	plb_v46_0
  (0xc6800000-0xc680ffff) my_keypad_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Dec 14 11:01:20 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 8 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_speaker_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_motor_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 20 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 44 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 54
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 64 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 76
- Copying cache implementation netlist
IPNAME:my_speaker INSTANCE:my_speaker_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 83 - Copying cache implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 92 -
Copying cache implementation netlist
IPNAME:my_motor INSTANCE:my_motor_0 - E:\uni\4\SE\Practica5\Practica2.mhs line
104 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - E:\uni\4\SE\Practica5\Practica2.mhs line 76 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/Practica2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:02:41 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 8 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_speaker_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_motor_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 29 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 55
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 65 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 77
- Copying cache implementation netlist
IPNAME:my_speaker INSTANCE:my_speaker_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 84 - Copying cache implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 93 -
Copying cache implementation netlist
IPNAME:my_motor INSTANCE:my_motor_0 - E:\uni\4\SE\Practica5\Practica2.mhs line
105 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_speaker_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 93 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_motor_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_keypad_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 114 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Practica2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: E:/uni/4/SE/Practica5/implementation/fpga.flw 
Using Option File(s): 
 E:/uni/4/SE/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"E:/uni/4/SE/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
E:/uni/4/SE/Practica5/implementation/Practica2.ngc -uc Practica2.ucf
Practica2.ngd

Reading NGO file "E:/uni/4/SE/Practica5/implementation/Practica2.ngc" ...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"
...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_speaker_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_motor_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_keypad_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f9a735e2) REAL time: 8 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 44 IOs, 28 are locked
   and 16 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f9a735e2) REAL time: 8 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f9a735e2) REAL time: 8 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:7a620350) REAL time: 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7a620350) REAL time: 8 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:92fac3ed) REAL time: 8 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:92fac3ed) REAL time: 8 secs 

Phase 8.4  Local Placement Optimization
.................................
.................
Phase 8.4  Local Placement Optimization (Checksum:92fac3ed) REAL time: 13 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:92fac3ed) REAL time: 13 secs 

Phase 10.8  Global Placement
...................................
..................
.............
.......................................................................................................
.....................................
............................................
Phase 10.8  Global Placement (Checksum:d1a58072) REAL time: 24 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:d1a58072) REAL time: 24 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d1a58072) REAL time: 24 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:826bb476) REAL time: 41 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:826bb476) REAL time: 41 secs 

Total REAL time to Placer completion: 41 secs 
Total CPU  time to Placer completion: 41 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         2,095 out of  15,360   13
  Number of 4 input LUTs:             3,208 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,433 out of   7,680   31
    Number of Slices containing only related logic:   2,433 out of   2,433 100
    Number of Slices containing unrelated logic:          0 out of   2,433   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,360 out of  15,360   21
    Number used as logic:             2,724
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 44 out of     173   25
    IOB Flip Flops:                      20
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  4527 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  44 out of 173    25
      Number of LOCed IOBs                  28 out of 44     63

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2433 out of 7680   31
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18228 unrouted;      REAL time: 5 secs 

Phase  2  : 15863 unrouted;      REAL time: 6 secs 

Phase  3  : 4730 unrouted;      REAL time: 8 secs 

Phase  4  : 5149 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 51 secs 
WARNING:Route:455 - CLK Net:my_motor_0/my_motor_0/USER_LOGIC_I/divisor_frec/co may have excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1953 |  0.448     |  1.063      |
+---------------------+--------------+------+------+------------+-------------+
|my_keypad_0/my_keypa |              |      |      |            |             |
|d_0/USER_LOGIC_I/rel |              |      |      |            |             |
|                oj12 |      BUFGMUX4| No   |   24 |  0.242     |  0.878      |
+---------------------+--------------+------+------+------------+-------------+
|my_motor_0/my_motor_ |              |      |      |            |             |
|0/USER_LOGIC_I/divis |              |      |      |            |             |
|          or_frec/co |         Local|      |    5 |  0.000     |  1.900      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    12.080ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.478ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.330ns|     N/A|           0
  keypad_0/my_keypad_0/USER_LOGIC_I/reloj12 | HOLD        |     0.850ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     2.053ns|     N/A|           0
  motor_0/my_motor_0/USER_LOGIC_I/divisor_f | HOLD        |     0.818ns|            |       0|           0
  rec/co                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 51 secs 

Peak Memory Usage:  4497 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Practica2.twx
Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Dec 14 11:07:15 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 3 secs 


xflow done!
touch __xps/Practica2_routed
xilperl E:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Tue Dec 14 11:07:18 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:07:37 2021
 make -f Practica2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Practica2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/Practica2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 8 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp Practica2.xmp -report SDK\SDK_Export\hw/Practica2.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing my_speaker_0.jpg.....
Rasterizing my_lcd_0.jpg.....
Rasterizing my_motor_0.jpg.....
Rasterizing my_keypad_0.jpg.....
Rasterizing Practica2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:07:57 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:13:41 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:16:36 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:17:54 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:22:06 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:24:30 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:31:23 2021
 make -f Practica2.make init_bram started...
make: No se hace nada para `init_bram'.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:34:23 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:36:47 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:37:37 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:48:13 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:50:43 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 11:51:16 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) my_motor_0	plb_v46_0
  (0x84018000-0x8401ffff) my_keypad_0	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_speaker_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: my_speaker, INSTANCE:my_speaker_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_speaker_v1_00_a\data\my_speaker_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_motor, INSTANCE:my_motor_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_motor_v1_00_a\data\my_motor_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: my_keypad, INSTANCE:my_keypad_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_keypad_v1_00_a\data\my_keypad_v2_1_0.mpd line
   29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Assigned Driver my_multiple_periferic 1.00.a for instance my_multiple_periferic_0
my_multiple_periferic_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Deleting External port : sonido_pin 
Deleting Internal port my_speaker_0:sonido 
my_speaker_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   sonido_pin
Deleting External port : control_motor_pin 
Deleting Internal port my_motor_0:control_motor 
my_motor_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   control_motor_pin
Deleting External port : lcd_rw_pin 
Deleting Internal port my_lcd_0:rw 
Deleting External port : lcd_rs_pin 
Deleting Internal port my_lcd_0:rs 
Deleting External port : lcd_e_pin 
Deleting Internal port my_lcd_0:e 
Deleting External port : lcd_data_pin 
Deleting Internal port my_lcd_0:lcd_data 
my_lcd_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_data_pin
   lcd_e_pin
   lcd_rs_pin
   lcd_rw_pin
Deleting External port : my_keypad_0_S_pin 
Deleting Internal port my_keypad_0:S 
Deleting External port : my_keypad_0_R_pin 
Deleting Internal port my_keypad_0:R 
my_keypad_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   my_keypad_0_R_pin
   my_keypad_0_S_pin
Assigned Driver my_lcd 1.00.a for instance my_lcd_0
my_lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_lcd_0 port rw external with net as port name
Instance my_lcd_0 port rw connector undefined, using my_lcd_0_rw
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_lcd_0 port rs external with net as port name
Instance my_lcd_0 port rs connector undefined, using my_lcd_0_rs
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_lcd_0 port e external with net as port name
Instance my_lcd_0 port e connector undefined, using my_lcd_0_e
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_lcd_0 port lcd_data external with net as port name
Instance my_lcd_0 port lcd_data connector undefined, using my_lcd_0_lcd_data
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_multiple_periferic_0 port sonido external with net as port name
Instance my_multiple_periferic_0 port sonido connector undefined, using my_multiple_periferic_0_sonido
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_multiple_periferic_0 port S external with net as port name
Instance my_multiple_periferic_0 port S connector undefined, using my_multiple_periferic_0_S
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_multiple_periferic_0 port R external with net as port name
Instance my_multiple_periferic_0 port R connector undefined, using my_multiple_periferic_0_R
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Bad syntax in port name lcd_rs_pin 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Tue Dec 14 12:33:45 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84034000-0x840341ff) leds	plb_v46_0
  (0x84038000-0x840381ff) switches	plb_v46_0


WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any
   processor in the system. Check Bus Interface connections and address
   parameters. 


WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 29 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 55
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 65 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 77 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Trying to terminate Process...
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) leds	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) leds	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84014000-0x840141ff) leds	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_multiple_periferic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:my_lcd_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_lcd_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_lcd_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_lcd_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:my_multiple_periferic_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_multiple_periferic_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_lcd_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_lcd_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:my_multiple_periferic_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_multiple_periferic_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Dec 14 12:34:44 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 29 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 65 - Copying cache implementation
netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 96 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 45 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 55 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 77 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_multiple_periferic_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 190. Undefined symbol 'teclaDetect'.
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'reloj12'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. reloj12: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 192. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 192. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 193. Undefined symbol 'signalS'.  Should it be: 'signal S'?
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 193. signalS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 195. Undefined symbol 'KeyCode'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 195. KeyCode: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. Undefined symbol 'keyPressed'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. keyPressed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'reloj'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. reloj: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. = can not have such operands in this context.
ERROR:HDLParsers:808 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230. Undefined symbol 'motor_inic'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230. motor_inic: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 260. Undefined symbol 'KeyCode'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 260. KeyCode: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\uni\4\SE\Practica5\synthesis\Practica2_my_multiple_periferic_0_wrapper_xst
   .srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/Practica2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:38:22 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 29 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 55
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 65 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 77
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3312 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241. Undefined symbol 'motor_inic'.
ERROR:HDLParsers:1209 - "E:/uni/4/SE/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241. motor_inic: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\uni\4\SE\Practica5\synthesis\Practica2_my_multiple_periferic_0_wrapper_xst
   .srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/Practica2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:39:37 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 29 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 55
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 65 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 77
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 96 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Practica2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: E:/uni/4/SE/Practica5/implementation/fpga.flw 
Using Option File(s): 
 E:/uni/4/SE/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"E:/uni/4/SE/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
E:/uni/4/SE/Practica5/implementation/Practica2.ngc -uc Practica2.ucf
Practica2.ngd

Reading NGO file "E:/uni/4/SE/Practica5/implementation/Practica2.ngc" ...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"
...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.
ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:47ab5216) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 44 IOs, 28 are locked
   and 16 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:47ab5216) REAL time: 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:47ab5216) REAL time: 7 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:495f11c8) REAL time: 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:495f11c8) REAL time: 8 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:bbfb9185) REAL time: 8 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:bbfb9185) REAL time: 8 secs 

Phase 8.4  Local Placement Optimization
..................................
.....................
Phase 8.4  Local Placement Optimization (Checksum:bbfb9185) REAL time: 12 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:bbfb9185) REAL time: 12 secs 

Phase 10.8  Global Placement
.....................................
.................................
..........
..........................................................................
.......................
..............................
Phase 10.8  Global Placement (Checksum:1b66160c) REAL time: 21 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:1b66160c) REAL time: 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1b66160c) REAL time: 21 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:647b5dcf) REAL time: 37 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:647b5dcf) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 37 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,831 out of  15,360   11
  Number of 4 input LUTs:             3,041 out of  15,360   19
Logic Distribution:
  Number of occupied Slices:          2,203 out of   7,680   28
    Number of Slices containing only related logic:   2,203 out of   2,203 100
    Number of Slices containing unrelated logic:          0 out of   2,203   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,167 out of  15,360   20
    Number used as logic:             2,557
    Number used as a route-thru:        126
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 44 out of     173   25
    IOB Flip Flops:                      20
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.81

Peak Memory Usage:  4526 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   39 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  44 out of 173    25
      Number of LOCed IOBs                  28 out of 44     63

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2203 out of 7680   28
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17123 unrouted;      REAL time: 5 secs 

Phase  2  : 14956 unrouted;      REAL time: 6 secs 

Phase  3  : 4465 unrouted;      REAL time: 8 secs 

Phase  4  : 4860 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 26 secs 

Total REAL time to Router completion: 26 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1729 |  0.454     |  1.068      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   24 |  0.250     |  0.899      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.459ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.655ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.330ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.831ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 27 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  4480 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Practica2.twx
Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Dec 14 12:43:15 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 3 secs 


xflow done!
touch __xps/Practica2_routed
xilperl E:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Tue Dec 14 12:43:19 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:43:40 2021
 make -f Practica2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Practica2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/Practica2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp Practica2.xmp -report SDK\SDK_Export\hw/Practica2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing my_multiple_periferic_0.jpg.....
Rasterizing my_lcd_0.jpg.....
Rasterizing Practica2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:43:57 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:49:11 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:50:31 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:50:43 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:53:19 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:55:04 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 12:56:35 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 13:00:25 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Dec 14 13:04:53 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 29 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 55
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 65 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 77
- Copying cache implementation netlist
IPNAME:my_multiple_periferic INSTANCE:my_multiple_periferic_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 84 - Copying cache implementation
netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 96 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 96 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...

Total run time: 45.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Practica2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: E:/uni/4/SE/Practica5/implementation/fpga.flw 
Using Option File(s): 
 E:/uni/4/SE/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"E:/uni/4/SE/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
E:/uni/4/SE/Practica5/implementation/Practica2.ngc -uc Practica2.ucf
Practica2.ngd

Reading NGO file "E:/uni/4/SE/Practica5/implementation/Practica2.ngc" ...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"
...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.
ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7cb3193b) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 44 IOs, 28 are locked
   and 16 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:7cb3193b) REAL time: 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7cb3193b) REAL time: 7 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:96da1a03) REAL time: 7 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:96da1a03) REAL time: 7 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:246c6ae0) REAL time: 7 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:246c6ae0) REAL time: 8 secs 

Phase 8.4  Local Placement Optimization
................................
.....................
Phase 8.4  Local Placement Optimization (Checksum:246c6ae0) REAL time: 12 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:246c6ae0) REAL time: 12 secs 

Phase 10.8  Global Placement
....................................
....................
...........
.......................................................................
.......................
..............................
Phase 10.8  Global Placement (Checksum:2ee6575a) REAL time: 21 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:2ee6575a) REAL time: 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:2ee6575a) REAL time: 21 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:962d882) REAL time: 36 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:962d882) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 37 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,831 out of  15,360   11
  Number of 4 input LUTs:             3,044 out of  15,360   19
Logic Distribution:
  Number of occupied Slices:          2,174 out of   7,680   28
    Number of Slices containing only related logic:   2,174 out of   2,174 100
    Number of Slices containing unrelated logic:          0 out of   2,174   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,170 out of  15,360   20
    Number used as logic:             2,560
    Number used as a route-thru:        126
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 44 out of     173   25
    IOB Flip Flops:                      20
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.81

Peak Memory Usage:  4527 MB
Total REAL time to MAP completion:  38 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  44 out of 173    25
      Number of LOCed IOBs                  28 out of 44     63

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2174 out of 7680   28
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17233 unrouted;      REAL time: 3 secs 

Phase  2  : 15004 unrouted;      REAL time: 4 secs 

Phase  3  : 4665 unrouted;      REAL time: 5 secs 

Phase  4  : 5148 unrouted; (Par is working to improve performance)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 17 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 41 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 43 secs 

Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1774 |  0.494     |  1.107      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   24 |  0.228     |  0.866      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.770ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.530ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.050ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.831ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 44 secs 
Total CPU time to PAR completion: 43 secs 

Peak Memory Usage:  4480 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Practica2.twx
Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Dec 14 13:09:10 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 3 secs 


xflow done!
touch __xps/Practica2_routed
xilperl E:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Tue Dec 14 13:09:13 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 13:09:48 2021
 make -f Practica2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 13:09:55 2021
 make -f Practica2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Dec 14 13:09:55 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Dec 14 13:10:16 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Dec 15 12:33:32 2021
 make -f Practica2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 15 12:33:32 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 15 12:36:06 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Dec 15 14:49:58 2021
 make -f Practica2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 15 14:50:00 2021
 xsdk.exe -hwspec U:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 15 14:51:06 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 14:55:27 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\Practica5\Practica2.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\Practica5\Practica2.mhs line 29 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\Practica5\Practica2.mhs line
39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - U:\hlocal\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - U:\hlocal\Practica5\Practica2.mhs line 55 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 - U:\hlocal\Practica5\Practica2.mhs
line 65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\Practica5\Practica2.mhs line 77 -
Copying cache implementation netlist
IPNAME:my_multiple_periferic INSTANCE:my_multiple_periferic_0 -
U:\hlocal\Practica5\Practica2.mhs line 84 - Copying cache implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - U:\hlocal\Practica5\Practica2.mhs line 96 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\Practica5\Practica2.mhs line
39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - U:\hlocal\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:709 - "U:/hlocal/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 235. motorstep is not an entity name
ERROR:HDLParsers:709 - "U:/hlocal/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 244. one_hundred_k_counter is not an entity name
ERROR:HDLParsers:804 - "U:/hlocal/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 250. Size of Bus2IP_WrCE is different than size of the target.
ERROR:HDLParsers:804 - "U:/hlocal/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 251. Size of Bus2IP_RdCE is different than size of the target.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\Practica5\synthesis\Practica2_my_multiple_periferic_0_wrapper_xst.s
   rp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/Practica2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Dec 15 14:56:39 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\Practica5\Practica2.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\Practica5\Practica2.mhs line 29 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\Practica5\Practica2.mhs line
39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - U:\hlocal\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - U:\hlocal\Practica5\Practica2.mhs line 55 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 - U:\hlocal\Practica5\Practica2.mhs
line 65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\Practica5\Practica2.mhs line 77 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\Practica5\Practica2.mhs line
39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - U:\hlocal\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:804 - "U:/hlocal/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 250. Size of Bus2IP_WrCE is different than size of the target.
ERROR:HDLParsers:804 - "U:/hlocal/Practica5/pcores/my_multiple_periferic_v1_00_a/hdl/vhdl/user_logic.vhd" Line 251. Size of Bus2IP_RdCE is different than size of the target.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\Practica5\synthesis\Practica2_my_multiple_periferic_0_wrapper_xst.s
   rp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/Practica2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Dec 15 14:57:28 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\Practica5\Practica2.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\Practica5\Practica2.mhs line 29 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\Practica5\Practica2.mhs line
39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - U:\hlocal\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - U:\hlocal\Practica5\Practica2.mhs line 55 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 - U:\hlocal\Practica5\Practica2.mhs
line 65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\Practica5\Practica2.mhs line 77 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\Practica5\Practica2.mhs line
39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - U:\hlocal\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - U:\hlocal\Practica5\Practica2.mhs line 96 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...

Total run time: 28.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Practica2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: U:/hlocal/Practica5/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"U:/hlocal/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
U:/hlocal/Practica5/implementation/Practica2.ngc -uc Practica2.ucf Practica2.ngd

Reading NGO file "U:/hlocal/Practica5/implementation/Practica2.ngc" ...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"..
.
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:81265b5d) REAL time: 8 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 44 IOs, 28 are locked
   and 16 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:81265b5d) REAL time: 8 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81265b5d) REAL time: 8 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:49e21ad0) REAL time: 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:49e21ad0) REAL time: 8 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:7d356a3d) REAL time: 9 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7d356a3d) REAL time: 9 secs 

Phase 8.4  Local Placement Optimization
..................................
................
Phase 8.4  Local Placement Optimization (Checksum:7d356a3d) REAL time: 11 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:7d356a3d) REAL time: 11 secs 

Phase 10.8  Global Placement
...................................
...................
..........
........................................................................................................
.................................................................
...............................
Phase 10.8  Global Placement (Checksum:e6f2201c) REAL time: 17 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:e6f2201c) REAL time: 17 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e6f2201c) REAL time: 18 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:8c91cb66) REAL time: 26 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:8c91cb66) REAL time: 26 secs 

Total REAL time to Placer completion: 26 secs 
Total CPU  time to Placer completion: 23 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,866 out of  15,360   12
  Number of 4 input LUTs:             3,103 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,173 out of   7,680   28
    Number of Slices containing only related logic:   2,173 out of   2,173 100
    Number of Slices containing unrelated logic:          0 out of   2,173   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,255 out of  15,360   21
    Number used as logic:             2,619
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 44 out of     173   25
    IOB Flip Flops:                      20
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  4539 MB
Total REAL time to MAP completion:  27 secs 
Total CPU time to MAP completion:   24 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  44 out of 173    25
      Number of LOCed IOBs                  28 out of 44     63

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2173 out of 7680   28
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17374 unrouted;      REAL time: 4 secs 

Phase  2  : 15196 unrouted;      REAL time: 4 secs 

Phase  3  : 4617 unrouted;      REAL time: 5 secs 

Phase  4  : 4943 unrouted; (Par is working to improve performance)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 15 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1739 |  0.419     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   23 |  0.157     |  0.872      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    5 |  0.000     |  0.761      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.880ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.483ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.238ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.871ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     1.780ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.823ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  4491 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml Practica2.twx Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Dec 15 15:00:20 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/Practica2_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Wed Dec 15 15:00:23 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:00:40 2021
 make -f Practica2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:00:40 2021
 xsdk.exe -hwspec U:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:01:53 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:09:01 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:11:19 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:12:06 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Dec 15 15:25:53 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:35:17 2021
 make -f Practica2.make init_bram started...
make: *** No hay ninguna regla para construir el objetivo `SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf', necesario para `implementation/download.bit'.  Alto.
Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:36:22 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:38:40 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:45:44 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:49:29 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:51:21 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Dec 15 15:53:04 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	U:\hlocal\Practica5\etc\Practica2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Dec 16 11:58:33 2021
 make -f Practica2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Practica2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/Practica2.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp Practica2.xmp -report SDK\SDK_Export\hw/Practica2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing my_multiple_periferic_0.jpg.....
Rasterizing my_lcd_0.jpg.....
Rasterizing Practica2_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 29 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 45 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 55
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 65 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 77
- Copying cache implementation netlist
IPNAME:my_multiple_periferic INSTANCE:my_multiple_periferic_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 84 - Copying cache implementation
netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 96 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 39 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 96 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Practica2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: E:/uni/4/SE/Practica5/implementation/fpga.flw 
Using Option File(s): 
 E:/uni/4/SE/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"E:/uni/4/SE/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
E:/uni/4/SE/Practica5/implementation/Practica2.ngc -uc Practica2.ucf
Practica2.ngd

Reading NGO file "E:/uni/4/SE/Practica5/implementation/Practica2.ngc" ...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"
...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.
ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:81265b5d) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 44 IOs, 28 are locked
   and 16 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:81265b5d) REAL time: 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81265b5d) REAL time: 7 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:49e21ad0) REAL time: 7 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:49e21ad0) REAL time: 7 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:7d356a3d) REAL time: 7 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7d356a3d) REAL time: 8 secs 

Phase 8.4  Local Placement Optimization
..................................
................
Phase 8.4  Local Placement Optimization (Checksum:7d356a3d) REAL time: 11 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:7d356a3d) REAL time: 11 secs 

Phase 10.8  Global Placement
...................................
...................
..........
........................................................................................................
.................................................................
...............................
Phase 10.8  Global Placement (Checksum:e6f2201c) REAL time: 21 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:e6f2201c) REAL time: 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e6f2201c) REAL time: 21 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:8c91cb66) REAL time: 33 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:8c91cb66) REAL time: 33 secs 

Total REAL time to Placer completion: 33 secs 
Total CPU  time to Placer completion: 31 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,866 out of  15,360   12
  Number of 4 input LUTs:             3,103 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,173 out of   7,680   28
    Number of Slices containing only related logic:   2,173 out of   2,173 100
    Number of Slices containing unrelated logic:          0 out of   2,173   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,255 out of  15,360   21
    Number used as logic:             2,619
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 44 out of     173   25
    IOB Flip Flops:                      20
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  4527 MB
Total REAL time to MAP completion:  34 secs 
Total CPU time to MAP completion:   32 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  44 out of 173    25
      Number of LOCed IOBs                  28 out of 44     63

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2173 out of 7680   28
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17374 unrouted;      REAL time: 3 secs 

Phase  2  : 15196 unrouted;      REAL time: 4 secs 

Phase  3  : 4617 unrouted;      REAL time: 5 secs 

Phase  4  : 4943 unrouted; (Par is working to improve performance)     REAL time: 8 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 16 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 39 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1739 |  0.419     |  1.032      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   23 |  0.157     |  0.872      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    5 |  0.000     |  0.761      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.880ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.483ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.238ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.871ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     1.780ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.823ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 42 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  4480 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Practica2.twx
Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 16 12:02:16 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/Practica2_routed
xilperl E:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Thu Dec 16 12:02:19 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:02:29 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Dec 16 12:04:21 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:06:52 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:13:15 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:24:36 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 19 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 27 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 37 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 43 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 52
- Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 61 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 73
- Copying cache implementation netlist
IPNAME:my_multiple_periferic INSTANCE:my_multiple_periferic_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 80 - Copying cache implementation
netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 92 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 37 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_multiple_periferic_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 92 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...

Total run time: 32.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Practica2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: E:/uni/4/SE/Practica5/implementation/fpga.flw 
Using Option File(s): 
 E:/uni/4/SE/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"E:/uni/4/SE/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
E:/uni/4/SE/Practica5/implementation/Practica2.ngc -uc Practica2.ucf
Practica2.ngd

Reading NGO file "E:/uni/4/SE/Practica5/implementation/Practica2.ngc" ...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"
...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.
ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:cbe5df60) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:cbe5df60) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cbe5df60) REAL time: 6 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:a47e1861) REAL time: 6 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a47e1861) REAL time: 6 secs 

Phase 6.4  Local Placement Optimization
..................................
.................
Phase 6.4  Local Placement Optimization (Checksum:a47e1861) REAL time: 9 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:a47e1861) REAL time: 9 secs 

Phase 8.8  Global Placement
....................................
....................
..............
............................................................................................................................................................
...........................................................
............................................................
Phase 8.8  Global Placement (Checksum:2364d438) REAL time: 17 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:2364d438) REAL time: 17 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2364d438) REAL time: 17 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7ef48679) REAL time: 30 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7ef48679) REAL time: 30 secs 

Total REAL time to Placer completion: 30 secs 
Total CPU  time to Placer completion: 28 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,866 out of  15,360   12
  Number of 4 input LUTs:             3,101 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,213 out of   7,680   28
    Number of Slices containing only related logic:   2,213 out of   2,213 100
    Number of Slices containing unrelated logic:          0 out of   2,213   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,253 out of  15,360   21
    Number used as logic:             2,617
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 28 out of     173   16
    IOB Flip Flops:                       4
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  4527 MB
Total REAL time to MAP completion:  31 secs 
Total CPU time to MAP completion:   30 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  28 out of 173    16
      Number of LOCed IOBs                  28 out of 28    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2213 out of 7680   28
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17364 unrouted;      REAL time: 3 secs 

Phase  2  : 15182 unrouted;      REAL time: 4 secs 

Phase  3  : 4710 unrouted;      REAL time: 5 secs 

Phase  4  : 5046 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 14 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1757 |  0.478     |  1.090      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   24 |  0.235     |  0.884      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    4 |  0.000     |  2.846      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.172ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.683ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.278ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.875ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     2.114ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.808ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  4480 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Practica2.twx
Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 16 12:27:40 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/Practica2_routed
xilperl E:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Thu Dec 16 12:27:43 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:27:59 2021
 make -f Practica2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Practica2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/Practica2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp Practica2.xmp -report SDK\SDK_Export\hw/Practica2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing my_multiple_periferic_0.jpg.....
Rasterizing my_lcd_0.jpg.....
Rasterizing Practica2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:28:13 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:28:35 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:30:38 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:32:17 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:42:07 2021
 make -f Practica2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: E:/uni/4/SE/Practica5/implementation/fpga.flw 
Using Option File(s): 
 E:/uni/4/SE/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"E:/uni/4/SE/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
E:/uni/4/SE/Practica5/implementation/Practica2.ngc -uc Practica2.ucf
Practica2.ngd

Reading NGO file "E:/uni/4/SE/Practica5/implementation/Practica2.ngc" ...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"
...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.
ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   13 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c10fba50) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 28 IOs, 27 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:c10fba50) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c10fba50) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:99a7f351) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:99a7f351) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:a47e1861) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:a47e1861) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
..................................
.......................
Phase 8.4  Local Placement Optimization (Checksum:a47e1861) REAL time: 9 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:a47e1861) REAL time: 9 secs 

Phase 10.8  Global Placement
...................................
........................
............
..............................................................................................
..............................
..............................
Phase 10.8  Global Placement (Checksum:a4851dad) REAL time: 16 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:a4851dad) REAL time: 16 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a4851dad) REAL time: 16 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:bdbaf418) REAL time: 27 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:bdbaf418) REAL time: 27 secs 

Total REAL time to Placer completion: 27 secs 
Total CPU  time to Placer completion: 27 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,866 out of  15,360   12
  Number of 4 input LUTs:             3,101 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,240 out of   7,680   29
    Number of Slices containing only related logic:   2,240 out of   2,240 100
    Number of Slices containing unrelated logic:          0 out of   2,240   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,253 out of  15,360   21
    Number used as logic:             2,617
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 28 out of     173   16
    IOB Flip Flops:                       4
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  4527 MB
Total REAL time to MAP completion:  28 secs 
Total CPU time to MAP completion:   28 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  28 out of 173    16
      Number of LOCed IOBs                  27 out of 28     96

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2240 out of 7680   29
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17389 unrouted;      REAL time: 3 secs 

Phase  2  : 15160 unrouted;      REAL time: 4 secs 

Phase  3  : 4396 unrouted;      REAL time: 5 secs 

Phase  4  : 4846 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 26 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 26 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1763 |  0.404     |  1.021      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   22 |  0.254     |  0.898      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    5 |  0.002     |  2.927      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    12.227ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.640ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.604ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.834ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     1.786ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.823ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 28 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  4480 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Practica2.twx
Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 16 12:43:25 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/Practica2_routed
xilperl E:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Thu Dec 16 12:43:28 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:44:28 2021
 make -f Practica2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:44:29 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:44:47 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840181ff) switches	plb_v46_0
  (0x84020000-0x84027fff) my_lcd_0	plb_v46_0
  (0x84028000-0x8402ffff) my_multiple_periferic_0	plb_v46_0
  (0x84038000-0x840381ff) leds	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Thu Dec 16 12:49:22 2021
 make -f Practica2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst Practica2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst Practica2.mhs 

Parse E:/uni/4/SE/Practica5/Practica2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_multiple_periferic_0, PARAMETER:
   C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 19 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 27 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 37 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
E:\uni\4\SE\Practica5\Practica2.mhs line 59 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - E:\uni\4\SE\Practica5\Practica2.mhs
line 37 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:leds - E:\uni\4\SE\Practica5\Practica2.mhs line 43 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:switches - E:\uni\4\SE\Practica5\Practica2.mhs line 51 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:plb_v46_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 71 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_multiple_periferic_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 78 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - E:\uni\4\SE\Practica5\Practica2.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Practica2.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Practica2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: E:/uni/4/SE/Practica5/implementation/fpga.flw 
Using Option File(s): 
 E:/uni/4/SE/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"E:/uni/4/SE/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
E:/uni/4/SE/Practica5/implementation/Practica2.ngc -uc Practica2.ucf
Practica2.ngd

Reading NGO file "E:/uni/4/SE/Practica5/implementation/Practica2.ngc" ...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"
...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.
ngc"...
Loading design module
"E:/uni/4/SE/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   13 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ff475007) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 28 IOs, 27 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ff475007) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ff475007) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:44860bac) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:44860bac) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:4aa0217c) REAL time: 6 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:4aa0217c) REAL time: 6 secs 

Phase 8.4  Local Placement Optimization
..................................
.............
Phase 8.4  Local Placement Optimization (Checksum:4aa0217c) REAL time: 9 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:4aa0217c) REAL time: 9 secs 

Phase 10.8  Global Placement
...................................
......................
.........
.....................................................................................................................................................................
................
.....................................
Phase 10.8  Global Placement (Checksum:602bc67b) REAL time: 16 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:602bc67b) REAL time: 16 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:602bc67b) REAL time: 16 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:8089f362) REAL time: 27 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:8089f362) REAL time: 27 secs 

Total REAL time to Placer completion: 27 secs 
Total CPU  time to Placer completion: 27 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,652 out of  15,360   10
  Number of 4 input LUTs:             2,962 out of  15,360   19
Logic Distribution:
  Number of occupied Slices:          2,095 out of   7,680   27
    Number of Slices containing only related logic:   2,095 out of   2,095 100
    Number of Slices containing unrelated logic:          0 out of   2,095   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,114 out of  15,360   20
    Number used as logic:             2,494
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 28 out of     173   16
    IOB Flip Flops:                       4
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  4526 MB
Total REAL time to MAP completion:  28 secs 
Total CPU time to MAP completion:   28 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  28 out of 173    16
      Number of LOCed IOBs                  27 out of 28     96

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2095 out of 7680   27
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16327 unrouted;      REAL time: 3 secs 

Phase  2  : 14420 unrouted;      REAL time: 4 secs 

Phase  3  : 4508 unrouted;      REAL time: 5 secs 

Phase  4  : 4808 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1574 |  0.480     |  1.093      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   23 |  0.131     |  0.797      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    4 |  0.000     |  0.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.900ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.646ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.530ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.718ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     1.815ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.889ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  4479 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml Practica2.twx
Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 16 12:52:47 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/Practica2_routed
xilperl E:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<E:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
E:\Xilinx\14.1\ISE_DS\ISE\;E:\Xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Thu Dec 16 12:52:50 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:55:44 2021
 make -f Practica2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Practica2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/Practica2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp Practica2.xmp -report SDK\SDK_Export\hw/Practica2.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing my_multiple_periferic_0.jpg.....
Rasterizing my_lcd_0.jpg.....
Rasterizing Practica2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:55:57 2021
 xsdk.exe -hwspec E:\uni\4\SE\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:58:15 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 12:59:48 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:05:08 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:06:50 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:06:58 2021
 make -f Practica2.make init_bram started...
make: No se hace nada para `init_bram'.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:07:30 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:08:34 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:09:28 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:11:36 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:13:14 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 13:15:25 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_p
   eriferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\uni\4\SE\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Thu Dec 16 16:36:07 2021
 make -f Practica2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 16:36:09 2021
 xsdk.exe -hwspec C:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 16:36:40 2021
 make -f Practica2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 16:36:41 2021
 xsdk.exe -hwspec C:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 16:38:23 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Dec 16 16:39:02 2021
 make -f Practica2.make init_bram started...
make: No se hace nada para `init_bram'.
Done!

********************************************************************************
At Local date and time: Thu Dec 16 16:39:41 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	C:\hlocal\Practica5\etc\Practica2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Dec 20 15:28:59 2021
 make -f Practica2.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/hlocal/Practica5/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"C:/hlocal/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
C:/hlocal/Practica5/implementation/Practica2.ngc -uc Practica2.ucf Practica2.ngd

Reading NGO file "C:/hlocal/Practica5/implementation/Practica2.ngc" ...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"..
.
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.ng
c"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:56165d7) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:56165d7) REAL time: 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:56165d7) REAL time: 7 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:4aa0217c) REAL time: 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4aa0217c) REAL time: 8 secs 

Phase 6.4  Local Placement Optimization
................................
..................
Phase 6.4  Local Placement Optimization (Checksum:4aa0217c) REAL time: 10 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:4aa0217c) REAL time: 11 secs 

Phase 8.8  Global Placement
.................................
.................
..........
...............................................................
........................
...............................
Phase 8.8  Global Placement (Checksum:73a10e92) REAL time: 15 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:73a10e92) REAL time: 15 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:73a10e92) REAL time: 16 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:57034488) REAL time: 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:57034488) REAL time: 21 secs 

Total REAL time to Placer completion: 21 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,652 out of  15,360   10
  Number of 4 input LUTs:             2,962 out of  15,360   19
Logic Distribution:
  Number of occupied Slices:          2,416 out of   7,680   31
    Number of Slices containing only related logic:   2,416 out of   2,416 100
    Number of Slices containing unrelated logic:          0 out of   2,416   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,114 out of  15,360   20
    Number used as logic:             2,494
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 28 out of     173   16
    IOB Flip Flops:                       4
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  4538 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  28 out of 173    16
      Number of LOCed IOBs                  28 out of 28    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2416 out of 7680   31
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16533 unrouted;      REAL time: 4 secs 

Phase  2  : 14488 unrouted;      REAL time: 4 secs 

Phase  3  : 3386 unrouted;      REAL time: 5 secs 

Phase  4  : 4040 unrouted; (Par is working to improve performance)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 14 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 25 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1674 |  0.453     |  1.066      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   24 |  0.133     |  0.765      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    4 |  0.019     |  2.039      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    12.586ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.672ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     7.158ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.878ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     1.801ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.823ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  4490 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml Practica2.twx Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Dec 20 15:30:13 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/Practica2_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Mon Dec 20 15:30:16 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 15:30:24 2021
 xsdk.exe -hwspec C:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 15:35:17 2021
 make -f Practica2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 15:35:17 2021
 xsdk.exe -hwspec C:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 15:43:20 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:32:17 2021
 make -f Practica2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/hlocal/Practica5/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"C:/hlocal/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
C:/hlocal/Practica5/implementation/Practica2.ngc -uc Practica2.ucf Practica2.ngd

Reading NGO file "C:/hlocal/Practica5/implementation/Practica2.ngc" ...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"..
.
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.ng
c"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:cf8458d6) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:cf8458d6) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cf8458d6) REAL time: 6 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:14c3147b) REAL time: 6 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:14c3147b) REAL time: 6 secs 

Phase 6.4  Local Placement Optimization
................................
..............
Phase 6.4  Local Placement Optimization (Checksum:14c3147b) REAL time: 9 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:14c3147b) REAL time: 9 secs 

Phase 8.8  Global Placement
.................................
....................
.................
........................................................................................................
............................................................
....................................................................................................................
Phase 8.8  Global Placement (Checksum:3c9e4545) REAL time: 15 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:3c9e4545) REAL time: 15 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3c9e4545) REAL time: 15 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:867ae348) REAL time: 25 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:867ae348) REAL time: 25 secs 

Total REAL time to Placer completion: 25 secs 
Total CPU  time to Placer completion: 24 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,652 out of  15,360   10
  Number of 4 input LUTs:             2,962 out of  15,360   19
Logic Distribution:
  Number of occupied Slices:          2,151 out of   7,680   28
    Number of Slices containing only related logic:   2,151 out of   2,151 100
    Number of Slices containing unrelated logic:          0 out of   2,151   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,114 out of  15,360   20
    Number used as logic:             2,494
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 28 out of     173   16
    IOB Flip Flops:                       4
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  4538 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   25 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  28 out of 173    16
      Number of LOCed IOBs                  28 out of 28    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2151 out of 7680   28
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16400 unrouted;      REAL time: 3 secs 

Phase  2  : 14449 unrouted;      REAL time: 4 secs 

Phase  3  : 4214 unrouted;      REAL time: 5 secs 

Phase  4  : 4554 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 14 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 15 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 15 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 16 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 16 secs 
Total CPU time to Router completion: 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1603 |  0.480     |  1.092      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   22 |  0.175     |  0.808      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    4 |  0.000     |  1.955      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    12.187ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.428ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     4.852ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.865ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     1.931ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.745ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 18 secs 
Total CPU time to PAR completion: 15 secs 

Peak Memory Usage:  4490 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml Practica2.twx Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Dec 20 16:33:23 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/Practica2_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Mon Dec 20 16:33:26 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:33:39 2021
 make -f Practica2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:33:39 2021
 xsdk.exe -hwspec C:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:33:51 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:34:19 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:51:31 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:51:50 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:57:13 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 16:59:54 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:01:15 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:02:23 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:03:17 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:04:09 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:07:10 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:10:23 2021
 make -f Practica2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt Practica2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt
Practica2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/hlocal/Practica5/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/Practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
"C:/hlocal/Practica5/implementation/Practica2.ngc" -uc Practica2.ucf
Practica2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm Practica2.bmm
C:/hlocal/Practica5/implementation/Practica2.ngc -uc Practica2.ucf Practica2.ngd

Reading NGO file "C:/hlocal/Practica5/implementation/Practica2.ngc" ...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_xps_bram_if_cntlr_0_wrapper.ngc"..
.
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_switches_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_my_multiple_periferic_0_wrapper.ng
c"...
Loading design module
"C:/hlocal/Practica5/implementation/Practica2_my_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Practica2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "Practica2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANC
   Y.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET
   _FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "Practica2.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "Practica2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Practica2_map.ncd -pr b -ol high -timing -detail Practica2.ngd
Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file Practica2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:859adf56) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:859adf56) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:859adf56) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:cad99afb) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cad99afb) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
................................
....................
Phase 6.4  Local Placement Optimization (Checksum:cad99afb) REAL time: 8 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:cad99afb) REAL time: 8 secs 

Phase 8.8  Global Placement
.................................
..................................
........
......................................................................
..............................
............................................
Phase 8.8  Global Placement (Checksum:29af7f21) REAL time: 13 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:29af7f21) REAL time: 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:29af7f21) REAL time: 13 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d3588486) REAL time: 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d3588486) REAL time: 21 secs 

Total REAL time to Placer completion: 21 secs 
Total CPU  time to Placer completion: 21 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,652 out of  15,360   10
  Number of 4 input LUTs:             2,962 out of  15,360   19
Logic Distribution:
  Number of occupied Slices:          2,104 out of   7,680   27
    Number of Slices containing only related logic:   2,104 out of   2,104 100
    Number of Slices containing unrelated logic:          0 out of   2,104   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,114 out of  15,360   20
    Number used as logic:             2,494
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 28 out of     173   16
    IOB Flip Flops:                       4
  Number of RAMB16s:                     18 out of      24   75
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  4538 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   22 secs 

Mapping completed.
See MAP report file "Practica2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Practica2_map.ncd Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Practica2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  28 out of 173    16
      Number of LOCed IOBs                  28 out of 28    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        18 out of 24     75
   Number of Slices                       2104 out of 7680   27
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16340 unrouted;      REAL time: 3 secs 

Phase  2  : 14419 unrouted;      REAL time: 4 secs 

Phase  3  : 4190 unrouted;      REAL time: 5 secs 

Phase  4  : 4632 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: Practica2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 14 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 15 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 15 secs 
WARNING:Route:455 - CLK Net:my_multiple_periferic_0/my_multiple_periferic_0/USER_LOGIC_I/divisor_frec/co may have
   excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 15 secs 
Total CPU time to Router completion: 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1580 |  0.433     |  1.047      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|            /reloj12 |      BUFGMUX4| No   |   22 |  0.200     |  0.849      |
+---------------------+--------------+------+------+------------+-------------+
|my_multiple_periferi |              |      |      |            |             |
|c_0/my_multiple_peri |              |      |      |            |             |
|feric_0/USER_LOGIC_I |              |      |      |            |             |
|    /divisor_frec/co |         Local|      |    4 |  0.019     |  3.073      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.149ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.648ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.160ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.826ns|            |       0|           0
  c_0/USER_LOGIC_I/reloj12                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     1.932ns|     N/A|           0
  multiple_periferic_0/my_multiple_periferi | HOLD        |     0.611ns|            |       0|           0
  c_0/USER_LOGIC_I/divisor_frec/co          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 14 secs 

Peak Memory Usage:  4490 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file Practica2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Practica2.twx Practica2.ncd Practica2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml Practica2.twx Practica2.ncd Practica2.pcf


Design file:              Practica2.ncd
Physical constraint file: Practica2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Dec 20 17:11:22 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/Practica2_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Practica2.par
Analyzing implementation/Practica2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Practica2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "Practica2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file Practica2.pcf.

Mon Dec 20 17:11:25 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "practica2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:11:44 2021
 make -f Practica2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:11:44 2021
 xsdk.exe -hwspec C:\hlocal\Practica5\SDK\SDK_Export\hw\Practica2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:12:30 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:19:52 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:23:41 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Mon Dec 20 17:28:45 2021
 make -f Practica2.make init_bram started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc3s1000ft256-5 Practica2.mhs   -pe microblaze_0 SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf \
	-bt implementation/Practica2.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File Practica2.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84010000-0x84017fff) my_lcd_0	plb_v46_0
  (0x84018000-0x8401ffff) my_multiple_periferic_0	plb_v46_0


WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the
   system. Check Bus Interface connections and address parameters. 


WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_multiple_periferic, INSTANCE:my_multiple_periferic_0
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_multiple_periferic_v1_00_a\data\my_multiple_per
   iferic_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\hlocal\Practica5\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.mpd line 29 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/Practica2_bd" -p xc3s1000ft256-5 -bt
"implementation/Practica2.bit"  -bd
"SDK/peripheral_tests_0/Debug/peripheral_tests_0.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	C:\hlocal\Practica5\etc\Practica2.gui
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	C:\hlocal\Practica5\etc\Practica2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.filters
Done writing Tab View settings to:
	E:\uni\4\SE\Practica5\etc\Practica2.gui
