module control (
    input  [6:0] opcode,
    output reg [1:0] ALUOp
);

    always @(*) begin
        case(opcode)
           7'b0000011, // Load
		   7'b0100011, // Store
		   7'b1100111, // JALR
		   7'b0010111: // AUIPC
				ALUOp = 2'b00;

		   7'b1100011: // Branch
				ALUOp = 2'b01;
				
		   7'b0110011: // R-Type
				ALUOp = 2'b10;
				
		   7'b0010011: // R-Type
				ALUOp = 2'b11;	
				
			default: ALUOp = 2'b00; // Safe default for now
        endcase
    end

endmodule
